Analysis & Synthesis report for DE2_115
Wed May 18 12:57:21 2016
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |DE2_115|I2cSender:I2cS|sclkGenerate:sclk|sclk_counter_r
 10. State Machine - |DE2_115|I2cInitial:I2cI|state_r
 11. State Machine - |DE2_115|Top:t0|state_r
 12. State Machine - |DE2_115|Top:t0|Record:r1|state_r
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for clk:clk1|clk_altpll_0:altpll_0
 19. Source assignments for clk:clk1|clk_altpll_0:altpll_0|clk_altpll_0_stdsync_sv6:stdsync2|clk_altpll_0_dffpipe_l2c:dffpipe3
 20. Source assignments for clk:clk1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 21. Source assignments for clk:clk1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 22. Parameter Settings for User Entity Instance: diplay:disp0
 23. Parameter Settings for User Entity Instance: diplay:disp0|SevenHexDecoder1:s1
 24. Parameter Settings for User Entity Instance: diplay:disp0|SevenHexDecoder2:s2
 25. Parameter Settings for User Entity Instance: clk:clk1|altera_reset_controller:rst_controller
 26. Parameter Settings for User Entity Instance: clk:clk1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 27. Parameter Settings for User Entity Instance: clk:clk1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 28. Parameter Settings for User Entity Instance: Debounce:d0
 29. Parameter Settings for User Entity Instance: Debounce:d1
 30. Parameter Settings for User Entity Instance: Debounce:d2
 31. Parameter Settings for User Entity Instance: Debounce:d3
 32. Parameter Settings for Inferred Entity Instance: Top:t0|PLAY:p1|DSP:dsp1|lpm_divide:Div0
 33. Port Connectivity Checks: "I2cInitial:I2cI"
 34. Port Connectivity Checks: "Debounce:d3"
 35. Port Connectivity Checks: "Debounce:d2"
 36. Port Connectivity Checks: "Debounce:d1"
 37. Port Connectivity Checks: "Debounce:d0"
 38. Port Connectivity Checks: "clk:clk1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 39. Port Connectivity Checks: "clk:clk1|altera_reset_controller:rst_controller"
 40. Port Connectivity Checks: "clk:clk1|clk_altpll_0:altpll_0|clk_altpll_0_altpll_kpa2:sd1"
 41. Port Connectivity Checks: "clk:clk1|clk_altpll_0:altpll_0"
 42. Port Connectivity Checks: "Top:t0|PLAY:p1|DSP:dsp1"
 43. Port Connectivity Checks: "Top:t0"
 44. Port Connectivity Checks: "diplay:disp0|Addr2Time:ad"
 45. Port Connectivity Checks: "diplay:disp0"
 46. Elapsed Time Per Partition
 47. Analysis & Synthesis Messages
 48. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed May 18 12:57:21 2016       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; DE2_115                                     ;
; Top-level Entity Name              ; DE2_115                                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,022                                       ;
;     Total combinational functions  ; 1,004                                       ;
;     Dedicated logic registers      ; 273                                         ;
; Total registers                    ; 273                                         ;
; Total pins                         ; 480                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; DE2_115            ; DE2_115            ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                  ;
+-------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+---------+
; File Name with User-Entered Path                      ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                         ; Library ;
+-------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+---------+
; SevenHexDecoder2.sv                                   ; yes             ; User SystemVerilog HDL File  ; C:/group9/lab3/SevenHexDecoder2.sv                                   ;         ;
; SevenHexDecoder1.sv                                   ; yes             ; User SystemVerilog HDL File  ; C:/group9/lab3/SevenHexDecoder1.sv                                   ;         ;
; display.sv                                            ; yes             ; User SystemVerilog HDL File  ; C:/group9/lab3/display.sv                                            ;         ;
; Addr2Time.sv                                          ; yes             ; User SystemVerilog HDL File  ; C:/group9/lab3/Addr2Time.sv                                          ;         ;
; Top.sv                                                ; yes             ; User SystemVerilog HDL File  ; C:/group9/lab3/Top.sv                                                ;         ;
; ../lab1/DE2_115/Debounce.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/group9/lab1/DE2_115/Debounce.sv                                   ;         ;
; play_v1.sv                                            ; yes             ; User SystemVerilog HDL File  ; C:/group9/lab3/play_v1.sv                                            ;         ;
; DSP.sv                                                ; yes             ; User SystemVerilog HDL File  ; C:/group9/lab3/DSP.sv                                                ;         ;
; record.sv                                             ; yes             ; User SystemVerilog HDL File  ; C:/group9/lab3/record.sv                                             ;         ;
; I2cSender.sv                                          ; yes             ; User SystemVerilog HDL File  ; C:/group9/lab3/I2cSender.sv                                          ;         ;
; I2cInitial.sv                                         ; yes             ; User SystemVerilog HDL File  ; C:/group9/lab3/I2cInitial.sv                                         ;         ;
; DE2_115/DE2_115.sv                                    ; yes             ; User SystemVerilog HDL File  ; C:/group9/lab3/DE2_115/DE2_115.sv                                    ;         ;
; qsys/synthesis/clk.v                                  ; yes             ; User Verilog HDL File        ; C:/group9/lab3/qsys/synthesis/clk.v                                  ; clk     ;
; qsys/synthesis/submodules/altera_reset_controller.v   ; yes             ; User Verilog HDL File        ; C:/group9/lab3/qsys/synthesis/submodules/altera_reset_controller.v   ; clk     ;
; qsys/synthesis/submodules/altera_reset_synchronizer.v ; yes             ; User Verilog HDL File        ; C:/group9/lab3/qsys/synthesis/submodules/altera_reset_synchronizer.v ; clk     ;
; qsys/synthesis/submodules/clk_altpll_0.v              ; yes             ; User Verilog HDL File        ; C:/group9/lab3/qsys/synthesis/submodules/clk_altpll_0.v              ; clk     ;
; lpm_divide.tdf                                        ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_divide.tdf        ;         ;
; abs_divider.inc                                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/abs_divider.inc       ;         ;
; sign_div_unsign.inc                                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/sign_div_unsign.inc   ;         ;
; aglobal131.inc                                        ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc        ;         ;
; db/lpm_divide_s0p.tdf                                 ; yes             ; Auto-Generated Megafunction  ; C:/group9/lab3/db/lpm_divide_s0p.tdf                                 ;         ;
; db/abs_divider_nbg.tdf                                ; yes             ; Auto-Generated Megafunction  ; C:/group9/lab3/db/abs_divider_nbg.tdf                                ;         ;
; db/alt_u_div_c7f.tdf                                  ; yes             ; Auto-Generated Megafunction  ; C:/group9/lab3/db/alt_u_div_c7f.tdf                                  ;         ;
; db/add_sub_7pc.tdf                                    ; yes             ; Auto-Generated Megafunction  ; C:/group9/lab3/db/add_sub_7pc.tdf                                    ;         ;
; db/add_sub_8pc.tdf                                    ; yes             ; Auto-Generated Megafunction  ; C:/group9/lab3/db/add_sub_8pc.tdf                                    ;         ;
; db/lpm_abs_3v9.tdf                                    ; yes             ; Auto-Generated Megafunction  ; C:/group9/lab3/db/lpm_abs_3v9.tdf                                    ;         ;
; db/lpm_abs_k0a.tdf                                    ; yes             ; Auto-Generated Megafunction  ; C:/group9/lab3/db/lpm_abs_k0a.tdf                                    ;         ;
+-------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 1,022          ;
;                                             ;                ;
; Total combinational functions               ; 1004           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 442            ;
;     -- 3 input functions                    ; 300            ;
;     -- <=2 input functions                  ; 262            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 761            ;
;     -- arithmetic mode                      ; 243            ;
;                                             ;                ;
; Total registers                             ; 273            ;
;     -- Dedicated logic registers            ; 273            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 480            ;
; Embedded Multiplier 9-bit elements          ; 0              ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; AUD_BCLK~input ;
; Maximum fan-out                             ; 186            ;
; Total fan-out                               ; 4931           ;
; Average fan-out                             ; 2.07           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                ; Library Name ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE2_115                                        ; 1004 (0)          ; 273 (0)      ; 0           ; 0            ; 0       ; 0         ; 480  ; 0            ; |DE2_115                                                                                                                                           ; work         ;
;    |Debounce:d0|                                ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Debounce:d0                                                                                                                               ; work         ;
;    |Debounce:d1|                                ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Debounce:d1                                                                                                                               ; work         ;
;    |Debounce:d2|                                ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Debounce:d2                                                                                                                               ; work         ;
;    |Debounce:d3|                                ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Debounce:d3                                                                                                                               ; work         ;
;    |I2cInitial:I2cI|                            ; 46 (46)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|I2cInitial:I2cI                                                                                                                           ; work         ;
;    |I2cSender:I2cS|                             ; 77 (70)           ; 43 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|I2cSender:I2cS                                                                                                                            ; work         ;
;       |sclkGenerate:sclk|                       ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|I2cSender:I2cS|sclkGenerate:sclk                                                                                                          ; work         ;
;    |Top:t0|                                     ; 646 (65)          ; 186 (10)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Top:t0                                                                                                                                    ; work         ;
;       |PLAY:p1|                                 ; 518 (37)          ; 112 (23)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Top:t0|PLAY:p1                                                                                                                            ; work         ;
;          |DSP:dsp1|                             ; 481 (203)         ; 89 (89)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Top:t0|PLAY:p1|DSP:dsp1                                                                                                                   ; work         ;
;             |lpm_divide:Div0|                   ; 278 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Top:t0|PLAY:p1|DSP:dsp1|lpm_divide:Div0                                                                                                   ; work         ;
;                |lpm_divide_s0p:auto_generated|  ; 278 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Top:t0|PLAY:p1|DSP:dsp1|lpm_divide:Div0|lpm_divide_s0p:auto_generated                                                                     ; work         ;
;                   |abs_divider_nbg:divider|     ; 278 (32)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Top:t0|PLAY:p1|DSP:dsp1|lpm_divide:Div0|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider                                             ; work         ;
;                      |alt_u_div_c7f:divider|    ; 215 (212)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Top:t0|PLAY:p1|DSP:dsp1|lpm_divide:Div0|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider                       ; work         ;
;                         |add_sub_7pc:add_sub_0| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Top:t0|PLAY:p1|DSP:dsp1|lpm_divide:Div0|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|add_sub_7pc:add_sub_0 ; work         ;
;                         |add_sub_8pc:add_sub_1| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Top:t0|PLAY:p1|DSP:dsp1|lpm_divide:Div0|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider|add_sub_8pc:add_sub_1 ; work         ;
;                      |lpm_abs_k0a:my_abs_num|   ; 31 (31)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Top:t0|PLAY:p1|DSP:dsp1|lpm_divide:Div0|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|lpm_abs_k0a:my_abs_num                      ; work         ;
;       |Record:r1|                               ; 63 (63)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Top:t0|Record:r1                                                                                                                          ; work         ;
;    |clk:clk1|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|clk:clk1                                                                                                                                  ; clk          ;
;       |clk_altpll_0:altpll_0|                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|clk:clk1|clk_altpll_0:altpll_0                                                                                                            ; clk          ;
;          |clk_altpll_0_altpll_kpa2:sd1|         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|clk:clk1|clk_altpll_0:altpll_0|clk_altpll_0_altpll_kpa2:sd1                                                                               ; clk          ;
;    |diplay:disp0|                               ; 210 (53)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|diplay:disp0                                                                                                                              ; work         ;
;       |Addr2Time:ad|                            ; 133 (133)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|diplay:disp0|Addr2Time:ad                                                                                                                 ; work         ;
;       |SevenHexDecoder1:s1|                     ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|diplay:disp0|SevenHexDecoder1:s1                                                                                                          ; work         ;
;       |SevenHexDecoder2:s2|                     ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|diplay:disp0|SevenHexDecoder2:s2                                                                                                          ; work         ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                               ;
+--------+-------------------------+---------+--------------+--------------+----------------------------------------------------------+-------------------------------+
; Vendor ; IP Core Name            ; Version ; Release Date ; License Type ; Entity Instance                                          ; IP Include File               ;
+--------+-------------------------+---------+--------------+--------------+----------------------------------------------------------+-------------------------------+
; Altera ; Qsys                    ; 13.1    ; N/A          ; N/A          ; |DE2_115|clk:clk1                                        ; qsys/synthesis/../../clk.qsys ;
; Altera ; altpll                  ; 13.1    ; N/A          ; N/A          ; |DE2_115|clk:clk1|clk_altpll_0:altpll_0                  ; qsys/synthesis/../../clk.qsys ;
; Altera ; altera_reset_controller ; 13.1    ; N/A          ; N/A          ; |DE2_115|clk:clk1|altera_reset_controller:rst_controller ; qsys/synthesis/../../clk.qsys ;
+--------+-------------------------+---------+--------------+--------------+----------------------------------------------------------+-------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115|I2cSender:I2cS|sclkGenerate:sclk|sclk_counter_r                          ;
+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; sclk_counter_r.11 ; sclk_counter_r.10 ; sclk_counter_r.01 ; sclk_counter_r.00 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+
; sclk_counter_r.00 ; 0                 ; 0                 ; 0                 ; 0                 ;
; sclk_counter_r.01 ; 0                 ; 0                 ; 1                 ; 1                 ;
; sclk_counter_r.10 ; 0                 ; 1                 ; 0                 ; 1                 ;
; sclk_counter_r.11 ; 1                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------+
; State Machine - |DE2_115|I2cInitial:I2cI|state_r                          ;
+---------------+-------------+--------------+---------------+--------------+
; Name          ; state_r.END ; state_r.WORK ; state_r.BEGIN ; state_r.IDLE ;
+---------------+-------------+--------------+---------------+--------------+
; state_r.IDLE  ; 0           ; 0            ; 0             ; 0            ;
; state_r.BEGIN ; 0           ; 0            ; 1             ; 1            ;
; state_r.WORK  ; 0           ; 1            ; 0             ; 1            ;
; state_r.END   ; 1           ; 0            ; 0             ; 1            ;
+---------------+-------------+--------------+---------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |DE2_115|Top:t0|state_r                                                      ;
+----------------+--------------+----------------+--------------+--------------+---------------+
; Name           ; state_r.PLAY ; state_r.RECORD ; state_r.HOLD ; state_r.IDLE ; state_r.PAUSE ;
+----------------+--------------+----------------+--------------+--------------+---------------+
; state_r.IDLE   ; 0            ; 0              ; 0            ; 0            ; 0             ;
; state_r.HOLD   ; 0            ; 0              ; 1            ; 1            ; 0             ;
; state_r.RECORD ; 0            ; 1              ; 0            ; 1            ; 0             ;
; state_r.PLAY   ; 1            ; 0              ; 0            ; 1            ; 0             ;
; state_r.PAUSE  ; 0            ; 0              ; 0            ; 1            ; 1             ;
+----------------+--------------+----------------+--------------+--------------+---------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------+
; State Machine - |DE2_115|Top:t0|Record:r1|state_r                                ;
+-----------------+----------------+-----------------+--------------+--------------+
; Name            ; state_r.RECORD ; state_r.RECEIVE ; state_r.WAIT ; state_r.IDLE ;
+-----------------+----------------+-----------------+--------------+--------------+
; state_r.IDLE    ; 0              ; 0               ; 0            ; 0            ;
; state_r.WAIT    ; 0              ; 0               ; 1            ; 1            ;
; state_r.RECEIVE ; 0              ; 1               ; 0            ; 1            ;
; state_r.RECORD  ; 1              ; 0               ; 0            ; 1            ;
+-----------------+----------------+-----------------+--------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
; Register name                                                                                                                       ; Reason for Removal                      ;
+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
; clk:clk1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  ; Stuck at VCC due to stuck port preset   ;
; clk:clk1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0,1] ; Lost fanout                             ;
; clk:clk1|clk_altpll_0:altpll_0|prev_reset                                                                                           ; Stuck at GND due to stuck port clear    ;
; Top:t0|PLAY:p1|DSP:dsp1|speed_r[4,5]                                                                                                ; Stuck at GND due to stuck port data_in  ;
; Top:t0|Record:r1|tcount_r[19]                                                                                                       ; Merged with Top:t0|Record:r1|addr_r[19] ;
; Top:t0|Record:r1|tcount_r[18]                                                                                                       ; Merged with Top:t0|Record:r1|addr_r[18] ;
; Top:t0|Record:r1|tcount_r[17]                                                                                                       ; Merged with Top:t0|Record:r1|addr_r[17] ;
; Top:t0|Record:r1|tcount_r[16]                                                                                                       ; Merged with Top:t0|Record:r1|addr_r[16] ;
; Top:t0|Record:r1|tcount_r[15]                                                                                                       ; Merged with Top:t0|Record:r1|addr_r[15] ;
; Top:t0|Record:r1|tcount_r[14]                                                                                                       ; Merged with Top:t0|Record:r1|addr_r[14] ;
; Top:t0|Record:r1|tcount_r[13]                                                                                                       ; Merged with Top:t0|Record:r1|addr_r[13] ;
; Top:t0|Record:r1|tcount_r[12]                                                                                                       ; Merged with Top:t0|Record:r1|addr_r[12] ;
; Top:t0|Record:r1|tcount_r[11]                                                                                                       ; Merged with Top:t0|Record:r1|addr_r[11] ;
; Top:t0|Record:r1|tcount_r[10]                                                                                                       ; Merged with Top:t0|Record:r1|addr_r[10] ;
; Top:t0|Record:r1|tcount_r[9]                                                                                                        ; Merged with Top:t0|Record:r1|addr_r[9]  ;
; Top:t0|Record:r1|tcount_r[8]                                                                                                        ; Merged with Top:t0|Record:r1|addr_r[8]  ;
; Top:t0|Record:r1|tcount_r[7]                                                                                                        ; Merged with Top:t0|Record:r1|addr_r[7]  ;
; Top:t0|Record:r1|tcount_r[6]                                                                                                        ; Merged with Top:t0|Record:r1|addr_r[6]  ;
; Top:t0|Record:r1|tcount_r[5]                                                                                                        ; Merged with Top:t0|Record:r1|addr_r[5]  ;
; Top:t0|Record:r1|tcount_r[4]                                                                                                        ; Merged with Top:t0|Record:r1|addr_r[4]  ;
; Top:t0|Record:r1|tcount_r[3]                                                                                                        ; Merged with Top:t0|Record:r1|addr_r[3]  ;
; Top:t0|Record:r1|tcount_r[2]                                                                                                        ; Merged with Top:t0|Record:r1|addr_r[2]  ;
; Top:t0|Record:r1|tcount_r[1]                                                                                                        ; Merged with Top:t0|Record:r1|addr_r[1]  ;
; Top:t0|Record:r1|tcount_r[0]                                                                                                        ; Merged with Top:t0|Record:r1|addr_r[0]  ;
; I2cInitial:I2cI|data_r[8,13..17,19,22,23]                                                                                           ; Stuck at GND due to stuck port data_in  ;
; I2cInitial:I2cI|data_r[18]                                                                                                          ; Merged with I2cInitial:I2cI|data_r[21]  ;
; I2cSender:I2cS|sclkGenerate:sclk|sclk_counter_r~4                                                                                   ; Lost fanout                             ;
; I2cSender:I2cS|sclkGenerate:sclk|sclk_counter_r~5                                                                                   ; Lost fanout                             ;
; I2cInitial:I2cI|state_r~4                                                                                                           ; Lost fanout                             ;
; I2cInitial:I2cI|state_r~5                                                                                                           ; Lost fanout                             ;
; I2cInitial:I2cI|state_r~6                                                                                                           ; Lost fanout                             ;
; I2cInitial:I2cI|state_r~7                                                                                                           ; Lost fanout                             ;
; Top:t0|state_r~4                                                                                                                    ; Lost fanout                             ;
; Top:t0|state_r~5                                                                                                                    ; Lost fanout                             ;
; Top:t0|Record:r1|state_r~4                                                                                                          ; Lost fanout                             ;
; Top:t0|Record:r1|state_r~5                                                                                                          ; Lost fanout                             ;
; I2cInitial:I2cI|state_r.BEGIN                                                                                                       ; Merged with I2cInitial:I2cI|rst_r       ;
; I2cInitial:I2cI|data_r[20]                                                                                                          ; Merged with I2cInitial:I2cI|data_r[21]  ;
; Total Number of Removed Registers = 48                                                                                              ;                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                      ; Reason for Removal       ; Registers Removed due to This Register                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; clk:clk1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Stuck at VCC             ; clk:clk1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], ;
;                                                                                                                                    ; due to stuck port preset ; clk:clk1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], ;
;                                                                                                                                    ;                          ; clk:clk1|clk_altpll_0:altpll_0|prev_reset, I2cInitial:I2cI|data_r[23],                                                             ;
;                                                                                                                                    ;                          ; I2cInitial:I2cI|data_r[22], I2cInitial:I2cI|data_r[19], I2cInitial:I2cI|data_r[17],                                                ;
;                                                                                                                                    ;                          ; I2cInitial:I2cI|data_r[16], I2cInitial:I2cI|data_r[15], I2cInitial:I2cI|data_r[14],                                                ;
;                                                                                                                                    ;                          ; I2cInitial:I2cI|data_r[13], I2cInitial:I2cI|data_r[8]                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 273   ;
; Number of registers using Synchronous Clear  ; 77    ;
; Number of registers using Synchronous Load   ; 2     ;
; Number of registers using Asynchronous Clear ; 252   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 164   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; Top:t0|Record:r1|we_r                   ; 2       ;
; Top:t0|PLAY:p1|DSP:dsp1|addr_r[0]       ; 4       ;
; I2cSender:I2cS|sclkGenerate:sclk|sclk_r ; 2       ;
; Top:t0|PLAY:p1|DSP:dsp1|speed_r[0]      ; 19      ;
; I2cInitial:I2cI|rst_r                   ; 47      ;
; I2cSender:I2cS|sdat_r                   ; 2       ;
; Total number of inverted registers = 6  ;         ;
+-----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE2_115|I2cInitial:I2cI|data_r[18]                         ;
; 5:1                ; 12 bits   ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |DE2_115|I2cInitial:I2cI|data_r[1]                          ;
; 6:1                ; 16 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE2_115|Top:t0|PLAY:p1|DSP:dsp1|nextdata_r[6]              ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |DE2_115|Top:t0|PLAY:p1|DSP:dsp1|count_r[4]                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |DE2_115|I2cSender:I2cS|ackCounter_r[0]                     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE2_115|I2cSender:I2cS|eightCounter_r[3]                   ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |DE2_115|Top:t0|Record:r1|counter_r[2]                      ;
; 7:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |DE2_115|Top:t0|PLAY:p1|DSP:dsp1|add_data_r[14]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |DE2_115|Top:t0|PLAY:p1|DSP:dsp1|speedupcount_r[4]          ;
; 9:1                ; 4 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |DE2_115|Top:t0|PLAY:p1|bitctr_r[2]                         ;
; 9:1                ; 15 bits   ; 90 LEs        ; 30 LEs               ; 60 LEs                 ; Yes        ; |DE2_115|Top:t0|PLAY:p1|data_r[4]                           ;
; 11:1               ; 16 bits   ; 112 LEs       ; 32 LEs               ; 80 LEs                 ; Yes        ; |DE2_115|Top:t0|PLAY:p1|DSP:dsp1|data_r[15]                 ;
; 11:1               ; 9 bits    ; 63 LEs        ; 18 LEs               ; 45 LEs                 ; Yes        ; |DE2_115|Top:t0|PLAY:p1|DSP:dsp1|addr_r[1]                  ;
; 11:1               ; 10 bits   ; 70 LEs        ; 20 LEs               ; 50 LEs                 ; Yes        ; |DE2_115|Top:t0|PLAY:p1|DSP:dsp1|addr_r[17]                 ;
; 10:1               ; 9 bits    ; 54 LEs        ; 9 LEs                ; 45 LEs                 ; Yes        ; |DE2_115|I2cSender:I2cS|data_r[16]                          ;
; 11:1               ; 14 bits   ; 98 LEs        ; 28 LEs               ; 70 LEs                 ; Yes        ; |DE2_115|I2cSender:I2cS|data_r[21]                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_115|diplay:disp0|o0[0]                                 ;
; 8:1                ; 11 bits   ; 55 LEs        ; 11 LEs               ; 44 LEs                 ; No         ; |DE2_115|diplay:disp0|sec4[4]                               ;
; 8:1                ; 11 bits   ; 55 LEs        ; 11 LEs               ; 44 LEs                 ; No         ; |DE2_115|diplay:disp0|sec7[0]                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|diplay:disp0|o1[0]                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|I2cSender:I2cS|state_w                             ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE2_115|I2cSender:I2cS|sclkGenerate:sclk|sclk_counter_w.10 ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE2_115|diplay:disp0|sw                                    ;
; 10:1               ; 20 bits   ; 120 LEs       ; 40 LEs               ; 80 LEs                 ; No         ; |DE2_115|Top:t0|Selector23                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for clk:clk1|clk_altpll_0:altpll_0 ;
+----------------+-------+------+-----------------------+
; Assignment     ; Value ; From ; To                    ;
+----------------+-------+------+-----------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg            ;
+----------------+-------+------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for clk:clk1|clk_altpll_0:altpll_0|clk_altpll_0_stdsync_sv6:stdsync2|clk_altpll_0_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                        ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for clk:clk1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                             ;
+-------------------+-------+------+--------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for clk:clk1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: diplay:disp0 ;
+----------------+---------+--------------------------------+
; Parameter Name ; Value   ; Type                           ;
+----------------+---------+--------------------------------+
; H              ; 0001001 ; Unsigned Binary                ;
; I              ; 1111001 ; Unsigned Binary                ;
; D              ; 1000000 ; Unsigned Binary                ;
; L              ; 1000111 ; Unsigned Binary                ;
; E              ; 0000110 ; Unsigned Binary                ;
; R              ; 0001000 ; Unsigned Binary                ;
; C              ; 1000110 ; Unsigned Binary                ;
; O              ; 1000000 ; Unsigned Binary                ;
; P              ; 0001100 ; Unsigned Binary                ;
; A              ; 0001000 ; Unsigned Binary                ;
; Y              ; 0011001 ; Unsigned Binary                ;
; U              ; 1000001 ; Unsigned Binary                ;
; S              ; 0010010 ; Unsigned Binary                ;
; T              ; 0000111 ; Unsigned Binary                ;
; NULL           ; 1111111 ; Unsigned Binary                ;
+----------------+---------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: diplay:disp0|SevenHexDecoder1:s1 ;
+----------------+---------+----------------------------------------------------+
; Parameter Name ; Value   ; Type                                               ;
+----------------+---------+----------------------------------------------------+
; D0             ; 1000000 ; Unsigned Binary                                    ;
; D1             ; 1111001 ; Unsigned Binary                                    ;
; D2             ; 0100100 ; Unsigned Binary                                    ;
; D3             ; 0110000 ; Unsigned Binary                                    ;
; D4             ; 0011001 ; Unsigned Binary                                    ;
; D5             ; 0010010 ; Unsigned Binary                                    ;
; D6             ; 0000010 ; Unsigned Binary                                    ;
; D7             ; 1011000 ; Unsigned Binary                                    ;
; D8             ; 0000000 ; Unsigned Binary                                    ;
; D9             ; 0010000 ; Unsigned Binary                                    ;
; NULL           ; 1111111 ; Unsigned Binary                                    ;
+----------------+---------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: diplay:disp0|SevenHexDecoder2:s2 ;
+----------------+---------+----------------------------------------------------+
; Parameter Name ; Value   ; Type                                               ;
+----------------+---------+----------------------------------------------------+
; D0             ; 1000000 ; Unsigned Binary                                    ;
; D1             ; 1111001 ; Unsigned Binary                                    ;
; D2             ; 0100100 ; Unsigned Binary                                    ;
; D3             ; 0110000 ; Unsigned Binary                                    ;
; D4             ; 0011001 ; Unsigned Binary                                    ;
; D5             ; 0010010 ; Unsigned Binary                                    ;
; D6             ; 0000010 ; Unsigned Binary                                    ;
; D7             ; 1011000 ; Unsigned Binary                                    ;
; D8             ; 0000000 ; Unsigned Binary                                    ;
; D9             ; 0010000 ; Unsigned Binary                                    ;
; D10            ; 0111111 ; Unsigned Binary                                    ;
; NULL           ; 1111111 ; Unsigned Binary                                    ;
+----------------+---------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk:clk1|altera_reset_controller:rst_controller ;
+---------------------------+----------+-------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                  ;
+---------------------------+----------+-------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                        ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                        ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                        ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                        ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                        ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                        ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                        ;
+---------------------------+----------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk:clk1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk:clk1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: Debounce:d0 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; CNT_N          ; 7     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: Debounce:d1 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; CNT_N          ; 7     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: Debounce:d2 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; CNT_N          ; 7     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: Debounce:d3 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; CNT_N          ; 7     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Top:t0|PLAY:p1|DSP:dsp1|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                        ;
; LPM_WIDTHD             ; 6              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                        ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_s0p ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2cInitial:I2cI"                                                                                                          ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                  ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; debug ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "debug[3..1]" have no fanouts ;
; debug ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Debounce:d3"                                                                                                    ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; o_debounced ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; o_pos       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Debounce:d2"                                                                                                    ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; o_debounced ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; o_pos       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Debounce:d1"                                                                                                    ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; o_debounced ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; o_pos       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Debounce:d0"                                                                                                    ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; o_debounced ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clk:clk1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                 ;
+----------+-------+----------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "clk:clk1|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+----------------------------------------+
; Port           ; Type   ; Severity ; Details                                ;
+----------------+--------+----------+----------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                 ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                           ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                           ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                           ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                           ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                           ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                           ;
+----------------+--------+----------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clk:clk1|clk_altpll_0:altpll_0|clk_altpll_0_altpll_kpa2:sd1"                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clk[4..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inclk[1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "clk:clk1|clk_altpll_0:altpll_0" ;
+-----------+--------+----------+----------------------------+
; Port      ; Type   ; Severity ; Details                    ;
+-----------+--------+----------+----------------------------+
; read      ; Input  ; Info     ; Explicitly unconnected     ;
; write     ; Input  ; Info     ; Explicitly unconnected     ;
; address   ; Input  ; Info     ; Explicitly unconnected     ;
; readdata  ; Output ; Info     ; Explicitly unconnected     ;
; writedata ; Input  ; Info     ; Explicitly unconnected     ;
; areset    ; Input  ; Info     ; Explicitly unconnected     ;
; locked    ; Output ; Info     ; Explicitly unconnected     ;
; phasedone ; Output ; Info     ; Explicitly unconnected     ;
+-----------+--------+----------+----------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "Top:t0|PLAY:p1|DSP:dsp1" ;
+--------+-------+----------+-------------------------+
; Port   ; Type  ; Severity ; Details                 ;
+--------+-------+----------+-------------------------+
; i_load ; Input ; Info     ; Stuck at GND            ;
+--------+-------+----------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Top:t0"                                                                                                         ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; playdatais0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; recdatais0  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; PLAY_FINISH ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; REC_FINISH  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "diplay:disp0|Addr2Time:ad"                                                                                        ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; o_remain_time ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "diplay:disp0"                                                                                            ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; LEDR ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Wed May 18 12:57:17 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file sevenhexdecoder2.sv
    Info (12023): Found entity 1: SevenHexDecoder2
Info (12021): Found 1 design units, including 1 entities, in source file sevenhexdecoder1.sv
    Info (12023): Found entity 1: SevenHexDecoder1
Info (12021): Found 1 design units, including 1 entities, in source file display.sv
    Info (12023): Found entity 1: diplay
Info (12021): Found 1 design units, including 1 entities, in source file addr2time.sv
    Info (12023): Found entity 1: Addr2Time
Info (12021): Found 1 design units, including 1 entities, in source file top.sv
    Info (12023): Found entity 1: Top
Info (12021): Found 1 design units, including 1 entities, in source file /group9/lab1/de2_115/debounce.sv
    Info (12023): Found entity 1: Debounce
Info (12021): Found 1 design units, including 1 entities, in source file play_v1.sv
    Info (12023): Found entity 1: PLAY
Info (12021): Found 1 design units, including 1 entities, in source file dsp.sv
    Info (12023): Found entity 1: DSP
Info (12021): Found 1 design units, including 1 entities, in source file record.sv
    Info (12023): Found entity 1: Record
Info (12021): Found 2 design units, including 2 entities, in source file i2csender.sv
    Info (12023): Found entity 1: I2cSender
    Info (12023): Found entity 2: sclkGenerate
Info (12021): Found 1 design units, including 1 entities, in source file i2cinitial.sv
    Info (12023): Found entity 1: I2cInitial
Info (12021): Found 1 design units, including 1 entities, in source file /group9/lab1/de2_115/sevenhexdecoder.sv
    Info (12023): Found entity 1: SevenHexDecoder
Warning (10275): Verilog HDL Module Instantiation warning at DE2_115.sv(165): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file de2_115/de2_115.sv
    Info (12023): Found entity 1: DE2_115
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/clk.v
    Info (12023): Found entity 1: clk
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 4 design units, including 4 entities, in source file qsys/synthesis/submodules/clk_altpll_0.v
    Info (12023): Found entity 1: clk_altpll_0_dffpipe_l2c
    Info (12023): Found entity 2: clk_altpll_0_stdsync_sv6
    Info (12023): Found entity 3: clk_altpll_0_altpll_kpa2
    Info (12023): Found entity 4: clk_altpll_0
Warning (10236): Verilog HDL Implicit Net warning at record.sv(40): created implicit net for "o_ib"
Warning (10236): Verilog HDL Implicit Net warning at DE2_115.sv(178): created implicit net for "key1_down"
Warning (10236): Verilog HDL Implicit Net warning at DE2_115.sv(179): created implicit net for "key2_down"
Warning (10236): Verilog HDL Implicit Net warning at DE2_115.sv(180): created implicit net for "key3_down"
Warning (10236): Verilog HDL Implicit Net warning at DE2_115.sv(205): created implicit net for "CLK12M"
Warning (10236): Verilog HDL Implicit Net warning at DE2_115.sv(213): created implicit net for "keyup_start"
Warning (10236): Verilog HDL Implicit Net warning at DE2_115.sv(244): created implicit net for "debug"
Info (12127): Elaborating entity "DE2_115" for the top level hierarchy
Warning (10030): Net "LEDG[7..6]" at DE2_115.sv(8) has no driver or initial value, using a default initial value '0'
Warning (10034): Output port "LEDG[8]" at DE2_115.sv(8) has no driver
Warning (10034): Output port "LEDR" at DE2_115.sv(9) has no driver
Warning (10034): Output port "VGA_B" at DE2_115.sv(38) has no driver
Warning (10034): Output port "VGA_G" at DE2_115.sv(41) has no driver
Warning (10034): Output port "VGA_R" at DE2_115.sv(43) has no driver
Warning (10034): Output port "ENET0_TX_DATA" at DE2_115.sv(68) has no driver
Warning (10034): Output port "ENET1_TX_DATA" at DE2_115.sv(84) has no driver
Warning (10034): Output port "OTG_ADDR" at DE2_115.sv(94) has no driver
Warning (10034): Output port "DRAM_ADDR" at DE2_115.sv(101) has no driver
Warning (10034): Output port "DRAM_BA" at DE2_115.sv(102) has no driver
Warning (10034): Output port "DRAM_DQM" at DE2_115.sv(108) has no driver
Warning (10034): Output port "FL_ADDR" at DE2_115.sv(118) has no driver
Warning (10034): Output port "HSMC_TX_D_P" at DE2_115.sv(135) has no driver
Warning (10034): Output port "SMA_CLKOUT" at DE2_115.sv(7) has no driver
Warning (10034): Output port "LCD_BLON" at DE2_115.sv(20) has no driver
Warning (10034): Output port "LCD_EN" at DE2_115.sv(22) has no driver
Warning (10034): Output port "LCD_ON" at DE2_115.sv(23) has no driver
Warning (10034): Output port "LCD_RS" at DE2_115.sv(24) has no driver
Warning (10034): Output port "LCD_RW" at DE2_115.sv(25) has no driver
Warning (10034): Output port "UART_CTS" at DE2_115.sv(26) has no driver
Warning (10034): Output port "UART_TXD" at DE2_115.sv(29) has no driver
Warning (10034): Output port "SD_CLK" at DE2_115.sv(34) has no driver
Warning (10034): Output port "VGA_BLANK_N" at DE2_115.sv(39) has no driver
Warning (10034): Output port "VGA_CLK" at DE2_115.sv(40) has no driver
Warning (10034): Output port "VGA_HS" at DE2_115.sv(42) has no driver
Warning (10034): Output port "VGA_SYNC_N" at DE2_115.sv(44) has no driver
Warning (10034): Output port "VGA_VS" at DE2_115.sv(45) has no driver
Warning (10034): Output port "EEP_I2C_SCLK" at DE2_115.sv(52) has no driver
Warning (10034): Output port "ENET0_GTX_CLK" at DE2_115.sv(56) has no driver
Warning (10034): Output port "ENET0_MDC" at DE2_115.sv(58) has no driver
Warning (10034): Output port "ENET0_RST_N" at DE2_115.sv(60) has no driver
Warning (10034): Output port "ENET0_TX_EN" at DE2_115.sv(69) has no driver
Warning (10034): Output port "ENET0_TX_ER" at DE2_115.sv(70) has no driver
Warning (10034): Output port "ENET1_GTX_CLK" at DE2_115.sv(72) has no driver
Warning (10034): Output port "ENET1_MDC" at DE2_115.sv(74) has no driver
Warning (10034): Output port "ENET1_RST_N" at DE2_115.sv(76) has no driver
Warning (10034): Output port "ENET1_TX_EN" at DE2_115.sv(85) has no driver
Warning (10034): Output port "ENET1_TX_ER" at DE2_115.sv(86) has no driver
Warning (10034): Output port "TD_RESET_N" at DE2_115.sv(91) has no driver
Warning (10034): Output port "OTG_CS_N" at DE2_115.sv(95) has no driver
Warning (10034): Output port "OTG_WR_N" at DE2_115.sv(96) has no driver
Warning (10034): Output port "OTG_RD_N" at DE2_115.sv(97) has no driver
Warning (10034): Output port "OTG_RST_N" at DE2_115.sv(99) has no driver
Warning (10034): Output port "DRAM_CAS_N" at DE2_115.sv(103) has no driver
Warning (10034): Output port "DRAM_CKE" at DE2_115.sv(104) has no driver
Warning (10034): Output port "DRAM_CLK" at DE2_115.sv(105) has no driver
Warning (10034): Output port "DRAM_CS_N" at DE2_115.sv(106) has no driver
Warning (10034): Output port "DRAM_RAS_N" at DE2_115.sv(109) has no driver
Warning (10034): Output port "DRAM_WE_N" at DE2_115.sv(110) has no driver
Warning (10034): Output port "FL_CE_N" at DE2_115.sv(119) has no driver
Warning (10034): Output port "FL_OE_N" at DE2_115.sv(121) has no driver
Warning (10034): Output port "FL_RST_N" at DE2_115.sv(122) has no driver
Warning (10034): Output port "FL_WE_N" at DE2_115.sv(124) has no driver
Warning (10034): Output port "FL_WP_N" at DE2_115.sv(125) has no driver
Warning (10034): Output port "HSMC_CLKOUT_P1" at DE2_115.sv(130) has no driver
Warning (10034): Output port "HSMC_CLKOUT_P2" at DE2_115.sv(131) has no driver
Warning (10034): Output port "HSMC_CLKOUT0" at DE2_115.sv(132) has no driver
Info (12128): Elaborating entity "diplay" for hierarchy "diplay:disp0"
Warning (10034): Output port "LEDR" at display.sv(19) has no driver
Info (12128): Elaborating entity "Addr2Time" for hierarchy "diplay:disp0|Addr2Time:ad"
Info (12128): Elaborating entity "SevenHexDecoder1" for hierarchy "diplay:disp0|SevenHexDecoder1:s1"
Info (12128): Elaborating entity "SevenHexDecoder2" for hierarchy "diplay:disp0|SevenHexDecoder2:s2"
Info (12128): Elaborating entity "Top" for hierarchy "Top:t0"
Warning (10034): Output port "o_dispdata" at Top.sv(25) has no driver
Info (12128): Elaborating entity "Record" for hierarchy "Top:t0|Record:r1"
Warning (10036): Verilog HDL or VHDL warning at record.sv(40): object "o_ib" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at record.sv(166): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at record.sv(201): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at record.sv(202): truncated value with size 32 to match size of target (20)
Warning (10034): Output port "o_lb" at record.sv(12) has no driver
Info (12128): Elaborating entity "PLAY" for hierarchy "Top:t0|PLAY:p1"
Warning (10036): Verilog HDL or VHDL warning at play_v1.sv(25): object "dacdat_r" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at play_v1.sv(27): object "DSPpop_r" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at play_v1.sv(95): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at play_v1.sv(102): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at play_v1.sv(109): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at play_v1.sv(117): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at play_v1.sv(124): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at play_v1.sv(131): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at play_v1.sv(138): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at play_v1.sv(146): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at play_v1.sv(160): truncated value with size 32 to match size of target (2)
Warning (10240): Verilog HDL Always Construct warning at play_v1.sv(182): inferring latch(es) for variable "DSPload_r", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "DSP" for hierarchy "Top:t0|PLAY:p1|DSP:dsp1"
Warning (10230): Verilog HDL assignment warning at DSP.sv(45): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at DSP.sv(94): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at DSP.sv(106): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at DSP.sv(125): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at DSP.sv(136): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at DSP.sv(161): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at DSP.sv(185): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at DSP.sv(187): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at DSP.sv(188): truncated value with size 32 to match size of target (20)
Info (12128): Elaborating entity "clk" for hierarchy "clk:clk1"
Info (12128): Elaborating entity "clk_altpll_0" for hierarchy "clk:clk1|clk_altpll_0:altpll_0"
Info (12128): Elaborating entity "clk_altpll_0_stdsync_sv6" for hierarchy "clk:clk1|clk_altpll_0:altpll_0|clk_altpll_0_stdsync_sv6:stdsync2"
Info (12128): Elaborating entity "clk_altpll_0_dffpipe_l2c" for hierarchy "clk:clk1|clk_altpll_0:altpll_0|clk_altpll_0_stdsync_sv6:stdsync2|clk_altpll_0_dffpipe_l2c:dffpipe3"
Info (12128): Elaborating entity "clk_altpll_0_altpll_kpa2" for hierarchy "clk:clk1|clk_altpll_0:altpll_0|clk_altpll_0_altpll_kpa2:sd1"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "clk:clk1|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "clk:clk1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "clk:clk1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Info (12128): Elaborating entity "Debounce" for hierarchy "Debounce:d0"
Warning (10230): Verilog HDL assignment warning at Debounce.sv(23): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Debounce.sv(25): truncated value with size 32 to match size of target (3)
Info (12128): Elaborating entity "I2cInitial" for hierarchy "I2cInitial:I2cI"
Warning (10230): Verilog HDL assignment warning at I2cInitial.sv(119): truncated value with size 32 to match size of target (4)
Warning (10030): Net "data.data_a" at I2cInitial.sv(27) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "data.waddr_a" at I2cInitial.sv(27) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "data.we_a" at I2cInitial.sv(27) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "I2cSender" for hierarchy "I2cSender:I2cS"
Warning (10230): Verilog HDL assignment warning at I2cSender.sv(52): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at I2cSender.sv(63): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at I2cSender.sv(77): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at I2cSender.sv(89): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at I2cSender.sv(103): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at I2cSender.sv(110): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at I2cSender.sv(113): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at I2cSender.sv(116): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at I2cSender.sv(123): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at I2cSender.sv(127): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at I2cSender.sv(133): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at I2cSender.sv(143): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at I2cSender.sv(157): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at I2cSender.sv(167): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at I2cSender.sv(184): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "sclkGenerate" for hierarchy "I2cSender:I2cS|sclkGenerate:sclk"
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "I2cSender:I2cS|sdat_w" feeding internal logic into a wire
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "I2cInitial:I2cI|data" is uninferred due to inappropriate RAM size
Critical Warning (127005): Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File "C:/group9/lab3/db/DE2_115.ram0_I2cInitial_86eef5ea.hdl.mif" -- setting initial value for remaining addresses to 0
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Top:t0|PLAY:p1|DSP:dsp1|Div0"
Info (12130): Elaborated megafunction instantiation "Top:t0|PLAY:p1|DSP:dsp1|lpm_divide:Div0"
Info (12133): Instantiated megafunction "Top:t0|PLAY:p1|DSP:dsp1|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_s0p.tdf
    Info (12023): Found entity 1: lpm_divide_s0p
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_nbg.tdf
    Info (12023): Found entity 1: abs_divider_nbg
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_c7f.tdf
    Info (12023): Found entity 1: alt_u_div_c7f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_3v9.tdf
    Info (12023): Found entity 1: lpm_abs_3v9
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_k0a.tdf
    Info (12023): Found entity 1: lpm_abs_k0a
Warning (12241): 8 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 15 buffer(s)
    Info (13016): Ignored 15 CARRY_SUM buffer(s)
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "I2C_SDAT" and its non-tri-state driver.
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "AUD_DACLRCK" has no driver
    Warning (13040): Bidir "AUD_ADCLRCK" has no driver
    Warning (13040): Bidir "AUD_BCLK" has no driver
    Warning (13040): Bidir "LCD_DATA[0]" has no driver
    Warning (13040): Bidir "LCD_DATA[1]" has no driver
    Warning (13040): Bidir "LCD_DATA[2]" has no driver
    Warning (13040): Bidir "LCD_DATA[3]" has no driver
    Warning (13040): Bidir "LCD_DATA[4]" has no driver
    Warning (13040): Bidir "LCD_DATA[5]" has no driver
    Warning (13040): Bidir "LCD_DATA[6]" has no driver
    Warning (13040): Bidir "LCD_DATA[7]" has no driver
    Warning (13040): Bidir "PS2_CLK" has no driver
    Warning (13040): Bidir "PS2_DAT" has no driver
    Warning (13040): Bidir "PS2_CLK2" has no driver
    Warning (13040): Bidir "PS2_DAT2" has no driver
    Warning (13040): Bidir "SD_CMD" has no driver
    Warning (13040): Bidir "SD_DAT[0]" has no driver
    Warning (13040): Bidir "SD_DAT[1]" has no driver
    Warning (13040): Bidir "SD_DAT[2]" has no driver
    Warning (13040): Bidir "SD_DAT[3]" has no driver
    Warning (13040): Bidir "EEP_I2C_SDAT" has no driver
    Warning (13040): Bidir "OTG_DATA[0]" has no driver
    Warning (13040): Bidir "OTG_DATA[1]" has no driver
    Warning (13040): Bidir "OTG_DATA[2]" has no driver
    Warning (13040): Bidir "OTG_DATA[3]" has no driver
    Warning (13040): Bidir "OTG_DATA[4]" has no driver
    Warning (13040): Bidir "OTG_DATA[5]" has no driver
    Warning (13040): Bidir "OTG_DATA[6]" has no driver
    Warning (13040): Bidir "OTG_DATA[7]" has no driver
    Warning (13040): Bidir "OTG_DATA[8]" has no driver
    Warning (13040): Bidir "OTG_DATA[9]" has no driver
    Warning (13040): Bidir "OTG_DATA[10]" has no driver
    Warning (13040): Bidir "OTG_DATA[11]" has no driver
    Warning (13040): Bidir "OTG_DATA[12]" has no driver
    Warning (13040): Bidir "OTG_DATA[13]" has no driver
    Warning (13040): Bidir "OTG_DATA[14]" has no driver
    Warning (13040): Bidir "OTG_DATA[15]" has no driver
    Warning (13040): Bidir "DRAM_DQ[0]" has no driver
    Warning (13040): Bidir "DRAM_DQ[1]" has no driver
    Warning (13040): Bidir "DRAM_DQ[2]" has no driver
    Warning (13040): Bidir "DRAM_DQ[3]" has no driver
    Warning (13040): Bidir "DRAM_DQ[4]" has no driver
    Warning (13040): Bidir "DRAM_DQ[5]" has no driver
    Warning (13040): Bidir "DRAM_DQ[6]" has no driver
    Warning (13040): Bidir "DRAM_DQ[7]" has no driver
    Warning (13040): Bidir "DRAM_DQ[8]" has no driver
    Warning (13040): Bidir "DRAM_DQ[9]" has no driver
    Warning (13040): Bidir "DRAM_DQ[10]" has no driver
    Warning (13040): Bidir "DRAM_DQ[11]" has no driver
    Warning (13040): Bidir "DRAM_DQ[12]" has no driver
    Warning (13040): Bidir "DRAM_DQ[13]" has no driver
    Warning (13040): Bidir "DRAM_DQ[14]" has no driver
    Warning (13040): Bidir "DRAM_DQ[15]" has no driver
    Warning (13040): Bidir "DRAM_DQ[16]" has no driver
    Warning (13040): Bidir "DRAM_DQ[17]" has no driver
    Warning (13040): Bidir "DRAM_DQ[18]" has no driver
    Warning (13040): Bidir "DRAM_DQ[19]" has no driver
    Warning (13040): Bidir "DRAM_DQ[20]" has no driver
    Warning (13040): Bidir "DRAM_DQ[21]" has no driver
    Warning (13040): Bidir "DRAM_DQ[22]" has no driver
    Warning (13040): Bidir "DRAM_DQ[23]" has no driver
    Warning (13040): Bidir "DRAM_DQ[24]" has no driver
    Warning (13040): Bidir "DRAM_DQ[25]" has no driver
    Warning (13040): Bidir "DRAM_DQ[26]" has no driver
    Warning (13040): Bidir "DRAM_DQ[27]" has no driver
    Warning (13040): Bidir "DRAM_DQ[28]" has no driver
    Warning (13040): Bidir "DRAM_DQ[29]" has no driver
    Warning (13040): Bidir "DRAM_DQ[30]" has no driver
    Warning (13040): Bidir "DRAM_DQ[31]" has no driver
    Warning (13040): Bidir "FL_DQ[0]" has no driver
    Warning (13040): Bidir "FL_DQ[1]" has no driver
    Warning (13040): Bidir "FL_DQ[2]" has no driver
    Warning (13040): Bidir "FL_DQ[3]" has no driver
    Warning (13040): Bidir "FL_DQ[4]" has no driver
    Warning (13040): Bidir "FL_DQ[5]" has no driver
    Warning (13040): Bidir "FL_DQ[6]" has no driver
    Warning (13040): Bidir "FL_DQ[7]" has no driver
    Warning (13040): Bidir "GPIO[0]" has no driver
    Warning (13040): Bidir "GPIO[1]" has no driver
    Warning (13040): Bidir "GPIO[2]" has no driver
    Warning (13040): Bidir "GPIO[3]" has no driver
    Warning (13040): Bidir "GPIO[4]" has no driver
    Warning (13040): Bidir "GPIO[5]" has no driver
    Warning (13040): Bidir "GPIO[6]" has no driver
    Warning (13040): Bidir "GPIO[7]" has no driver
    Warning (13040): Bidir "GPIO[8]" has no driver
    Warning (13040): Bidir "GPIO[9]" has no driver
    Warning (13040): Bidir "GPIO[10]" has no driver
    Warning (13040): Bidir "GPIO[11]" has no driver
    Warning (13040): Bidir "GPIO[12]" has no driver
    Warning (13040): Bidir "GPIO[13]" has no driver
    Warning (13040): Bidir "GPIO[14]" has no driver
    Warning (13040): Bidir "GPIO[15]" has no driver
    Warning (13040): Bidir "GPIO[16]" has no driver
    Warning (13040): Bidir "GPIO[17]" has no driver
    Warning (13040): Bidir "GPIO[18]" has no driver
    Warning (13040): Bidir "GPIO[19]" has no driver
    Warning (13040): Bidir "GPIO[20]" has no driver
    Warning (13040): Bidir "GPIO[21]" has no driver
    Warning (13040): Bidir "GPIO[22]" has no driver
    Warning (13040): Bidir "GPIO[23]" has no driver
    Warning (13040): Bidir "GPIO[24]" has no driver
    Warning (13040): Bidir "GPIO[25]" has no driver
    Warning (13040): Bidir "GPIO[26]" has no driver
    Warning (13040): Bidir "GPIO[27]" has no driver
    Warning (13040): Bidir "GPIO[28]" has no driver
    Warning (13040): Bidir "GPIO[29]" has no driver
    Warning (13040): Bidir "GPIO[30]" has no driver
    Warning (13040): Bidir "GPIO[31]" has no driver
    Warning (13040): Bidir "GPIO[32]" has no driver
    Warning (13040): Bidir "GPIO[33]" has no driver
    Warning (13040): Bidir "GPIO[34]" has no driver
    Warning (13040): Bidir "GPIO[35]" has no driver
    Warning (13040): Bidir "HSMC_D[0]" has no driver
    Warning (13040): Bidir "HSMC_D[1]" has no driver
    Warning (13040): Bidir "HSMC_D[2]" has no driver
    Warning (13040): Bidir "HSMC_D[3]" has no driver
    Warning (13040): Bidir "EX_IO[0]" has no driver
    Warning (13040): Bidir "EX_IO[1]" has no driver
    Warning (13040): Bidir "EX_IO[2]" has no driver
    Warning (13040): Bidir "EX_IO[3]" has no driver
    Warning (13040): Bidir "EX_IO[4]" has no driver
    Warning (13040): Bidir "EX_IO[5]" has no driver
    Warning (13040): Bidir "EX_IO[6]" has no driver
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "Top:t0|PLAY_data[15]" to the node "Top:t0|PLAY:p1|DSP:dsp1|nextdata_r[15]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Top:t0|PLAY_data[14]" to the node "Top:t0|PLAY:p1|DSP:dsp1|nextdata_r[14]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Top:t0|PLAY_data[13]" to the node "Top:t0|PLAY:p1|DSP:dsp1|nextdata_r[13]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Top:t0|PLAY_data[12]" to the node "Top:t0|PLAY:p1|DSP:dsp1|nextdata_r[12]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Top:t0|PLAY_data[11]" to the node "Top:t0|PLAY:p1|DSP:dsp1|nextdata_r[11]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Top:t0|PLAY_data[10]" to the node "Top:t0|PLAY:p1|DSP:dsp1|nextdata_r[10]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Top:t0|PLAY_data[9]" to the node "Top:t0|PLAY:p1|DSP:dsp1|nextdata_r[9]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Top:t0|PLAY_data[8]" to the node "Top:t0|PLAY:p1|DSP:dsp1|nextdata_r[8]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Top:t0|PLAY_data[7]" to the node "Top:t0|PLAY:p1|DSP:dsp1|nextdata_r[7]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Top:t0|PLAY_data[6]" to the node "Top:t0|PLAY:p1|DSP:dsp1|nextdata_r[6]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Top:t0|PLAY_data[5]" to the node "Top:t0|PLAY:p1|DSP:dsp1|nextdata_r[5]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Top:t0|PLAY_data[4]" to the node "Top:t0|PLAY:p1|DSP:dsp1|nextdata_r[4]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Top:t0|PLAY_data[3]" to the node "Top:t0|PLAY:p1|DSP:dsp1|nextdata_r[3]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Top:t0|PLAY_data[2]" to the node "Top:t0|PLAY:p1|DSP:dsp1|nextdata_r[2]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Top:t0|PLAY_data[1]" to the node "Top:t0|PLAY:p1|DSP:dsp1|nextdata_r[1]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Top:t0|PLAY_data[0]" to the node "Top:t0|PLAY:p1|DSP:dsp1|nextdata_r[0]" into an OR gate
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "I2C_SDAT~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SMA_CLKOUT" is stuck at GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "LEDG[8]" is stuck at GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "LEDR[10]" is stuck at GND
    Warning (13410): Pin "LEDR[11]" is stuck at GND
    Warning (13410): Pin "LEDR[12]" is stuck at GND
    Warning (13410): Pin "LEDR[13]" is stuck at GND
    Warning (13410): Pin "LEDR[14]" is stuck at GND
    Warning (13410): Pin "LEDR[15]" is stuck at GND
    Warning (13410): Pin "LEDR[16]" is stuck at GND
    Warning (13410): Pin "LEDR[17]" is stuck at GND
    Warning (13410): Pin "HEX0[5]" is stuck at GND
    Warning (13410): Pin "HEX1[4]" is stuck at GND
    Warning (13410): Pin "HEX1[5]" is stuck at GND
    Warning (13410): Pin "HEX2[4]" is stuck at GND
    Warning (13410): Pin "HEX2[5]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at VCC
    Warning (13410): Pin "LCD_BLON" is stuck at GND
    Warning (13410): Pin "LCD_EN" is stuck at GND
    Warning (13410): Pin "LCD_ON" is stuck at GND
    Warning (13410): Pin "LCD_RS" is stuck at GND
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "UART_CTS" is stuck at GND
    Warning (13410): Pin "UART_TXD" is stuck at GND
    Warning (13410): Pin "SD_CLK" is stuck at GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND
    Warning (13410): Pin "VGA_B[2]" is stuck at GND
    Warning (13410): Pin "VGA_B[3]" is stuck at GND
    Warning (13410): Pin "VGA_B[4]" is stuck at GND
    Warning (13410): Pin "VGA_B[5]" is stuck at GND
    Warning (13410): Pin "VGA_B[6]" is stuck at GND
    Warning (13410): Pin "VGA_B[7]" is stuck at GND
    Warning (13410): Pin "VGA_BLANK_N" is stuck at GND
    Warning (13410): Pin "VGA_CLK" is stuck at GND
    Warning (13410): Pin "VGA_G[0]" is stuck at GND
    Warning (13410): Pin "VGA_G[1]" is stuck at GND
    Warning (13410): Pin "VGA_G[2]" is stuck at GND
    Warning (13410): Pin "VGA_G[3]" is stuck at GND
    Warning (13410): Pin "VGA_G[4]" is stuck at GND
    Warning (13410): Pin "VGA_G[5]" is stuck at GND
    Warning (13410): Pin "VGA_G[6]" is stuck at GND
    Warning (13410): Pin "VGA_G[7]" is stuck at GND
    Warning (13410): Pin "VGA_HS" is stuck at GND
    Warning (13410): Pin "VGA_R[0]" is stuck at GND
    Warning (13410): Pin "VGA_R[1]" is stuck at GND
    Warning (13410): Pin "VGA_R[2]" is stuck at GND
    Warning (13410): Pin "VGA_R[3]" is stuck at GND
    Warning (13410): Pin "VGA_R[4]" is stuck at GND
    Warning (13410): Pin "VGA_R[5]" is stuck at GND
    Warning (13410): Pin "VGA_R[6]" is stuck at GND
    Warning (13410): Pin "VGA_R[7]" is stuck at GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND
    Warning (13410): Pin "VGA_VS" is stuck at GND
    Warning (13410): Pin "EEP_I2C_SCLK" is stuck at GND
    Warning (13410): Pin "ENET0_GTX_CLK" is stuck at GND
    Warning (13410): Pin "ENET0_MDC" is stuck at GND
    Warning (13410): Pin "ENET0_RST_N" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[0]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[1]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[2]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[3]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_EN" is stuck at GND
    Warning (13410): Pin "ENET0_TX_ER" is stuck at GND
    Warning (13410): Pin "ENET1_GTX_CLK" is stuck at GND
    Warning (13410): Pin "ENET1_MDC" is stuck at GND
    Warning (13410): Pin "ENET1_RST_N" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[0]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[1]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[2]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[3]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_EN" is stuck at GND
    Warning (13410): Pin "ENET1_TX_ER" is stuck at GND
    Warning (13410): Pin "TD_RESET_N" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[0]" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[1]" is stuck at GND
    Warning (13410): Pin "OTG_CS_N" is stuck at GND
    Warning (13410): Pin "OTG_WR_N" is stuck at GND
    Warning (13410): Pin "OTG_RD_N" is stuck at GND
    Warning (13410): Pin "OTG_RST_N" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at GND
    Warning (13410): Pin "DRAM_CLK" is stuck at GND
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[0]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[1]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[2]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[3]" is stuck at GND
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[22]" is stuck at GND
    Warning (13410): Pin "FL_CE_N" is stuck at GND
    Warning (13410): Pin "FL_OE_N" is stuck at GND
    Warning (13410): Pin "FL_RST_N" is stuck at GND
    Warning (13410): Pin "FL_WE_N" is stuck at GND
    Warning (13410): Pin "FL_WP_N" is stuck at GND
    Warning (13410): Pin "HSMC_CLKOUT_P1" is stuck at GND
    Warning (13410): Pin "HSMC_CLKOUT_P2" is stuck at GND
    Warning (13410): Pin "HSMC_CLKOUT0" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[0]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[1]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[2]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[3]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[4]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[5]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[6]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[7]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[8]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[9]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[10]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[11]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[12]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[13]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[14]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[15]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[16]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 12 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/group9/lab3/output_files/DE2_115.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 76 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50"
    Warning (15610): No output dependent on input pin "CLOCK3_50"
    Warning (15610): No output dependent on input pin "ENETCLK_25"
    Warning (15610): No output dependent on input pin "SMA_CLKIN"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "UART_RTS"
    Warning (15610): No output dependent on input pin "UART_RXD"
    Warning (15610): No output dependent on input pin "SD_WP_N"
    Warning (15610): No output dependent on input pin "ENET0_INT_N"
    Warning (15610): No output dependent on input pin "ENET0_MDIO"
    Warning (15610): No output dependent on input pin "ENET0_RX_CLK"
    Warning (15610): No output dependent on input pin "ENET0_RX_COL"
    Warning (15610): No output dependent on input pin "ENET0_RX_CRS"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[0]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[1]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[2]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[3]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DV"
    Warning (15610): No output dependent on input pin "ENET0_RX_ER"
    Warning (15610): No output dependent on input pin "ENET0_TX_CLK"
    Warning (15610): No output dependent on input pin "ENET0_LINK100"
    Warning (15610): No output dependent on input pin "ENET1_INT_N"
    Warning (15610): No output dependent on input pin "ENET1_MDIO"
    Warning (15610): No output dependent on input pin "ENET1_RX_CLK"
    Warning (15610): No output dependent on input pin "ENET1_RX_COL"
    Warning (15610): No output dependent on input pin "ENET1_RX_CRS"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[0]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[1]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[2]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[3]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DV"
    Warning (15610): No output dependent on input pin "ENET1_RX_ER"
    Warning (15610): No output dependent on input pin "ENET1_TX_CLK"
    Warning (15610): No output dependent on input pin "ENET1_LINK100"
    Warning (15610): No output dependent on input pin "TD_CLK27"
    Warning (15610): No output dependent on input pin "TD_DATA[0]"
    Warning (15610): No output dependent on input pin "TD_DATA[1]"
    Warning (15610): No output dependent on input pin "TD_DATA[2]"
    Warning (15610): No output dependent on input pin "TD_DATA[3]"
    Warning (15610): No output dependent on input pin "TD_DATA[4]"
    Warning (15610): No output dependent on input pin "TD_DATA[5]"
    Warning (15610): No output dependent on input pin "TD_DATA[6]"
    Warning (15610): No output dependent on input pin "TD_DATA[7]"
    Warning (15610): No output dependent on input pin "TD_HS"
    Warning (15610): No output dependent on input pin "TD_VS"
    Warning (15610): No output dependent on input pin "OTG_INT"
    Warning (15610): No output dependent on input pin "IRDA_RXD"
    Warning (15610): No output dependent on input pin "FL_RY"
    Warning (15610): No output dependent on input pin "HSMC_CLKIN_P1"
    Warning (15610): No output dependent on input pin "HSMC_CLKIN_P2"
    Warning (15610): No output dependent on input pin "HSMC_CLKIN0"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[0]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[1]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[2]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[3]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[4]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[5]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[6]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[7]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[8]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[9]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[10]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[11]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[12]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[13]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[14]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[15]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[16]"
Info (21057): Implemented 1524 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 91 input pins
    Info (21059): Implemented 248 output pins
    Info (21060): Implemented 141 bidirectional pins
    Info (21061): Implemented 1043 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 511 warnings
    Info: Peak virtual memory: 512 megabytes
    Info: Processing ended: Wed May 18 12:57:21 2016
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/group9/lab3/output_files/DE2_115.map.smsg.


