Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8b1843e63c574142bbc8951bf7a8d6b6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot registerFileTB_behav xil_defaultlib.registerFileTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3311] expression has 5 elements ; formal 'src' expects 0 [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:235]
ERROR: [VRFC 10-3311] expression has 32 elements ; formal 'in0' expects 0 [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:236]
ERROR: [VRFC 10-3311] expression has 32 elements ; formal 'in1' expects 0 [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:237]
ERROR: [VRFC 10-3311] expression has 32 elements ; formal 'in2' expects 0 [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:238]
ERROR: [VRFC 10-3311] expression has 32 elements ; formal 'in3' expects 0 [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:239]
ERROR: [VRFC 10-3311] expression has 32 elements ; formal 'in4' expects 0 [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:240]
ERROR: [VRFC 10-3311] expression has 32 elements ; formal 'in5' expects 0 [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:241]
ERROR: [VRFC 10-3311] expression has 32 elements ; formal 'in6' expects 0 [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:242]
ERROR: [VRFC 10-3311] expression has 32 elements ; formal 'in7' expects 0 [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:243]
ERROR: [VRFC 10-3311] expression has 32 elements ; formal 'in8' expects 0 [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:244]
ERROR: [VRFC 10-3311] expression has 32 elements ; formal 'in9' expects 0 [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:245]
ERROR: [VRFC 10-3311] expression has 32 elements ; formal 'in10' expects 0 [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:246]
ERROR: [VRFC 10-3311] expression has 32 elements ; formal 'in11' expects 0 [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:247]
ERROR: [VRFC 10-3311] expression has 32 elements ; formal 'in12' expects 0 [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:248]
ERROR: [VRFC 10-3311] expression has 32 elements ; formal 'in13' expects 0 [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:249]
ERROR: [VRFC 10-3311] expression has 32 elements ; formal 'in14' expects 0 [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:250]
ERROR: [VRFC 10-3311] expression has 32 elements ; formal 'in15' expects 0 [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:251]
ERROR: [VRFC 10-3311] expression has 32 elements ; formal 'in16' expects 0 [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:252]
ERROR: [VRFC 10-3311] expression has 32 elements ; formal 'in17' expects 0 [C:/Users/Liam/Documents/ComputerArchitecture/project_1/project_1.srcs/sources_1/new/register-file.vhd:253]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit registerfiletb in library work failed.
