    Finished dev [unoptimized + debuginfo] target(s) in 0.02s
     Running `target/debug/sim_cache --bs 32 --us 1024 --is 512 --ds 512 --a 2 --wb true --wa false`
[2023-12-07T00:14:44Z DEBUG sim_cache] block_size: 32
                unified_cache_size: 1024
                instruction_cache_size: 512
                data_cache_size: 512
                associativity: 2
                write_back: true
                write_allocate: false
                split_cache: false
