library verilog;
use verilog.vl_types.all;
entity pri_encoder_4_2 is
    port(
        \in\            : in     vl_logic_vector(3 downto 0);
        enab            : in     vl_logic;
        \out\           : out    vl_logic_vector(1 downto 0);
        valid           : out    vl_logic
    );
end pri_encoder_4_2;
