*** SPICE deck for cell 4x4_MULTIPLIER{lay} from library MOSIS_SUBM_PADS_C5
*** Created on Ã‡ar Ara 13, 2023 12:12:57
*** Last revised on Per Ara 14, 2023 17:33:13
*** Written on Per Ara 14, 2023 17:34:39 by Electric VLSI Design System, version 9.07
*** Layout tech: mocmos, foundry MOSIS
*** UC SPICE *** , MIN_RESIST 4.0, MIN_CAPAC 0.1FF
* Model cards are described in this file:
.include C:\Users\mehme\OneDrive\C5_models.txt

*** SUBCIRCUIT MOSIS_SUBM_PADS_C5__INVERTER FROM CELL INVERTER{lay}
.SUBCKT MOSIS_SUBM_PADS_C5__INVERTER a gnd out vdd
Mnmos@0 gnd a out gnd N L=0.6U W=0.9U AS=5.265P AD=2.52P PS=13.2U PD=6.6U
Mpmos@0 out a vdd vdd P L=0.6U W=0.9U AS=2.52P AD=5.265P PS=6.6U PD=13.2U
.ENDS MOSIS_SUBM_PADS_C5__INVERTER

*** SUBCIRCUIT MOSIS_SUBM_PADS_C5__AND_GATE FROM CELL AND_GATE{lay}
.SUBCKT MOSIS_SUBM_PADS_C5__AND_GATE a b gnd out vdd
XINVERTER@1 net@2 gnd out vdd MOSIS_SUBM_PADS_C5__INVERTER
Mnmos@2 net@0 b gnd gnd N L=0.6U W=0.9U AS=4.77P AD=0.742P PS=12.6U PD=2.55U
Mnmos@3 net@2 a net@0 gnd N L=0.6U W=0.9U AS=0.742P AD=3.735P PS=2.55U PD=9.3U
Mpmos@0 vdd b net@2 vdd P L=0.6U W=0.9U AS=3.735P AD=1.395P PS=9.3U PD=3.6U
Mpmos@1 net@2 a vdd vdd P L=0.6U W=0.9U AS=1.395P AD=3.735P PS=3.6U PD=9.3U
.ENDS MOSIS_SUBM_PADS_C5__AND_GATE

*** SUBCIRCUIT MOSIS_SUBM_PADS_C5__XOR_GATE FROM CELL XOR_GATE{lay}
.SUBCKT MOSIS_SUBM_PADS_C5__XOR_GATE a b gnd out vdd
XINVERTER@0 b gnd net@39 vdd MOSIS_SUBM_PADS_C5__INVERTER
XINVERTER@1 a gnd net@42 vdd MOSIS_SUBM_PADS_C5__INVERTER
Mnmos@0 net@1 a gnd gnd N L=0.6U W=0.9U AS=3.847P AD=0.742P PS=10.05U PD=2.55U
Mnmos@1 out b net@1 gnd N L=0.6U W=0.9U AS=0.742P AD=1.395P PS=2.55U PD=3.6U
Mnmos@2 net@4 net@39 out gnd N L=0.6U W=0.9U AS=1.395P AD=0.742P PS=3.6U PD=2.55U
Mnmos@3 gnd net@42 net@4 gnd N L=0.6U W=0.9U AS=0.742P AD=3.847P PS=2.55U PD=10.05U
Mpmos@0 vdd a net@6 vdd P L=0.6U W=0.9U AS=2.768P AD=1.395P PS=6.9U PD=3.6U
Mpmos@1 net@6 b vdd vdd P L=0.6U W=0.9U AS=1.395P AD=2.768P PS=3.6U PD=6.9U
Mpmos@2 out net@39 net@6 vdd P L=0.6U W=0.9U AS=2.768P AD=1.395P PS=6.9U PD=3.6U
Mpmos@3 net@6 net@42 out vdd P L=0.6U W=0.9U AS=1.395P AD=2.768P PS=3.6U PD=6.9U
.ENDS MOSIS_SUBM_PADS_C5__XOR_GATE

*** SUBCIRCUIT MOSIS_SUBM_PADS_C5__HALF_ADDER FROM CELL HALF_ADDER{lay}
.SUBCKT MOSIS_SUBM_PADS_C5__HALF_ADDER a b CARRY gnd SUM vdd
XAND_GATE@8 a b gnd CARRY vdd MOSIS_SUBM_PADS_C5__AND_GATE
XXOR_GATE@2 a b gnd SUM vdd MOSIS_SUBM_PADS_C5__XOR_GATE
.ENDS MOSIS_SUBM_PADS_C5__HALF_ADDER

*** SUBCIRCUIT MOSIS_SUBM_PADS_C5__2x2_MULTIPLIER FROM CELL 2x2_MULTIPLIER{lay}
.SUBCKT MOSIS_SUBM_PADS_C5__2x2_MULTIPLIER A0 A1 B0 B1 gnd P0 P1 P2 P3 vdd
XAND_GATE@0 A1 B1 gnd net@120 vdd MOSIS_SUBM_PADS_C5__AND_GATE
XAND_GATE@1 A0 B1 gnd net@118 vdd MOSIS_SUBM_PADS_C5__AND_GATE
XAND_GATE@4 A0 B0 gnd P0 vdd MOSIS_SUBM_PADS_C5__AND_GATE
XAND_GATE@6 A1 B0 gnd net@115 vdd MOSIS_SUBM_PADS_C5__AND_GATE
XHALF_ADD@0 net@145 net@120 P3 gnd P2 vdd MOSIS_SUBM_PADS_C5__HALF_ADDER
XHALF_ADD@1 net@115 net@118 net@145 gnd P1 vdd MOSIS_SUBM_PADS_C5__HALF_ADDER
.ENDS MOSIS_SUBM_PADS_C5__2x2_MULTIPLIER

*** SUBCIRCUIT MOSIS_SUBM_PADS_C5__OR_GATE FROM CELL OR_GATE{lay}
.SUBCKT MOSIS_SUBM_PADS_C5__OR_GATE a b gnd out vdd
XINVERTER@0 net@2 gnd out vdd MOSIS_SUBM_PADS_C5__INVERTER
Mnmos@0 net@2 a gnd gnd N L=0.6U W=0.9U AS=1.395P AD=3.27P PS=3.6U PD=8.6U
Mnmos@1 gnd b net@2 gnd N L=0.6U W=0.9U AS=3.27P AD=1.395P PS=8.6U PD=3.6U
Mpmos@0 net@0 b vdd vdd P L=0.6U W=0.9U AS=5.76P AD=0.742P PS=13.8U PD=2.55U
Mpmos@1 net@2 a net@0 vdd P L=0.6U W=0.9U AS=0.742P AD=3.27P PS=2.55U PD=8.6U
.ENDS MOSIS_SUBM_PADS_C5__OR_GATE

*** SUBCIRCUIT MOSIS_SUBM_PADS_C5__FULL_ADDER FROM CELL FULL_ADDER{lay}
.SUBCKT MOSIS_SUBM_PADS_C5__FULL_ADDER a b carry cin gnd sum vdd
XHALF_ADD@2 a b net@33 gnd net@22 vdd MOSIS_SUBM_PADS_C5__HALF_ADDER
XHALF_ADD@3 net@22 cin net@20 gnd sum vdd MOSIS_SUBM_PADS_C5__HALF_ADDER
XOR_GATE@1 net@20 net@33 gnd carry vdd MOSIS_SUBM_PADS_C5__OR_GATE
.ENDS MOSIS_SUBM_PADS_C5__FULL_ADDER

*** SUBCIRCUIT MOSIS_SUBM_PADS_C5__4_BIT_ADDER FROM CELL 4_BIT_ADDER{lay}
.SUBCKT MOSIS_SUBM_PADS_C5__4_BIT_ADDER A0 A1 A2 A3 B0 B1 B2 B3 cin gnd P0 P1 P2 P3 P4 vdd
XFULL_ADD@0 A3 B3 P4 net@146 gnd P3 vdd MOSIS_SUBM_PADS_C5__FULL_ADDER
XFULL_ADD@1 A2 B2 net@146 net@142 gnd P2 vdd MOSIS_SUBM_PADS_C5__FULL_ADDER
XFULL_ADD@2 A1 B1 net@142 net@136 gnd P1 vdd MOSIS_SUBM_PADS_C5__FULL_ADDER
XFULL_ADD@3 A0 B0 net@136 cin gnd P0 vdd MOSIS_SUBM_PADS_C5__FULL_ADDER
.ENDS MOSIS_SUBM_PADS_C5__4_BIT_ADDER

*** SUBCIRCUIT MOSIS_SUBM_PADS_C5__6_BIT_ADDER FROM CELL 6_BIT_ADDER{lay}
.SUBCKT MOSIS_SUBM_PADS_C5__6_BIT_ADDER A0 A1 A2 A3 A4 A5 B0 B1 B2 B3 B4 B5 cin gnd P0 P1 P2 P3 P4 P5 P6 vdd
XFULL_ADD@0 A3 B3 net@240 net@0 gnd P3 vdd MOSIS_SUBM_PADS_C5__FULL_ADDER
XFULL_ADD@1 A2 B2 net@0 net@71 gnd P2 vdd MOSIS_SUBM_PADS_C5__FULL_ADDER
XFULL_ADD@2 A1 B1 net@71 net@160 gnd P1 vdd MOSIS_SUBM_PADS_C5__FULL_ADDER
XFULL_ADD@3 A0 B0 net@160 cin gnd P0 vdd MOSIS_SUBM_PADS_C5__FULL_ADDER
XFULL_ADD@4 A4 B4 net@230 net@240 gnd P4 vdd MOSIS_SUBM_PADS_C5__FULL_ADDER
XFULL_ADD@5 A5 B5 P6 net@230 gnd P5 vdd MOSIS_SUBM_PADS_C5__FULL_ADDER
.ENDS MOSIS_SUBM_PADS_C5__6_BIT_ADDER

*** TOP LEVEL CELL: 4x4_MULTIPLIER{lay}
X_2x2_MULT@0 B2 B3 A0 A1 gnd net@153 net@156 net@161 net@167 vdd MOSIS_SUBM_PADS_C5__2x2_MULTIPLIER
X_2x2_MULT@1 B0 B1 A0 A1 gnd P0 P1 net@117 net@122 vdd MOSIS_SUBM_PADS_C5__2x2_MULTIPLIER
X_2x2_MULT@2 B2 B3 A2 A3 gnd net@172 net@177 net@182 net@187 vdd MOSIS_SUBM_PADS_C5__2x2_MULTIPLIER
X_2x2_MULT@3 B0 B1 A2 A3 gnd net@130 net@135 net@142 net@147 vdd MOSIS_SUBM_PADS_C5__2x2_MULTIPLIER
X_4_BIT_AD@0 net@117 net@122 gnd gnd net@130 net@135 net@142 net@147 gnd gnd net@253 net@257 net@261 net@265 net@268 vdd MOSIS_SUBM_PADS_C5__4_BIT_ADDER
X_6_BIT_AD@0 net@153 net@156 net@161 net@167 gnd gnd gnd gnd net@172 net@177 net@182 net@187 gnd gnd net@249 net@234 net@228 net@224 net@221 net@217 _6_BIT_AD@0_P6 vdd MOSIS_SUBM_PADS_C5__6_BIT_ADDER
X_6_BIT_AD@1 net@253 net@257 net@261 net@265 net@268 gnd net@249 net@234 net@228 net@224 net@221 net@217 gnd gnd P2 P3 P4 P5 P6 P7 _6_BIT_AD@1_P6 vdd MOSIS_SUBM_PADS_C5__6_BIT_ADDER

* Spice Code nodes in cell cell '4x4_MULTIPLIER{lay}'
VDD VDD 0 DC 5 
VGND GND 0 DC 0
VA0 A0 0 DC 0
VA1 A1 0 DC 5
VA2 A2 0 DC 0
VA3 A3 0 DC 5
VB0 B0 0 DC 5
VB1 B1 0 DC 0
VB2 B2 0 DC 5
VB3 B3 0 DC 0
.DC VA1 5 5 5
.END
