
Starting:    C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin64\mbin\synbatch.exe
Install:     C:\Microsemi\Libero_SoC_v11.8\SynplifyPro
Hostname:    RYT
Date:        Thu Dec 07 09:46:40 2017
Version:     L-2016.09M-2

Arguments:   -product synplify_pro -licensetype synplifypro_actel -batch -log synplify.log PROC_SUBSYSTEM_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode


Warning: File already exists in project: "C:\Users\REN\Desktop\199\workplace2\M2S025-Creative-Board\Modify_The_FPGA_Design\SF2_CoreRISCV_AXI4_TickTackToe\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_defines.v"
auto_infer_blackbox is not supported in current product.

log file: "C:\Users\REN\Desktop\199\workplace2\M2S025-Creative-Board\Modify_The_FPGA_Design\SF2_CoreRISCV_AXI4_TickTackToe\synthesis\PROC_SUBSYSTEM.srr"

Running: synthesis in foreground



Running PROC_SUBSYSTEM_syn|synthesis


Running: compile (Compile) on PROC_SUBSYSTEM_syn|synthesis
# Thu Dec 07 09:46:40 2017


Running: compile_flow (Compile Process) on PROC_SUBSYSTEM_syn|synthesis
# Thu Dec 07 09:46:40 2017


Running: compiler (Compile Input) on PROC_SUBSYSTEM_syn|synthesis
# Thu Dec 07 09:46:40 2017

Copied C:\Users\REN\Desktop\199\workplace2\M2S025-Creative-Board\Modify_The_FPGA_Design\SF2_CoreRISCV_AXI4_TickTackToe\synthesis\synwork\PROC_SUBSYSTEM_comp.srs to C:\Users\REN\Desktop\199\workplace2\M2S025-Creative-Board\Modify_The_FPGA_Design\SF2_CoreRISCV_AXI4_TickTackToe\synthesis\PROC_SUBSYSTEM.srs


compiler completed
# Thu Dec 07 09:46:55 2017

Return Code: 0
Run Time:00h:00m:15s


Running: multi_srs_gen (Multi-srs Generator) on PROC_SUBSYSTEM_syn|synthesis
# Thu Dec 07 09:46:55 2017


multi_srs_gen completed
# Thu Dec 07 09:46:58 2017

Return Code: 0
Run Time:00h:00m:03s

Copied C:\Users\REN\Desktop\199\workplace2\M2S025-Creative-Board\Modify_The_FPGA_Design\SF2_CoreRISCV_AXI4_TickTackToe\synthesis\synwork\PROC_SUBSYSTEM_mult.srs to C:\Users\REN\Desktop\199\workplace2\M2S025-Creative-Board\Modify_The_FPGA_Design\SF2_CoreRISCV_AXI4_TickTackToe\synthesis\PROC_SUBSYSTEM.srs

Complete: Compile Process on PROC_SUBSYSTEM_syn|synthesis


Running: premap (Pre-mapping) on PROC_SUBSYSTEM_syn|synthesis
# Thu Dec 07 09:46:58 2017


premap completed with warnings
# Thu Dec 07 09:47:04 2017

Return Code: 1
Run Time:00h:00m:06s

Complete: Compile on PROC_SUBSYSTEM_syn|synthesis


Running: map (Map) on PROC_SUBSYSTEM_syn|synthesis
# Thu Dec 07 09:47:04 2017

License granted for 4 parallel jobs


Running: fpga_mapper (Map & Optimize) on PROC_SUBSYSTEM_syn|synthesis
# Thu Dec 07 09:47:04 2017

Copied C:\Users\REN\Desktop\199\workplace2\M2S025-Creative-Board\Modify_The_FPGA_Design\SF2_CoreRISCV_AXI4_TickTackToe\synthesis\synwork\PROC_SUBSYSTEM_m.srm to C:\Users\REN\Desktop\199\workplace2\M2S025-Creative-Board\Modify_The_FPGA_Design\SF2_CoreRISCV_AXI4_TickTackToe\synthesis\PROC_SUBSYSTEM.srm


fpga_mapper completed with warnings
# Thu Dec 07 09:48:52 2017

Return Code: 1
Run Time:00h:01m:48s

Complete: Map on PROC_SUBSYSTEM_syn|synthesis

Complete: Logic Synthesis on PROC_SUBSYSTEM_syn|synthesis

TCL script complete: "PROC_SUBSYSTEM_syn.tcl"

exit status=0

exit status=0

License checkin: synplifypro_actel

