## VHDL/Verilog IP CORES

This repository is a large collection of free and open-source VHDL and Verilog IP cores taken from opencores.org.

The repository accounts for approximately 1102 projects spread in 16 categories. There is a branch for each IP project. Since the whole repository is around 4.47GB of data, you are advised to check out only the branch that you might interested in. 

A list of all projects is available at this link.

The Python script opencores_scraper.py is what was used to download all opencores.org projects locally (in a local folder in your PC). the second script local2github.py is used to upload all the local folder to this github repository.

