<!DOCTYPE html>
<html lang="en-US">
  <head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width,initial-scale=1">
    <title>Unified Memory Paper List | CPU &amp; GPU Microarch. Qi Shao</title>
    <meta name="generator" content="VuePress 1.8.0">
    <link rel="stylesheet" href="custom.css">
    <script language="javascript" type="text/javascript" src="/qishao-notes/js/pgmanor-self.js"></script>
    <meta name="description" content="Computer System">
    <meta name="google-site-verification" content="66w5U9NY5gJWu7iBtHKMbhpXkV94jy31L_RHbvrZZzY">
    <meta name="keywords" content="Hitqishao,golang,vue,go-web,go-admin,go-ldap-admin">
    <meta name="theme-color" content="#11a8cd">
    <meta name="referrer" content="no-referrer-when-downgrade">
    
    <link rel="preload" href="/qishao-notes/assets/css/0.styles.922e50b3.css" as="style"><link rel="preload" href="/qishao-notes/assets/js/app.2fa05826.js" as="script"><link rel="preload" href="/qishao-notes/assets/js/2.b768edde.js" as="script"><link rel="preload" href="/qishao-notes/assets/js/37.fdb591a0.js" as="script"><link rel="prefetch" href="/qishao-notes/assets/js/10.a4e38144.js"><link rel="prefetch" href="/qishao-notes/assets/js/11.fca6c3ed.js"><link rel="prefetch" href="/qishao-notes/assets/js/12.97e8b4ee.js"><link rel="prefetch" href="/qishao-notes/assets/js/13.fe36ab69.js"><link rel="prefetch" href="/qishao-notes/assets/js/14.ba108065.js"><link rel="prefetch" href="/qishao-notes/assets/js/15.79b6463b.js"><link rel="prefetch" href="/qishao-notes/assets/js/16.57164dfc.js"><link rel="prefetch" href="/qishao-notes/assets/js/17.57cf48d6.js"><link rel="prefetch" href="/qishao-notes/assets/js/18.19a4c5ee.js"><link rel="prefetch" href="/qishao-notes/assets/js/19.2d2f1063.js"><link rel="prefetch" href="/qishao-notes/assets/js/20.6927e232.js"><link rel="prefetch" href="/qishao-notes/assets/js/21.00f54839.js"><link rel="prefetch" href="/qishao-notes/assets/js/22.929b3a50.js"><link rel="prefetch" href="/qishao-notes/assets/js/23.b827c532.js"><link rel="prefetch" href="/qishao-notes/assets/js/24.232f4a6a.js"><link rel="prefetch" href="/qishao-notes/assets/js/25.be4f8635.js"><link rel="prefetch" href="/qishao-notes/assets/js/26.b086d451.js"><link rel="prefetch" href="/qishao-notes/assets/js/27.d4d6b9f8.js"><link rel="prefetch" href="/qishao-notes/assets/js/28.0a7bad6b.js"><link rel="prefetch" href="/qishao-notes/assets/js/29.9cab0616.js"><link rel="prefetch" href="/qishao-notes/assets/js/3.afb20852.js"><link rel="prefetch" href="/qishao-notes/assets/js/30.39533eac.js"><link rel="prefetch" href="/qishao-notes/assets/js/31.0b470b00.js"><link rel="prefetch" href="/qishao-notes/assets/js/32.04ef9021.js"><link rel="prefetch" href="/qishao-notes/assets/js/33.c4e65adc.js"><link rel="prefetch" href="/qishao-notes/assets/js/34.ede5964e.js"><link rel="prefetch" href="/qishao-notes/assets/js/35.edaac84d.js"><link rel="prefetch" href="/qishao-notes/assets/js/36.4229daf9.js"><link rel="prefetch" href="/qishao-notes/assets/js/38.736ad517.js"><link rel="prefetch" href="/qishao-notes/assets/js/39.ac519793.js"><link rel="prefetch" href="/qishao-notes/assets/js/4.0f47cab8.js"><link rel="prefetch" href="/qishao-notes/assets/js/40.d6aa9d42.js"><link rel="prefetch" href="/qishao-notes/assets/js/41.dfa71691.js"><link rel="prefetch" href="/qishao-notes/assets/js/42.0e5b55ca.js"><link rel="prefetch" href="/qishao-notes/assets/js/43.1dc522ec.js"><link rel="prefetch" href="/qishao-notes/assets/js/44.d6f7708c.js"><link rel="prefetch" href="/qishao-notes/assets/js/45.765ac153.js"><link rel="prefetch" href="/qishao-notes/assets/js/46.d1879cce.js"><link rel="prefetch" href="/qishao-notes/assets/js/47.fd4b1c76.js"><link rel="prefetch" href="/qishao-notes/assets/js/48.10fd54b1.js"><link rel="prefetch" href="/qishao-notes/assets/js/49.08425169.js"><link rel="prefetch" href="/qishao-notes/assets/js/5.c3cd0377.js"><link rel="prefetch" href="/qishao-notes/assets/js/50.2317b395.js"><link rel="prefetch" href="/qishao-notes/assets/js/51.9efd8425.js"><link rel="prefetch" href="/qishao-notes/assets/js/52.e00a95ff.js"><link rel="prefetch" href="/qishao-notes/assets/js/53.0187bb57.js"><link rel="prefetch" href="/qishao-notes/assets/js/54.00c7c98c.js"><link rel="prefetch" href="/qishao-notes/assets/js/55.d1abaad2.js"><link rel="prefetch" href="/qishao-notes/assets/js/56.9bfff56d.js"><link rel="prefetch" href="/qishao-notes/assets/js/57.cb384558.js"><link rel="prefetch" href="/qishao-notes/assets/js/58.41482146.js"><link rel="prefetch" href="/qishao-notes/assets/js/59.7eeba490.js"><link rel="prefetch" href="/qishao-notes/assets/js/6.caeb35d2.js"><link rel="prefetch" href="/qishao-notes/assets/js/60.8c2ad1a9.js"><link rel="prefetch" href="/qishao-notes/assets/js/61.a4ebb160.js"><link rel="prefetch" href="/qishao-notes/assets/js/62.8df3a468.js"><link rel="prefetch" href="/qishao-notes/assets/js/63.6434c0c7.js"><link rel="prefetch" href="/qishao-notes/assets/js/64.3949506b.js"><link rel="prefetch" href="/qishao-notes/assets/js/65.e584d692.js"><link rel="prefetch" href="/qishao-notes/assets/js/66.9acf2d92.js"><link rel="prefetch" href="/qishao-notes/assets/js/67.faa3ee64.js"><link rel="prefetch" href="/qishao-notes/assets/js/68.5de9d044.js"><link rel="prefetch" href="/qishao-notes/assets/js/69.5003e1c4.js"><link rel="prefetch" href="/qishao-notes/assets/js/7.a776222e.js"><link rel="prefetch" href="/qishao-notes/assets/js/70.9422e7d5.js"><link rel="prefetch" href="/qishao-notes/assets/js/71.211512bd.js"><link rel="prefetch" href="/qishao-notes/assets/js/72.046bdbfd.js"><link rel="prefetch" href="/qishao-notes/assets/js/73.b441723e.js"><link rel="prefetch" href="/qishao-notes/assets/js/74.1750e15c.js"><link rel="prefetch" href="/qishao-notes/assets/js/75.9d219e8f.js"><link rel="prefetch" href="/qishao-notes/assets/js/76.c784147b.js"><link rel="prefetch" href="/qishao-notes/assets/js/77.954c82bc.js"><link rel="prefetch" href="/qishao-notes/assets/js/78.d052686a.js"><link rel="prefetch" href="/qishao-notes/assets/js/79.e2a3a782.js"><link rel="prefetch" href="/qishao-notes/assets/js/8.c5007a3e.js"><link rel="prefetch" href="/qishao-notes/assets/js/80.01605eec.js"><link rel="prefetch" href="/qishao-notes/assets/js/81.f249b58b.js"><link rel="prefetch" href="/qishao-notes/assets/js/82.186beb59.js"><link rel="prefetch" href="/qishao-notes/assets/js/83.aa65eeaf.js"><link rel="prefetch" href="/qishao-notes/assets/js/84.49483434.js"><link rel="prefetch" href="/qishao-notes/assets/js/85.a9fc5238.js"><link rel="prefetch" href="/qishao-notes/assets/js/86.fbad9f32.js"><link rel="prefetch" href="/qishao-notes/assets/js/87.d0597d30.js"><link rel="prefetch" href="/qishao-notes/assets/js/88.d9dc830d.js"><link rel="prefetch" href="/qishao-notes/assets/js/89.d485a1a7.js"><link rel="prefetch" href="/qishao-notes/assets/js/9.c9cc5b4e.js"><link rel="prefetch" href="/qishao-notes/assets/js/90.e9903175.js"><link rel="prefetch" href="/qishao-notes/assets/js/91.f6af1b7e.js"><link rel="prefetch" href="/qishao-notes/assets/js/92.5d18dfa3.js">
    <link rel="stylesheet" href="/qishao-notes/assets/css/0.styles.922e50b3.css">
  </head>
  <body class="theme-mode-light">
    <div id="app" data-server-rendered="true"><div class="theme-container sidebar-open have-rightmenu"><header class="navbar blur"><div title="ÁõÆÂΩï" class="sidebar-button"><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" role="img" viewBox="0 0 448 512" class="icon"><path fill="currentColor" d="M436 124H12c-6.627 0-12-5.373-12-12V80c0-6.627 5.373-12 12-12h424c6.627 0 12 5.373 12 12v32c0 6.627-5.373 12-12 12zm0 160H12c-6.627 0-12-5.373-12-12v-32c0-6.627 5.373-12 12-12h424c6.627 0 12 5.373 12 12v32c0 6.627-5.373 12-12 12zm0 160H12c-6.627 0-12-5.373-12-12v-32c0-6.627 5.373-12 12-12h424c6.627 0 12 5.373 12 12v32c0 6.627-5.373 12-12 12z"></path></svg></div> <a href="/qishao-notes/" class="home-link router-link-active"><!----> <span class="site-name">CPU &amp; GPU Microarch. Qi Shao</span></a> <div class="links"><div class="search-box"><input aria-label="Search" autocomplete="off" spellcheck="false" value=""> <!----></div> <nav class="nav-links can-hide"><div class="nav-item"><a href="/qishao-notes/" class="nav-link">Home</a></div><div class="nav-item"><a href="/qishao-notes/gpu/" class="nav-link">gpu</a></div><div class="nav-item"><a href="/qishao-notes/cpu/" class="nav-link">cpu</a></div><div class="nav-item"><a href="/qishao-notes/llm/" class="nav-link">ml&amp;llm</a></div><div class="nav-item"><a href="/qishao-notes/compiler/" class="nav-link">compiler</a></div><div class="nav-item"><a href="/qishao-notes/hbm/" class="nav-link">hbm</a></div><div class="nav-item"><a href="/qishao-notes/mix/" class="nav-link">program</a></div><div class="nav-item"><a href="/qishao-notes/unix/" class="nav-link">unix</a></div><div class="nav-item"><a href="https://blog.csdn.net/hit_shaoqi" target="_blank" rel="noopener noreferrer" class="nav-link external">
  CSDN
  <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></a></div> <a href="https://github.com/hitqshao/qishao-notes" target="_blank" rel="noopener noreferrer" class="repo-link">
    GitHub
    <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></a></nav></div></header> <div class="sidebar-mask"></div> <div class="sidebar-hover-trigger"></div> <aside class="sidebar" style="display:none;"><!----> <nav class="nav-links"><div class="nav-item"><a href="/qishao-notes/" class="nav-link">Home</a></div><div class="nav-item"><a href="/qishao-notes/gpu/" class="nav-link">gpu</a></div><div class="nav-item"><a href="/qishao-notes/cpu/" class="nav-link">cpu</a></div><div class="nav-item"><a href="/qishao-notes/llm/" class="nav-link">ml&amp;llm</a></div><div class="nav-item"><a href="/qishao-notes/compiler/" class="nav-link">compiler</a></div><div class="nav-item"><a href="/qishao-notes/hbm/" class="nav-link">hbm</a></div><div class="nav-item"><a href="/qishao-notes/mix/" class="nav-link">program</a></div><div class="nav-item"><a href="/qishao-notes/unix/" class="nav-link">unix</a></div><div class="nav-item"><a href="https://blog.csdn.net/hit_shaoqi" target="_blank" rel="noopener noreferrer" class="nav-link external">
  CSDN
  <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></a></div> <a href="https://github.com/hitqshao/qishao-notes" target="_blank" rel="noopener noreferrer" class="repo-link">
    GitHub
    <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></a></nav>  <ul class="sidebar-links"><li><a href="/qishao-notes/pages/cc7034/" class="sidebar-link">Operand Collector</a></li><li><a href="/qishao-notes/pages/2476ae/" class="sidebar-link">GPU WARP Scheduler</a></li><li><a href="/qishao-notes/pages/14769f/" class="sidebar-link">Precision Exception</a></li><li><a href="/qishao-notes/pages/44771e/" aria-current="page" class="active sidebar-link">Unified Memory Paper List</a><ul class="sidebar-sub-headers"></ul></li><li><a href="/qishao-notes/pages/44871e/" class="sidebar-link">TensorCore Paper List</a></li><li><a href="/qishao-notes/pages/45871e/" class="sidebar-link">Memory Behaviour Paper List</a></li><li><a href="/qishao-notes/pages/45871f/" class="sidebar-link">GPU Virtualization Paper List</a></li><li><a href="/qishao-notes/pages/458720/" class="sidebar-link">Large Language Model Paper List</a></li><li><a href="/qishao-notes/pages/458721/" class="sidebar-link">GPU Simulator</a></li><li><a href="/qishao-notes/pages/458722/" class="sidebar-link">Architectural Survey</a></li><li><a href="/qishao-notes/pages/458724/" class="sidebar-link">Harnessing Integrated CPU-GPU System Memory for HPC a first look into Grace Hopper</a></li><li><a href="/qishao-notes/pages/458725/" class="sidebar-link">Understanding GPGPU-SIM 1 How to get Instruction</a></li><li><a href="/qishao-notes/pages/458726/" class="sidebar-link">Understanding GPGPU-SIM 2 Instruction Execution</a></li><li><a href="/qishao-notes/pages/458727/" class="sidebar-link">Understanding GPGPU-SIM 3 How is the simulation started</a></li><li><a href="/qishao-notes/pages/45872/" class="sidebar-link">Understanding GPGPU-SIM 4 Microarchitecture</a></li><li><a href="/qishao-notes/pages/45874/" class="sidebar-link">Understanding GPGPU-SIM 5  Memory Interface</a></li><li><a href="/qishao-notes/pages/45873/" class="sidebar-link">Warp Related Memory Optimization</a></li><li><a href="/qishao-notes/pages/45875/" class="sidebar-link">GPU Cache Coherency</a></li><li><a href="/qishao-notes/pages/45876/" class="sidebar-link">GPU Cache &amp; Memory Hirerarchy</a></li><li><a href="/qishao-notes/pages/45877/" class="sidebar-link">GPU TLB</a></li><li><a href="/qishao-notes/pages/45878/" class="sidebar-link">GPU Page Table Walk</a></li><li><a href="/qishao-notes/pages/45879/" class="sidebar-link">GPU Cache's Papers</a></li><li><a href="/qishao-notes/pages/45880/" class="sidebar-link">GPU WARP Mangement Papers</a></li><li><a href="/qishao-notes/pages/45882/" class="sidebar-link">GPU Unified Memory Innovations</a></li><li><a href="/qishao-notes/pages/45883/" class="sidebar-link">GPU MultiTask</a></li><li><a href="/qishao-notes/pages/45884/" class="sidebar-link">GPU Training Notes</a></li><li><a href="/qishao-notes/pages/45885/" class="sidebar-link">GPU Paper with Code</a></li><li><a href="/qishao-notes/pages/45886/" class="sidebar-link">GPU Workload Characteristics</a></li><li><a href="/qishao-notes/pages/45887/" class="sidebar-link">Accel-Sim Simulator</a></li><li><a href="/qishao-notes/pages/45889/" class="sidebar-link">Understanding GPGPU-SIM 6 Memory Space</a></li><li><a href="/qishao-notes/pages/47871e/" class="sidebar-link">TO READ</a></li></ul> </aside> <div><main class="page"><div class="theme-vdoing-wrapper "><div class="articleInfo-wrap" data-v-06225672><div class="articleInfo" data-v-06225672><ul class="breadcrumbs" data-v-06225672><li data-v-06225672><a href="/qishao-notes/" title="È¶ñÈ°µ" class="iconfont icon-home router-link-active" data-v-06225672></a></li> <li data-v-06225672><a href="/qishao-notes/gpu/#gpu" data-v-06225672>gpu</a></li></ul> <div class="info" data-v-06225672><div title="‰ΩúËÄÖ" class="author iconfont icon-touxiang" data-v-06225672><a href="https://github.com/hitqshao" target="_blank" title="‰ΩúËÄÖ" class="beLink" data-v-06225672>hitqishao</a></div> <div title="ÂàõÂª∫Êó∂Èó¥" class="date iconfont icon-riqi" data-v-06225672><a href="javascript:;" data-v-06225672>2023-11-11</a></div> <!----></div></div></div> <!----> <div class="content-wrapper"><div class="right-menu-wrapper"><div class="right-menu-margin"><div class="right-menu-title">ÁõÆÂΩï</div> <div class="right-menu-content"></div></div></div> <h1><img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAB4AAAAeCAYAAAA7MK6iAAAAAXNSR0IArs4c6QAABH1JREFUSA3tVl1oHFUUPmdmd2ltklqbpJDiNnXFmgbFktho7YMPNiJSSZM0+CAYSkUELVhM6YuwIPpgoOKDqOBDC0XE2CQoNtQXBUFTTcCi+Wlh1V2TQExsUzcltd3M9Tt3ZjZzZ2fT+OJTL8yeM+eee757fmeJbq//KQL8X3DUSFOcfr7cRsRtxNQMWueeVzOkaITIGqQHNg5y8+jNW9ldM7A6nTpAjuolUikAwq7CE3WcM2RRDz+XGVgN3FptU/aUSlvq9Pa3iZ1+sgAqJyyAFqkipd9dqiwHF3P65YycLWc/6sqGrvoEoIp6DOFaX5h6+dnfjkWprwqsPk0dUGq5vySwDImC10KxFHgGL1SWoc92O3eVht09qdXNH11I2SsTsJYqMWzihqGMi+A+Garf3BAuuLI5oGlULyNfyB/HYNujwktOfRrMr5t77NmevqaUopx0grnKAyvVpmwUDB4x6FPXuGvYLTDwWsejwgtgkYKPqRJg8SV6xaiZ3ZTppGneS4yfH5/66fZSDHv+QZci/+h5c5UHtpy67JUqGppM0sh0Nc1dW6/N1W5Yoqat8/TU/VnadmdeW2PLLSyh0cvxBs3KbqTmwYPpxN4do/mzE8nEpvX/UMu2Wbp74zUAK5q6WkHns7V0eWkdPbPzd3rxkTGybadYySumVzhcaJFbs5UrEkQ/+CK8gF5dnh/6ciIZ73gwQ927L1IitoxKLXYP3SjYdOrHHfTZhRRlFyrorafPk20B3HPD1y2G3qKZME5Jcf3t/HUC13/8tSd++vqFveMUTwAUxSUFI1QekR1+bIze3D9MF2aq6cPvG72CgnldWCFqyRw3lwH8ZMerjTD9ElRO7Gv44wNpC90aASqGfVlz/Rx17srQ57/UU26hkhQqUB7dBR71WmzQhHUnblGmVOEw0jhbV1n9OlXUDCIRGaNV5Jp43N516fN7JmnTHdfp7Hgy0luO4aMhtkLL8Bi3bUWYvzh5Mn1dTxrL6QmGuRhGL/TiTTxRoEdTszSaq9GR0NGA3KdkOz3hqSV3MIDhQ5IVX/Ivx3umBti2es2h4eZby7x8br1rkf7Mo90AqC8aQ3sJeNzqFRu+vSANAQe3PL7l0HGOAdwDCeZYvNKeoZp1Qfs6Aipndh86HmFRi0LAnEO47wsqM6cdfjh3jBPUzhZy7nvlUfFsamED1VQt6aISHVymXZ/B2aCtIG8AI8xfobj2d3en1wWVhOeHELKmLQ1s211s88comkv4UCwWyF787mJdYXtNfhKAXVqnKTq8QZvGAGGOfaTo5pGZ/PwbUCr5+DPr/1J92JNHr9aOl/F3iI5+O1nfybsGxoimvZ3ViWSluDITw3P37mypheDIPY0tw7+O/5ApbkYw+zpfaUVu32Pi98+defdUhEpZkRFq0aqyNh9FuL9hpYbEm6iwi0z2REd09ZmyENEbuhjDWzKvZXTqKYaBIr3tt5kuPtQBZFvEUwHt60vfCNu41XsksH9Ij1BMMz1Y0OOunHNShFIP5868g5zeXmuLwL9T4b6Q2+KejgAAAABJRU5ErkJggg==">Unified Memory Paper List<!----></h1> <!----> <div class="theme-vdoing-content content__default"><ol><li>Holistic Performance Analysis and Optimization of Unified Virtual Holistic Performance Analysis and Optimization of Unified Virtual Memory</li> <li>In-Depth Analyses of Unified Virtual Memory System for GPU Accelerated Computing</li> <li>Oversubscribing GPU Unified Virtual Memory: Implications and Suggestions</li> <li>Performance Evaluation of Advanced Features in CUDA Unified Memory</li> <li>Interplay between Hardware Prefetcher and Page Eviction Policy in CPU-GPU Unified Virtual Memory</li> <li>Unified Memory: GPGPU-Sim/UVM Smart Integration</li> <li>Batch-Aware Unified Memory Management in GPUs for Irregular Workloads</li> <li>An Intelligent Framework for Oversubscription Management in CPU-GPU Unified Memory</li> <li>Architectural Support for Address Translation on GPUs Designing Memory Management Units for CPU/GPUs with Unified Address Spaces</li> <li>Machine Learning Guided Optimal Use of GPU Unified Memory</li> <li>Towards High Performance Paged Memory for GPUs</li> <li>[Virtualization] Virtual Thread: Maximizing Thread-Level Parallelism beyond GPU Scheduling Limit.</li> <li>[Virtualization] A Survey of GPU Multitasking Methods Supported by Hardware Architecture</li> <li>Fine-grain Quantitative Analysis of Demand Paging in Unified Virtual Memory</li></ol> <p><strong><strong>Plan to read</strong></strong></p> <ol><li>Early-Adaptor: An Adaptive Framework for Proactive UVM Memory Management</li> <li>Liberator: A Data Reuse Framework for Out-of-Memory Graph Computing on GPUs</li> <li>[HPCA] Enabling Large Dynamic Neural Network Training with Learning-based Memory Management</li> <li>GPUswap: Enabling Oversubscription of GPU Memory through Transparent Swapping</li></ol> <hr> <p><strong>Unified Memory History</strong>
copied from <em><strong>Evolution of Nvidia GPU from microarchitectures Pascal to Ampere</strong></em></p> <p>CUDA 4 introduced UVA (Unified Virtual Addressing) to provide a single virtual memory address space for both CPU and GPU memory and enable pointers to be accessed from GPU code no matter where in the system they reside. UVA enables Zero-Copy memory, a pinned CPU memory accessible by GPU code directly, over PCIe, without the need for memory copy. This provides some of the convince of Unified Memory, but at the cost of worse performance, because GPU always accesses it with PCIe‚Äôs low bandwidth and high latency.[1]</p> <p>Later, CUDA 6 introduced Unified Memory, which creates a pool of managed memory that programs running on the CPU and GPU can access without explicit data movement. However, only when CPU and GPU processes are not running together because of the limitation of the Kepler and Maxwell GPU microarchitecture. Also, the Unified Memory address space was limited to the size of the GPU memory.[1, 3]</p> <p>CUDA 8 and Pascal microarchitectures improve Unified Memory functionality by <strong>adding 49-bit virtual addressing and page faulting capability</strong>. The larger 49-bit virtual addresses are sufficient to enable GPUs to access the entire system memory plus the memory of all GPUs in the system. Because of the memory page faulting functionality, the CUDA system software does not need to synchronize all managed memory allocations to the GPU before each kernel lunch. Instead, when a thread running on GPU faults on non-resident memory access(<strong>demanding page</strong>), it stalls until the page can be migrated and the page table updated. Alternatively, the page may be mapped for remote access over PCIe or NVLink interconnects.[1, 3, 6]</p> <p>These new features of Unified Memory enable oversubscription of memory, which means that application running on a GPU can use data sets larger than ten their device memory.[1] While the Unified Memory model makes GPU programming more convenient, it comes at a cost; handling page faults and page migrations can be expensive. CUDA 8 addresses this issue with features like prefetch and memory advice.</p> <hr> <h3 id="_1-holistic-performance-analysis-and-optimization-of-unified-virtual-holistic-performance-analysis-and-optimization-of-unified-virtual-memory"><a href="#_1-holistic-performance-analysis-and-optimization-of-unified-virtual-holistic-performance-analysis-and-optimization-of-unified-virtual-memory" class="header-anchor">#</a> 1. Holistic Performance Analysis and Optimization of Unified Virtual Holistic Performance Analysis and Optimization of Unified Virtual Memory</h3> <p>Same author with <strong>In-Depth Analyses of Unified Virtual Memory System for GPU Accelerated Computing</strong></p> <hr> <h3 id="_3-oversubscribing-gpu-unified-virtual-memory-implications-and-suggestions"><a href="#_3-oversubscribing-gpu-unified-virtual-memory-implications-and-suggestions" class="header-anchor">#</a> 3. Oversubscribing GPU Unified Virtual Memory: Implications and Suggestions</h3> <p>UVM supports memory oversubscription, giving GPU programs the ability to use a larger amount of memory than the physical memory, without worrying about the problem of memory shortage.</p> <p>Advanced optimization techniques, mainly prefetching and memory usage hints [1], can be used to fine-tune the performance of UVM applications, mitigating the overheads caused by UVM.</p> <p><img src="https://github.com/hitqshao/qishao-notes/assets/23403286/fd76fb3e-7747-424b-8235-cdefe81cbf23" alt="image"></p> <p>2ÔºâPrefetching and Hints
Prefetching and UVM hints are the major approaches provided by CUDA, with the hope that page faults and memory thrashing could be prevented by fine-tuning the behavior of UVM at runtime.</p> <p>By calling cudaMemPrefetchAsync (PF), a memory block could be prefetched to GPU. UVM hints provide informed decisions on page handling by indicating the access patterns of data.</p> <p>Changing UVM hints is done by invoking cudaMemAdvise with one of the following policiesÔºö</p> <p>‚Ä¢ cudaMemAdviseSetAccessedBy (AB) implies that the device keeps a direct mapping in its page table. When the data is migrated, the mapping is re-established.<br>
‚Ä¢ cudaMemAdviseSetPreferredLocation (PL) pins the data and prevents the page to be migrated, which is useful when the page is mainly accessed on one side.<br>
‚Ä¢ cudaMemAdviseSetReadMostly (RM) indicates the data region is read-intensive. It creates a read-only copy of the page on the faulting side, allowing  on current access on both sides.<br></p> <p>Only one policy (AB, PL, or RM) could be specified for each memory block, but each policy can be used along with prefetching.</p> <p>Suggestions: To ensure performance under all oversubscription conditions, programmer needs to choose the UVM hints dynamically based on the application‚Äôs memory usage and available GPU memory. As a prerequisite, the size of the FALL pages needs to be estimated or measured by experiment. Before kernel launch, the program should first check the size of available GPU memory (e.g. via the cudaMemGetInfo API). If no oversubscription will happen, or the available memory is larger than the size of FALL pages, the programmer could set hints based on the conclusions provided by related researches [24]. Otherwise, based on our findings, applying the hint AB is a preferable choice.</p> <hr> <h3 id="_4-performance-evaluation-of-advanced-features-in-cuda-unified-memory"><a href="#_4-performance-evaluation-of-advanced-features-in-cuda-unified-memory" class="header-anchor">#</a> 4. Performance Evaluation of Advanced Features in CUDA Unified Memory</h3> <p>CUDA has introduced new features for optimizing the data migration on UM, i.e., memory advises and prefetch. Instead of solely relying on page faults, the memory advises feature allows the programmer to provide data access pattern for each memory object so that the runtime can optimize migration decisions. The prefetch proactively triggers asynchronous data migration to GPU before the data is accessed, which reduces page faults and, consequently, the overhead in handling page faults.</p> <p>-Using memory advises improves application performance in oversubscription execution on the Intel platform and in-memory executions on the IBM platform.</p> <p>-UM prefetch provides a significant performance improvement on the Intel-Volta/Pascal-PCI-E based systems while it does not show a performance improvement on the Power9-Volta-NVLink based system</p> <p>UM was first introduced in CUDA 6.0 [21]. Only until the recent Nvidia Pascal microarchitecture that has hardware support for page faults.</p> <p><img src="https://github.com/hitqshao/qishao-notes/assets/23403286/888e3ff6-18dc-4174-9ba3-998f5a30b651" alt="image"></p> <p>‚Ä¢ cudaMemAdviseSetAccessedBy establishes a direct mapping of data to a specified device. Figure 2c illustrates an example of a physical page on GPU being remotely access from the host. When cudaMemAdviseSetPreferredLocation is applied, CUDA runtime tries to build a direct mapping to the page to avoid data migration so that the destination can access data remotely. Differently from cudaMemAdviseSetPreferredLocation, this cudaMemAdviseSetAccessedBy does not try to
pin pages on a specific device; instead, its main effect is to establish mapping on the remote device. This advice takes effect on the creation of the memory pages. The mapping will be re-established after the pages are migrated.</p> <p>‚Ä¢ cudaMemAdviseSetPreferredLocation sets the preferred physical location of pages. This advice pins a page and prevents it from migrating to other memories. Figure 2b illustrates a page preferred on the host side, and GPU uses remote mapping to access the page. This advice established a direct (remote) mapping to the memory page.  When accessing the page remotely, data is fetched through the remote memory instead of generating a page fault. If the underlying hardware does not support the remote mapping, the page will be migrated as in the standard UM.  cudaMemAdviseSetPreferredLocation is useful for applications with little data sharing between CPU and GPU, i.e., part of the application is executed completely on the GPU, and the rest of the application executes on the host. Data that is being used mostly by the GPU can be pinned to the GPU with the advice, avoiding memory thrashing.</p> <p>‚Ä¢ cudaMemAdviseSetReadMostly implies a read-intensive data region. In the basic UM, accessing a page on a remote side triggers page migration. However, with cudaMemAdviseSetReadMostly, a read-only duplicate of the page will be created on the faulting side, which prevents page faults and data migration in the future. Figure 2a  illustrates an example, where the second access (step 5) has no page fault and is local access. This mechanism, however, results in a high  <strong>overhead if there is any update to this memory region because all copies of the corresponding page will be invalidated to preserve consistency between different copies</strong>. Thus, this advice is often used in read-only data structures, such as lookup tables and application parameters.</p> <p><strong>In general, we found both memory advises and prefetch to be simple and effective.</strong></p> <hr> <h3 id="_5-interplay-between-hardware-prefetcher-and-page-eviction-policy-in-cpu-gpu-unified-virtual-memory"><a href="#_5-interplay-between-hardware-prefetcher-and-page-eviction-policy-in-cpu-gpu-unified-virtual-memory" class="header-anchor">#</a> 5. Interplay between Hardware Prefetcher and Page Eviction Policy in CPU-GPU Unified Virtual Memory</h3> <p>Cons in traditional GPU:
Complicated asynchronous user-directed constructs to overlap data migration and kernel execution are used to address this issue. The second challenge is memory over-subscription. When the working set of the GPU kernel cannot fit in the device memory, the programmers have to painstakingly redefine the data structures and tile the data to transfer back and  forth in chunks.</p> <p>This flow is inspired by -&gt; 11. <em><strong>Towards High Performance Paged Memory for GPU</strong></em>.</p> <p>1 Scheduled threads generate global memory accesses.</p> <p>2 Each SM has its own load/store unit. Every load/store unit has its own TLB. Load/store unit performs a TLB look up to find whether the translation for the issued memory access is cached in TLB or not. A TLB miss is relayed to the GMMU.</p> <p>3 The GMMU walks through the page table looking for a PTE corresponding to the requested page with valid flag set. A far-fault occurs if there is no PTE for the requested page or the valid flag is not set. Then the far-fault is registered in the Far-fault Miss Status Handling Registers (MSHRs).</p> <p>4 The page is scheduled for transfer over CPU-GPU PCI-e interconnect.</p> <p>5 A 4KB page is allocated on demand and data is migrated from host to device memory.</p> <p>6 The MSHRs are consulted to notify the corresponding load/store unit and the memory access is replayed. A new PTE entry is added to the page table with valid</p> <p><img src="https://github.com/hitqshao/qishao-notes/assets/23403286/140f624a-afd0-4f09-bdf9-49551b0b6fe5" alt="image"></p> <p>This paper introduces <em><strong>random, sequential and tree-based Neighborhood prefetcher in detail</strong></em>.</p> <p>And come up with pre-eviction for tree-based Neighborhood, different from LRU eviction used in Nvidia.</p> <div align="center"><img src="https://github.com/hitqshao/qishao-notes/assets/23403286/c59d9159-49ab-4d3f-aa1d-c75bafb322d5" alt="image"></div> <hr> <h3 id="_7-batch-aware-unified-memory-management-in-gpus-for-irregular-workloads-2020"><a href="#_7-batch-aware-unified-memory-management-in-gpus-for-irregular-workloads-2020" class="header-anchor">#</a> 7. Batch-Aware Unified Memory Management in GPUs for Irregular Workloads 2020</h3> <p>Propose:</p> <p>(1) increases the batch size (i.e., the number of page faults handled together), thereby amortizing the GPU runtime fault handling time, and reduces the number of batches by supporting CPU-like thread block context switching</p> <p>Thread Oversubscription (TO), a CPU-like thread block context switching technique, to effectively amortize the GPU runtime fault handling time by increasing the batch size (i.e., the number of page faults handled together).</p> <p>(2) takes page eviction off the critical path with no hardware changes by overlapping evictions with CPU-to-GPU page migrations.
Unobtrusive Eviction (UE) to take GPU page evictions off the critical path with no hardware changes based on the idea of overlapping page evictions with CPU-to-GPU page migrations.</p> <p>Prior work reports that page fault handling latency ranges from 20¬µs to 50¬µs [53]. We find that these numbers are conservative and can be worse depending on the applications and systems. Unfortunately, this page fault latency, which is in the order of microseconds, cannot be easily hidden even with ample thread-level parallelism (TLP) in GPUs, especially when GPU memory is oversubscribed.</p> <p><img src="https://github.com/hitqshao/qishao-notes/assets/23403286/bd2260eb-2540-4246-be7a-ae14d97afd3c" alt="image"></p> <p>The GPU runtime processes a group of GPU page faults together, rather than processing each individual one, in order to amortize the overhead of multiple round-trip latencies over the PCIe bus and to avoid invoking multiple interrupt service routines (ISRs) in the operating system (OS).
To efficiently process an excessive number of page faults, the GPU runtime performs a series of operations such as preprocessing all the page faults and inserting page prefetching requests, which takes a significant amount of time (in the range of tens to hundreds of microseconds). Once all the operations (e.g., CPU page table walks for all the page faults, page allocation and eviction scheduling, etc.) are finished, page migrations between the CPU and the GPU begin.</p> <p>This page fault handling is expensive because (1) it requires long latency communications between the CPU and GPU over the PCIe bus, and (2) the GPU runtime performs a very expensive fault handling service routine.</p> <p>To amortize the overhead, the GPU runtime processes a group of page faults together, which we refer to as batch processing.</p> <p>When a page fault exception is raised by the GPU memory management unit (MMU), the GPU runtime begins to handle the exception, shown in 1.</p> <div align="center"><img src="https://github.com/hitqshao/qishao-notes/assets/23403286/7f1ecd49-1039-44d8-9e84-928388332782" alt="image"></div> <p>From this, we conclude that page evictions and new page allocations are serialized in modern GPUs to prevent the new pages from overwriting the evicted pages. Note that an eviction is required on every page fault once the pages resident in the GPU‚Äôs memory are at capacity.</p> <p><img src="https://github.com/hitqshao/qishao-notes/assets/23403286/b2b52441-6cc9-4a22-8c0f-6ee3511d3ec1" alt="image"></p> <p>This preprocessing includes sorting the page faults in ascending order of page addresses (to accelerate the page table walks) and the analysis of page addresses to insert page prefetching requests.1 We refer to the time taken by the GPU runtime to perform a collection of operations to handle many page faults together as GPU  runtime fault handling time.</p> <p>https://github.com/acsl-technion/gaia_nvidia/blob/e23e4d926f576c2c4169664b6add89e1368ee849/kernel/nvidia-uvm/uvm8_gpu_replayable_faults.c#L787</p> <div class="language- line-numbers-mode"><pre class="language-text"><code>// Fault cache preprocessing for fault coalescing
//
// This function generates an ordered view of the given fault_cache in which faults are sorted by VA space, fault
// address (aligned to 4K) and access type &quot;intrusiveness&quot; (atomic - write - read - prefetch). In order to minimize
// the number of instance_ptr to VA space translations we perform a first sort by instance_ptr.
//
// This function returns NV_WARN_MORE_PROCESSING_REQUIRED if a fault buffer flush occurred during instance_ptr
// translation and executed successfully, or the error code if it failed. NV_OK otherwise.
//
// Current scheme:
// 1) sort by instance_ptr
// 2) translate all instance_ptrs to VA spaces
// 3) sort by va_space, fault address (GPU already reports 4K-aligned address) and access type
static NV_STATUS preprocess_fault_batch(uvm_gpu_t *gpu, uvm_fault_service_batch_context_t *batch_context)
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br><span class="line-number">8</span><br><span class="line-number">9</span><br><span class="line-number">10</span><br><span class="line-number">11</span><br><span class="line-number">12</span><br><span class="line-number">13</span><br><span class="line-number">14</span><br></div></div><p>The batch processing time is measured to be in the range of 223¬µs to 553¬µs with a median of 313¬µs, of which, GPU runtime fault handling accounts for an average of 46.69% of the time (measured to be in the range of 50¬µs to 430¬µs with a median of 140¬µs).</p> <p>1ÔºâThread Oversubscription
<img src="https://github.com/hitqshao/qishao-notes/assets/23403286/d0ebc3d7-2c58-431a-97cd-fa019c36488d" alt="image"></p> <p>We enable thread oversubscription from the beginning of the execution by allocating one additional thread block to each SM ( 1 ). The thread block additionally allocated to each SM is inactive at first. It is important to note that the number of active thread blocks does not exceed that of the baseline, which is determined by the physical resource constraints. Once all of the warps in an active thread block are stalled due to page faults, the thread oversubscription mechanism context switches the active (but stalled) thread block with an inactive thread block ( 2 ). The thread oversubscription mechanism can be detrimental if it causes premature evictions. To prevent this, the GPU runtime monitors the premature eviction rates by periodically estimating the running average of the lifetime of pages by tracking when each page is allocated and evicted. We use the running average as
an indicator of premature evictions. If the running average is decreased by a certain threshold, the thread oversubscription mechanism does not allow any more context switching by decrementing (and limiting) the number of concurrently runnable thread blocks ( 3 ).6 Otherwise, thread oversubscription allocates one additional thread block to each SM in an incremental manner.</p> <p><img src="https://github.com/hitqshao/qishao-notes/assets/23403286/31b20d5e-2b4f-4e1f-aeb2-338712decb97" alt="image"></p> <ol start="2"><li>Unobstrusive Eviction</li></ol> <p>When a page fault interrupt is raised by the GPU MMU, the top-half interrupt service routine (ISR) responds. It checks whether the number of GPU resident pages is at capacity via the GPU memory status tracker. If so, it sends a preemptive eviction request to the GPU. The rest of the fault handling (e.g., preprocessing of the page faults, CPU-side page table walks) is performed by the bottom-half ISR.</p> <p><img src="https://github.com/hitqshao/qishao-notes/assets/23403286/5cb0d5d8-ab8e-47bd-92fb-fbcd901a3882" alt="image"></p> <p><img src="https://github.com/hitqshao/qishao-notes/assets/23403286/eb5a8d80-6ffa-4dae-a0bb-e2d903172760" alt="image"></p> <p>When the GPU runtime begins a batch‚Äôs processing, it checks the GPU memory status. If it is at capacity, it initiates a single page eviction ( 1 ). Once page X is evicted from the GPU‚Äôs memory, both CPU and GPU page tables are updated ( 2 ). Unlike the baseline case (Figure 4), page A can be migrated to the GPU memory without any delay ( 3 ). At the same time, page Y can be evicted using bidirectional transfers. Since the data transfer speed from the GPU to CPU memory is faster than the other way around [29], eviction is completely unobtrusive and migrations to the GPU can occur without any delay.</p> <p><strong>In short, thread oversubscription increase the batch size by switching in in-active thread block. and unobstrusive eviction avoid the serialization of swap pages between host and device.</strong></p> <hr> <h3 id="_10-machine-learning-guided-optimal-use-of-gpu-unified-memory-2019"><a href="#_10-machine-learning-guided-optimal-use-of-gpu-unified-memory-2019" class="header-anchor">#</a> 10. Machine Learning Guided Optimal Use of GPU Unified Memory 2019</h3> <p>To enable better performance of UM, CUDA allows developers to give the UM driver additional advice on managing a given GPU memory range via an API function named cudaMemAdvise(const void *, size_t, enum cudaMemoryAdvise, int). The first two parameters of this function accept a pointer to a memory range with a specified size. The memory range should be allocated via cudaMallocManaged or declared via __managed__variables. The third parameter sets the advice for the memory range. The last parameter indicates the associated device‚Äôs id, which can indicate either a CPU or GPU device. The details and differences of these four kinds of advice are presented as follows:</p> <p>‚Ä¢ Default: This represents the default on-demand page migration to accessing processor, using the first-touch policy.</p> <p>‚Ä¢ cudaMemAdviseSetReadMostly: This advice is used for the data which is mostly going to be read from and only occasionally written to. The UM driver may create read-only copies of the data in a processor‚Äôs memory when that processor accesses it. If this region encounters any write requests, then only the write occurred page will be valid and other copies will be invalid.</p> <p>‚Ä¢ cudaMemAdviseSetPreferredLocation: Once a target device is specified, this device memory can be set as the preferred location for the allocated data. The host memory can also be specified as the preferred location. Setting the preferred location does not cause data to migrate to that location immediately. The policy only guides what will happen when a fault occurs on the specified memory region: if data is already in the preferred location, the faulting processor will try to directly  establish a mapping to the region without causing page migration. Otherwise, the data will be migrated to the processor accessing it if the data is not in the preferred location or if a direct mapping cannot be established.</p> <p>‚Ä¢ cudaMemAdviseSetAccessedBy: This advice implies that the data will be accessed by a specified CPU or GPU device. It has no impact on the data location and will not cause data migration. It only causes the data to be always mapped in the specified processor‚Äôs page tables, when applicable. The mapping will be accordingly updated if the data is migrated somehow. This advice is useful to indicate that avoiding faults is important for some data, especially when the data is accessed by a GPU within  a system containing multiple GPUs with peer-to-peer access enabled.</p> <hr> <h3 id="_14-fine-grain-quantitative-analysis-of-demand-paging-in-unified-virtual-memory-2024"><a href="#_14-fine-grain-quantitative-analysis-of-demand-paging-in-unified-virtual-memory-2024" class="header-anchor">#</a> 14. Fine-grain Quantitative Analysis of Demand Paging in Unified Virtual Memory [2024] üëçüëçüëçüëç</h3> <p>Same author: In-Depth Analyses of Unified Virtual Memory System for GPU Accelerated Computing[2021]</p> <p><img src="https://github.com/hitqshao/qishao-notes/assets/23403286/868d05d4-b668-4622-a41c-db6fd7e97496" alt="image"></p> <p>The UVM host driver on the host is open source with dependencies on the proprietary nvidia driver/resource manager and the host OS for memory management. This driver is a runtime fault servicing engine and the memory manager for managed memory allocations.<br></p> <ol><li>the fault is generated and handled by the hardware thread‚Äôs corresponding ¬µTLB. The thread may continue executing instructions not blocked by a memory dependency. The fault propagates to the GPU memory management unit (GMMU), which writes the corresponding fault information into the GPU Fault Buffer and sends a hardware interrupt to the host. The fault buffer acts as a circular array, configured and managed by the UVM driver.<br></li> <li>The nvidia-uvm driver fetches the fault information, caches it on the host, and services the faults through</li> <li>page processing: page table update and TLB shootdown on the host and <em><strong>GPU page table update</strong></em></li> <li>page migration: involves page migration.</li></ol> <p>The GPU exposes two functionalities to the host via the GPU command push-buffer‚Äîhost-to GPU memory copy and fault replay. <br>
As part of the fault servicing process, the driver instructs the GPU to copy pages into its memory, generally using high-performance hardware ‚Äúcopy engines.‚Äù <br>
Once the GPU‚Äôs page tables are updated and the data is successfully migrated, the driver issues a fault replay, which clears the waiting status of ¬µTLB, causing them to ‚Äúreplay‚Äù the prior miss.</p> <p><em><strong>Fault Handling:</strong></em></p> <p>First, the GPU sends an interrupt over the interconnect to alert the host UVM driver of a page fault. The interrupt wakes up a worker thread to begin fault servicing if none is awake. <br>
Second, the host retrieves the complete fault information from the GPU Fault Buffer.<br>
The default fault retrieval policy reads faults until the batch size limit (i.e., 256 faults) is reached or no faults remain in the buffer.<br></p> <p>These VABlocks serve as logical boundaries; the driver processes all batch faults within a single VABlock together, and each VABlock within a batch requires a distinct processing step.</p> <p><img src="https://github.com/hitqshao/qishao-notes/assets/23403286/5272ffc7-8eac-44a5-842e-837b8569d8d0" alt="image"></p> <p><img src="https://github.com/hitqshao/qishao-notes/assets/23403286/96f7b0b1-d205-4da5-908a-593bb0419676" alt="image"></p> <p>Notes:</p> <ol><li>when prefetching is not enabled, Service Faults is the major part of delay in CPU-GPU system. In this case, even NVlink does not matter. The reason is that unmapping and tlb-shut down in multi-cpu costs a lot.<br></li> <li>Pretching reduce the overhead by reduction of page fault and also increase the efficiency of NVlink.<br></li> <li>Oversubscription worse the case by finding empty space failed first and then evictim block to GPU. This worsen the performance.<br></li></ol> <p>1 &amp; 2 explained:</p> <p>(1) unmapping host-side data takes place on the fault path and incurs significant overhead<br>
(2) certain hostside parallelizations of an application using UVM can exaggerate these unmapping costs.<br>
The host OS performs this operation, and the costs likely stem from issues with virtual mappings across CPU cores, flushing dirty pages from caches and TLBs, NUMA, and other memory-adjacent issues.<br>
Additionally, these operations do not take place in bulk due to the logical separation of VABlocks within UVM. <br>
This is an area that deserves particular scrutiny as HMM also performs host page unmapping on the fault path using host OS mechanisms, implying a similar cost could be applied to
all devices when using HMM [15, 26].</p> <p>compared to cpu-gpu case, GPU-GPU on-demand page migration is faster due to the actual page table updates offloaded to the source GPU. <br>
Fault servicing includes operations such as page unmapping and TLB shootdown on the source device.<br>
GPU page table updates and TLB shootdown are hardware based and relatively much faster.<br></p> <ol start="3"><li>Explained
Process:
(1) fail allocation<br>
(2) evict a VABlock and migrate the data back to the host<br>
(3) restart the block migration process, including host unmapping, data transfer, GPU mapping, page population, a process by which pages are filled with zero values before data is migrated
to them.</li></ol> <p>Interestingly, oversubscription diminishes the benefits of NVLink2. Oversubscription, as it is currently implemented, <em><strong>always evicts pages back to the host memory</strong></em>. This causes the CPU-GPU PCIe interconnect to become active for data eviction.</p> <p>üëâ In short, in CPU-GPU system, service faults are major issue due to tlb shutdown and page table update. This even diminish the power of NVLink. Memory Oversubscription worsen the situation by failing to allocate memory in GPU, find eviction and eviction to CPU, adding these operation worsen the performance.<br>
üëâ GPU-GPU does not have the service faults problem since page table update and tlb shutdown are handled by faster gpu hardware.<br>
üëâ Besides, prefetching helps to improve performance a lot by reducing fault and better bandwitdh efficiency.<br></p></div></div> <!----> <div class="page-edit"><div class="edit-link"><a href="https://github.com/hitqshao/qishao-notes/edit/main/docs/03.gpu/04.Unified_Memory.md" target="_blank" rel="noopener noreferrer">Â∏ÆÂä©Êàë‰ª¨ÊîπÂñÑÊ≠§È°µÈù¢</a> <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></div> <!----> <div class="last-updated"><span class="prefix">‰∏äÊ¨°Êõ¥Êñ∞:</span> <span class="time">2024/12/30, 00:50:53</span></div></div> <div class="page-nav-wapper"><div class="page-nav-centre-wrap"><a href="/qishao-notes/pages/14769f/" class="page-nav-centre page-nav-centre-prev"><div class="tooltip">Precision Exception</div></a> <a href="/qishao-notes/pages/44871e/" class="page-nav-centre page-nav-centre-next"><div class="tooltip">TensorCore Paper List</div></a></div> <div class="page-nav"><p class="inner"><span class="prev">
        ‚Üê
        <a href="/qishao-notes/pages/14769f/" class="prev">Precision Exception</a></span> <span class="next"><a href="/qishao-notes/pages/44871e/">TensorCore Paper List</a>‚Üí
      </span></p></div></div></div> <!----></main></div> <div class="footer"><div class="icons"><a href="https://github.com/hitqshao" title="GitHub" target="_blank" class="iconfont icon-github"></a><a href="mailto:hitqshao@163.com" title="ÂèëÈÇÆ‰ª∂" target="_blank" class="iconfont icon-youjian"></a><a href="https://gitee.com/hitqshao" title="Gitee" target="_blank" class="iconfont icon-gitee"></a></div> 
  Theme by
  <a href="https://github.com/xugaoyi/vuepress-theme-vdoing" target="_blank" title="Êú¨Á´ô‰∏ªÈ¢ò">Vdoing</a> 
    | Copyright ¬© 2022-2024
    <span>Eryajf | <a href="https://github.com/hitqshao/qishao-notes/blob/main/LICENSE" target="_blank">MIT License</a></span></div> <div class="buttons"><div title="ËøîÂõûÈ°∂ÈÉ®" class="button blur go-to-top iconfont icon-fanhuidingbu" style="display:none;"></div> <div title="ÂéªËØÑËÆ∫" class="button blur go-to-comment iconfont icon-pinglun" style="display:none;"></div> <div title="‰∏ªÈ¢òÊ®°Âºè" class="button blur theme-mode-but iconfont icon-zhuti"><ul class="select-box" style="display:none;"><li class="iconfont icon-zidong">
          Ë∑üÈöèÁ≥ªÁªü
        </li><li class="iconfont icon-rijianmoshi">
          ÊµÖËâ≤Ê®°Âºè
        </li><li class="iconfont icon-yejianmoshi">
          Ê∑±Ëâ≤Ê®°Âºè
        </li><li class="iconfont icon-yuedu">
          ÈòÖËØªÊ®°Âºè
        </li></ul></div></div> <!----> <!----> <!----></div><div class="global-ui"><!----></div></div>
    <script src="/qishao-notes/assets/js/app.2fa05826.js" defer></script><script src="/qishao-notes/assets/js/2.b768edde.js" defer></script><script src="/qishao-notes/assets/js/37.fdb591a0.js" defer></script>
  </body>
</html>
