{"Source Block": ["oh/emesh/dv/ememory.v@71:81@HdlStmAssign", "   assign mem_wr = (access_in & write_in );\n   \n   assign en =  mem_rd | mem_wr;\n\n   //Pushback Circuit (pass through problems?)\n   assign wait_out = access_in & wait_in;\n   \n   //Address-in (shifted by three bits, 64 bit wide memory)\n   assign addr[MAW-1:0] = dstaddr_in[MAW+2:3];     \n\n   //Shift up\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[76, "   assign wait_out = access_in & wait_in;\n"]], "Add": [[76, "   assign wait_out = (access_in & wait_all);\n"]]}}