#-----------------------------------------------------------
# Vivado v2015.3 (64-bit)
# SW Build 1368829 on Mon Sep 28 20:06:39 MDT 2015
# IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
# Start of session at: Fri Oct 21 09:18:11 2016
# Process ID: 34060
# Current directory: /home/einsamer-wolf/Vivado/proj/anon_pr_1/proj/report
# Command line: vivado
# Log file: /home/einsamer-wolf/Vivado/proj/anon_pr_1/proj/report/vivado.log
# Journal file: /home/einsamer-wolf/Vivado/proj/anon_pr_1/proj/report/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/einsamer-wolf/Vivado/proj/sg_mode/sg_mode/sg_mode.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.3/data/ip'.
open_project: Time (s): cpu = 00:00:44 ; elapsed = 00:00:14 . Memory (MB): peak = 6168.738 ; gain = 354.172 ; free physical = 117667 ; free virtual = 253338
open_bd_design {/home/einsamer-wolf/Vivado/proj/sg_mode/sg_mode/sg_mode.srcs/sources_1/bd/sg_hw/sg_hw.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.3 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Adding component instance block -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_1
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:ila:6.0 - ila_0
Adding component instance block -- xilinx.com:ip:ila:6.0 - ila_1
Adding component instance block -- xilinx.com:ip:ila:6.0 - ila_2
Adding component instance block -- xilinx.com:ip:ila:6.0 - ila_3
Adding component instance block -- xilinx.com:ip:axis_switch:1.1 - xbar
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - s_arb_req_suppress_concat
Adding component instance block -- xilinx.com:ip:axis_switch:1.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <sg_hw> from BD file </home/einsamer-wolf/Vivado/proj/sg_mode/sg_mode/sg_mode.srcs/sources_1/bd/sg_hw/sg_hw.bd>
open_bd_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 6341.180 ; gain = 167.648 ; free physical = 117104 ; free virtual = 252774
launch_sdk -workspace /home/einsamer-wolf/Vivado/proj/sg_mode/sg_mode/sg_mode.sdk -hwspec /home/einsamer-wolf/Vivado/proj/sg_mode/sg_mode/sg_mode.sdk/sg_hw_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/einsamer-wolf/Vivado/proj/sg_mode/sg_mode/sg_mode.sdk -hwspec /home/einsamer-wolf/Vivado/proj/sg_mode/sg_mode/sg_mode.sdk/sg_hw_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Fri Oct 21 09:22:02 2016] Launched impl_1...
Run output will be captured here: /home/einsamer-wolf/Vivado/proj/sg_mode/sg_mode/sg_mode.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 1549 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/einsamer-wolf/Vivado/proj/anon_pr_1/proj/report/.Xil/Vivado-34060-einsamerwolf-HP-Z840-Workstation/dcp/sg_hw_wrapper_early.xdc]
Finished Parsing XDC File [/home/einsamer-wolf/Vivado/proj/anon_pr_1/proj/report/.Xil/Vivado-34060-einsamerwolf-HP-Z840-Workstation/dcp/sg_hw_wrapper_early.xdc]
Parsing XDC File [/home/einsamer-wolf/Vivado/proj/anon_pr_1/proj/report/.Xil/Vivado-34060-einsamerwolf-HP-Z840-Workstation/dcp/sg_hw_wrapper.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/einsamer-wolf/Vivado/proj/sg_mode/sg_mode/sg_mode.runs/impl_1/.Xil/Vivado-21791-einsamerwolf-HP-Z840-Workstation/dbg_hub_CV.0/out/xsdbm.xdc:11]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 7228.891 ; gain = 491.523 ; free physical = 117336 ; free virtual = 253080
Finished Parsing XDC File [/home/einsamer-wolf/Vivado/proj/anon_pr_1/proj/report/.Xil/Vivado-34060-einsamerwolf-HP-Z840-Workstation/dcp/sg_hw_wrapper.xdc]
Parsing XDC File [/home/einsamer-wolf/Vivado/proj/anon_pr_1/proj/report/.Xil/Vivado-34060-einsamerwolf-HP-Z840-Workstation/dcp/sg_hw_wrapper_late.xdc]
Finished Parsing XDC File [/home/einsamer-wolf/Vivado/proj/anon_pr_1/proj/report/.Xil/Vivado-34060-einsamerwolf-HP-Z840-Workstation/dcp/sg_hw_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 7257.961 ; gain = 29.070 ; free physical = 117120 ; free virtual = 252864
Restored from archive | CPU: 2.070000 secs | Memory: 29.591743 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 7257.961 ; gain = 29.070 ; free physical = 117120 ; free virtual = 252864
Generating merged BMM file for the design top 'sg_hw_wrapper'...
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 913 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 896 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 16 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

open_run: Time (s): cpu = 00:00:50 ; elapsed = 00:00:25 . Memory (MB): peak = 7427.457 ; gain = 1022.523 ; free physical = 116954 ; free virtual = 252644
file copy -force /home/einsamer-wolf/Vivado/proj/sg_mode/sg_mode/sg_mode.runs/impl_1/sg_hw_wrapper.sysdef /home/einsamer-wolf/Vivado/proj/sg_mode/sg_mode/sg_mode.sdk/sg_hw_wrapper.hdf

launch_sdk -workspace /home/einsamer-wolf/Vivado/proj/sg_mode/sg_mode/sg_mode.sdk -hwspec /home/einsamer-wolf/Vivado/proj/sg_mode/sg_mode/sg_mode.sdk/sg_hw_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/einsamer-wolf/Vivado/proj/sg_mode/sg_mode/sg_mode.sdk -hwspec /home/einsamer-wolf/Vivado/proj/sg_mode/sg_mode/sg_mode.sdk/sg_hw_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203A02FA2A
set_property PROGRAM.FILE {/home/einsamer-wolf/Vivado/proj/sg_mode/sg_mode/sg_mode.runs/impl_1/sg_hw_wrapper.bit} [lindex [get_hw_devices] 1]
set_property PROBES.FILE {/home/einsamer-wolf/Vivado/proj/sg_mode/sg_mode/sg_mode.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 1]
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 4 ILA core(s).
refresh_hw_device: Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 7480.418 ; gain = 23.016 ; free physical = 115835 ; free virtual = 251535
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sg_hw_i/ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sg_hw_i/ila_1"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_3 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sg_hw_i/ila_2"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_4 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sg_hw_i/ila_3"}]]
add_wave -into {hw_ila_data_4.wcfg} -radix hex {sg_hw_i/axi_dma_0_M_AXI_MM2S_ARADDR} {sg_hw_i/axi_dma_0_M_AXI_MM2S_ARBURST} {sg_hw_i/axi_dma_0_M_AXI_MM2S_ARCACHE} {sg_hw_i/axi_dma_0_M_AXI_MM2S_ARLEN} {sg_hw_i/axi_dma_0_M_AXI_MM2S_ARPROT} {sg_hw_i/axi_dma_0_M_AXI_MM2S_ARREADY} {sg_hw_i/axi_dma_0_M_AXI_MM2S_ARSIZE} {sg_hw_i/axi_dma_0_M_AXI_MM2S_ARUSER} {sg_hw_i/axi_dma_0_M_AXI_MM2S_ARVALID} {sg_hw_i/axi_dma_0_M_AXI_MM2S_RDATA} {sg_hw_i/axi_dma_0_M_AXI_MM2S_RLAST} {sg_hw_i/axi_dma_0_M_AXI_MM2S_RREADY} {sg_hw_i/axi_dma_0_M_AXI_MM2S_RRESP} {sg_hw_i/axi_dma_0_M_AXI_MM2S_RVALID}
set_property TRIGGER_COMPARE_VALUE eq1'h1 [get_hw_probes sg_hw_i/axi_dma_0_M_AXI_MM2S_RVALID -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sg_hw_i/ila_3"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sg_hw_i/ila_3"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_4' trigger was armed at 2016-Oct-21 09:27:59
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sg_hw_i/ila_2"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2016-Oct-21 09:28:02
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sg_hw_i/ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2016-Oct-21 09:28:05
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sg_hw_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2016-Oct-21 09:28:07
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sg_hw_i/ila_2"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sg_hw_i/ila_2"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2016-Oct-21 09:32:39
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sg_hw_i/ila_0"}]\
  [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sg_hw_i/ila_1"}]\
  [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sg_hw_i/ila_3"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sg_hw_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2016-Oct-21 09:32:40
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sg_hw_i/ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2016-Oct-21 09:32:40
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sg_hw_i/ila_3"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_4' triggered at 2016-Oct-21 09:32:40
open_bd_design {/home/einsamer-wolf/Vivado/proj/sg_mode/sg_mode/sg_mode.srcs/sources_1/bd/sg_hw/sg_hw.bd}
delete_bd_objs [get_bd_cells ila_0]
delete_bd_objs [get_bd_cells ila_3]
delete_bd_objs [get_bd_cells ila_2]
delete_bd_objs [get_bd_cells ila_1]
regenerate_bd_layout
set_property location {2.5 630 698} [get_bd_cells rst_processing_system7_0_100M]
regenerate_bd_layout
save_bd_design
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 20
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'ARB_ON_TLAST' from '0' to '1' has been ignored for IP '/axis_interconnect_0/xbar'
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_bram_ctrl_1/S_AXI(0) and /axi_dma_0/M_AXI_SG(4)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_bram_ctrl_1/S_AXI(0) and /axi_dma_0/M_AXI_SG(4)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_mem_intercon_2/s00_couplers/auto_us/S_AXI(0) and /axi_mem_intercon_2/s00_couplers/auto_pc/M_AXI(4)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_mem_intercon_3/s00_couplers/auto_us/S_AXI(0) and /axi_mem_intercon_3/s00_couplers/auto_pc/M_AXI(4)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/axis_interconnect_1/S00_ARB_REQ_SUPPRESS
/axis_interconnect_1/S01_ARB_REQ_SUPPRESS

WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
Verilog Output written to : /home/einsamer-wolf/Vivado/proj/sg_mode/sg_mode/sg_mode.srcs/sources_1/bd/sg_hw/hdl/sg_hw.v
Verilog Output written to : /home/einsamer-wolf/Vivado/proj/sg_mode/sg_mode/sg_mode.srcs/sources_1/bd/sg_hw/hdl/sg_hw_wrapper.v
Wrote  : </home/einsamer-wolf/Vivado/proj/sg_mode/sg_mode/sg_mode.srcs/sources_1/bd/sg_hw/sg_hw.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_interconnect_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'sg_hw_s_arb_req_suppress_concat_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sg_hw_s_arb_req_suppress_concat_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sg_hw_s_arb_req_suppress_concat_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'sg_hw_s_arb_req_suppress_concat_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_interconnect_1/s_arb_req_suppress_concat .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'sg_hw_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sg_hw_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sg_hw_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'sg_hw_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m01_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'sg_hw_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sg_hw_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sg_hw_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'sg_hw_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'sg_hw_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sg_hw_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sg_hw_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'sg_hw_auto_pc_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_2/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'sg_hw_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sg_hw_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sg_hw_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'sg_hw_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_2/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'sg_hw_auto_pc_3'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sg_hw_auto_pc_3'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sg_hw_auto_pc_3'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'sg_hw_auto_pc_3'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_3/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'sg_hw_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sg_hw_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sg_hw_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'sg_hw_auto_us_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_3/s00_couplers/auto_us .
Exporting to file /home/einsamer-wolf/Vivado/proj/sg_mode/sg_mode/sg_mode.srcs/sources_1/bd/sg_hw/hw_handoff/sg_hw.hwh
Generated Block Design Tcl file /home/einsamer-wolf/Vivado/proj/sg_mode/sg_mode/sg_mode.srcs/sources_1/bd/sg_hw/hw_handoff/sg_hw_bd.tcl
Generated Hardware Definition File /home/einsamer-wolf/Vivado/proj/sg_mode/sg_mode/sg_mode.srcs/sources_1/bd/sg_hw/hdl/sg_hw.hwdef
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Fri Oct 21 09:44:03 2016] Launched impl_1...
Run output will be captured here: /home/einsamer-wolf/Vivado/proj/sg_mode/sg_mode/sg_mode.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 7520.691 ; gain = 28.266 ; free physical = 116601 ; free virtual = 252271
set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AreaOptimized_medium [get_runs synth_1]
reset_run synth_1
launch_runs synth_1 -jobs 20
INFO: [HDL 9-2216] Analyzing Verilog file "/home/einsamer-wolf/Vivado/proj/sg_mode/sg_mode/sg_mode.srcs/sources_1/bd/sg_hw/hdl/sg_hw_wrapper.v" into library work [/home/einsamer-wolf/Vivado/proj/sg_mode/sg_mode/sg_mode.srcs/sources_1/bd/sg_hw/hdl/sg_hw_wrapper.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/einsamer-wolf/Vivado/proj/sg_mode/sg_mode/sg_mode.srcs/sources_1/bd/sg_hw/hdl/sg_hw.v" into library work [/home/einsamer-wolf/Vivado/proj/sg_mode/sg_mode/sg_mode.srcs/sources_1/bd/sg_hw/hdl/sg_hw.v:1]
[Fri Oct 21 09:46:48 2016] Launched synth_1...
Run output will be captured here: /home/einsamer-wolf/Vivado/proj/sg_mode/sg_mode/sg_mode.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 270 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/einsamer-wolf/Vivado/proj/sg_mode/sg_mode/sg_mode.srcs/sources_1/bd/sg_hw/ip/sg_hw_processing_system7_0_0/sg_hw_processing_system7_0_0.xdc] for cell 'sg_hw_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/einsamer-wolf/Vivado/proj/sg_mode/sg_mode/sg_mode.srcs/sources_1/bd/sg_hw/ip/sg_hw_processing_system7_0_0/sg_hw_processing_system7_0_0.xdc] for cell 'sg_hw_i/processing_system7_0/inst'
Parsing XDC File [/home/einsamer-wolf/Vivado/proj/sg_mode/sg_mode/sg_mode.srcs/sources_1/bd/sg_hw/ip/sg_hw_axi_dma_0_0/sg_hw_axi_dma_0_0.xdc] for cell 'sg_hw_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/einsamer-wolf/Vivado/proj/sg_mode/sg_mode/sg_mode.srcs/sources_1/bd/sg_hw/ip/sg_hw_axi_dma_0_0/sg_hw_axi_dma_0_0.xdc] for cell 'sg_hw_i/axi_dma_0/U0'
Parsing XDC File [/home/einsamer-wolf/Vivado/proj/sg_mode/sg_mode/sg_mode.srcs/sources_1/bd/sg_hw/ip/sg_hw_rst_processing_system7_0_100M_0/sg_hw_rst_processing_system7_0_100M_0_board.xdc] for cell 'sg_hw_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/einsamer-wolf/Vivado/proj/sg_mode/sg_mode/sg_mode.srcs/sources_1/bd/sg_hw/ip/sg_hw_rst_processing_system7_0_100M_0/sg_hw_rst_processing_system7_0_100M_0_board.xdc] for cell 'sg_hw_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/einsamer-wolf/Vivado/proj/sg_mode/sg_mode/sg_mode.srcs/sources_1/bd/sg_hw/ip/sg_hw_rst_processing_system7_0_100M_0/sg_hw_rst_processing_system7_0_100M_0.xdc] for cell 'sg_hw_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/einsamer-wolf/Vivado/proj/sg_mode/sg_mode/sg_mode.srcs/sources_1/bd/sg_hw/ip/sg_hw_rst_processing_system7_0_100M_0/sg_hw_rst_processing_system7_0_100M_0.xdc] for cell 'sg_hw_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/einsamer-wolf/Vivado/proj/sg_mode/sg_mode/sg_mode.srcs/sources_1/bd/sg_hw/ip/sg_hw_axis_data_fifo_0_0/sg_hw_axis_data_fifo_0_0/sg_hw_axis_data_fifo_0_0.xdc] for cell 'sg_hw_i/axis_data_fifo_0/inst'
Finished Parsing XDC File [/home/einsamer-wolf/Vivado/proj/sg_mode/sg_mode/sg_mode.srcs/sources_1/bd/sg_hw/ip/sg_hw_axis_data_fifo_0_0/sg_hw_axis_data_fifo_0_0/sg_hw_axis_data_fifo_0_0.xdc] for cell 'sg_hw_i/axis_data_fifo_0/inst'
Parsing XDC File [/home/einsamer-wolf/Vivado/proj/sg_mode/sg_mode/sg_mode.srcs/sources_1/bd/sg_hw/ip/sg_hw_axis_data_fifo_0_1/sg_hw_axis_data_fifo_0_1/sg_hw_axis_data_fifo_0_1.xdc] for cell 'sg_hw_i/axis_data_fifo_1/inst'
Finished Parsing XDC File [/home/einsamer-wolf/Vivado/proj/sg_mode/sg_mode/sg_mode.srcs/sources_1/bd/sg_hw/ip/sg_hw_axis_data_fifo_0_1/sg_hw_axis_data_fifo_0_1/sg_hw_axis_data_fifo_0_1.xdc] for cell 'sg_hw_i/axis_data_fifo_1/inst'
Parsing XDC File [/home/einsamer-wolf/Vivado/proj/sg_mode/sg_mode/sg_mode.srcs/sources_1/bd/sg_hw/ip/sg_hw_axi_dma_0_0/sg_hw_axi_dma_0_0_clocks.xdc] for cell 'sg_hw_i/axi_dma_0/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/einsamer-wolf/Vivado/proj/sg_mode/sg_mode/sg_mode.srcs/sources_1/bd/sg_hw/ip/sg_hw_axi_dma_0_0/sg_hw_axi_dma_0_0_clocks.xdc:48]
Finished Parsing XDC File [/home/einsamer-wolf/Vivado/proj/sg_mode/sg_mode/sg_mode.srcs/sources_1/bd/sg_hw/ip/sg_hw_axi_dma_0_0/sg_hw_axi_dma_0_0_clocks.xdc] for cell 'sg_hw_i/axi_dma_0/U0'
Parsing XDC File [/home/einsamer-wolf/Vivado/proj/sg_mode/sg_mode/sg_mode.srcs/sources_1/bd/sg_hw/ip/sg_hw_auto_us_0/sg_hw_auto_us_0_clocks.xdc] for cell 'sg_hw_i/axi_mem_intercon_2/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/einsamer-wolf/Vivado/proj/sg_mode/sg_mode/sg_mode.srcs/sources_1/bd/sg_hw/ip/sg_hw_auto_us_0/sg_hw_auto_us_0_clocks.xdc] for cell 'sg_hw_i/axi_mem_intercon_2/s00_couplers/auto_us/inst'
Parsing XDC File [/home/einsamer-wolf/Vivado/proj/sg_mode/sg_mode/sg_mode.srcs/sources_1/bd/sg_hw/ip/sg_hw_auto_us_1/sg_hw_auto_us_1_clocks.xdc] for cell 'sg_hw_i/axi_mem_intercon_3/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/einsamer-wolf/Vivado/proj/sg_mode/sg_mode/sg_mode.srcs/sources_1/bd/sg_hw/ip/sg_hw_auto_us_1/sg_hw_auto_us_1_clocks.xdc] for cell 'sg_hw_i/axi_mem_intercon_3/s00_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'sg_hw_wrapper'...
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 10 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:08 . Memory (MB): peak = 7741.516 ; gain = 220.043 ; free physical = 116500 ; free virtual = 252111
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
launch_runs impl_1 -jobs 20
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.10 . Memory (MB): peak = 7752.094 ; gain = 0.000 ; free physical = 116435 ; free virtual = 252050
[Fri Oct 21 10:06:17 2016] Launched impl_1...
Run output will be captured here: /home/einsamer-wolf/Vivado/proj/sg_mode/sg_mode/sg_mode.runs/impl_1/runme.log
current_design impl_1
refresh_design
INFO: [Netlist 29-17] Analyzing 256 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/einsamer-wolf/Vivado/proj/anon_pr_1/proj/report/.Xil/Vivado-34060-einsamerwolf-HP-Z840-Workstation/dcp/sg_hw_wrapper_board.xdc]
Finished Parsing XDC File [/home/einsamer-wolf/Vivado/proj/anon_pr_1/proj/report/.Xil/Vivado-34060-einsamerwolf-HP-Z840-Workstation/dcp/sg_hw_wrapper_board.xdc]
Parsing XDC File [/home/einsamer-wolf/Vivado/proj/anon_pr_1/proj/report/.Xil/Vivado-34060-einsamerwolf-HP-Z840-Workstation/dcp/sg_hw_wrapper_early.xdc]
Finished Parsing XDC File [/home/einsamer-wolf/Vivado/proj/anon_pr_1/proj/report/.Xil/Vivado-34060-einsamerwolf-HP-Z840-Workstation/dcp/sg_hw_wrapper_early.xdc]
Parsing XDC File [/home/einsamer-wolf/Vivado/proj/anon_pr_1/proj/report/.Xil/Vivado-34060-einsamerwolf-HP-Z840-Workstation/dcp/sg_hw_wrapper_late.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/einsamer-wolf/Vivado/proj/sg_mode/sg_mode/sg_mode.srcs/sources_1/bd/sg_hw/ip/sg_hw_axi_dma_0_0/sg_hw_axi_dma_0_0_clocks.xdc:52]
Finished Parsing XDC File [/home/einsamer-wolf/Vivado/proj/anon_pr_1/proj/report/.Xil/Vivado-34060-einsamerwolf-HP-Z840-Workstation/dcp/sg_hw_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.72 . Memory (MB): peak = 7765.898 ; gain = 0.000 ; free physical = 116324 ; free virtual = 251979
Restored from archive | CPU: 0.760000 secs | Memory: 11.773354 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.72 . Memory (MB): peak = 7765.898 ; gain = 0.000 ; free physical = 116324 ; free virtual = 251979
Generating merged BMM file for the design top 'sg_hw_wrapper'...
refresh_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:09 . Memory (MB): peak = 7775.902 ; gain = 10.004 ; free physical = 116329 ; free virtual = 251961
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 7775.902 ; gain = 0.000 ; free physical = 116331 ; free virtual = 251963
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210203A02FA2A
open_bd_design {/home/einsamer-wolf/Vivado/proj/sg_mode/sg_mode/sg_mode.srcs/sources_1/bd/sg_hw/sg_hw.bd}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
launch_sdk -workspace /home/einsamer-wolf/Vivado/proj/sg_mode/sg_mode/sg_mode.sdk -hwspec /home/einsamer-wolf/Vivado/proj/sg_mode/sg_mode/sg_mode.sdk/sg_hw_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/einsamer-wolf/Vivado/proj/sg_mode/sg_mode/sg_mode.sdk -hwspec /home/einsamer-wolf/Vivado/proj/sg_mode/sg_mode/sg_mode.sdk/sg_hw_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 26 09:23:40 2016...
