arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	odin_synth_time	max_odin_mem	parmys_synth_time	max_parmys_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	initial_placed_wirelength_est	placed_wirelength_est	total_swap	accepted_swap	rejected_swap	aborted_swap	place_mem	place_time	place_quench_time	initial_placed_CPD_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	ap_mem	ap_time	ap_full_legalizer_mem	ap_full_legalizer_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_num_rr_graph_nodes	crit_path_num_rr_graph_edges	crit_path_collapsed_nodes	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	router_lookahead_computation_time	crit_path_route_time	crit_path_create_rr_graph_time	crit_path_create_intra_cluster_rr_graph_time	crit_path_tile_lookahead_computation_time	crit_path_router_lookahead_computation_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	num_global_nets	num_routed_nets	
timing/k6_N10_40nm.xml	microbenchmarks/d_flip_flop.v	common_-start_odin_--clock_modeling_ideal_--route_chan_width_60	0.40	vpr	58.26 MiB		0.08	45312	-1	-1	1	0.02	-1	-1	29944	-1	-1	1	2	-1	-1	success	v8.0.0-12648-g259ceba57-dirty	release IPO VTR_ASSERT_LEVEL=2	Clang 18.1.3 on Linux-6.8.0-58-generic x86_64	2025-05-06T12:34:13	betzgrp-wintermute	/home/zhan6738/VTR/vtr-verilog-to-routing/vtr_flow/tasks	59656	2	1	3	4	1	3	4	3	3	9	-1	auto	19.5 MiB	0.00	6	6	9	3	5	1	58.3 MiB	0.00	0.00	0.55447	0.55447	-0.91031	-0.55447	0.55447	0.00	9.136e-06	5.869e-06	7.1791e-05	5.3179e-05	-1	-1	-1	-1	-1	2	4	18000	18000	14049.7	1561.07	0.00	0.00118302	0.00110755	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	1	2	
timing/k6_N10_40nm.xml	microbenchmarks/d_flip_flop.v	common_-start_odin_--clock_modeling_route_--route_chan_width_60	0.41	vpr	58.25 MiB		0.08	45312	-1	-1	1	0.02	-1	-1	29640	-1	-1	1	2	-1	-1	success	v8.0.0-12648-g259ceba57-dirty	release IPO VTR_ASSERT_LEVEL=2	Clang 18.1.3 on Linux-6.8.0-58-generic x86_64	2025-05-06T12:34:13	betzgrp-wintermute	/home/zhan6738/VTR/vtr-verilog-to-routing/vtr_flow/tasks	59652	2	1	3	4	1	3	4	3	3	9	-1	auto	20.0 MiB	0.00	9	9	9	3	3	3	58.3 MiB	0.00	0.00	0.56425	0.48631	-0.91031	-0.48631	0.48631	0.00	9.58e-06	5.86e-06	7.4441e-05	5.4651e-05	-1	-1	-1	-1	-1	4	3	18000	18000	15707.9	1745.32	0.00	0.001162	0.00108609	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	0	3	
timing/k6_N10_40nm.xml	verilog/mkPktMerge.v	common_-start_odin_--clock_modeling_ideal_--route_chan_width_60	10.50	odin	789.80 MiB		7.89	808752	-1	-1	2	0.86	-1	-1	50628	-1	-1	155	5	-1	-1	success	v8.0.0-12648-g259ceba57-dirty	release IPO VTR_ASSERT_LEVEL=2	Clang 18.1.3 on Linux-6.8.0-58-generic x86_64	2025-05-06T12:34:13	betzgrp-wintermute	/home/zhan6738/VTR/vtr-verilog-to-routing/vtr_flow/tasks	62228	5	156	191	347	1	163	316	15	15	225	clb	auto	21.0 MiB	0.02	118	29	82016	59012	3139	19865	60.8 MiB	0.07	0.00	1.99335	1.49664	-15.1312	-1.49664	1.49664	0.00	0.000220093	0.000206488	0.0175726	0.0164762	-1	-1	-1	-1	-1	32	6	3.042e+06	2.79e+06	863192.	3836.41	0.01	0.0225735	0.0211146	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	154	9	
timing/k6_N10_40nm.xml	verilog/mkPktMerge.v	common_-start_odin_--clock_modeling_route_--route_chan_width_60	10.56	odin	789.05 MiB		7.83	807988	-1	-1	2	0.87	-1	-1	50628	-1	-1	155	5	-1	-1	success	v8.0.0-12648-g259ceba57-dirty	release IPO VTR_ASSERT_LEVEL=2	Clang 18.1.3 on Linux-6.8.0-58-generic x86_64	2025-05-06T12:34:13	betzgrp-wintermute	/home/zhan6738/VTR/vtr-verilog-to-routing/vtr_flow/tasks	62228	5	156	191	347	1	163	316	15	15	225	clb	auto	21.0 MiB	0.02	126	33	76641	54911	3193	18537	60.8 MiB	0.06	0.00	1.66097	1.47673	-14.6018	-1.47673	1.47673	0.00	0.000216751	0.000203309	0.016441	0.0153792	-1	-1	-1	-1	-1	47	5	3.042e+06	2.79e+06	892591.	3967.07	0.01	0.0210131	0.0196249	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	153	10	
timing/k6_N10_mem32K_40nm.xml	microbenchmarks/d_flip_flop.v	common_-start_odin_--clock_modeling_ideal_--route_chan_width_60	1.51	vpr	63.88 MiB		1.14	62208	-1	-1	1	0.02	-1	-1	29976	-1	-1	1	2	0	0	success	v8.0.0-12648-g259ceba57-dirty	release IPO VTR_ASSERT_LEVEL=2	Clang 18.1.3 on Linux-6.8.0-58-generic x86_64	2025-05-06T12:34:13	betzgrp-wintermute	/home/zhan6738/VTR/vtr-verilog-to-routing/vtr_flow/tasks	65408	2	1	3	4	1	3	4	3	3	9	-1	auto	25.3 MiB	0.00	6	6	9	3	5	1	63.9 MiB	0.00	0.00	0.55247	0.55247	-0.90831	-0.55247	0.55247	0.00	9.181e-06	5.927e-06	7.6264e-05	5.5982e-05	-1	-1	-1	-1	-1	2	3	53894	53894	12370.0	1374.45	0.00	0.00095459	0.000884928	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	1	2	
timing/k6_N10_mem32K_40nm.xml	microbenchmarks/d_flip_flop.v	common_-start_odin_--clock_modeling_route_--route_chan_width_60	1.51	vpr	63.88 MiB		1.14	62208	-1	-1	1	0.02	-1	-1	30008	-1	-1	1	2	0	0	success	v8.0.0-12648-g259ceba57-dirty	release IPO VTR_ASSERT_LEVEL=2	Clang 18.1.3 on Linux-6.8.0-58-generic x86_64	2025-05-06T12:34:13	betzgrp-wintermute	/home/zhan6738/VTR/vtr-verilog-to-routing/vtr_flow/tasks	65408	2	1	3	4	1	3	4	3	3	9	-1	auto	25.6 MiB	0.00	9	9	9	3	3	3	63.9 MiB	0.00	0.00	0.56425	0.48631	-0.90831	-0.48631	0.48631	0.00	1.0512e-05	6.419e-06	7.8418e-05	5.706e-05	-1	-1	-1	-1	-1	4	2	53894	53894	14028.3	1558.70	0.00	0.000974856	0.000905471	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	0	3	
timing/k6_N10_mem32K_40nm.xml	verilog/mkPktMerge.v	common_-start_odin_--clock_modeling_ideal_--route_chan_width_60	7.23	odin	619.65 MiB		5.01	634520	-1	-1	2	0.08	-1	-1	35196	-1	-1	43	311	15	0	success	v8.0.0-12648-g259ceba57-dirty	release IPO VTR_ASSERT_LEVEL=2	Clang 18.1.3 on Linux-6.8.0-58-generic x86_64	2025-05-06T12:34:13	betzgrp-wintermute	/home/zhan6738/VTR/vtr-verilog-to-routing/vtr_flow/tasks	73164	311	156	972	1128	1	953	525	28	28	784	memory	auto	32.0 MiB	0.26	18730	8256	201640	71067	119264	11309	71.4 MiB	0.55	0.01	4.8206	3.69209	-4283.73	-3.69209	3.69209	0.00	0.00248503	0.00221098	0.252544	0.224143	-1	-1	-1	-1	-1	12173	14	4.25198e+07	1.05374e+07	2.96205e+06	3778.13	0.19	0.35082	0.314831	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	15	938	
timing/k6_N10_mem32K_40nm.xml	verilog/mkPktMerge.v	common_-start_odin_--clock_modeling_route_--route_chan_width_60	7.11	odin	620.36 MiB		4.85	635252	-1	-1	2	0.08	-1	-1	35200	-1	-1	43	311	15	0	success	v8.0.0-12648-g259ceba57-dirty	release IPO VTR_ASSERT_LEVEL=2	Clang 18.1.3 on Linux-6.8.0-58-generic x86_64	2025-05-06T12:34:13	betzgrp-wintermute	/home/zhan6738/VTR/vtr-verilog-to-routing/vtr_flow/tasks	73164	311	156	972	1128	1	953	525	28	28	784	memory	auto	32.4 MiB	0.26	19537	8661	201640	66024	123894	11722	71.4 MiB	0.54	0.01	4.71974	3.76482	-3710.64	-3.76482	3.76482	0.00	0.00245698	0.00217799	0.245651	0.216211	-1	-1	-1	-1	-1	12504	13	4.25198e+07	1.05374e+07	3.02951e+06	3864.17	0.20	0.340896	0.304187	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	14	939	
