#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d92496aab0 .scope module, "tb_PWM_Generator" "tb_PWM_Generator" 2 3;
 .timescale -9 -12;
P_000001d924942df0 .param/l "CLK_PERIOD" 0 2 7, +C4<00000000000000000000000000001010>;
P_000001d924942e28 .param/l "MAX_COUNT" 0 2 6, +C4<00000000000000000001000000000000>;
v000001d9249742f0_0 .var "clk", 0 0;
v000001d924974390_0 .net "dir_a", 0 0, v000001d924973f30_0;  1 drivers
v000001d924974430_0 .net "dir_b", 0 0, v000001d924973fd0_0;  1 drivers
v000001d9249744d0_0 .var "duty_cycle", 15 0;
v000001d924974570_0 .net "pwm_out", 0 0, v000001d9249741b0_0;  1 drivers
v000001d924974610_0 .var "rst", 0 0;
S_000001d92492aaf0 .scope module, "uut" "PWM_Generator" 2 19, 3 1 0, S_000001d92496aab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "duty_cycle";
    .port_info 3 /OUTPUT 1 "pwm_out";
    .port_info 4 /OUTPUT 1 "dir_a";
    .port_info 5 /OUTPUT 1 "dir_b";
P_000001d924942bd0 .param/l "MAX_COUNT" 0 3 2, C4<0001000000000000>;
P_000001d924942c08 .param/l "MIDPOINT" 1 3 17, C4<0000100000000000>;
v000001d924942ff0_0 .net "clk", 0 0, v000001d9249742f0_0;  1 drivers
v000001d92492af20_0 .var "counter", 15 0;
v000001d92492ac80_0 .var "counter_set_point", 15 0;
v000001d924973f30_0 .var "dir_a", 0 0;
v000001d924973fd0_0 .var "dir_b", 0 0;
v000001d924974070_0 .net "duty_cycle", 15 0, v000001d9249744d0_0;  1 drivers
v000001d924974110_0 .var "local_duty", 15 0;
v000001d9249741b0_0 .var "pwm_out", 0 0;
v000001d924974250_0 .net "rst", 0 0, v000001d924974610_0;  1 drivers
E_000001d924927e20 .event posedge, v000001d924942ff0_0;
    .scope S_000001d92492aaf0;
T_0 ;
    %pushi/vec4 2048, 0, 16;
    %store/vec4 v000001d924974110_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d924973f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d924973fd0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_000001d92492aaf0;
T_1 ;
    %wait E_000001d924927e20;
    %load/vec4 v000001d924974250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001d92492af20_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001d92492af20_0;
    %pad/u 32;
    %cmpi/u 2047, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_1.2, 5;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001d92492af20_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000001d92492af20_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001d92492af20_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001d92492aaf0;
T_2 ;
    %wait E_000001d924927e20;
    %load/vec4 v000001d924974250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 2048, 0, 16;
    %assign/vec4 v000001d924974110_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001d924974070_0;
    %cmpi/u 4096, 0, 16;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.2, 5;
    %pushi/vec4 4096, 0, 16;
    %assign/vec4 v000001d924974110_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001d924974070_0;
    %assign/vec4 v000001d924974110_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001d92492aaf0;
T_3 ;
    %wait E_000001d924927e20;
    %load/vec4 v000001d924974250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 2048, 0, 16;
    %assign/vec4 v000001d92492ac80_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001d924974110_0;
    %cmpi/u 2048, 0, 16;
    %jmp/0xz  T_3.2, 5;
    %pushi/vec4 2048, 0, 16;
    %load/vec4 v000001d924974110_0;
    %sub;
    %assign/vec4 v000001d92492ac80_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000001d924974110_0;
    %subi 2048, 0, 16;
    %assign/vec4 v000001d92492ac80_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001d92492aaf0;
T_4 ;
    %wait E_000001d924927e20;
    %load/vec4 v000001d924974250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d9249741b0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001d92492af20_0;
    %load/vec4 v000001d92492ac80_0;
    %cmp/u;
    %flag_get/vec4 5;
    %assign/vec4 v000001d9249741b0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001d92492aaf0;
T_5 ;
    %wait E_000001d924927e20;
    %load/vec4 v000001d924974250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d924973f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d924973fd0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001d924974110_0;
    %cmpi/u 2048, 0, 16;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_5.2, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d924973f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d924973fd0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v000001d924974110_0;
    %cmpi/u 2048, 0, 16;
    %jmp/0xz  T_5.4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d924973f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d924973fd0_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d924973f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d924973fd0_0, 0;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001d92496aab0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9249742f0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_000001d92496aab0;
T_7 ;
    %delay 5000, 0;
    %load/vec4 v000001d9249742f0_0;
    %inv;
    %store/vec4 v000001d9249742f0_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_000001d92496aab0;
T_8 ;
    %vpi_call 2 32 "$dumpfile", "pwm_tb.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001d92496aab0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d924974610_0, 0, 1;
    %pushi/vec4 2048, 0, 16;
    %store/vec4 v000001d9249744d0_0, 0, 16;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d924974610_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 3072, 0, 16;
    %store/vec4 v000001d9249744d0_0, 0, 16;
    %delay 102400000, 0;
    %pushi/vec4 1024, 0, 16;
    %store/vec4 v000001d9249744d0_0, 0, 16;
    %delay 102400000, 0;
    %pushi/vec4 2048, 0, 16;
    %store/vec4 v000001d9249744d0_0, 0, 16;
    %delay 102400000, 0;
    %vpi_call 2 55 "$display", "Test completed." {0 0 0};
    %vpi_call 2 56 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_pwm_module.v";
    "pwm_module.v";
