/*
 * (c) Copyright 2019 Xilinx, Inc. All rights reserved.
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *     http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *
 */
/*
 * (c) Copyright 2019 Xilinx, Inc. All rights reserved.
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *     http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *
 */


================================================================
== Vitis HLS Report for 'xilLz4Compress'
================================================================
* Date:           Mon Jul 10 15:21:52 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        xilLz4Compress
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  3.347 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------+-------+---------+---------+----------+----------+-----+-----+----------+
        |                |       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |    Instance    | Module|   min   |   max   |    min   |    max   | min | max |   Type   |
        +----------------+-------+---------+---------+----------+----------+-----+-----+----------+
        |grp_lz4_fu_201  |lz4    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
        +----------------+-------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_144_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     493|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |       37|     -|    12550|   24164|    8|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|    1104|    -|
|Register             |        -|     -|      889|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |       37|     0|    13439|   25761|    8|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        2|     0|        1|       5|    2|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        1|     0|       ~0|       2|    1|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------------+---------+----+------+-------+-----+
    |             Instance            |           Module           | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +---------------------------------+----------------------------+---------+----+------+-------+-----+
    |control_s_axi_U                  |control_s_axi               |        0|   0|   392|    680|    0|
    |gmem0_m_axi_U                    |gmem0_m_axi                 |       30|   0|  3521|   2695|    0|
    |gmem1_m_axi_U                    |gmem1_m_axi                 |        2|   0|   696|    720|    0|
    |grp_lz4_fu_201                   |lz4                         |        5|   0|  7547|  19831|    8|
    |udiv_32ns_32ns_32_36_seq_1_U202  |udiv_32ns_32ns_32_36_seq_1  |        0|   0|   394|    238|    0|
    +---------------------------------+----------------------------+---------+----+------+-------+-----+
    |Total                            |                            |       37|   0| 12550|  24164|    8|
    +---------------------------------+----------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln185_1_fu_279_p2            |         +|   0|  0|  39|          32|           1|
    |add_ln185_fu_297_p2              |         +|   0|  0|  71|          64|          64|
    |grp_fu_239_p0                    |         +|   0|  0|  39|          32|           2|
    |next_mul_fu_353_p2               |         +|   0|  0|  29|          22|          22|
    |no_blocks_fu_245_p2              |         +|   0|  0|  39|          32|           1|
    |icmp_ln144_fu_274_p2             |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln176_fu_410_p2             |      icmp|   0|  0|  39|          32|           1|
    |small_block_fu_366_p2            |      icmp|   0|  0|  32|          25|           1|
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_lz4_fu_201_ap_done   |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_lz4_fu_201_ap_ready  |        or|   0|  0|   2|           1|           1|
    |input_block_size_fu_389_p3       |    select|   0|  0|  32|           1|           1|
    |input_idx_fu_380_p3              |    select|   0|  0|  32|           1|           1|
    |output_idx_fu_371_p3             |    select|   0|  0|  32|           1|          32|
    |select_ln176_fu_419_p3           |    select|   0|  0|  32|           1|          32|
    |select_ln182_fu_426_p3           |    select|   0|  0|  32|           1|          32|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 493|         279|         225|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+-----+-----------+-----+-----------+
    |           Name           | LUT | Input Size| Bits| Total Bits|
    +--------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                 |  969|        183|    1|        183|
    |ap_done                   |    9|          2|    1|          2|
    |gmem0_ARVALID             |    9|          2|    1|          2|
    |gmem0_AWVALID             |    9|          2|    1|          2|
    |gmem0_BREADY              |    9|          2|    1|          2|
    |gmem0_RREADY              |    9|          2|    1|          2|
    |gmem0_WVALID              |    9|          2|    1|          2|
    |gmem1_blk_n_AR            |    9|          2|    1|          2|
    |gmem1_blk_n_AW            |    9|          2|    1|          2|
    |gmem1_blk_n_B             |    9|          2|    1|          2|
    |gmem1_blk_n_R             |    9|          2|    1|          2|
    |gmem1_blk_n_W             |    9|          2|    1|          2|
    |i_fu_122                  |    9|          2|   32|         64|
    |max_lit_limit_fu_130      |    9|          2|   32|         64|
    |output_block_size_fu_134  |    9|          2|   32|         64|
    |phi_mul_fu_118            |    9|          2|   22|         44|
    +--------------------------+-----+-----------+-----+-----------+
    |Total                     | 1104|        213|  130|        441|
    +--------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+-----+----+-----+-----------+
    |                 Name                |  FF | LUT| Bits| Const Bits|
    +-------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                            |  182|   0|  182|          0|
    |ap_done_reg                          |    1|   0|    1|          0|
    |ap_rst_n_inv                         |    1|   0|    1|          0|
    |ap_rst_reg_1                         |    1|   0|    1|          0|
    |ap_rst_reg_2                         |    1|   0|    1|          0|
    |ap_sync_reg_grp_lz4_fu_201_ap_done   |    1|   0|    1|          0|
    |ap_sync_reg_grp_lz4_fu_201_ap_ready  |    1|   0|    1|          0|
    |compressd_size_read_reg_472          |   64|   0|   64|          0|
    |gmem1_addr_1_reg_516                 |   64|   0|   64|          0|
    |gmem1_addr_reg_493                   |   64|   0|   64|          0|
    |grp_lz4_fu_201_ap_start_reg          |    1|   0|    1|          0|
    |i_fu_122                             |   32|   0|   32|          0|
    |inBlockSize_reg_522                  |   32|   0|   32|          0|
    |in_r_read_reg_482                    |   64|   0|   64|          0|
    |input_block_size_reg_548             |   32|   0|   32|          0|
    |input_idx_reg_543                    |   22|   0|   32|         10|
    |max_lit_limit_fu_130                 |   32|   0|   32|          0|
    |no_blocks_reg_487                    |   32|   0|   32|          0|
    |out_r_read_reg_477                   |   64|   0|   64|          0|
    |output_block_size_fu_134             |   32|   0|   32|          0|
    |output_idx_1_fu_126                  |   32|   0|   32|          0|
    |output_idx_reg_538                   |   32|   0|   32|          0|
    |phi_mul_fu_118                       |   22|   0|   22|          0|
    |select_ln182_reg_554                 |   32|   0|   32|          0|
    |small_block_reg_533                  |    1|   0|    1|          0|
    |tmp_reg_528                          |   25|   0|   25|          0|
    |trunc_ln126_reg_457                  |   22|   0|   22|          0|
    +-------------------------------------+-----+----+-----+-----------+
    |Total                                |  889|   0|  899|         10|
    +-------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   |  Source Object |    C Type    |
+-----------------------+-----+-----+---------------+----------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|         control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|         control|        scalar|
|s_axi_control_AWADDR   |   in|    7|          s_axi|         control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|         control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|         control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|         control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|         control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|         control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|         control|        scalar|
|s_axi_control_ARADDR   |   in|    7|          s_axi|         control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|         control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|         control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|         control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|         control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|         control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|         control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|         control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|  xilLz4Compress|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|  xilLz4Compress|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|  xilLz4Compress|  return value|
|m_axi_gmem0_AWVALID    |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   64|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|    8|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|  512|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|   64|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   64|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|    8|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|  512|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem1_AWVALID    |  out|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   64|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|    8|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|   32|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|    4|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   64|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|    8|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|   32|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|          m_axi|           gmem1|       pointer|
+-----------------------+-----+-----+---------------+----------------+--------------+

===============================================================================
Version:    v++ v2023.1 (64-bit)
Build:      SW Build 3860322 on 2023-05-04-06:32:48
Copyright:  Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
Created:    Mon Jul 10 15:22:26 2023
===============================================================================

-------------------------------------------------------------------------------
Design Name:             xilLz4Compress
Target Device:           xilinx:u50:gen3x16_xdma_5:202210.1
Target Clock:            300.000000MHz
Total number of kernels: 1
-------------------------------------------------------------------------------

Kernel Summary
Kernel Name     Type  Target              OpenCL Library  Compute Units
--------------  ----  ------------------  --------------  -------------
xilLz4Compress  c     fpga0:OCL_REGION_0  xilLz4Compress  1


-------------------------------------------------------------------------------
OpenCL Binary:     xilLz4Compress
Kernels mapped to: clc_region

Timing Information (MHz)
Compute Unit      Kernel Name     Module Name                                                     Target Frequency  Estimated Frequency
----------------  --------------  --------------------------------------------------------------  ----------------  -------------------
xilLz4Compress_1  xilLz4Compress  entry_proc8                                                     300.300293        821.692688
xilLz4Compress_1  xilLz4Compress  entry_proc9                                                     300.300293        821.692688
xilLz4Compress_1  xilLz4Compress  mm2multStreamSimple_1_512_16_Pipeline_gmem_read                 300.300293        411.015198
xilLz4Compress_1  xilLz4Compress  mm2multStreamSimple_1_512_16_s                                  300.300293        411.015198
xilLz4Compress_1  xilLz4Compress  mm2multStreamDownSizer_512_8_Pipeline_downsizer_assign          300.300293        693.000732
xilLz4Compress_1  xilLz4Compress  mm2multStreamDownSizer_512_8_s                                  300.300293        510.986206
xilLz4Compress_1  xilLz4Compress  mm2multStreamSize_8_1_512_16_s                                  300.300293        411.015198
xilLz4Compress_1  xilLz4Compress  lzCompress_6_4_65536_6_1_4096_64_Pipeline_dict_flush            300.300293        443.655731
xilLz4Compress_1  xilLz4Compress  lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_compress           300.300293        422.475677
xilLz4Compress_1  xilLz4Compress  lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_compress_leftover  300.300293        821.692688
xilLz4Compress_1  xilLz4Compress  lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_left_bytes         300.300293        411.015198
xilLz4Compress_1  xilLz4Compress  lzCompress_6_4_65536_6_1_4096_64_s                              300.300293        411.015198
xilLz4Compress_1  xilLz4Compress  lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter           300.300293        438.404236
xilLz4Compress_1  xilLz4Compress  lzBestMatchFilter_6_65536_s                                     300.300293        411.015198
xilLz4Compress_1  xilLz4Compress  lzBooster_255_16384_64_Pipeline_lz_booster                      300.300293        405.679535
xilLz4Compress_1  xilLz4Compress  lzBooster_255_16384_64_s                                        300.300293        405.679535
xilLz4Compress_1  xilLz4Compress  lz4CompressPart1_4096_1_6_Pipeline_lz4_divide                   300.300293        450.653412
xilLz4Compress_1  xilLz4Compress  lz4CompressPart1_4096_1_6                                       300.300293        411.015198
xilLz4Compress_1  xilLz4Compress  lz4CompressPart27_Pipeline_lz4_compress                         300.300293        298.775024
xilLz4Compress_1  xilLz4Compress  lz4CompressPart27                                               300.300293        298.775024
xilLz4Compress_1  xilLz4Compress  lz4Compress_4096_1_s                                            300.300293        298.775024
xilLz4Compress_1  xilLz4Compress  lz4Core                                                         300.300293        298.775024
xilLz4Compress_1  xilLz4Compress  entry_proc                                                      300.300293        411.015198
xilLz4Compress_1  xilLz4Compress  stream2mmUpsizer_8_512_16_Pipeline_stream_upsizer               300.300293        481.000488
xilLz4Compress_1  xilLz4Compress  stream2mmUpsizer_8_512_16_s                                     300.300293        476.871735
xilLz4Compress_1  xilLz4Compress  multStream2mmSize_16_512_1_Pipeline_gmem_write                  300.300293        411.015198
xilLz4Compress_1  xilLz4Compress  multStream2mmSize_16_512_1_s                                    300.300293        411.015198
xilLz4Compress_1  xilLz4Compress  multStream2MM_8_1_512_16_s                                      300.300293        411.015198
xilLz4Compress_1  xilLz4Compress  lz4                                                             300.300293        298.775024
xilLz4Compress_1  xilLz4Compress  xilLz4Compress                                                  300.300293        298.775024

Latency Information
Compute Unit      Kernel Name     Module Name                                                     Start Interval  Best (cycles)  Avg (cycles)  Worst (cycles)  Best (absolute)  Avg (absolute)  Worst (absolute)
----------------  --------------  --------------------------------------------------------------  --------------  -------------  ------------  --------------  ---------------  --------------  ----------------
xilLz4Compress_1  xilLz4Compress  entry_proc8                                                     0               0              0             0               0 ns             0 ns            0 ns
xilLz4Compress_1  xilLz4Compress  entry_proc9                                                     0               0              0             0               0 ns             0 ns            0 ns
xilLz4Compress_1  xilLz4Compress  mm2multStreamSimple_1_512_16_Pipeline_gmem_read                 4 ~ ?           4              undef         undef           13.332 ns        undef           undef
xilLz4Compress_1  xilLz4Compress  mm2multStreamSimple_1_512_16_s                                  undef           undef          undef         undef           undef            undef           undef
xilLz4Compress_1  xilLz4Compress  mm2multStreamDownSizer_512_8_Pipeline_downsizer_assign          2 ~ 65539       2              32771         65539           6.666 ns         0.109 ms        0.218 ms
xilLz4Compress_1  xilLz4Compress  mm2multStreamDownSizer_512_8_s                                  undef           undef          undef         undef           undef            undef           undef
xilLz4Compress_1  xilLz4Compress  mm2multStreamSize_8_1_512_16_s                                  undef           undef          undef         undef           undef            undef           undef
xilLz4Compress_1  xilLz4Compress  lzCompress_6_4_65536_6_1_4096_64_Pipeline_dict_flush            2050            2050           2050          2050            6.833 us         6.833 us        6.833 us
xilLz4Compress_1  xilLz4Compress  lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_compress           undef           undef          undef         undef           undef            undef           undef
xilLz4Compress_1  xilLz4Compress  lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_compress_leftover  7               7              7             7               23.331 ns        23.331 ns       23.331 ns
xilLz4Compress_1  xilLz4Compress  lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_left_bytes         66              66             66            66              0.220 us         0.220 us        0.220 us
xilLz4Compress_1  xilLz4Compress  lzCompress_6_4_65536_6_1_4096_64_s                              undef           undef          undef         undef           undef            undef           undef
xilLz4Compress_1  xilLz4Compress  lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter           undef           undef          undef         undef           undef            undef           undef
xilLz4Compress_1  xilLz4Compress  lzBestMatchFilter_6_65536_s                                     undef           undef          undef         undef           undef            undef           undef
xilLz4Compress_1  xilLz4Compress  lzBooster_255_16384_64_Pipeline_lz_booster                      undef           undef          undef         undef           undef            undef           undef
xilLz4Compress_1  xilLz4Compress  lzBooster_255_16384_64_s                                        undef           undef          undef         undef           undef            undef           undef
xilLz4Compress_1  xilLz4Compress  lz4CompressPart1_4096_1_6_Pipeline_lz4_divide                   undef           undef          undef         undef           undef            undef           undef
xilLz4Compress_1  xilLz4Compress  lz4CompressPart1_4096_1_6                                       undef           undef          undef         undef           undef            undef           undef
xilLz4Compress_1  xilLz4Compress  lz4CompressPart27_Pipeline_lz4_compress                         undef           undef          undef         undef           undef            undef           undef
xilLz4Compress_1  xilLz4Compress  lz4CompressPart27                                               undef           undef          undef         undef           undef            undef           undef
xilLz4Compress_1  xilLz4Compress  lz4Compress_4096_1_s                                            undef           undef          undef         undef           undef            undef           undef
xilLz4Compress_1  xilLz4Compress  lz4Core                                                         undef           undef          undef         undef           undef            undef           undef
xilLz4Compress_1  xilLz4Compress  entry_proc                                                      0               0              0             0               0 ns             0 ns            0 ns
xilLz4Compress_1  xilLz4Compress  stream2mmUpsizer_8_512_16_Pipeline_stream_upsizer               undef           undef          undef         undef           undef            undef           undef
xilLz4Compress_1  xilLz4Compress  stream2mmUpsizer_8_512_16_s                                     undef           undef          undef         undef           undef            undef           undef
xilLz4Compress_1  xilLz4Compress  multStream2mmSize_16_512_1_Pipeline_gmem_write                  4 ~ 1027        4              undef         1027            13.332 ns        undef           3.423 us
xilLz4Compress_1  xilLz4Compress  multStream2mmSize_16_512_1_s                                    undef           undef          undef         undef           undef            undef           undef
xilLz4Compress_1  xilLz4Compress  multStream2MM_8_1_512_16_s                                      undef           undef          undef         undef           undef            undef           undef
xilLz4Compress_1  xilLz4Compress  lz4                                                             undef           undef          undef         undef           undef            undef           undef
xilLz4Compress_1  xilLz4Compress  xilLz4Compress                                                  undef           undef          undef         undef           undef            undef           undef

Area Information
Compute Unit      Kernel Name     Module Name                                                     FF     LUT    DSP  BRAM  URAM
----------------  --------------  --------------------------------------------------------------  -----  -----  ---  ----  ----
xilLz4Compress_1  xilLz4Compress  entry_proc8                                                     3      38     0    0     0
xilLz4Compress_1  xilLz4Compress  entry_proc9                                                     34     29     0    0     0
xilLz4Compress_1  xilLz4Compress  mm2multStreamSimple_1_512_16_Pipeline_gmem_read                 545    128    0    0     0
xilLz4Compress_1  xilLz4Compress  mm2multStreamSimple_1_512_16_s                                  909    1465   0    0     0
xilLz4Compress_1  xilLz4Compress  mm2multStreamDownSizer_512_8_Pipeline_downsizer_assign          44     2299   0    0     0
xilLz4Compress_1  xilLz4Compress  mm2multStreamDownSizer_512_8_s                                  578    2395   0    0     0
xilLz4Compress_1  xilLz4Compress  mm2multStreamSize_8_1_512_16_s                                  1605   4521   0    0     0
xilLz4Compress_1  xilLz4Compress  lzCompress_6_4_65536_6_1_4096_64_Pipeline_dict_flush            15     59     0    0     0
xilLz4Compress_1  xilLz4Compress  lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_compress           2232   2675   0    0     0
xilLz4Compress_1  xilLz4Compress  lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_compress_leftover  14     100    0    0     0
xilLz4Compress_1  xilLz4Compress  lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_left_bytes         10     89     0    0     0
xilLz4Compress_1  xilLz4Compress  lzCompress_6_4_65536_6_1_4096_64_s                              2435   3287   0    0     8
xilLz4Compress_1  xilLz4Compress  lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter           262    421    0    0     0
xilLz4Compress_1  xilLz4Compress  lzBestMatchFilter_6_65536_s                                     504    682    0    0     0
xilLz4Compress_1  xilLz4Compress  lzBooster_255_16384_64_Pipeline_lz_booster                      390    686    0    4     0
xilLz4Compress_1  xilLz4Compress  lzBooster_255_16384_64_s                                        471    939    0    4     0
xilLz4Compress_1  xilLz4Compress  lz4CompressPart1_4096_1_6_Pipeline_lz4_divide                   167    320    0    0     0
xilLz4Compress_1  xilLz4Compress  lz4CompressPart1_4096_1_6                                       304    586    0    0     0
xilLz4Compress_1  xilLz4Compress  lz4CompressPart27_Pipeline_lz4_compress                         157    995    0    0     0
xilLz4Compress_1  xilLz4Compress  lz4CompressPart27                                               195    1134   0    0     0
xilLz4Compress_1  xilLz4Compress  lz4Compress_4096_1_s                                            622    1902   0    1     0
xilLz4Compress_1  xilLz4Compress  lz4Core                                                         4254   7019   0    5     8
xilLz4Compress_1  xilLz4Compress  entry_proc                                                      3      56     0    0     0
xilLz4Compress_1  xilLz4Compress  stream2mmUpsizer_8_512_16_Pipeline_stream_upsizer               582    6135   0    0     0
xilLz4Compress_1  xilLz4Compress  stream2mmUpsizer_8_512_16_s                                     608    6356   0    0     0
xilLz4Compress_1  xilLz4Compress  multStream2mmSize_16_512_1_Pipeline_gmem_write                  529    98     0    0     0
xilLz4Compress_1  xilLz4Compress  multStream2mmSize_16_512_1_s                                    846    942    0    0     0
xilLz4Compress_1  xilLz4Compress  multStream2MM_8_1_512_16_s                                      1513   8009   0    0     0
xilLz4Compress_1  xilLz4Compress  lz4                                                             7547   19831  0    5     8
xilLz4Compress_1  xilLz4Compress  xilLz4Compress                                                  13439  25761  0    37    8
-------------------------------------------------------------------------------
<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<html><head><meta content="text/html; charset=ISO-8859-1" http-equiv="content-type">
<title>Design Guidance Report</title>
<style>
/* Custom for rulecheck */
body {padding: 10px;}
table td,table th {padding: 5px;}
.ns-sort {cursor: ns-resize;}
/** 
 * The following is from xilinx.com/all.min.css 
 * NOTE: urls (images etc.) were removed 
 */
@charset "UTF-8";div.image{margin-bottom:20px;overflow:hidden}
div.image img{display:block}
div.image small{display:block}
div.textimage div.image{float:left;margin-bottom:8px !important}
div.textimage div.text .cq-placeholder{height:1.875rem}
div.textimage div.clear{clear:both}
div.search{padding:0 1px 0 0}
div.searchRight{border-left:1px solid #ddd;float:right;width:150px;padding-left:20px;padding-bottom:20px}
div.searchTrends{text-align:justify}
div.searchRight p{text-align:center;font-weight:bold;margin-bottom:5px}
div.search span.icon img{width:16px;height:16px}
#profile_view .form_leftcol{float:left;width:120px}
#profile_view .form_rightcol{float:left;clear:none}
#profile_view div.section{padding-bottom:0 !important}
ins.textAdded{color:#0c0}
del.textRemoved{color:#c00}
img.imageAdded{border:2px solid #0c0}
img.imageRemoved{border:2px solid #c00}
div.image{margin-bottom:20px;overflow:hidden}
div.image img{display:block}
div.image small{display:block}
div.download div.item{clear:both;margin:0 0 8px 0}
div.download span.icon img{width:16px;height:16px}
div.carousel{margin-top:7px;margin-bottom:7px}
.cq-carousel{position:relative;width:940px;height:270px;overflow:hidden}
.cq-carousel var{display:none}
.cq-carousel-banner-item{width:940px;height:270px;left:1000px;position:absolute;top:0;background-color:#eee;overflow:hidden}
.cq-carousel-banner-item img{width:940px;height:270px;background:no-repeat center center}
.par .cq-carousel-banner-item img{width:700px;height:245px;background:no-repeat center center}
.par .cq-carousel{width:700px;height:245px}
.par .cq-carousel-banner-item{width:700px;height:245px}
.cq-carousel-banner-item h3,.cq-carousel-banner-item p{padding:10px}
.cq-carousel-banner{position:absolute}
.cq-carousel-banner-switches,.cq-carousel-banner-switches-tl,.cq-carousel-banner-switches-tc,.cq-carousel-banner-switches-tr,.cq-carousel-banner-switches-bl,.cq-carousel-banner-switches-bc,.cq-carousel-banner-switches-br{position:absolute;width:100%;margin:0;padding:0}
.cq-carousel-banner-switches{display:none}
.cq-carousel-banner-switches-tl{top:0;left:0}
.cq-carousel-banner-switches-tc{top:0;left:0;text-align:center}
.cq-carousel-banner-switches-tr{top:0;left:0;text-align:right}
.cq-carousel-banner-switches-bl{bottom:0;left:0}
.cq-carousel-banner-switches-bc{bottom:0;left:0;text-align:center}
.cq-carousel-banner-switches-br{bottom:0;left:0;text-align:right}
.cq-carousel-banner-switch{display:inline-block;margin:8px;padding:0}
.cq-carousel-banner-switch-br{position:absolute;margin:0;padding:0;bottom:0;right:8px}
.cq-carousel-banner-switch-bl{position:absolute;margin:0;padding:0;bottom:0;left:8px}
.cq-carousel-controls a.cq-carousel-active{visibility:visible}
a.cq-carousel-control-prev{left:0;background-position:-24px 0}
a.cq-carousel-control-prev:hover{left:0;background-position:-72px 0}
a.cq-carousel-control-next{right:0}
a.cq-carousel-control-next:hover{right:0;background-position:-48px 0}
.cq-carousel-banner-switch a img{width:25px;height:25px;vertical-align:top}
.cq-carousel-banner-switch a.cq-carousel-active,.cq-carousel-banner-switch a:hover{background-position:-25px 0}
.cq-carousel-banner-switch li{background:none !important;display:inline-block;list-style:none;float:left}
.form_section{width:300px;float:none}
.form_section form{float:left;width:300px}
.form_section fieldset{width:300px;float:left}
.form_section input{width:175px;padding-left:5px;padding-right:5px;border:0;background:0;padding-top:4px;font-size:11px;color:#999}
form .form_row{display:block;font-size:13px;line-height:24px;color:#666;clear:both}
form .form_field_checkbox,form .form_field_radio{margin-left:20px}
form .form_field_textarea{width:698px}
form .form_row_description{font-size:11px;line-height:12px;clear:both;color:#666}
form .form_rightcol{clear:both}
form .form_rightcolnobr{clear:none;float:right;margin-bottom:15px}
form .form_rightcolnooverflow{overflow:hidden}
form .form_rightcolmark{color:red;font-weight:bold}
form .title{padding-top:10px}
form .form_leftcolmark{color:red}
form .form_leftcollabel{float:left;font-weight:bold}
form .form_leftcolmark{float:left;padding-left:2px;font-weight:bold}
form .form_leftcolnobr{float:left;margin-bottom:15px}
form .form_captcha_input{float:left;width:170px}
form .form_captcha_input input{width:170px}
form .form_captcha_img{float:left;padding-left:16px}
form .form_captcha_refresh{float:right}
form .form_captchatimer{float:left;border:1px solid #ccc}
form .form_captchatimer_bar{float:left;background-color:#ccc;height:8px}
form .customer_survey_submit{float:right;margin-top:28px}
form .form_field_text{width:334px;margin-bottom:4px}
form .form_field_text.form_field_multivalued{width:314px}
form .form_field_select{width:340px}
form .form_error{color:red;font-weight:bold}
form div.section{padding-bottom:10px}
form div.colctrl.section{padding-bottom:0 !important}
form SPAN.mr_write{display:inline-block;width:16px;text-align:right;vertical-align:top}
form div.address div.form_row{margin-bottom:12px}
form div.form_address_state{display:inline-block}
form input.form_address_state{width:204px}
form div.form_address_zip{display:inline-block;padding-left:20px}
form input.form_address_zip{width:80px}
form div.creditcard div.form_row{margin-bottom:12px}
form div.form_cc_expiry_month,form div.form_cc_expiry_year,form div.form_cc_security_code{display:inline-block}
form input.form_cc_expiry_month,form input.form_cc_expiry_year{width:40px}
form div.form_cc_expiry_separator{display:inline-block;font-size:150%;padding-right:6px}
form input.form_cc_ccv{width:70px}
.com{color:#93a1a1}
.lit{color:#195f91}
.pun,.opn,.clo{color:#93a1a1}
.fun{color:#dc322f}
.str,.atv{color:#D14}
.kwd,.linenums .tag{color:#1e347b}
.typ,.atn,.dec,.var{color:teal}
.pln{color:#48484c}
.prettyprint{padding:8px;background-color:#f7f7f9;border:1px solid #e1e1e8}
.prettyprint.linenums{-webkit-box-shadow:inset 40px 0 0 #fbfbfc,inset 41px 0 0 #ececf0;-moz-box-shadow:inset 40px 0 0 #fbfbfc,inset 41px 0 0 #ececf0;box-shadow:inset 40px 0 0 #fbfbfc,inset 41px 0 0 #ececf0}
ol.linenums{margin:0 0 0 33px}
ol.linenums li{padding-left:12px;color:#bebec5;line-height:18px;text-shadow:0 1px 0 #fff}
/*! normalize.css v3.0.2 | MIT License | git.io/normalize */html{font-family:sans-serif;-ms-text-size-adjust:100%;-webkit-text-size-adjust:100%}
body{margin:0}
article,aside,details,figcaption,figure,footer,header,hgroup,main,menu,nav,section,summary{display:block}
audio,canvas,progress,video{display:inline-block;vertical-align:baseline}
audio:not([controls]){display:none;height:0}
[hidden],template{display:none}
a{background-color:transparent}
a:active,a:hover{outline:0}
abbr[title]{border-bottom:1px dotted}
b,strong{font-weight:bold}
dfn{font-style:italic}
h1{font-size:2em;margin:.67em 0}
mark{background:#ff0;color:#000}
small{font-size:80%}
sub,sup{font-size:75%;line-height:0;position:relative;vertical-align:baseline}
sup{top:-0.5em}
sub{bottom:-0.25em}
img{border:0}
svg:not(:root){overflow:hidden}
figure{margin:1em 40px}
hr{-moz-box-sizing:content-box;box-sizing:content-box;height:0}
pre{overflow:auto}
code,kbd,pre,samp{font-family:monospace,monospace;font-size:1em}
button,input,optgroup,select,textarea{color:inherit;font:inherit;margin:0}
button{overflow:visible}
button,select{text-transform:none}
button,html input[type="button"],input[type="reset"],input[type="submit"]{-webkit-appearance:button;cursor:pointer}
button[disabled],html input[disabled]{cursor:default}
button::-moz-focus-inner,input::-moz-focus-inner{border:0;padding:0}
input{line-height:normal}
input[type="checkbox"],input[type="radio"]{box-sizing:border-box;padding:0}
input[type="number"]::-webkit-inner-spin-button,input[type="number"]::-webkit-outer-spin-button{height:auto}
input[type="search"]{-webkit-appearance:textfield;-moz-box-sizing:content-box;-webkit-box-sizing:content-box;box-sizing:content-box}
input[type="search"]::-webkit-search-cancel-button,input[type="search"]::-webkit-search-decoration{-webkit-appearance:none}
fieldset{border:1px solid silver;margin:0 2px;padding:.35em .625em .75em}
legend{border:0;padding:0}
textarea{overflow:auto}
optgroup{font-weight:bold}
table{border-collapse:collapse;border-spacing:0}
td,th{padding:0}
/*! Source: https://github.com/h5bp/html5-boilerplate/blob/master/src/css/main.css */@media print{*,*:before,*:after{background:transparent !important;color:#000 !important;box-shadow:none !important;text-shadow:none !important}
a,a:visited{text-decoration:underline}
a[href]:after{content:" (" attr(href) ")"}
abbr[title]:after{content:" (" attr(title) ")"}
a[href^="#"]:after,a[href^="javascript:"]:after{content:""}
pre,blockquote{border:1px solid #999;page-break-inside:avoid}
thead{display:table-header-group}
tr,img{page-break-inside:avoid}
img{max-width:100% !important}
p,h2,h3{orphans:3;widows:3}
h2,h3{page-break-after:avoid}
select{background:#fff !important}
.navbar{display:none}
.btn>.caret,.dropup>.btn>.caret{border-top-color:#000 !important}
.label{border:1px solid #000}
.table{border-collapse:collapse !important}
.table td,.table th{background-color:#fff !important}
.table-bordered th,.table-bordered td{border:1px solid #ddd !important}
}
*{-webkit-box-sizing:border-box;-moz-box-sizing:border-box;box-sizing:border-box}
*:before,*:after{-webkit-box-sizing:border-box;-moz-box-sizing:border-box;box-sizing:border-box}
html{font-size:10px;-webkit-tap-highlight-color:rgba(0,0,0,0)}
body{font-family:"Helvetica Neue",Helvetica,Arial,sans-serif;font-size:14px;line-height:1.42857143;color:#333;background-color:#fff}
input,button,select,textarea{font-family:inherit;font-size:inherit;line-height:inherit}
a{color:#337ab7;text-decoration:none}
a:hover,a:focus{color:#23527c;text-decoration:underline}
a:focus{outline:thin dotted;outline:5px auto -webkit-focus-ring-color;outline-offset:-2px}
figure{margin:0}
img{vertical-align:middle}
.img-responsive,.thumbnail>img,.thumbnail a>img,.carousel-inner>.item>img,.carousel-inner>.item>a>img{display:block;max-width:100%;height:auto}
.img-rounded{border-radius:6px}
.img-thumbnail{padding:4px;line-height:1.42857143;background-color:#fff;border:1px solid #ddd;border-radius:4px;-webkit-transition:all .2s ease-in-out;-o-transition:all .2s ease-in-out;transition:all .2s ease-in-out;display:inline-block;max-width:100%;height:auto}
.img-circle{border-radius:50%}
hr{margin-top:20px;margin-bottom:20px;border:0;border-top:1px solid #eee}
.sr-only{position:absolute;width:1px;height:1px;margin:-1px;padding:0;overflow:hidden;clip:rect(0,0,0,0);border:0}
.sr-only-focusable:active,.sr-only-focusable:focus{position:static;width:auto;height:auto;margin:0;overflow:visible;clip:auto}
[role="button"]{cursor:pointer}
h1,h2,h3,h4,h5,h6,.h1,.h2,.h3,.h4,.h5,.h6{font-family:inherit;font-weight:500;line-height:1.1;color:inherit}
h1 small,h2 small,h3 small,h4 small,h5 small,h6 small,.h1 small,.h2 small,.h3 small,.h4 small,.h5 small,.h6 small,h1 .small,h2 .small,h3 .small,h4 .small,h5 .small,h6 .small,.h1 .small,.h2 .small,.h3 .small,.h4 .small,.h5 .small,.h6 .small{font-weight:normal;line-height:1;color:#777}
h1,.h1,h2,.h2,h3,.h3{margin-top:20px;margin-bottom:10px}
h1 small,.h1 small,h2 small,.h2 small,h3 small,.h3 small,h1 .small,.h1 .small,h2 .small,.h2 .small,h3 .small,.h3 .small{font-size:65%}
h4,.h4,h5,.h5,h6,.h6{margin-top:10px;margin-bottom:10px}
h4 small,.h4 small,h5 small,.h5 small,h6 small,.h6 small,h4 .small,.h4 .small,h5 .small,.h5 .small,h6 .small,.h6 .small{font-size:75%}
h1,.h1{font-size:36px}
h2,.h2{font-size:30px}
h3,.h3{font-size:24px}
h4,.h4{font-size:18px}
h5,.h5{font-size:14px}
h6,.h6{font-size:12px}
p{margin:0 0 10px}
.lead{margin-bottom:20px;font-size:16px;font-weight:300;line-height:1.4}
@media(min-width:768px){.lead{font-size:21px}
}
small,.small{font-size:85%}
mark,.mark{background-color:#fcf8e3;padding:.2em}
.text-left{text-align:left}
.text-right{text-align:right}
.text-center{text-align:center}
.text-justify{text-align:justify}
.text-nowrap{white-space:nowrap}
.text-lowercase{text-transform:lowercase}
.text-uppercase{text-transform:uppercase}
.text-capitalize{text-transform:capitalize}
.text-muted{color:#777}
.text-primary{color:#337ab7}
a.text-primary:hover{color:#286090}
.text-success{color:#3c763d}
a.text-success:hover{color:#2b542c}
.text-info{color:#31708f}
a.text-info:hover{color:#245269}
.text-warning{color:#8a6d3b}
a.text-warning:hover{color:#66512c}
.text-danger{color:#a94442}
a.text-danger:hover{color:#843534}
.bg-primary{color:#fff;background-color:#337ab7}
a.bg-primary:hover{background-color:#286090}
.bg-success{background-color:#dff0d8}
a.bg-success:hover{background-color:#c1e2b3}
.bg-info{background-color:#d9edf7}
a.bg-info:hover{background-color:#afd9ee}
.bg-warning{background-color:#fcf8e3}
a.bg-warning:hover{background-color:#f7ecb5}
.bg-danger{background-color:#f2dede}
a.bg-danger:hover{background-color:#e4b9b9}
.page-header{padding-bottom:9px;margin:40px 0 20px;border-bottom:1px solid #eee}
ul,ol{margin-top:0;margin-bottom:10px}
ul ul,ol ul,ul ol,ol ol{margin-bottom:0}
.list-unstyled{padding-left:0;list-style:none}
.list-inline{padding-left:0;list-style:none;margin-left:-5px}
.list-inline>li{display:inline-block;padding-left:5px;padding-right:5px}
dl{margin-top:0;margin-bottom:20px}
dt,dd{line-height:1.42857143}
dt{font-weight:bold}
dd{margin-left:0}
@media(min-width:768px){.dl-horizontal dt{float:left;width:160px;clear:left;text-align:right;overflow:hidden;text-overflow:ellipsis;white-space:nowrap}
.dl-horizontal dd{margin-left:180px}
}
abbr[title],abbr[data-original-title]{cursor:help;border-bottom:1px dotted #777}
.initialism{font-size:90%;text-transform:uppercase}
blockquote{padding:10px 20px;margin:0 0 20px;font-size:17.5px;border-left:5px solid #eee}
blockquote p:last-child,blockquote ul:last-child,blockquote ol:last-child{margin-bottom:0}
blockquote footer,blockquote small,blockquote .small{display:block;font-size:80%;line-height:1.42857143;color:#777}
blockquote footer:before,blockquote small:before,blockquote .small:before{content:'\2014 \00A0'}
.blockquote-reverse,blockquote.pull-right{padding-right:15px;padding-left:0;border-right:5px solid #eee;border-left:0;text-align:right}
.blockquote-reverse footer:before,blockquote.pull-right footer:before,.blockquote-reverse small:before,blockquote.pull-right small:before,.blockquote-reverse .small:before,blockquote.pull-right .small:before{content:''}
.blockquote-reverse footer:after,blockquote.pull-right footer:after,.blockquote-reverse small:after,blockquote.pull-right small:after,.blockquote-reverse .small:after,blockquote.pull-right .small:after{content:'\00A0 \2014'}
address{margin-bottom:20px;font-style:normal;line-height:1.42857143}
code,kbd,pre,samp{font-family:Menlo,Monaco,Consolas,"Courier New",monospace}
code{padding:2px 4px;font-size:90%;color:#c7254e;background-color:#f9f2f4;border-radius:4px}
kbd{padding:2px 4px;font-size:90%;color:#fff;background-color:#333;border-radius:3px;box-shadow:inset 0 -1px 0 rgba(0,0,0,0.25)}
kbd kbd{padding:0;font-size:100%;font-weight:bold;box-shadow:none}
pre{display:block;padding:9.5px;margin:0 0 10px;font-size:13px;line-height:1.42857143;word-break:break-all;word-wrap:break-word;color:#333;background-color:#f5f5f5;border:1px solid #ccc;border-radius:4px}
pre code{padding:0;font-size:inherit;color:inherit;white-space:pre-wrap;background-color:transparent;border-radius:0}
.pre-scrollable{max-height:340px;overflow-y:scroll}
.container{margin-right:auto;margin-left:auto;padding-left:15px;padding-right:15px}
@media(min-width:768px){.container{width:750px}
}
@media(min-width:992px){.container{width:970px}
}
@media(min-width:1200px){.container{width:1170px}
}
.container-fluid{margin-right:auto;margin-left:auto;padding-left:15px;padding-right:15px}
.row{margin-left:-15px;margin-right:-15px}
.col-xs-1,.col-sm-1,.col-md-1,.col-lg-1,.col-xs-2,.col-sm-2,.col-md-2,.col-lg-2,.col-xs-3,.col-sm-3,.col-md-3,.col-lg-3,.col-xs-4,.col-sm-4,.col-md-4,.col-lg-4,.col-xs-5,.col-sm-5,.col-md-5,.col-lg-5,.col-xs-6,.col-sm-6,.col-md-6,.col-lg-6,.col-xs-7,.col-sm-7,.col-md-7,.col-lg-7,.col-xs-8,.col-sm-8,.col-md-8,.col-lg-8,.col-xs-9,.col-sm-9,.col-md-9,.col-lg-9,.col-xs-10,.col-sm-10,.col-md-10,.col-lg-10,.col-xs-11,.col-sm-11,.col-md-11,.col-lg-11,.col-xs-12,.col-sm-12,.col-md-12,.col-lg-12{position:relative;min-height:1px;padding-left:15px;padding-right:15px}
.col-xs-1,.col-xs-2,.col-xs-3,.col-xs-4,.col-xs-5,.col-xs-6,.col-xs-7,.col-xs-8,.col-xs-9,.col-xs-10,.col-xs-11,.col-xs-12{float:left}
.col-xs-12{width:100%}
.col-xs-11{width:91.66666667%}
.col-xs-10{width:83.33333333%}
.col-xs-9{width:75%}
.col-xs-8{width:66.66666667%}
.col-xs-7{width:58.33333333%}
.col-xs-6{width:50%}
.col-xs-5{width:41.66666667%}
.col-xs-4{width:33.33333333%}
.col-xs-3{width:25%}
.col-xs-2{width:16.66666667%}
.col-xs-1{width:8.33333333%}
.col-xs-pull-12{right:100%}
.col-xs-pull-11{right:91.66666667%}
.col-xs-pull-10{right:83.33333333%}
.col-xs-pull-9{right:75%}
.col-xs-pull-8{right:66.66666667%}
.col-xs-pull-7{right:58.33333333%}
.col-xs-pull-6{right:50%}
.col-xs-pull-5{right:41.66666667%}
.col-xs-pull-4{right:33.33333333%}
.col-xs-pull-3{right:25%}
.col-xs-pull-2{right:16.66666667%}
.col-xs-pull-1{right:8.33333333%}
.col-xs-pull-0{right:auto}
.col-xs-push-12{left:100%}
.col-xs-push-11{left:91.66666667%}
.col-xs-push-10{left:83.33333333%}
.col-xs-push-9{left:75%}
.col-xs-push-8{left:66.66666667%}
.col-xs-push-7{left:58.33333333%}
.col-xs-push-6{left:50%}
.col-xs-push-5{left:41.66666667%}
.col-xs-push-4{left:33.33333333%}
.col-xs-push-3{left:25%}
.col-xs-push-2{left:16.66666667%}
.col-xs-push-1{left:8.33333333%}
.col-xs-push-0{left:auto}
.col-xs-offset-12{margin-left:100%}
.col-xs-offset-11{margin-left:91.66666667%}
.col-xs-offset-10{margin-left:83.33333333%}
.col-xs-offset-9{margin-left:75%}
.col-xs-offset-8{margin-left:66.66666667%}
.col-xs-offset-7{margin-left:58.33333333%}
.col-xs-offset-6{margin-left:50%}
.col-xs-offset-5{margin-left:41.66666667%}
.col-xs-offset-4{margin-left:33.33333333%}
.col-xs-offset-3{margin-left:25%}
.col-xs-offset-2{margin-left:16.66666667%}
.col-xs-offset-1{margin-left:8.33333333%}
.col-xs-offset-0{margin-left:0}
@media(min-width:768px){.col-sm-1,.col-sm-2,.col-sm-3,.col-sm-4,.col-sm-5,.col-sm-6,.col-sm-7,.col-sm-8,.col-sm-9,.col-sm-10,.col-sm-11,.col-sm-12{float:left}
.col-sm-12{width:100%}
.col-sm-11{width:91.66666667%}
.col-sm-10{width:83.33333333%}
.col-sm-9{width:75%}
.col-sm-8{width:66.66666667%}
.col-sm-7{width:58.33333333%}
.col-sm-6{width:50%}
.col-sm-5{width:41.66666667%}
.col-sm-4{width:33.33333333%}
.col-sm-3{width:25%}
.col-sm-2{width:16.66666667%}
.col-sm-1{width:8.33333333%}
.col-sm-pull-12{right:100%}
.col-sm-pull-11{right:91.66666667%}
.col-sm-pull-10{right:83.33333333%}
.col-sm-pull-9{right:75%}
.col-sm-pull-8{right:66.66666667%}
.col-sm-pull-7{right:58.33333333%}
.col-sm-pull-6{right:50%}
.col-sm-pull-5{right:41.66666667%}
.col-sm-pull-4{right:33.33333333%}
.col-sm-pull-3{right:25%}
.col-sm-pull-2{right:16.66666667%}
.col-sm-pull-1{right:8.33333333%}
.col-sm-pull-0{right:auto}
.col-sm-push-12{left:100%}
.col-sm-push-11{left:91.66666667%}
.col-sm-push-10{left:83.33333333%}
.col-sm-push-9{left:75%}
.col-sm-push-8{left:66.66666667%}
.col-sm-push-7{left:58.33333333%}
.col-sm-push-6{left:50%}
.col-sm-push-5{left:41.66666667%}
.col-sm-push-4{left:33.33333333%}
.col-sm-push-3{left:25%}
.col-sm-push-2{left:16.66666667%}
.col-sm-push-1{left:8.33333333%}
.col-sm-push-0{left:auto}
.col-sm-offset-12{margin-left:100%}
.col-sm-offset-11{margin-left:91.66666667%}
.col-sm-offset-10{margin-left:83.33333333%}
.col-sm-offset-9{margin-left:75%}
.col-sm-offset-8{margin-left:66.66666667%}
.col-sm-offset-7{margin-left:58.33333333%}
.col-sm-offset-6{margin-left:50%}
.col-sm-offset-5{margin-left:41.66666667%}
.col-sm-offset-4{margin-left:33.33333333%}
.col-sm-offset-3{margin-left:25%}
.col-sm-offset-2{margin-left:16.66666667%}
.col-sm-offset-1{margin-left:8.33333333%}
.col-sm-offset-0{margin-left:0}
}
@media(min-width:992px){.col-md-1,.col-md-2,.col-md-3,.col-md-4,.col-md-5,.col-md-6,.col-md-7,.col-md-8,.col-md-9,.col-md-10,.col-md-11,.col-md-12{float:left}
.col-md-12{width:100%}
.col-md-11{width:91.66666667%}
.col-md-10{width:83.33333333%}
.col-md-9{width:75%}
.col-md-8{width:66.66666667%}
.col-md-7{width:58.33333333%}
.col-md-6{width:50%}
.col-md-5{width:41.66666667%}
.col-md-4{width:33.33333333%}
.col-md-3{width:25%}
.col-md-2{width:16.66666667%}
.col-md-1{width:8.33333333%}
.col-md-pull-12{right:100%}
.col-md-pull-11{right:91.66666667%}
.col-md-pull-10{right:83.33333333%}
.col-md-pull-9{right:75%}
.col-md-pull-8{right:66.66666667%}
.col-md-pull-7{right:58.33333333%}
.col-md-pull-6{right:50%}
.col-md-pull-5{right:41.66666667%}
.col-md-pull-4{right:33.33333333%}
.col-md-pull-3{right:25%}
.col-md-pull-2{right:16.66666667%}
.col-md-pull-1{right:8.33333333%}
.col-md-pull-0{right:auto}
.col-md-push-12{left:100%}
.col-md-push-11{left:91.66666667%}
.col-md-push-10{left:83.33333333%}
.col-md-push-9{left:75%}
.col-md-push-8{left:66.66666667%}
.col-md-push-7{left:58.33333333%}
.col-md-push-6{left:50%}
.col-md-push-5{left:41.66666667%}
.col-md-push-4{left:33.33333333%}
.col-md-push-3{left:25%}
.col-md-push-2{left:16.66666667%}
.col-md-push-1{left:8.33333333%}
.col-md-push-0{left:auto}
.col-md-offset-12{margin-left:100%}
.col-md-offset-11{margin-left:91.66666667%}
.col-md-offset-10{margin-left:83.33333333%}
.col-md-offset-9{margin-left:75%}
.col-md-offset-8{margin-left:66.66666667%}
.col-md-offset-7{margin-left:58.33333333%}
.col-md-offset-6{margin-left:50%}
.col-md-offset-5{margin-left:41.66666667%}
.col-md-offset-4{margin-left:33.33333333%}
.col-md-offset-3{margin-left:25%}
.col-md-offset-2{margin-left:16.66666667%}
.col-md-offset-1{margin-left:8.33333333%}
.col-md-offset-0{margin-left:0}
}
@media(min-width:1200px){.col-lg-1,.col-lg-2,.col-lg-3,.col-lg-4,.col-lg-5,.col-lg-6,.col-lg-7,.col-lg-8,.col-lg-9,.col-lg-10,.col-lg-11,.col-lg-12{float:left}
.col-lg-12{width:100%}
.col-lg-11{width:91.66666667%}
.col-lg-10{width:83.33333333%}
.col-lg-9{width:75%}
.col-lg-8{width:66.66666667%}
.col-lg-7{width:58.33333333%}
.col-lg-6{width:50%}
.col-lg-5{width:41.66666667%}
.col-lg-4{width:33.33333333%}
.col-lg-3{width:25%}
.col-lg-2{width:16.66666667%}
.col-lg-1{width:8.33333333%}
.col-lg-pull-12{right:100%}
.col-lg-pull-11{right:91.66666667%}
.col-lg-pull-10{right:83.33333333%}
.col-lg-pull-9{right:75%}
.col-lg-pull-8{right:66.66666667%}
.col-lg-pull-7{right:58.33333333%}
.col-lg-pull-6{right:50%}
.col-lg-pull-5{right:41.66666667%}
.col-lg-pull-4{right:33.33333333%}
.col-lg-pull-3{right:25%}
.col-lg-pull-2{right:16.66666667%}
.col-lg-pull-1{right:8.33333333%}
.col-lg-pull-0{right:auto}
.col-lg-push-12{left:100%}
.col-lg-push-11{left:91.66666667%}
.col-lg-push-10{left:83.33333333%}
.col-lg-push-9{left:75%}
.col-lg-push-8{left:66.66666667%}
.col-lg-push-7{left:58.33333333%}
.col-lg-push-6{left:50%}
.col-lg-push-5{left:41.66666667%}
.col-lg-push-4{left:33.33333333%}
.col-lg-push-3{left:25%}
.col-lg-push-2{left:16.66666667%}
.col-lg-push-1{left:8.33333333%}
.col-lg-push-0{left:auto}
.col-lg-offset-12{margin-left:100%}
.col-lg-offset-11{margin-left:91.66666667%}
.col-lg-offset-10{margin-left:83.33333333%}
.col-lg-offset-9{margin-left:75%}
.col-lg-offset-8{margin-left:66.66666667%}
.col-lg-offset-7{margin-left:58.33333333%}
.col-lg-offset-6{margin-left:50%}
.col-lg-offset-5{margin-left:41.66666667%}
.col-lg-offset-4{margin-left:33.33333333%}
.col-lg-offset-3{margin-left:25%}
.col-lg-offset-2{margin-left:16.66666667%}
.col-lg-offset-1{margin-left:8.33333333%}
.col-lg-offset-0{margin-left:0}
}
table{background-color:transparent}
caption{padding-top:8px;padding-bottom:8px;color:#777;text-align:left}
th{text-align:left}
.table{width:100%;max-width:100%;margin-bottom:20px}
.table>thead>tr>th,.table>tbody>tr>th,.table>tfoot>tr>th,.table>thead>tr>td,.table>tbody>tr>td,.table>tfoot>tr>td{padding:8px;line-height:1.42857143;vertical-align:top;border-top:1px solid #ddd}
.table>thead>tr>th{vertical-align:bottom;border-bottom:2px solid #ddd}
.table>caption+thead>tr:first-child>th,.table>colgroup+thead>tr:first-child>th,.table>thead:first-child>tr:first-child>th,.table>caption+thead>tr:first-child>td,.table>colgroup+thead>tr:first-child>td,.table>thead:first-child>tr:first-child>td{border-top:0}
.table>tbody+tbody{border-top:2px solid #ddd}
.table .table{background-color:#fff}
.table-condensed>thead>tr>th,.table-condensed>tbody>tr>th,.table-condensed>tfoot>tr>th,.table-condensed>thead>tr>td,.table-condensed>tbody>tr>td,.table-condensed>tfoot>tr>td{padding:5px}
.table-bordered{border:1px solid #ddd}
.table-bordered>thead>tr>th,.table-bordered>tbody>tr>th,.table-bordered>tfoot>tr>th,.table-bordered>thead>tr>td,.table-bordered>tbody>tr>td,.table-bordered>tfoot>tr>td{border:1px solid #ddd}
.table-bordered>thead>tr>th,.table-bordered>thead>tr>td{border-bottom-width:2px}
.table-striped>tbody>tr:nth-of-type(odd){background-color:#f9f9f9}
.table-hover>tbody>tr:hover{background-color:#f5f5f5}
table col[class*="col-"]{position:static;float:none;display:table-column}
table td[class*="col-"],table th[class*="col-"]{position:static;float:none;display:table-cell}
.table>thead>tr>td.active,.table>tbody>tr>td.active,.table>tfoot>tr>td.active,.table>thead>tr>th.active,.table>tbody>tr>th.active,.table>tfoot>tr>th.active,.table>thead>tr.active>td,.table>tbody>tr.active>td,.table>tfoot>tr.active>td,.table>thead>tr.active>th,.table>tbody>tr.active>th,.table>tfoot>tr.active>th{background-color:#f5f5f5}
.table-hover>tbody>tr>td.active:hover,.table-hover>tbody>tr>th.active:hover,.table-hover>tbody>tr.active:hover>td,.table-hover>tbody>tr:hover>.active,.table-hover>tbody>tr.active:hover>th{background-color:#e8e8e8}
.table>thead>tr>td.success,.table>tbody>tr>td.success,.table>tfoot>tr>td.success,.table>thead>tr>th.success,.table>tbody>tr>th.success,.table>tfoot>tr>th.success,.table>thead>tr.success>td,.table>tbody>tr.success>td,.table>tfoot>tr.success>td,.table>thead>tr.success>th,.table>tbody>tr.success>th,.table>tfoot>tr.success>th{background-color:#dff0d8}
.table-hover>tbody>tr>td.success:hover,.table-hover>tbody>tr>th.success:hover,.table-hover>tbody>tr.success:hover>td,.table-hover>tbody>tr:hover>.success,.table-hover>tbody>tr.success:hover>th{background-color:#d0e9c6}
.table>thead>tr>td.info,.table>tbody>tr>td.info,.table>tfoot>tr>td.info,.table>thead>tr>th.info,.table>tbody>tr>th.info,.table>tfoot>tr>th.info,.table>thead>tr.info>td,.table>tbody>tr.info>td,.table>tfoot>tr.info>td,.table>thead>tr.info>th,.table>tbody>tr.info>th,.table>tfoot>tr.info>th{background-color:#d9edf7}
.table-hover>tbody>tr>td.info:hover,.table-hover>tbody>tr>th.info:hover,.table-hover>tbody>tr.info:hover>td,.table-hover>tbody>tr:hover>.info,.table-hover>tbody>tr.info:hover>th{background-color:#c4e3f3}
.table>thead>tr>td.warning,.table>tbody>tr>td.warning,.table>tfoot>tr>td.warning,.table>thead>tr>th.warning,.table>tbody>tr>th.warning,.table>tfoot>tr>th.warning,.table>thead>tr.warning>td,.table>tbody>tr.warning>td,.table>tfoot>tr.warning>td,.table>thead>tr.warning>th,.table>tbody>tr.warning>th,.table>tfoot>tr.warning>th{background-color:#fcf8e3}
.table-hover>tbody>tr>td.warning:hover,.table-hover>tbody>tr>th.warning:hover,.table-hover>tbody>tr.warning:hover>td,.table-hover>tbody>tr:hover>.warning,.table-hover>tbody>tr.warning:hover>th{background-color:#faf2cc}
.table>thead>tr>td.danger,.table>tbody>tr>td.danger,.table>tfoot>tr>td.danger,.table>thead>tr>th.danger,.table>tbody>tr>th.danger,.table>tfoot>tr>th.danger,.table>thead>tr.danger>td,.table>tbody>tr.danger>td,.table>tfoot>tr.danger>td,.table>thead>tr.danger>th,.table>tbody>tr.danger>th,.table>tfoot>tr.danger>th{background-color:#f2dede}
.table-hover>tbody>tr>td.danger:hover,.table-hover>tbody>tr>th.danger:hover,.table-hover>tbody>tr.danger:hover>td,.table-hover>tbody>tr:hover>.danger,.table-hover>tbody>tr.danger:hover>th{background-color:#ebcccc}
.table-responsive{overflow-x:auto;min-height:.01%}
@media screen and (max-width:767px){.table-responsive{width:100%;margin-bottom:15px;overflow-y:hidden;-ms-overflow-style:-ms-autohiding-scrollbar;border:1px solid #ddd}
.table-responsive>.table{margin-bottom:0}
.table-responsive>.table>thead>tr>th,.table-responsive>.table>tbody>tr>th,.table-responsive>.table>tfoot>tr>th,.table-responsive>.table>thead>tr>td,.table-responsive>.table>tbody>tr>td,.table-responsive>.table>tfoot>tr>td{white-space:nowrap}
.table-responsive>.table-bordered{border:0}
.table-responsive>.table-bordered>thead>tr>th:first-child,.table-responsive>.table-bordered>tbody>tr>th:first-child,.table-responsive>.table-bordered>tfoot>tr>th:first-child,.table-responsive>.table-bordered>thead>tr>td:first-child,.table-responsive>.table-bordered>tbody>tr>td:first-child,.table-responsive>.table-bordered>tfoot>tr>td:first-child{border-left:0}
.table-responsive>.table-bordered>thead>tr>th:last-child,.table-responsive>.table-bordered>tbody>tr>th:last-child,.table-responsive>.table-bordered>tfoot>tr>th:last-child,.table-responsive>.table-bordered>thead>tr>td:last-child,.table-responsive>.table-bordered>tbody>tr>td:last-child,.table-responsive>.table-bordered>tfoot>tr>td:last-child{border-right:0}
.table-responsive>.table-bordered>tbody>tr:last-child>th,.table-responsive>.table-bordered>tfoot>tr:last-child>th,.table-responsive>.table-bordered>tbody>tr:last-child>td,.table-responsive>.table-bordered>tfoot>tr:last-child>td{border-bottom:0}
}
fieldset{padding:0;margin:0;border:0;min-width:0}
legend{display:block;width:100%;padding:0;margin-bottom:20px;font-size:21px;line-height:inherit;color:#333;border:0;border-bottom:1px solid #e5e5e5}
label{display:inline-block;max-width:100%;margin-bottom:5px;font-weight:bold}
input[type="search"]{-webkit-box-sizing:border-box;-moz-box-sizing:border-box;box-sizing:border-box}
input[type="radio"],input[type="checkbox"]{margin:4px 0 0;margin-top:1px \9;line-height:normal}
input[type="file"]{display:block}
input[type="range"]{display:block;width:100%}
select[multiple],select[size]{height:auto}
input[type="file"]:focus,input[type="radio"]:focus,input[type="checkbox"]:focus{outline:thin dotted;outline:5px auto -webkit-focus-ring-color;outline-offset:-2px}
output{display:block;padding-top:7px;font-size:14px;line-height:1.42857143;color:#555}
.form-control{display:block;width:100%;height:34px;padding:6px 12px;font-size:14px;line-height:1.42857143;color:#555;background-color:#fff;background-image:none;border:1px solid #ccc;border-radius:4px;-webkit-box-shadow:inset 0 1px 1px rgba(0,0,0,0.075);box-shadow:inset 0 1px 1px rgba(0,0,0,0.075);-webkit-transition:border-color ease-in-out .15s,box-shadow ease-in-out .15s;-o-transition:border-color ease-in-out .15s,box-shadow ease-in-out .15s;transition:border-color ease-in-out .15s,box-shadow ease-in-out .15s}
.form-control:focus{border-color:#66afe9;outline:0;-webkit-box-shadow:inset 0 1px 1px rgba(0,0,0,.075),0 0 8px rgba(102,175,233,0.6);box-shadow:inset 0 1px 1px rgba(0,0,0,.075),0 0 8px rgba(102,175,233,0.6)}
.form-control::-moz-placeholder{color:#999;opacity:1}
.form-control:-ms-input-placeholder{color:#999}
.form-control::-webkit-input-placeholder{color:#999}
.form-control[disabled],.form-control[readonly],fieldset[disabled] .form-control{background-color:#eee;opacity:1}
.form-control[disabled],fieldset[disabled] .form-control{cursor:not-allowed}
textarea.form-control{height:auto}
input[type="search"]{-webkit-appearance:none}
@media screen and (-webkit-min-device-pixel-ratio:0){input[type="date"],input[type="time"],input[type="datetime-local"],input[type="month"]{line-height:34px}
input[type="date"].input-sm,input[type="time"].input-sm,input[type="datetime-local"].input-sm,input[type="month"].input-sm,.input-group-sm input[type="date"],.input-group-sm input[type="time"],.input-group-sm input[type="datetime-local"],.input-group-sm input[type="month"]{line-height:30px}
input[type="date"].input-lg,input[type="time"].input-lg,input[type="datetime-local"].input-lg,input[type="month"].input-lg,.input-group-lg input[type="date"],.input-group-lg input[type="time"],.input-group-lg input[type="datetime-local"],.input-group-lg input[type="month"]{line-height:46px}
}
.form-group{margin-bottom:15px}
.radio,.checkbox{position:relative;display:block;margin-top:10px;margin-bottom:10px}
.radio label,.checkbox label{min-height:20px;padding-left:20px;margin-bottom:0;font-weight:normal;cursor:pointer}
.radio input[type="radio"],.radio-inline input[type="radio"],.checkbox input[type="checkbox"],.checkbox-inline input[type="checkbox"]{position:absolute;margin-left:-20px;margin-top:4px \9}
.radio+.radio,.checkbox+.checkbox{margin-top:-5px}
.radio-inline,.checkbox-inline{position:relative;display:inline-block;padding-left:20px;margin-bottom:0;vertical-align:middle;font-weight:normal;cursor:pointer}
.radio-inline+.radio-inline,.checkbox-inline+.checkbox-inline{margin-top:0;margin-left:10px}
input[type="radio"][disabled],input[type="checkbox"][disabled],input[type="radio"].disabled,input[type="checkbox"].disabled,fieldset[disabled] input[type="radio"],fieldset[disabled] input[type="checkbox"]{cursor:not-allowed}
.radio-inline.disabled,.checkbox-inline.disabled,fieldset[disabled] .radio-inline,fieldset[disabled] .checkbox-inline{cursor:not-allowed}
.radio.disabled label,.checkbox.disabled label,fieldset[disabled] .radio label,fieldset[disabled] .checkbox label{cursor:not-allowed}
.form-control-static{padding-top:7px;padding-bottom:7px;margin-bottom:0;min-height:34px}
.form-control-static.input-lg,.form-control-static.input-sm{padding-left:0;padding-right:0}
.input-sm{height:30px;padding:5px 10px;font-size:12px;line-height:1.5;border-radius:3px}
select.input-sm{height:30px;line-height:30px}
textarea.input-sm,select[multiple].input-sm{height:auto}
.form-group-sm .form-control{height:30px;padding:5px 10px;font-size:12px;line-height:1.5;border-radius:3px}
select.form-group-sm .form-control{height:30px;line-height:30px}
textarea.form-group-sm .form-control,select[multiple].form-group-sm .form-control{height:auto}
.form-group-sm .form-control-static{height:30px;padding:5px 10px;font-size:12px;line-height:1.5;min-height:32px}
.input-lg{height:46px;padding:10px 16px;font-size:18px;line-height:1.3333333;border-radius:6px}
select.input-lg{height:46px;line-height:46px}
textarea.input-lg,select[multiple].input-lg{height:auto}
.form-group-lg .form-control{height:46px;padding:10px 16px;font-size:18px;line-height:1.3333333;border-radius:6px}
select.form-group-lg .form-control{height:46px;line-height:46px}
textarea.form-group-lg .form-control,select[multiple].form-group-lg .form-control{height:auto}
.form-group-lg .form-control-static{height:46px;padding:10px 16px;font-size:18px;line-height:1.3333333;min-height:38px}
.has-feedback{position:relative}
.has-feedback .form-control{padding-right:42.5px}
.form-control-feedback{position:absolute;top:0;right:0;z-index:2;display:block;width:34px;height:34px;line-height:34px;text-align:center;pointer-events:none}
.input-lg+.form-control-feedback{width:46px;height:46px;line-height:46px}
.input-sm+.form-control-feedback{width:30px;height:30px;line-height:30px}
.has-success .help-block,.has-success .control-label,.has-success .radio,.has-success .checkbox,.has-success .radio-inline,.has-success .checkbox-inline,.has-success.radio label,.has-success.checkbox label,.has-success.radio-inline label,.has-success.checkbox-inline label{color:#3c763d}
.has-success .form-control{border-color:#3c763d;-webkit-box-shadow:inset 0 1px 1px rgba(0,0,0,0.075);box-shadow:inset 0 1px 1px rgba(0,0,0,0.075)}
.has-success .form-control:focus{border-color:#2b542c;-webkit-box-shadow:inset 0 1px 1px rgba(0,0,0,0.075),0 0 6px #67b168;box-shadow:inset 0 1px 1px rgba(0,0,0,0.075),0 0 6px #67b168}
.has-success .input-group-addon{color:#3c763d;border-color:#3c763d;background-color:#dff0d8}
.has-success .form-control-feedback{color:#3c763d}
.has-warning .help-block,.has-warning .control-label,.has-warning .radio,.has-warning .checkbox,.has-warning .radio-inline,.has-warning .checkbox-inline,.has-warning.radio label,.has-warning.checkbox label,.has-warning.radio-inline label,.has-warning.checkbox-inline label{color:#8a6d3b}
.has-warning .form-control{border-color:#8a6d3b;-webkit-box-shadow:inset 0 1px 1px rgba(0,0,0,0.075);box-shadow:inset 0 1px 1px rgba(0,0,0,0.075)}
.has-warning .form-control:focus{border-color:#66512c;-webkit-box-shadow:inset 0 1px 1px rgba(0,0,0,0.075),0 0 6px #c0a16b;box-shadow:inset 0 1px 1px rgba(0,0,0,0.075),0 0 6px #c0a16b}
.has-warning .input-group-addon{color:#8a6d3b;border-color:#8a6d3b;background-color:#fcf8e3}
.has-warning .form-control-feedback{color:#8a6d3b}
.has-error .help-block,.has-error .control-label,.has-error .radio,.has-error .checkbox,.has-error .radio-inline,.has-error .checkbox-inline,.has-error.radio label,.has-error.checkbox label,.has-error.radio-inline label,.has-error.checkbox-inline label{color:#a94442}
.has-error .form-control{border-color:#a94442;-webkit-box-shadow:inset 0 1px 1px rgba(0,0,0,0.075);box-shadow:inset 0 1px 1px rgba(0,0,0,0.075)}
.has-error .form-control:focus{border-color:#843534;-webkit-box-shadow:inset 0 1px 1px rgba(0,0,0,0.075),0 0 6px #ce8483;box-shadow:inset 0 1px 1px rgba(0,0,0,0.075),0 0 6px #ce8483}
.has-error .input-group-addon{color:#a94442;border-color:#a94442;background-color:#f2dede}
.has-error .form-control-feedback{color:#a94442}
.has-feedback label ~ .form-control-feedback{top:25px}
.has-feedback label.sr-only ~ .form-control-feedback{top:0}
.help-block{display:block;margin-top:5px;margin-bottom:10px;color:#737373}
@media(min-width:768px){.form-inline .form-group{display:inline-block;margin-bottom:0;vertical-align:middle}
.form-inline .form-control{display:inline-block;width:auto;vertical-align:middle}
.form-inline .form-control-static{display:inline-block}
.form-inline .input-group{display:inline-table;vertical-align:middle}
.form-inline .input-group .input-group-addon,.form-inline .input-group .input-group-btn,.form-inline .input-group .form-control{width:auto}
.form-inline .input-group>.form-control{width:100%}
.form-inline .control-label{margin-bottom:0;vertical-align:middle}
.form-inline .radio,.form-inline .checkbox{display:inline-block;margin-top:0;margin-bottom:0;vertical-align:middle}
.form-inline .radio label,.form-inline .checkbox label{padding-left:0}
.form-inline .radio input[type="radio"],.form-inline .checkbox input[type="checkbox"]{position:relative;margin-left:0}
.form-inline .has-feedback .form-control-feedback{top:0}
}
.form-horizontal .radio,.form-horizontal .checkbox,.form-horizontal .radio-inline,.form-horizontal .checkbox-inline{margin-top:0;margin-bottom:0;padding-top:7px}
.form-horizontal .radio,.form-horizontal .checkbox{min-height:27px}
.form-horizontal .form-group{margin-left:-15px;margin-right:-15px}
@media(min-width:768px){.form-horizontal .control-label{text-align:right;margin-bottom:0;padding-top:7px}
}
.form-horizontal .has-feedback .form-control-feedback{right:15px}
@media(min-width:768px){.form-horizontal .form-group-lg .control-label{padding-top:14.333333px}
}
@media(min-width:768px){.form-horizontal .form-group-sm .control-label{padding-top:6px}
}
.btn{display:inline-block;margin-bottom:0;font-weight:normal;text-align:center;vertical-align:middle;touch-action:manipulation;cursor:pointer;background-image:none;border:1px solid transparent;white-space:nowrap;padding:6px 12px;font-size:14px;line-height:1.42857143;border-radius:4px;-webkit-user-select:none;-moz-user-select:none;-ms-user-select:none;user-select:none}
.btn:focus,.btn:active:focus,.btn.active:focus,.btn.focus,.btn:active.focus,.btn.active.focus{outline:thin dotted;outline:5px auto -webkit-focus-ring-color;outline-offset:-2px}
.btn:hover,.btn:focus,.btn.focus{color:#333;text-decoration:none}
.btn:active,.btn.active{outline:0;background-image:none;-webkit-box-shadow:inset 0 3px 5px rgba(0,0,0,0.125);box-shadow:inset 0 3px 5px rgba(0,0,0,0.125)}
.btn.disabled,.btn[disabled],fieldset[disabled] .btn{cursor:not-allowed;pointer-events:none;opacity:.65;filter:alpha(opacity=65);-webkit-box-shadow:none;box-shadow:none}
.btn-default{color:#333;background-color:#fff;border-color:#ccc}
.btn-default:hover,.btn-default:focus,.btn-default.focus,.btn-default:active,.btn-default.active,.open>.dropdown-toggle.btn-default{color:#333;background-color:#e6e6e6;border-color:#adadad}
.btn-default:active,.btn-default.active,.open>.dropdown-toggle.btn-default{background-image:none}
.btn-default.disabled,.btn-default[disabled],fieldset[disabled] .btn-default,.btn-default.disabled:hover,.btn-default[disabled]:hover,fieldset[disabled] .btn-default:hover,.btn-default.disabled:focus,.btn-default[disabled]:focus,fieldset[disabled] .btn-default:focus,.btn-default.disabled.focus,.btn-default[disabled].focus,fieldset[disabled] .btn-default.focus,.btn-default.disabled:active,.btn-default[disabled]:active,fieldset[disabled] .btn-default:active,.btn-default.disabled.active,.btn-default[disabled].active,fieldset[disabled] .btn-default.active{background-color:#fff;border-color:#ccc}
.btn-default .badge{color:#fff;background-color:#333}
.btn-primary{color:#fff;background-color:#337ab7;border-color:#2e6da4}
.btn-primary:hover,.btn-primary:focus,.btn-primary.focus,.btn-primary:active,.btn-primary.active,.open>.dropdown-toggle.btn-primary{color:#fff;background-color:#286090;border-color:#204d74}
.btn-primary:active,.btn-primary.active,.open>.dropdown-toggle.btn-primary{background-image:none}
.btn-primary.disabled,.btn-primary[disabled],fieldset[disabled] .btn-primary,.btn-primary.disabled:hover,.btn-primary[disabled]:hover,fieldset[disabled] .btn-primary:hover,.btn-primary.disabled:focus,.btn-primary[disabled]:focus,fieldset[disabled] .btn-primary:focus,.btn-primary.disabled.focus,.btn-primary[disabled].focus,fieldset[disabled] .btn-primary.focus,.btn-primary.disabled:active,.btn-primary[disabled]:active,fieldset[disabled] .btn-primary:active,.btn-primary.disabled.active,.btn-primary[disabled].active,fieldset[disabled] .btn-primary.active{background-color:#337ab7;border-color:#2e6da4}
.btn-primary .badge{color:#337ab7;background-color:#fff}
.btn-success{color:#fff;background-color:#5cb85c;border-color:#4cae4c}
.btn-success:hover,.btn-success:focus,.btn-success.focus,.btn-success:active,.btn-success.active,.open>.dropdown-toggle.btn-success{color:#fff;background-color:#449d44;border-color:#398439}
.btn-success:active,.btn-success.active,.open>.dropdown-toggle.btn-success{background-image:none}
.btn-success.disabled,.btn-success[disabled],fieldset[disabled] .btn-success,.btn-success.disabled:hover,.btn-success[disabled]:hover,fieldset[disabled] .btn-success:hover,.btn-success.disabled:focus,.btn-success[disabled]:focus,fieldset[disabled] .btn-success:focus,.btn-success.disabled.focus,.btn-success[disabled].focus,fieldset[disabled] .btn-success.focus,.btn-success.disabled:active,.btn-success[disabled]:active,fieldset[disabled] .btn-success:active,.btn-success.disabled.active,.btn-success[disabled].active,fieldset[disabled] .btn-success.active{background-color:#5cb85c;border-color:#4cae4c}
.btn-success .badge{color:#5cb85c;background-color:#fff}
.btn-info{color:#fff;background-color:#5bc0de;border-color:#46b8da}
.btn-info:hover,.btn-info:focus,.btn-info.focus,.btn-info:active,.btn-info.active,.open>.dropdown-toggle.btn-info{color:#fff;background-color:#31b0d5;border-color:#269abc}
.btn-info:active,.btn-info.active,.open>.dropdown-toggle.btn-info{background-image:none}
.btn-info.disabled,.btn-info[disabled],fieldset[disabled] .btn-info,.btn-info.disabled:hover,.btn-info[disabled]:hover,fieldset[disabled] .btn-info:hover,.btn-info.disabled:focus,.btn-info[disabled]:focus,fieldset[disabled] .btn-info:focus,.btn-info.disabled.focus,.btn-info[disabled].focus,fieldset[disabled] .btn-info.focus,.btn-info.disabled:active,.btn-info[disabled]:active,fieldset[disabled] .btn-info:active,.btn-info.disabled.active,.btn-info[disabled].active,fieldset[disabled] .btn-info.active{background-color:#5bc0de;border-color:#46b8da}
.btn-info .badge{color:#5bc0de;background-color:#fff}
.btn-warning{color:#fff;background-color:#f0ad4e;border-color:#eea236}
.btn-warning:hover,.btn-warning:focus,.btn-warning.focus,.btn-warning:active,.btn-warning.active,.open>.dropdown-toggle.btn-warning{color:#fff;background-color:#ec971f;border-color:#d58512}
.btn-warning:active,.btn-warning.active,.open>.dropdown-toggle.btn-warning{background-image:none}
.btn-warning.disabled,.btn-warning[disabled],fieldset[disabled] .btn-warning,.btn-warning.disabled:hover,.btn-warning[disabled]:hover,fieldset[disabled] .btn-warning:hover,.btn-warning.disabled:focus,.btn-warning[disabled]:focus,fieldset[disabled] .btn-warning:focus,.btn-warning.disabled.focus,.btn-warning[disabled].focus,fieldset[disabled] .btn-warning.focus,.btn-warning.disabled:active,.btn-warning[disabled]:active,fieldset[disabled] .btn-warning:active,.btn-warning.disabled.active,.btn-warning[disabled].active,fieldset[disabled] .btn-warning.active{background-color:#f0ad4e;border-color:#eea236}
.btn-warning .badge{color:#f0ad4e;background-color:#fff}
.btn-danger{color:#fff;background-color:#d9534f;border-color:#d43f3a}
.btn-danger:hover,.btn-danger:focus,.btn-danger.focus,.btn-danger:active,.btn-danger.active,.open>.dropdown-toggle.btn-danger{color:#fff;background-color:#c9302c;border-color:#ac2925}
.btn-danger:active,.btn-danger.active,.open>.dropdown-toggle.btn-danger{background-image:none}
.btn-danger.disabled,.btn-danger[disabled],fieldset[disabled] .btn-danger,.btn-danger.disabled:hover,.btn-danger[disabled]:hover,fieldset[disabled] .btn-danger:hover,.btn-danger.disabled:focus,.btn-danger[disabled]:focus,fieldset[disabled] .btn-danger:focus,.btn-danger.disabled.focus,.btn-danger[disabled].focus,fieldset[disabled] .btn-danger.focus,.btn-danger.disabled:active,.btn-danger[disabled]:active,fieldset[disabled] .btn-danger:active,.btn-danger.disabled.active,.btn-danger[disabled].active,fieldset[disabled] .btn-danger.active{background-color:#d9534f;border-color:#d43f3a}
.btn-danger .badge{color:#d9534f;background-color:#fff}
.btn-link{color:#337ab7;font-weight:normal;border-radius:0}
.btn-link,.btn-link:active,.btn-link.active,.btn-link[disabled],fieldset[disabled] .btn-link{background-color:transparent;-webkit-box-shadow:none;box-shadow:none}
.btn-link,.btn-link:hover,.btn-link:focus,.btn-link:active{border-color:transparent}
.btn-link:hover,.btn-link:focus{color:#23527c;text-decoration:underline;background-color:transparent}
.btn-link[disabled]:hover,fieldset[disabled] .btn-link:hover,.btn-link[disabled]:focus,fieldset[disabled] .btn-link:focus{color:#777;text-decoration:none}
.btn-lg,.btn-group-lg>.btn{padding:10px 16px;font-size:18px;line-height:1.3333333;border-radius:6px}
.btn-sm,.btn-group-sm>.btn{padding:5px 10px;font-size:12px;line-height:1.5;border-radius:3px}
.btn-xs,.btn-group-xs>.btn{padding:1px 5px;font-size:12px;line-height:1.5;border-radius:3px}
.btn-block{display:block;width:100%}
.btn-block+.btn-block{margin-top:5px}
input[type="submit"].btn-block,input[type="reset"].btn-block,input[type="button"].btn-block{width:100%}
.fade{opacity:0;-webkit-transition:opacity .15s linear;-o-transition:opacity .15s linear;transition:opacity .15s linear}
.fade.in{opacity:1}
.collapse{display:none}
.collapse.in{display:block}
tr.collapse.in{display:table-row}
tbody.collapse.in{display:table-row-group}
.collapsing{position:relative;height:0;overflow:hidden;-webkit-transition-property:height,visibility;transition-property:height,visibility;-webkit-transition-duration:.35s;transition-duration:.35s;-webkit-transition-timing-function:ease;transition-timing-function:ease}
.caret{display:inline-block;width:0;height:0;margin-left:2px;vertical-align:middle;border-top:4px dashed;border-right:4px solid transparent;border-left:4px solid transparent}
.dropup,.dropdown{position:relative}
.dropdown-toggle:focus{outline:0}
.dropdown-menu{position:absolute;top:100%;left:0;z-index:1000;display:none;float:left;min-width:160px;padding:5px 0;margin:2px 0 0;list-style:none;font-size:14px;text-align:left;background-color:#fff;border:1px solid #ccc;border:1px solid rgba(0,0,0,0.15);border-radius:4px;-webkit-box-shadow:0 6px 12px rgba(0,0,0,0.175);box-shadow:0 6px 12px rgba(0,0,0,0.175);background-clip:padding-box}
.dropdown-menu.pull-right{right:0;left:auto}
.dropdown-menu .divider{height:1px;margin:9px 0;overflow:hidden;background-color:#e5e5e5}
.dropdown-menu>li>a{display:block;padding:3px 20px;clear:both;font-weight:normal;line-height:1.42857143;color:#333;white-space:nowrap}
.dropdown-menu>li>a:hover,.dropdown-menu>li>a:focus{text-decoration:none;color:#262626;background-color:#f5f5f5}
.dropdown-menu>.active>a,.dropdown-menu>.active>a:hover,.dropdown-menu>.active>a:focus{color:#fff;text-decoration:none;outline:0;background-color:#337ab7}
.dropdown-menu>.disabled>a,.dropdown-menu>.disabled>a:hover,.dropdown-menu>.disabled>a:focus{color:#777}
.dropdown-menu>.disabled>a:hover,.dropdown-menu>.disabled>a:focus{text-decoration:none;background-color:transparent;background-image:none;filter:progid:DXImageTransform.Microsoft.gradient(enabled = false);cursor:not-allowed}
.open>.dropdown-menu{display:block}
.open>a{outline:0}
.dropdown-menu-right{left:auto;right:0}
.dropdown-menu-left{left:0;right:auto}
.dropdown-header{display:block;padding:3px 20px;font-size:12px;line-height:1.42857143;color:#777;white-space:nowrap}
.dropdown-backdrop{position:fixed;left:0;right:0;bottom:0;top:0;z-index:990}
.pull-right>.dropdown-menu{right:0;left:auto}
.dropup .caret,.navbar-fixed-bottom .dropdown .caret{border-top:0;border-bottom:4px solid;content:""}
.dropup .dropdown-menu,.navbar-fixed-bottom .dropdown .dropdown-menu{top:auto;bottom:100%;margin-bottom:2px}
@media(min-width:768px){.navbar-right .dropdown-menu{left:auto;right:0}
.navbar-right .dropdown-menu-left{left:0;right:auto}
}
.btn-group,.btn-group-vertical{position:relative;display:inline-block;vertical-align:middle}
.btn-group>.btn,.btn-group-vertical>.btn{position:relative;float:left}
.btn-group>.btn:hover,.btn-group-vertical>.btn:hover,.btn-group>.btn:focus,.btn-group-vertical>.btn:focus,.btn-group>.btn:active,.btn-group-vertical>.btn:active,.btn-group>.btn.active,.btn-group-vertical>.btn.active{z-index:2}
.btn-group .btn+.btn,.btn-group .btn+.btn-group,.btn-group .btn-group+.btn,.btn-group .btn-group+.btn-group{margin-left:-1px}
.btn-toolbar{margin-left:-5px}
.btn-toolbar .btn-group,.btn-toolbar .input-group{float:left}
.btn-toolbar>.btn,.btn-toolbar>.btn-group,.btn-toolbar>.input-group{margin-left:5px}
.btn-group>.btn:not(:first-child):not(:last-child):not(.dropdown-toggle){border-radius:0}
.btn-group>.btn:first-child{margin-left:0}
.btn-group>.btn:first-child:not(:last-child):not(.dropdown-toggle){border-bottom-right-radius:0;border-top-right-radius:0}
.btn-group>.btn:last-child:not(:first-child),.btn-group>.dropdown-toggle:not(:first-child){border-bottom-left-radius:0;border-top-left-radius:0}
.btn-group>.btn-group{float:left}
.btn-group>.btn-group:not(:first-child):not(:last-child)>.btn{border-radius:0}
.btn-group>.btn-group:first-child:not(:last-child)>.btn:last-child,.btn-group>.btn-group:first-child:not(:last-child)>.dropdown-toggle{border-bottom-right-radius:0;border-top-right-radius:0}
.btn-group>.btn-group:last-child:not(:first-child)>.btn:first-child{border-bottom-left-radius:0;border-top-left-radius:0}
.btn-group .dropdown-toggle:active,.btn-group.open .dropdown-toggle{outline:0}
.btn-group>.btn+.dropdown-toggle{padding-left:8px;padding-right:8px}
.btn-group>.btn-lg+.dropdown-toggle{padding-left:12px;padding-right:12px}
.btn-group.open .dropdown-toggle{-webkit-box-shadow:inset 0 3px 5px rgba(0,0,0,0.125);box-shadow:inset 0 3px 5px rgba(0,0,0,0.125)}
.btn-group.open .dropdown-toggle.btn-link{-webkit-box-shadow:none;box-shadow:none}
.btn .caret{margin-left:0}
.btn-lg .caret{border-width:5px 5px 0;border-bottom-width:0}
.dropup .btn-lg .caret{border-width:0 5px 5px}
.btn-group-vertical>.btn,.btn-group-vertical>.btn-group,.btn-group-vertical>.btn-group>.btn{display:block;float:none;width:100%;max-width:100%}
.btn-group-vertical>.btn-group>.btn{float:none}
.btn-group-vertical>.btn+.btn,.btn-group-vertical>.btn+.btn-group,.btn-group-vertical>.btn-group+.btn,.btn-group-vertical>.btn-group+.btn-group{margin-top:-1px;margin-left:0}
.btn-group-vertical>.btn:not(:first-child):not(:last-child){border-radius:0}
.btn-group-vertical>.btn:first-child:not(:last-child){border-top-right-radius:4px;border-bottom-right-radius:0;border-bottom-left-radius:0}
.btn-group-vertical>.btn:last-child:not(:first-child){border-bottom-left-radius:4px;border-top-right-radius:0;border-top-left-radius:0}
.btn-group-vertical>.btn-group:not(:first-child):not(:last-child)>.btn{border-radius:0}
.btn-group-vertical>.btn-group:first-child:not(:last-child)>.btn:last-child,.btn-group-vertical>.btn-group:first-child:not(:last-child)>.dropdown-toggle{border-bottom-right-radius:0;border-bottom-left-radius:0}
.btn-group-vertical>.btn-group:last-child:not(:first-child)>.btn:first-child{border-top-right-radius:0;border-top-left-radius:0}
.btn-group-justified{display:table;width:100%;table-layout:fixed;border-collapse:separate}
.btn-group-justified>.btn,.btn-group-justified>.btn-group{float:none;display:table-cell;width:1%}
.btn-group-justified>.btn-group .btn{width:100%}
.btn-group-justified>.btn-group .dropdown-menu{left:auto}
[data-toggle="buttons"]>.btn input[type="radio"],[data-toggle="buttons"]>.btn-group>.btn input[type="radio"],[data-toggle="buttons"]>.btn input[type="checkbox"],[data-toggle="buttons"]>.btn-group>.btn input[type="checkbox"]{position:absolute;clip:rect(0,0,0,0);pointer-events:none}
.input-group{position:relative;display:table;border-collapse:separate}
.input-group[class*="col-"]{float:none;padding-left:0;padding-right:0}
.input-group .form-control{position:relative;z-index:2;float:left;width:100%;margin-bottom:0}
.input-group-lg>.form-control,.input-group-lg>.input-group-addon,.input-group-lg>.input-group-btn>.btn{height:46px;padding:10px 16px;font-size:18px;line-height:1.3333333;border-radius:6px}
select.input-group-lg>.form-control,select.input-group-lg>.input-group-addon,select.input-group-lg>.input-group-btn>.btn{height:46px;line-height:46px}
textarea.input-group-lg>.form-control,textarea.input-group-lg>.input-group-addon,textarea.input-group-lg>.input-group-btn>.btn,select[multiple].input-group-lg>.form-control,select[multiple].input-group-lg>.input-group-addon,select[multiple].input-group-lg>.input-group-btn>.btn{height:auto}
.input-group-sm>.form-control,.input-group-sm>.input-group-addon,.input-group-sm>.input-group-btn>.btn{height:30px;padding:5px 10px;font-size:12px;line-height:1.5;border-radius:3px}
select.input-group-sm>.form-control,select.input-group-sm>.input-group-addon,select.input-group-sm>.input-group-btn>.btn{height:30px;line-height:30px}
textarea.input-group-sm>.form-control,textarea.input-group-sm>.input-group-addon,textarea.input-group-sm>.input-group-btn>.btn,select[multiple].input-group-sm>.form-control,select[multiple].input-group-sm>.input-group-addon,select[multiple].input-group-sm>.input-group-btn>.btn{height:auto}
.input-group-addon,.input-group-btn,.input-group .form-control{display:table-cell}
.input-group-addon:not(:first-child):not(:last-child),.input-group-btn:not(:first-child):not(:last-child),.input-group .form-control:not(:first-child):not(:last-child){border-radius:0}
.input-group-addon,.input-group-btn{width:1%;white-space:nowrap;vertical-align:middle}
.input-group-addon{padding:6px 12px;font-size:14px;font-weight:normal;line-height:1;color:#555;text-align:center;background-color:#eee;border:1px solid #ccc;border-radius:4px}
.input-group-addon.input-sm{padding:5px 10px;font-size:12px;border-radius:3px}
.input-group-addon.input-lg{padding:10px 16px;font-size:18px;border-radius:6px}
.input-group-addon input[type="radio"],.input-group-addon input[type="checkbox"]{margin-top:0}
.input-group .form-control:first-child,.input-group-addon:first-child,.input-group-btn:first-child>.btn,.input-group-btn:first-child>.btn-group>.btn,.input-group-btn:first-child>.dropdown-toggle,.input-group-btn:last-child>.btn:not(:last-child):not(.dropdown-toggle),.input-group-btn:last-child>.btn-group:not(:last-child)>.btn{border-bottom-right-radius:0;border-top-right-radius:0}
.input-group-addon:first-child{border-right:0}
.input-group .form-control:last-child,.input-group-addon:last-child,.input-group-btn:last-child>.btn,.input-group-btn:last-child>.btn-group>.btn,.input-group-btn:last-child>.dropdown-toggle,.input-group-btn:first-child>.btn:not(:first-child),.input-group-btn:first-child>.btn-group:not(:first-child)>.btn{border-bottom-left-radius:0;border-top-left-radius:0}
.input-group-addon:last-child{border-left:0}
.input-group-btn{position:relative;font-size:0;white-space:nowrap}
.input-group-btn>.btn{position:relative}
.input-group-btn>.btn+.btn{margin-left:-1px}
.input-group-btn>.btn:hover,.input-group-btn>.btn:focus,.input-group-btn>.btn:active{z-index:2}
.input-group-btn:first-child>.btn,.input-group-btn:first-child>.btn-group{margin-right:-1px}
.input-group-btn:last-child>.btn,.input-group-btn:last-child>.btn-group{margin-left:-1px}
.nav{margin-bottom:0;padding-left:0;list-style:none}
.nav>li{position:relative;display:block}
.nav>li>a{position:relative;display:block;padding:10px 15px}
.nav>li>a:hover,.nav>li>a:focus{text-decoration:none;background-color:#eee}
.nav>li.disabled>a{color:#777}
.nav>li.disabled>a:hover,.nav>li.disabled>a:focus{color:#777;text-decoration:none;background-color:transparent;cursor:not-allowed}
.nav .open>a,.nav .open>a:hover,.nav .open>a:focus{background-color:#eee;border-color:#337ab7}
.nav .nav-divider{height:1px;margin:9px 0;overflow:hidden;background-color:#e5e5e5}
.nav>li>a>img{max-width:none}
.nav-tabs{border-bottom:1px solid #ddd}
.nav-tabs>li{float:left;margin-bottom:-1px}
.nav-tabs>li>a{margin-right:2px;line-height:1.42857143;border:1px solid transparent;border-radius:4px 4px 0 0}
.nav-tabs>li>a:hover{border-color:#eee #eee #ddd}
.nav-tabs>li.active>a,.nav-tabs>li.active>a:hover,.nav-tabs>li.active>a:focus{color:#555;background-color:#fff;border:1px solid #ddd;border-bottom-color:transparent;cursor:default}
.nav-tabs.nav-justified{width:100%;border-bottom:0}
.nav-tabs.nav-justified>li{float:none}
.nav-tabs.nav-justified>li>a{text-align:center;margin-bottom:5px}
.nav-tabs.nav-justified>.dropdown .dropdown-menu{top:auto;left:auto}
@media(min-width:768px){.nav-tabs.nav-justified>li{display:table-cell;width:1%}
.nav-tabs.nav-justified>li>a{margin-bottom:0}
}
.nav-tabs.nav-justified>li>a{margin-right:0;border-radius:4px}
.nav-tabs.nav-justified>.active>a,.nav-tabs.nav-justified>.active>a:hover,.nav-tabs.nav-justified>.active>a:focus{border:1px solid #ddd}
@media(min-width:768px){.nav-tabs.nav-justified>li>a{border-bottom:1px solid #ddd;border-radius:4px 4px 0 0}
.nav-tabs.nav-justified>.active>a,.nav-tabs.nav-justified>.active>a:hover,.nav-tabs.nav-justified>.active>a:focus{border-bottom-color:#fff}
}
.nav-pills>li{float:left}
.nav-pills>li>a{border-radius:4px}
.nav-pills>li+li{margin-left:2px}
.nav-pills>li.active>a,.nav-pills>li.active>a:hover,.nav-pills>li.active>a:focus{color:#fff;background-color:#337ab7}
.nav-stacked>li{float:none}
.nav-stacked>li+li{margin-top:2px;margin-left:0}
.nav-justified{width:100%}
.nav-justified>li{float:none}
.nav-justified>li>a{text-align:center;margin-bottom:5px}
.nav-justified>.dropdown .dropdown-menu{top:auto;left:auto}
@media(min-width:768px){.nav-justified>li{display:table-cell;width:1%}
.nav-justified>li>a{margin-bottom:0}
}
.nav-tabs-justified{border-bottom:0}
.nav-tabs-justified>li>a{margin-right:0;border-radius:4px}
.nav-tabs-justified>.active>a,.nav-tabs-justified>.active>a:hover,.nav-tabs-justified>.active>a:focus{border:1px solid #ddd}
@media(min-width:768px){.nav-tabs-justified>li>a{border-bottom:1px solid #ddd;border-radius:4px 4px 0 0}
.nav-tabs-justified>.active>a,.nav-tabs-justified>.active>a:hover,.nav-tabs-justified>.active>a:focus{border-bottom-color:#fff}
}
.tab-content>.tab-pane{display:none}
.tab-content>.active{display:block}
.nav-tabs .dropdown-menu{margin-top:-1px;border-top-right-radius:0;border-top-left-radius:0}
.navbar{position:relative;min-height:50px;margin-bottom:20px;border:1px solid transparent}
@media(min-width:768px){.navbar{border-radius:4px}
}
@media(min-width:768px){.navbar-header{float:left}
}
.navbar-collapse{overflow-x:visible;padding-right:15px;padding-left:15px;border-top:1px solid transparent;box-shadow:inset 0 1px 0 rgba(255,255,255,0.1);-webkit-overflow-scrolling:touch}
.navbar-collapse.in{overflow-y:auto}
@media(min-width:768px){.navbar-collapse{width:auto;border-top:0;box-shadow:none}
.navbar-collapse.collapse{display:block !important;height:auto !important;padding-bottom:0;overflow:visible !important}
.navbar-collapse.in{overflow-y:visible}
.navbar-fixed-top .navbar-collapse,.navbar-static-top .navbar-collapse,.navbar-fixed-bottom .navbar-collapse{padding-left:0;padding-right:0}
}
.navbar-fixed-top .navbar-collapse,.navbar-fixed-bottom .navbar-collapse{max-height:340px}
@media(max-device-width:480px) and (orientation:landscape){.navbar-fixed-top .navbar-collapse,.navbar-fixed-bottom .navbar-collapse{max-height:200px}
}
.container>.navbar-header,.container-fluid>.navbar-header,.container>.navbar-collapse,.container-fluid>.navbar-collapse{margin-right:-15px;margin-left:-15px}
@media(min-width:768px){.container>.navbar-header,.container-fluid>.navbar-header,.container>.navbar-collapse,.container-fluid>.navbar-collapse{margin-right:0;margin-left:0}
}
.navbar-static-top{z-index:1000;border-width:0 0 1px}
@media(min-width:768px){.navbar-static-top{border-radius:0}
}
.navbar-fixed-top,.navbar-fixed-bottom{position:fixed;right:0;left:0;z-index:1030}
@media(min-width:768px){.navbar-fixed-top,.navbar-fixed-bottom{border-radius:0}
}
.navbar-fixed-top{top:0;border-width:0 0 1px}
.navbar-fixed-bottom{bottom:0;margin-bottom:0;border-width:1px 0 0}
.navbar-brand{float:left;padding:15px 15px;font-size:18px;line-height:20px;height:50px}
.navbar-brand:hover,.navbar-brand:focus{text-decoration:none}
.navbar-brand>img{display:block}
@media(min-width:768px){.navbar>.container .navbar-brand,.navbar>.container-fluid .navbar-brand{margin-left:-15px}
}
.navbar-toggle{position:relative;float:right;margin-right:15px;padding:9px 10px;margin-top:8px;margin-bottom:8px;background-color:transparent;background-image:none;border:1px solid transparent;border-radius:4px}
.navbar-toggle:focus{outline:0}
.navbar-toggle .icon-bar{display:block;width:22px;height:2px;border-radius:1px}
.navbar-toggle .icon-bar+.icon-bar{margin-top:4px}
@media(min-width:768px){.navbar-toggle{display:none}
}
.navbar-nav{margin:7.5px -15px}
.navbar-nav>li>a{padding-top:10px;padding-bottom:10px;line-height:20px}
@media(max-width:767px){.navbar-nav .open .dropdown-menu{position:static;float:none;width:auto;margin-top:0;background-color:transparent;border:0;box-shadow:none}
.navbar-nav .open .dropdown-menu>li>a,.navbar-nav .open .dropdown-menu .dropdown-header{padding:5px 15px 5px 25px}
.navbar-nav .open .dropdown-menu>li>a{line-height:20px}
.navbar-nav .open .dropdown-menu>li>a:hover,.navbar-nav .open .dropdown-menu>li>a:focus{background-image:none}
}
@media(min-width:768px){.navbar-nav{float:left;margin:0}
.navbar-nav>li{float:left}
.navbar-nav>li>a{padding-top:15px;padding-bottom:15px}
}
.navbar-form{margin-left:-15px;margin-right:-15px;padding:10px 15px;border-top:1px solid transparent;border-bottom:1px solid transparent;-webkit-box-shadow:inset 0 1px 0 rgba(255,255,255,0.1),0 1px 0 rgba(255,255,255,0.1);box-shadow:inset 0 1px 0 rgba(255,255,255,0.1),0 1px 0 rgba(255,255,255,0.1);margin-top:8px;margin-bottom:8px}
@media(min-width:768px){.navbar-form .form-group{display:inline-block;margin-bottom:0;vertical-align:middle}
.navbar-form .form-control{display:inline-block;width:auto;vertical-align:middle}
.navbar-form .form-control-static{display:inline-block}
.navbar-form .input-group{display:inline-table;vertical-align:middle}
.navbar-form .input-group .input-group-addon,.navbar-form .input-group .input-group-btn,.navbar-form .input-group .form-control{width:auto}
.navbar-form .input-group>.form-control{width:100%}
.navbar-form .control-label{margin-bottom:0;vertical-align:middle}
.navbar-form .radio,.navbar-form .checkbox{display:inline-block;margin-top:0;margin-bottom:0;vertical-align:middle}
.navbar-form .radio label,.navbar-form .checkbox label{padding-left:0}
.navbar-form .radio input[type="radio"],.navbar-form .checkbox input[type="checkbox"]{position:relative;margin-left:0}
.navbar-form .has-feedback .form-control-feedback{top:0}
}
@media(max-width:767px){.navbar-form .form-group{margin-bottom:5px}
.navbar-form .form-group:last-child{margin-bottom:0}
}
@media(min-width:768px){.navbar-form{width:auto;border:0;margin-left:0;margin-right:0;padding-top:0;padding-bottom:0;-webkit-box-shadow:none;box-shadow:none}
}
.navbar-nav>li>.dropdown-menu{margin-top:0;border-top-right-radius:0;border-top-left-radius:0}
.navbar-fixed-bottom .navbar-nav>li>.dropdown-menu{margin-bottom:0;border-top-right-radius:4px;border-top-left-radius:4px;border-bottom-right-radius:0;border-bottom-left-radius:0}
.navbar-btn{margin-top:8px;margin-bottom:8px}
.navbar-btn.btn-sm{margin-top:10px;margin-bottom:10px}
.navbar-btn.btn-xs{margin-top:14px;margin-bottom:14px}
.navbar-text{margin-top:15px;margin-bottom:15px}
@media(min-width:768px){.navbar-text{float:left;margin-left:15px;margin-right:15px}
}
@media(min-width:768px){.navbar-left{float:left !important}
.navbar-right{float:right !important;margin-right:-15px}
.navbar-right ~ .navbar-right{margin-right:0}
}
.navbar-default{background-color:#f8f8f8;border-color:#e7e7e7}
.navbar-default .navbar-brand{color:#777}
.navbar-default .navbar-brand:hover,.navbar-default .navbar-brand:focus{color:#5e5e5e;background-color:transparent}
.navbar-default .navbar-text{color:#777}
.navbar-default .navbar-nav>li>a{color:#777}
.navbar-default .navbar-nav>li>a:hover,.navbar-default .navbar-nav>li>a:focus{color:#333;background-color:transparent}
.navbar-default .navbar-nav>.active>a,.navbar-default .navbar-nav>.active>a:hover,.navbar-default .navbar-nav>.active>a:focus{color:#555;background-color:#e7e7e7}
.navbar-default .navbar-nav>.disabled>a,.navbar-default .navbar-nav>.disabled>a:hover,.navbar-default .navbar-nav>.disabled>a:focus{color:#ccc;background-color:transparent}
.navbar-default .navbar-toggle{border-color:#ddd}
.navbar-default .navbar-toggle:hover,.navbar-default .navbar-toggle:focus{background-color:#ddd}
.navbar-default .navbar-toggle .icon-bar{background-color:#888}
.navbar-default .navbar-collapse,.navbar-default .navbar-form{border-color:#e7e7e7}
.navbar-default .navbar-nav>.open>a,.navbar-default .navbar-nav>.open>a:hover,.navbar-default .navbar-nav>.open>a:focus{background-color:#e7e7e7;color:#555}
@media(max-width:767px){.navbar-default .navbar-nav .open .dropdown-menu>li>a{color:#777}
.navbar-default .navbar-nav .open .dropdown-menu>li>a:hover,.navbar-default .navbar-nav .open .dropdown-menu>li>a:focus{color:#333;background-color:transparent}
.navbar-default .navbar-nav .open .dropdown-menu>.active>a,.navbar-default .navbar-nav .open .dropdown-menu>.active>a:hover,.navbar-default .navbar-nav .open .dropdown-menu>.active>a:focus{color:#555;background-color:#e7e7e7}
.navbar-default .navbar-nav .open .dropdown-menu>.disabled>a,.navbar-default .navbar-nav .open .dropdown-menu>.disabled>a:hover,.navbar-default .navbar-nav .open .dropdown-menu>.disabled>a:focus{color:#ccc;background-color:transparent}
}
.navbar-default .navbar-link{color:#777}
.navbar-default .navbar-link:hover{color:#333}
.navbar-default .btn-link{color:#777}
.navbar-default .btn-link:hover,.navbar-default .btn-link:focus{color:#333}
.navbar-default .btn-link[disabled]:hover,fieldset[disabled] .navbar-default .btn-link:hover,.navbar-default .btn-link[disabled]:focus,fieldset[disabled] .navbar-default .btn-link:focus{color:#ccc}
.navbar-inverse{background-color:#222;border-color:#080808}
.navbar-inverse .navbar-brand{color:#9d9d9d}
.navbar-inverse .navbar-brand:hover,.navbar-inverse .navbar-brand:focus{color:#fff;background-color:transparent}
.navbar-inverse .navbar-text{color:#9d9d9d}
.navbar-inverse .navbar-nav>li>a{color:#9d9d9d}
.navbar-inverse .navbar-nav>li>a:hover,.navbar-inverse .navbar-nav>li>a:focus{color:#fff;background-color:transparent}
.navbar-inverse .navbar-nav>.active>a,.navbar-inverse .navbar-nav>.active>a:hover,.navbar-inverse .navbar-nav>.active>a:focus{color:#fff;background-color:#080808}
.navbar-inverse .navbar-nav>.disabled>a,.navbar-inverse .navbar-nav>.disabled>a:hover,.navbar-inverse .navbar-nav>.disabled>a:focus{color:#444;background-color:transparent}
.navbar-inverse .navbar-toggle{border-color:#333}
.navbar-inverse .navbar-toggle:hover,.navbar-inverse .navbar-toggle:focus{background-color:#333}
.navbar-inverse .navbar-toggle .icon-bar{background-color:#fff}
.navbar-inverse .navbar-collapse,.navbar-inverse .navbar-form{border-color:#101010}
.navbar-inverse .navbar-nav>.open>a,.navbar-inverse .navbar-nav>.open>a:hover,.navbar-inverse .navbar-nav>.open>a:focus{background-color:#080808;color:#fff}
@media(max-width:767px){.navbar-inverse .navbar-nav .open .dropdown-menu>.dropdown-header{border-color:#080808}
.navbar-inverse .navbar-nav .open .dropdown-menu .divider{background-color:#080808}
.navbar-inverse .navbar-nav .open .dropdown-menu>li>a{color:#9d9d9d}
.navbar-inverse .navbar-nav .open .dropdown-menu>li>a:hover,.navbar-inverse .navbar-nav .open .dropdown-menu>li>a:focus{color:#fff;background-color:transparent}
.navbar-inverse .navbar-nav .open .dropdown-menu>.active>a,.navbar-inverse .navbar-nav .open .dropdown-menu>.active>a:hover,.navbar-inverse .navbar-nav .open .dropdown-menu>.active>a:focus{color:#fff;background-color:#080808}
.navbar-inverse .navbar-nav .open .dropdown-menu>.disabled>a,.navbar-inverse .navbar-nav .open .dropdown-menu>.disabled>a:hover,.navbar-inverse .navbar-nav .open .dropdown-menu>.disabled>a:focus{color:#444;background-color:transparent}
}
.navbar-inverse .navbar-link{color:#9d9d9d}
.navbar-inverse .navbar-link:hover{color:#fff}
.navbar-inverse .btn-link{color:#9d9d9d}
.navbar-inverse .btn-link:hover,.navbar-inverse .btn-link:focus{color:#fff}
.navbar-inverse .btn-link[disabled]:hover,fieldset[disabled] .navbar-inverse .btn-link:hover,.navbar-inverse .btn-link[disabled]:focus,fieldset[disabled] .navbar-inverse .btn-link:focus{color:#444}
.breadcrumb{padding:8px 15px;margin-bottom:20px;list-style:none;background-color:#f5f5f5;border-radius:4px}
.breadcrumb>li{display:inline-block}
.breadcrumb>li+li:before{content:"/\00a0";padding:0 5px;color:#ccc}
.breadcrumb>.active{color:#777}
.pagination{display:inline-block;padding-left:0;margin:20px 0;border-radius:4px}
.pagination>li{display:inline}
.pagination>li>a,.pagination>li>span{position:relative;float:left;padding:6px 12px;line-height:1.42857143;text-decoration:none;color:#337ab7;background-color:#fff;border:1px solid #ddd;margin-left:-1px}
.pagination>li:first-child>a,.pagination>li:first-child>span{margin-left:0;border-bottom-left-radius:4px;border-top-left-radius:4px}
.pagination>li:last-child>a,.pagination>li:last-child>span{border-bottom-right-radius:4px;border-top-right-radius:4px}
.pagination>li>a:hover,.pagination>li>span:hover,.pagination>li>a:focus,.pagination>li>span:focus{color:#23527c;background-color:#eee;border-color:#ddd}
.pagination>.active>a,.pagination>.active>span,.pagination>.active>a:hover,.pagination>.active>span:hover,.pagination>.active>a:focus,.pagination>.active>span:focus{z-index:2;color:#fff;background-color:#337ab7;border-color:#337ab7;cursor:default}
.pagination>.disabled>span,.pagination>.disabled>span:hover,.pagination>.disabled>span:focus,.pagination>.disabled>a,.pagination>.disabled>a:hover,.pagination>.disabled>a:focus{color:#777;background-color:#fff;border-color:#ddd;cursor:not-allowed}
.pagination-lg>li>a,.pagination-lg>li>span{padding:10px 16px;font-size:18px}
.pagination-lg>li:first-child>a,.pagination-lg>li:first-child>span{border-bottom-left-radius:6px;border-top-left-radius:6px}
.pagination-lg>li:last-child>a,.pagination-lg>li:last-child>span{border-bottom-right-radius:6px;border-top-right-radius:6px}
.pagination-sm>li>a,.pagination-sm>li>span{padding:5px 10px;font-size:12px}
.pagination-sm>li:first-child>a,.pagination-sm>li:first-child>span{border-bottom-left-radius:3px;border-top-left-radius:3px}
.pagination-sm>li:last-child>a,.pagination-sm>li:last-child>span{border-bottom-right-radius:3px;border-top-right-radius:3px}
.pager{padding-left:0;margin:20px 0;list-style:none;text-align:center}
.pager li{display:inline}
.pager li>a,.pager li>span{display:inline-block;padding:5px 14px;background-color:#fff;border:1px solid #ddd;border-radius:15px}
.pager li>a:hover,.pager li>a:focus{text-decoration:none;background-color:#eee}
.pager .next>a,.pager .next>span{float:right}
.pager .previous>a,.pager .previous>span{float:left}
.pager .disabled>a,.pager .disabled>a:hover,.pager .disabled>a:focus,.pager .disabled>span{color:#777;background-color:#fff;cursor:not-allowed}
.label{display:inline;padding:.2em .6em .3em;font-size:75%;font-weight:bold;line-height:1;color:#fff;text-align:center;white-space:nowrap;vertical-align:baseline;border-radius:.25em}
a.label:hover,a.label:focus{color:#fff;text-decoration:none;cursor:pointer}
.label:empty{display:none}
.btn .label{position:relative;top:-1px}
.label-default{background-color:#777}
.label-default[href]:hover,.label-default[href]:focus{background-color:#5e5e5e}
.label-primary{background-color:#337ab7}
.label-primary[href]:hover,.label-primary[href]:focus{background-color:#286090}
.label-success{background-color:#5cb85c}
.label-success[href]:hover,.label-success[href]:focus{background-color:#449d44}
.label-info{background-color:#5bc0de}
.label-info[href]:hover,.label-info[href]:focus{background-color:#31b0d5}
.label-warning{background-color:#f0ad4e}
.label-warning[href]:hover,.label-warning[href]:focus{background-color:#ec971f}
.label-danger{background-color:#d9534f}
.label-danger[href]:hover,.label-danger[href]:focus{background-color:#c9302c}
.badge{display:inline-block;min-width:10px;padding:3px 7px;font-size:12px;font-weight:bold;color:#fff;line-height:1;vertical-align:baseline;white-space:nowrap;text-align:center;background-color:#777;border-radius:10px}
.badge:empty{display:none}
.btn .badge{position:relative;top:-1px}
.btn-xs .badge,.btn-group-xs>.btn .badge{top:0;padding:1px 5px}
a.badge:hover,a.badge:focus{color:#fff;text-decoration:none;cursor:pointer}
.list-group-item.active>.badge,.nav-pills>.active>a>.badge{color:#337ab7;background-color:#fff}
.list-group-item>.badge{float:right}
.list-group-item>.badge+.badge{margin-right:5px}
.nav-pills>li>a>.badge{margin-left:3px}
.jumbotron{padding:30px 15px;margin-bottom:30px;color:inherit;background-color:#eee}
.jumbotron h1,.jumbotron .h1{color:inherit}
.jumbotron p{margin-bottom:15px;font-size:21px;font-weight:200}
.jumbotron>hr{border-top-color:#d5d5d5}
.container .jumbotron,.container-fluid .jumbotron{border-radius:6px}
.jumbotron .container{max-width:100%}
@media screen and (min-width:768px){.jumbotron{padding:48px 0}
.container .jumbotron,.container-fluid .jumbotron{padding-left:60px;padding-right:60px}
.jumbotron h1,.jumbotron .h1{font-size:63px}
}
.thumbnail{display:block;padding:4px;margin-bottom:20px;line-height:1.42857143;background-color:#fff;border:1px solid #ddd;border-radius:4px;-webkit-transition:border .2s ease-in-out;-o-transition:border .2s ease-in-out;transition:border .2s ease-in-out}
.thumbnail>img,.thumbnail a>img{margin-left:auto;margin-right:auto}
a.thumbnail:hover,a.thumbnail:focus,a.thumbnail.active{border-color:#337ab7}
.thumbnail .caption{padding:9px;color:#333}
.alert{padding:15px;margin-bottom:20px;border:1px solid transparent;border-radius:4px}
.alert h4{margin-top:0;color:inherit}
.alert .alert-link{font-weight:bold}
.alert>p,.alert>ul{margin-bottom:0}
.alert>p+p{margin-top:5px}
.alert-dismissable,.alert-dismissible{padding-right:35px}
.alert-dismissable .close,.alert-dismissible .close{position:relative;top:-2px;right:-21px;color:inherit}
.alert-success{background-color:#dff0d8;border-color:#d6e9c6;color:#3c763d}
.alert-success hr{border-top-color:#c9e2b3}
.alert-success .alert-link{color:#2b542c}
.alert-info{background-color:#d9edf7;border-color:#bce8f1;color:#31708f}
.alert-info hr{border-top-color:#a6e1ec}
.alert-info .alert-link{color:#245269}
.alert-warning{background-color:#fcf8e3;border-color:#faebcc;color:#8a6d3b}
.alert-warning hr{border-top-color:#f7e1b5}
.alert-warning .alert-link{color:#66512c}
.alert-danger{background-color:#f2dede;border-color:#ebccd1;color:#a94442}
.alert-danger hr{border-top-color:#e4b9c0}
.alert-danger .alert-link{color:#843534}
@-webkit-keyframes progress-bar-stripes{from{background-position:40px 0}
to{background-position:0 0}
}
@keyframes progress-bar-stripes{from{background-position:40px 0}
to{background-position:0 0}
}
.progress{overflow:hidden;height:20px;margin-bottom:20px;background-color:#f5f5f5;border-radius:4px;-webkit-box-shadow:inset 0 1px 2px rgba(0,0,0,0.1);box-shadow:inset 0 1px 2px rgba(0,0,0,0.1)}
.progress-bar{float:left;width:0;height:100%;font-size:12px;line-height:20px;color:#fff;text-align:center;background-color:#337ab7;-webkit-box-shadow:inset 0 -1px 0 rgba(0,0,0,0.15);box-shadow:inset 0 -1px 0 rgba(0,0,0,0.15);-webkit-transition:width .6s ease;-o-transition:width .6s ease;transition:width .6s ease}
.progress-striped .progress-bar,.progress-bar-striped{background-image:-webkit-linear-gradient(45deg,rgba(255,255,255,0.15) 25%,transparent 25%,transparent 50%,rgba(255,255,255,0.15) 50%,rgba(255,255,255,0.15) 75%,transparent 75%,transparent);background-image:-o-linear-gradient(45deg,rgba(255,255,255,0.15) 25%,transparent 25%,transparent 50%,rgba(255,255,255,0.15) 50%,rgba(255,255,255,0.15) 75%,transparent 75%,transparent);background-image:linear-gradient(45deg,rgba(255,255,255,0.15) 25%,transparent 25%,transparent 50%,rgba(255,255,255,0.15) 50%,rgba(255,255,255,0.15) 75%,transparent 75%,transparent);background-size:40px 40px}
.progress.active .progress-bar,.progress-bar.active{-webkit-animation:progress-bar-stripes 2s linear infinite;-o-animation:progress-bar-stripes 2s linear infinite;animation:progress-bar-stripes 2s linear infinite}
.progress-bar-success{background-color:#5cb85c}
.progress-striped .progress-bar-success{background-image:-webkit-linear-gradient(45deg,rgba(255,255,255,0.15) 25%,transparent 25%,transparent 50%,rgba(255,255,255,0.15) 50%,rgba(255,255,255,0.15) 75%,transparent 75%,transparent);background-image:-o-linear-gradient(45deg,rgba(255,255,255,0.15) 25%,transparent 25%,transparent 50%,rgba(255,255,255,0.15) 50%,rgba(255,255,255,0.15) 75%,transparent 75%,transparent);background-image:linear-gradient(45deg,rgba(255,255,255,0.15) 25%,transparent 25%,transparent 50%,rgba(255,255,255,0.15) 50%,rgba(255,255,255,0.15) 75%,transparent 75%,transparent)}
.progress-bar-info{background-color:#5bc0de}
.progress-striped .progress-bar-info{background-image:-webkit-linear-gradient(45deg,rgba(255,255,255,0.15) 25%,transparent 25%,transparent 50%,rgba(255,255,255,0.15) 50%,rgba(255,255,255,0.15) 75%,transparent 75%,transparent);background-image:-o-linear-gradient(45deg,rgba(255,255,255,0.15) 25%,transparent 25%,transparent 50%,rgba(255,255,255,0.15) 50%,rgba(255,255,255,0.15) 75%,transparent 75%,transparent);background-image:linear-gradient(45deg,rgba(255,255,255,0.15) 25%,transparent 25%,transparent 50%,rgba(255,255,255,0.15) 50%,rgba(255,255,255,0.15) 75%,transparent 75%,transparent)}
.progress-bar-warning{background-color:#f0ad4e}
.progress-striped .progress-bar-warning{background-image:-webkit-linear-gradient(45deg,rgba(255,255,255,0.15) 25%,transparent 25%,transparent 50%,rgba(255,255,255,0.15) 50%,rgba(255,255,255,0.15) 75%,transparent 75%,transparent);background-image:-o-linear-gradient(45deg,rgba(255,255,255,0.15) 25%,transparent 25%,transparent 50%,rgba(255,255,255,0.15) 50%,rgba(255,255,255,0.15) 75%,transparent 75%,transparent);background-image:linear-gradient(45deg,rgba(255,255,255,0.15) 25%,transparent 25%,transparent 50%,rgba(255,255,255,0.15) 50%,rgba(255,255,255,0.15) 75%,transparent 75%,transparent)}
.progress-bar-danger{background-color:#d9534f}
.progress-striped .progress-bar-danger{background-image:-webkit-linear-gradient(45deg,rgba(255,255,255,0.15) 25%,transparent 25%,transparent 50%,rgba(255,255,255,0.15) 50%,rgba(255,255,255,0.15) 75%,transparent 75%,transparent);background-image:-o-linear-gradient(45deg,rgba(255,255,255,0.15) 25%,transparent 25%,transparent 50%,rgba(255,255,255,0.15) 50%,rgba(255,255,255,0.15) 75%,transparent 75%,transparent);background-image:linear-gradient(45deg,rgba(255,255,255,0.15) 25%,transparent 25%,transparent 50%,rgba(255,255,255,0.15) 50%,rgba(255,255,255,0.15) 75%,transparent 75%,transparent)}
.media{margin-top:15px}
.media:first-child{margin-top:0}
.media,.media-body{zoom:1;overflow:hidden}
.media-body{width:10000px}
.media-object{display:block}
.media-right,.media>.pull-right{padding-left:10px}
.media-left,.media>.pull-left{padding-right:10px}
.media-left,.media-right,.media-body{display:table-cell;vertical-align:top}
.media-middle{vertical-align:middle}
.media-bottom{vertical-align:bottom}
.media-heading{margin-top:0;margin-bottom:5px}
.media-list{padding-left:0;list-style:none}
.list-group{margin-bottom:20px;padding-left:0}
.list-group-item{position:relative;display:block;padding:10px 15px;margin-bottom:-1px;background-color:#fff;border:1px solid #ddd}
.list-group-item:first-child{border-top-right-radius:4px;border-top-left-radius:4px}
.list-group-item:last-child{margin-bottom:0;border-bottom-right-radius:4px;border-bottom-left-radius:4px}
a.list-group-item{color:#555}
a.list-group-item .list-group-item-heading{color:#333}
a.list-group-item:hover,a.list-group-item:focus{text-decoration:none;color:#555;background-color:#f5f5f5}
.list-group-item.disabled,.list-group-item.disabled:hover,.list-group-item.disabled:focus{background-color:#eee;color:#777;cursor:not-allowed}
.list-group-item.disabled .list-group-item-heading,.list-group-item.disabled:hover .list-group-item-heading,.list-group-item.disabled:focus .list-group-item-heading{color:inherit}
.list-group-item.disabled .list-group-item-text,.list-group-item.disabled:hover .list-group-item-text,.list-group-item.disabled:focus .list-group-item-text{color:#777}
.list-group-item.active,.list-group-item.active:hover,.list-group-item.active:focus{z-index:2;color:#fff;background-color:#337ab7;border-color:#337ab7}
.list-group-item.active .list-group-item-heading,.list-group-item.active:hover .list-group-item-heading,.list-group-item.active:focus .list-group-item-heading,.list-group-item.active .list-group-item-heading>small,.list-group-item.active:hover .list-group-item-heading>small,.list-group-item.active:focus .list-group-item-heading>small,.list-group-item.active .list-group-item-heading>.small,.list-group-item.active:hover .list-group-item-heading>.small,.list-group-item.active:focus .list-group-item-heading>.small{color:inherit}
.list-group-item.active .list-group-item-text,.list-group-item.active:hover .list-group-item-text,.list-group-item.active:focus .list-group-item-text{color:#c7ddef}
.list-group-item-success{color:#3c763d;background-color:#dff0d8}
a.list-group-item-success{color:#3c763d}
a.list-group-item-success .list-group-item-heading{color:inherit}
a.list-group-item-success:hover,a.list-group-item-success:focus{color:#3c763d;background-color:#d0e9c6}
a.list-group-item-success.active,a.list-group-item-success.active:hover,a.list-group-item-success.active:focus{color:#fff;background-color:#3c763d;border-color:#3c763d}
.list-group-item-info{color:#31708f;background-color:#d9edf7}
a.list-group-item-info{color:#31708f}
a.list-group-item-info .list-group-item-heading{color:inherit}
a.list-group-item-info:hover,a.list-group-item-info:focus{color:#31708f;background-color:#c4e3f3}
a.list-group-item-info.active,a.list-group-item-info.active:hover,a.list-group-item-info.active:focus{color:#fff;background-color:#31708f;border-color:#31708f}
.list-group-item-warning{color:#8a6d3b;background-color:#fcf8e3}
a.list-group-item-warning{color:#8a6d3b}
a.list-group-item-warning .list-group-item-heading{color:inherit}
a.list-group-item-warning:hover,a.list-group-item-warning:focus{color:#8a6d3b;background-color:#faf2cc}
a.list-group-item-warning.active,a.list-group-item-warning.active:hover,a.list-group-item-warning.active:focus{color:#fff;background-color:#8a6d3b;border-color:#8a6d3b}
.list-group-item-danger{color:#a94442;background-color:#f2dede}
a.list-group-item-danger{color:#a94442}
a.list-group-item-danger .list-group-item-heading{color:inherit}
a.list-group-item-danger:hover,a.list-group-item-danger:focus{color:#a94442;background-color:#ebcccc}
a.list-group-item-danger.active,a.list-group-item-danger.active:hover,a.list-group-item-danger.active:focus{color:#fff;background-color:#a94442;border-color:#a94442}
.list-group-item-heading{margin-top:0;margin-bottom:5px}
.list-group-item-text{margin-bottom:0;line-height:1.3}
.panel{margin-bottom:20px;background-color:#fff;border:1px solid transparent;border-radius:4px;-webkit-box-shadow:0 1px 1px rgba(0,0,0,0.05);box-shadow:0 1px 1px rgba(0,0,0,0.05)}
.panel-body{padding:15px}
.panel-heading{padding:10px 15px;border-bottom:1px solid transparent;border-top-right-radius:3px;border-top-left-radius:3px}
.panel-heading>.dropdown .dropdown-toggle{color:inherit}
.panel-title{margin-top:0;margin-bottom:0;font-size:16px;color:inherit}
.panel-title>a,.panel-title>small,.panel-title>.small,.panel-title>small>a,.panel-title>.small>a{color:inherit}
.panel-footer{padding:10px 15px;background-color:#f5f5f5;border-top:1px solid #ddd;border-bottom-right-radius:3px;border-bottom-left-radius:3px}
.panel>.list-group,.panel>.panel-collapse>.list-group{margin-bottom:0}
.panel>.list-group .list-group-item,.panel>.panel-collapse>.list-group .list-group-item{border-width:1px 0;border-radius:0}
.panel>.list-group:first-child .list-group-item:first-child,.panel>.panel-collapse>.list-group:first-child .list-group-item:first-child{border-top:0;border-top-right-radius:3px;border-top-left-radius:3px}
.panel>.list-group:last-child .list-group-item:last-child,.panel>.panel-collapse>.list-group:last-child .list-group-item:last-child{border-bottom:0;border-bottom-right-radius:3px;border-bottom-left-radius:3px}
.panel-heading+.list-group .list-group-item:first-child{border-top-width:0}
.list-group+.panel-footer{border-top-width:0}
.panel>.table,.panel>.table-responsive>.table,.panel>.panel-collapse>.table{margin-bottom:0}
.panel>.table caption,.panel>.table-responsive>.table caption,.panel>.panel-collapse>.table caption{padding-left:15px;padding-right:15px}
.panel>.table:first-child,.panel>.table-responsive:first-child>.table:first-child{border-top-right-radius:3px;border-top-left-radius:3px}
.panel>.table:first-child>thead:first-child>tr:first-child,.panel>.table-responsive:first-child>.table:first-child>thead:first-child>tr:first-child,.panel>.table:first-child>tbody:first-child>tr:first-child,.panel>.table-responsive:first-child>.table:first-child>tbody:first-child>tr:first-child{border-top-left-radius:3px;border-top-right-radius:3px}
.panel>.table:first-child>thead:first-child>tr:first-child td:first-child,.panel>.table-responsive:first-child>.table:first-child>thead:first-child>tr:first-child td:first-child,.panel>.table:first-child>tbody:first-child>tr:first-child td:first-child,.panel>.table-responsive:first-child>.table:first-child>tbody:first-child>tr:first-child td:first-child,.panel>.table:first-child>thead:first-child>tr:first-child th:first-child,.panel>.table-responsive:first-child>.table:first-child>thead:first-child>tr:first-child th:first-child,.panel>.table:first-child>tbody:first-child>tr:first-child th:first-child,.panel>.table-responsive:first-child>.table:first-child>tbody:first-child>tr:first-child th:first-child{border-top-left-radius:3px}
.panel>.table:first-child>thead:first-child>tr:first-child td:last-child,.panel>.table-responsive:first-child>.table:first-child>thead:first-child>tr:first-child td:last-child,.panel>.table:first-child>tbody:first-child>tr:first-child td:last-child,.panel>.table-responsive:first-child>.table:first-child>tbody:first-child>tr:first-child td:last-child,.panel>.table:first-child>thead:first-child>tr:first-child th:last-child,.panel>.table-responsive:first-child>.table:first-child>thead:first-child>tr:first-child th:last-child,.panel>.table:first-child>tbody:first-child>tr:first-child th:last-child,.panel>.table-responsive:first-child>.table:first-child>tbody:first-child>tr:first-child th:last-child{border-top-right-radius:3px}
.panel>.table:last-child,.panel>.table-responsive:last-child>.table:last-child{border-bottom-right-radius:3px;border-bottom-left-radius:3px}
.panel>.table:last-child>tbody:last-child>tr:last-child,.panel>.table-responsive:last-child>.table:last-child>tbody:last-child>tr:last-child,.panel>.table:last-child>tfoot:last-child>tr:last-child,.panel>.table-responsive:last-child>.table:last-child>tfoot:last-child>tr:last-child{border-bottom-left-radius:3px;border-bottom-right-radius:3px}
.panel>.table:last-child>tbody:last-child>tr:last-child td:first-child,.panel>.table-responsive:last-child>.table:last-child>tbody:last-child>tr:last-child td:first-child,.panel>.table:last-child>tfoot:last-child>tr:last-child td:first-child,.panel>.table-responsive:last-child>.table:last-child>tfoot:last-child>tr:last-child td:first-child,.panel>.table:last-child>tbody:last-child>tr:last-child th:first-child,.panel>.table-responsive:last-child>.table:last-child>tbody:last-child>tr:last-child th:first-child,.panel>.table:last-child>tfoot:last-child>tr:last-child th:first-child,.panel>.table-responsive:last-child>.table:last-child>tfoot:last-child>tr:last-child th:first-child{border-bottom-left-radius:3px}
.panel>.table:last-child>tbody:last-child>tr:last-child td:last-child,.panel>.table-responsive:last-child>.table:last-child>tbody:last-child>tr:last-child td:last-child,.panel>.table:last-child>tfoot:last-child>tr:last-child td:last-child,.panel>.table-responsive:last-child>.table:last-child>tfoot:last-child>tr:last-child td:last-child,.panel>.table:last-child>tbody:last-child>tr:last-child th:last-child,.panel>.table-responsive:last-child>.table:last-child>tbody:last-child>tr:last-child th:last-child,.panel>.table:last-child>tfoot:last-child>tr:last-child th:last-child,.panel>.table-responsive:last-child>.table:last-child>tfoot:last-child>tr:last-child th:last-child{border-bottom-right-radius:3px}
.panel>.panel-body+.table,.panel>.panel-body+.table-responsive,.panel>.table+.panel-body,.panel>.table-responsive+.panel-body{border-top:1px solid #ddd}
.panel>.table>tbody:first-child>tr:first-child th,.panel>.table>tbody:first-child>tr:first-child td{border-top:0}
.panel>.table-bordered,.panel>.table-responsive>.table-bordered{border:0}
.panel>.table-bordered>thead>tr>th:first-child,.panel>.table-responsive>.table-bordered>thead>tr>th:first-child,.panel>.table-bordered>tbody>tr>th:first-child,.panel>.table-responsive>.table-bordered>tbody>tr>th:first-child,.panel>.table-bordered>tfoot>tr>th:first-child,.panel>.table-responsive>.table-bordered>tfoot>tr>th:first-child,.panel>.table-bordered>thead>tr>td:first-child,.panel>.table-responsive>.table-bordered>thead>tr>td:first-child,.panel>.table-bordered>tbody>tr>td:first-child,.panel>.table-responsive>.table-bordered>tbody>tr>td:first-child,.panel>.table-bordered>tfoot>tr>td:first-child,.panel>.table-responsive>.table-bordered>tfoot>tr>td:first-child{border-left:0}
.panel>.table-bordered>thead>tr>th:last-child,.panel>.table-responsive>.table-bordered>thead>tr>th:last-child,.panel>.table-bordered>tbody>tr>th:last-child,.panel>.table-responsive>.table-bordered>tbody>tr>th:last-child,.panel>.table-bordered>tfoot>tr>th:last-child,.panel>.table-responsive>.table-bordered>tfoot>tr>th:last-child,.panel>.table-bordered>thead>tr>td:last-child,.panel>.table-responsive>.table-bordered>thead>tr>td:last-child,.panel>.table-bordered>tbody>tr>td:last-child,.panel>.table-responsive>.table-bordered>tbody>tr>td:last-child,.panel>.table-bordered>tfoot>tr>td:last-child,.panel>.table-responsive>.table-bordered>tfoot>tr>td:last-child{border-right:0}
.panel>.table-bordered>thead>tr:first-child>td,.panel>.table-responsive>.table-bordered>thead>tr:first-child>td,.panel>.table-bordered>tbody>tr:first-child>td,.panel>.table-responsive>.table-bordered>tbody>tr:first-child>td,.panel>.table-bordered>thead>tr:first-child>th,.panel>.table-responsive>.table-bordered>thead>tr:first-child>th,.panel>.table-bordered>tbody>tr:first-child>th,.panel>.table-responsive>.table-bordered>tbody>tr:first-child>th{border-bottom:0}
.panel>.table-bordered>tbody>tr:last-child>td,.panel>.table-responsive>.table-bordered>tbody>tr:last-child>td,.panel>.table-bordered>tfoot>tr:last-child>td,.panel>.table-responsive>.table-bordered>tfoot>tr:last-child>td,.panel>.table-bordered>tbody>tr:last-child>th,.panel>.table-responsive>.table-bordered>tbody>tr:last-child>th,.panel>.table-bordered>tfoot>tr:last-child>th,.panel>.table-responsive>.table-bordered>tfoot>tr:last-child>th{border-bottom:0}
.panel>.table-responsive{border:0;margin-bottom:0}
.panel-group{margin-bottom:20px}
.panel-group .panel{margin-bottom:0;border-radius:4px}
.panel-group .panel+.panel{margin-top:5px}
.panel-group .panel-heading{border-bottom:0}
.panel-group .panel-heading+.panel-collapse>.panel-body,.panel-group .panel-heading+.panel-collapse>.list-group{border-top:1px solid #ddd}
.panel-group .panel-footer{border-top:0}
.panel-group .panel-footer+.panel-collapse .panel-body{border-bottom:1px solid #ddd}
.panel-default{border-color:#ddd}
.panel-default>.panel-heading{color:#333;background-color:#f5f5f5;border-color:#ddd}
.panel-default>.panel-heading+.panel-collapse>.panel-body{border-top-color:#ddd}
.panel-default>.panel-heading .badge{color:#f5f5f5;background-color:#333}
.panel-default>.panel-footer+.panel-collapse>.panel-body{border-bottom-color:#ddd}
.panel-primary{border-color:#337ab7}
.panel-primary>.panel-heading{color:#fff;background-color:#337ab7;border-color:#337ab7}
.panel-primary>.panel-heading+.panel-collapse>.panel-body{border-top-color:#337ab7}
.panel-primary>.panel-heading .badge{color:#337ab7;background-color:#fff}
.panel-primary>.panel-footer+.panel-collapse>.panel-body{border-bottom-color:#337ab7}
.panel-success{border-color:#d6e9c6}
.panel-success>.panel-heading{color:#3c763d;background-color:#dff0d8;border-color:#d6e9c6}
.panel-success>.panel-heading+.panel-collapse>.panel-body{border-top-color:#d6e9c6}
.panel-success>.panel-heading .badge{color:#dff0d8;background-color:#3c763d}
.panel-success>.panel-footer+.panel-collapse>.panel-body{border-bottom-color:#d6e9c6}
.panel-info{border-color:#bce8f1}
.panel-info>.panel-heading{color:#31708f;background-color:#d9edf7;border-color:#bce8f1}
.panel-info>.panel-heading+.panel-collapse>.panel-body{border-top-color:#bce8f1}
.panel-info>.panel-heading .badge{color:#d9edf7;background-color:#31708f}
.panel-info>.panel-footer+.panel-collapse>.panel-body{border-bottom-color:#bce8f1}
.panel-warning{border-color:#faebcc}
.panel-warning>.panel-heading{color:#8a6d3b;background-color:#fcf8e3;border-color:#faebcc}
.panel-warning>.panel-heading+.panel-collapse>.panel-body{border-top-color:#faebcc}
.panel-warning>.panel-heading .badge{color:#fcf8e3;background-color:#8a6d3b}
.panel-warning>.panel-footer+.panel-collapse>.panel-body{border-bottom-color:#faebcc}
.panel-danger{border-color:#ebccd1}
.panel-danger>.panel-heading{color:#a94442;background-color:#f2dede;border-color:#ebccd1}
.panel-danger>.panel-heading+.panel-collapse>.panel-body{border-top-color:#ebccd1}
.panel-danger>.panel-heading .badge{color:#f2dede;background-color:#a94442}
.panel-danger>.panel-footer+.panel-collapse>.panel-body{border-bottom-color:#ebccd1}
.embed-responsive{position:relative;display:block;height:0;padding:0;overflow:hidden}
.embed-responsive .embed-responsive-item,.embed-responsive iframe,.embed-responsive embed,.embed-responsive object,.embed-responsive video{position:absolute;top:0;left:0;bottom:0;height:100%;width:100%;border:0}
.embed-responsive-16by9{padding-bottom:56.25%}
.embed-responsive-4by3{padding-bottom:75%}
.well{min-height:20px;padding:19px;margin-bottom:20px;background-color:#f5f5f5;border:1px solid #e3e3e3;border-radius:4px;-webkit-box-shadow:inset 0 1px 1px rgba(0,0,0,0.05);box-shadow:inset 0 1px 1px rgba(0,0,0,0.05)}
.well blockquote{border-color:#ddd;border-color:rgba(0,0,0,0.15)}
.well-lg{padding:24px;border-radius:6px}
.well-sm{padding:9px;border-radius:3px}
.close{float:right;font-size:21px;font-weight:bold;line-height:1;color:#000;text-shadow:0 1px 0 #fff;opacity:.2;filter:alpha(opacity=20)}
.close:hover,.close:focus{color:#000;text-decoration:none;cursor:pointer;opacity:.5;filter:alpha(opacity=50)}
button.close{padding:0;cursor:pointer;background:transparent;border:0;-webkit-appearance:none}
.modal-open{overflow:hidden}
.modal{display:none;overflow:hidden;position:fixed;top:0;right:0;bottom:0;left:0;z-index:2050;-webkit-overflow-scrolling:touch;outline:0}
.modal.fade .modal-dialog{-webkit-transform:translate(0,-25%);-ms-transform:translate(0,-25%);-o-transform:translate(0,-25%);transform:translate(0,-25%);-webkit-transition:-webkit-transform .3s ease-out;-moz-transition:-moz-transform .3s ease-out;-o-transition:-o-transform .3s ease-out;transition:transform .3s ease-out}
.modal.in .modal-dialog{-webkit-transform:translate(0,0);-ms-transform:translate(0,0);-o-transform:translate(0,0);transform:translate(0,0)}
.modal-open .modal{overflow-x:hidden;overflow-y:auto}
.modal-dialog{position:relative;width:auto;margin:10px}
.modal-content{position:relative;background-color:#fff;border:1px solid #999;border:1px solid rgba(0,0,0,0.2);border-radius:6px;-webkit-box-shadow:0 3px 9px rgba(0,0,0,0.5);box-shadow:0 3px 9px rgba(0,0,0,0.5);background-clip:padding-box;outline:0}
.modal-backdrop{position:fixed;top:0;right:0;bottom:0;left:0;z-index:2040;background-color:#000}
.modal-backdrop.fade{opacity:0;filter:alpha(opacity=0)}
.modal-backdrop.in{opacity:.5;filter:alpha(opacity=50)}
.modal-header{padding:15px;border-bottom:1px solid #e5e5e5;min-height:16.42857143px}
.modal-header .close{margin-top:-2px}
.modal-title{margin:0;line-height:1.42857143}
.modal-body{position:relative;padding:15px}
.modal-footer{padding:15px;text-align:right;border-top:1px solid #e5e5e5}
.modal-footer .btn+.btn{margin-left:5px;margin-bottom:0}
.modal-footer .btn-group .btn+.btn{margin-left:-1px}
.modal-footer .btn-block+.btn-block{margin-left:0}
.modal-scrollbar-measure{position:absolute;top:-9999px;width:50px;height:50px;overflow:scroll}
@media(min-width:768px){.modal-dialog{width:600px;margin:30px auto}
.modal-content{-webkit-box-shadow:0 5px 15px rgba(0,0,0,0.5);box-shadow:0 5px 15px rgba(0,0,0,0.5)}
.modal-sm{width:300px}
}
@media(min-width:992px){.modal-lg{width:900px}
}
.tooltip{position:absolute;z-index:1070;display:block;font-family:"Helvetica Neue",Helvetica,Arial,sans-serif;font-size:12px;font-weight:normal;line-height:1.4;opacity:0;filter:alpha(opacity=0)}
.tooltip.in{opacity:.9;filter:alpha(opacity=90)}
.tooltip.top{margin-top:-3px;padding:5px 0}
.tooltip.right{margin-left:3px;padding:0 5px}
.tooltip.bottom{margin-top:3px;padding:5px 0}
.tooltip.left{margin-left:-3px;padding:0 5px}
.tooltip-inner{max-width:200px;padding:3px 8px;color:#fff;text-align:center;text-decoration:none;background-color:#000;border-radius:4px}
.tooltip-arrow{position:absolute;width:0;height:0;border-color:transparent;border-style:solid}
.tooltip.top .tooltip-arrow{bottom:0;left:50%;margin-left:-5px;border-width:5px 5px 0;border-top-color:#000}
.tooltip.top-left .tooltip-arrow{bottom:0;right:5px;margin-bottom:-5px;border-width:5px 5px 0;border-top-color:#000}
.tooltip.top-right .tooltip-arrow{bottom:0;left:5px;margin-bottom:-5px;border-width:5px 5px 0;border-top-color:#000}
.tooltip.right .tooltip-arrow{top:50%;left:0;margin-top:-5px;border-width:5px 5px 5px 0;border-right-color:#000}
.tooltip.left .tooltip-arrow{top:50%;right:0;margin-top:-5px;border-width:5px 0 5px 5px;border-left-color:#000}
.tooltip.bottom .tooltip-arrow{top:0;left:50%;margin-left:-5px;border-width:0 5px 5px;border-bottom-color:#000}
.tooltip.bottom-left .tooltip-arrow{top:0;right:5px;margin-top:-5px;border-width:0 5px 5px;border-bottom-color:#000}
.tooltip.bottom-right .tooltip-arrow{top:0;left:5px;margin-top:-5px;border-width:0 5px 5px;border-bottom-color:#000}
.popover{position:absolute;top:0;left:0;z-index:1060;display:none;max-width:276px;padding:1px;font-family:"Helvetica Neue",Helvetica,Arial,sans-serif;font-size:14px;font-weight:normal;line-height:1.42857143;text-align:left;background-color:#fff;background-clip:padding-box;border:1px solid #ccc;border:1px solid rgba(0,0,0,0.2);border-radius:6px;-webkit-box-shadow:0 5px 10px rgba(0,0,0,0.2);box-shadow:0 5px 10px rgba(0,0,0,0.2);white-space:normal}
.popover.top{margin-top:-10px}
.popover.right{margin-left:10px}
.popover.bottom{margin-top:10px}
.popover.left{margin-left:-10px}
.popover-title{margin:0;padding:8px 14px;font-size:14px;background-color:#f7f7f7;border-bottom:1px solid #ebebeb;border-radius:5px 5px 0 0}
.popover-content{padding:9px 14px}
.popover>.arrow,.popover>.arrow:after{position:absolute;display:block;width:0;height:0;border-color:transparent;border-style:solid}
.popover>.arrow{border-width:11px}
.popover>.arrow:after{border-width:10px;content:""}
.popover.top>.arrow{left:50%;margin-left:-11px;border-bottom-width:0;border-top-color:#999;border-top-color:rgba(0,0,0,0.25);bottom:-11px}
.popover.top>.arrow:after{content:" ";bottom:1px;margin-left:-10px;border-bottom-width:0;border-top-color:#fff}
.popover.right>.arrow{top:50%;left:-11px;margin-top:-11px;border-left-width:0;border-right-color:#999;border-right-color:rgba(0,0,0,0.25)}
.popover.right>.arrow:after{content:" ";left:1px;bottom:-10px;border-left-width:0;border-right-color:#fff}
.popover.bottom>.arrow{left:50%;margin-left:-11px;border-top-width:0;border-bottom-color:#999;border-bottom-color:rgba(0,0,0,0.25);top:-11px}
.popover.bottom>.arrow:after{content:" ";top:1px;margin-left:-10px;border-top-width:0;border-bottom-color:#fff}
.popover.left>.arrow{top:50%;right:-11px;margin-top:-11px;border-right-width:0;border-left-color:#999;border-left-color:rgba(0,0,0,0.25)}
.popover.left>.arrow:after{content:" ";right:1px;border-right-width:0;border-left-color:#fff;bottom:-10px}
.carousel{position:relative}
.carousel-inner{position:relative;overflow:hidden;width:100%}
.carousel-inner>.item{display:none;position:relative;-webkit-transition:.6s ease-in-out left;-o-transition:.6s ease-in-out left;transition:.6s ease-in-out left}
.carousel-inner>.item>img,.carousel-inner>.item>a>img{line-height:1}
@media all and (transform-3d),(-webkit-transform-3d){.carousel-inner>.item{-webkit-transition:-webkit-transform .6s ease-in-out;-moz-transition:-moz-transform .6s ease-in-out;-o-transition:-o-transform .6s ease-in-out;transition:transform .6s ease-in-out;-webkit-backface-visibility:hidden;-moz-backface-visibility:hidden;backface-visibility:hidden;-webkit-perspective:1000;-moz-perspective:1000;perspective:1000}
.carousel-inner>.item.next,.carousel-inner>.item.active.right{-webkit-transform:translate3d(100%,0,0);transform:translate3d(100%,0,0);left:0}
.carousel-inner>.item.prev,.carousel-inner>.item.active.left{-webkit-transform:translate3d(-100%,0,0);transform:translate3d(-100%,0,0);left:0}
.carousel-inner>.item.next.left,.carousel-inner>.item.prev.right,.carousel-inner>.item.active{-webkit-transform:translate3d(0,0,0);transform:translate3d(0,0,0);left:0}
}
.carousel-inner>.active,.carousel-inner>.next,.carousel-inner>.prev{display:block}
.carousel-inner>.active{left:0}
.carousel-inner>.next,.carousel-inner>.prev{position:absolute;top:0;width:100%}
.carousel-inner>.next{left:100%}
.carousel-inner>.prev{left:-100%}
.carousel-inner>.next.left,.carousel-inner>.prev.right{left:0}
.carousel-inner>.active.left{left:-100%}
.carousel-inner>.active.right{left:100%}
.carousel-control{position:absolute;top:0;left:0;bottom:0;width:15%;opacity:.5;filter:alpha(opacity=50);font-size:20px;color:#fff;text-align:center;text-shadow:0 1px 2px rgba(0,0,0,0.6)}
.carousel-control.left{background-image:-webkit-linear-gradient(left,rgba(0,0,0,0.5) 0,rgba(0,0,0,0.0001) 100%);background-image:-o-linear-gradient(left,rgba(0,0,0,0.5) 0,rgba(0,0,0,0.0001) 100%);background-image:linear-gradient(to right,rgba(0,0,0,0.5) 0,rgba(0,0,0,0.0001) 100%);background-repeat:repeat-x;filter:progid:DXImageTransform.Microsoft.gradient(startColorstr='#80000000',endColorstr='#00000000',GradientType=1)}
.carousel-control.right{left:auto;right:0;background-image:-webkit-linear-gradient(left,rgba(0,0,0,0.0001) 0,rgba(0,0,0,0.5) 100%);background-image:-o-linear-gradient(left,rgba(0,0,0,0.0001) 0,rgba(0,0,0,0.5) 100%);background-image:linear-gradient(to right,rgba(0,0,0,0.0001) 0,rgba(0,0,0,0.5) 100%);background-repeat:repeat-x;filter:progid:DXImageTransform.Microsoft.gradient(startColorstr='#00000000',endColorstr='#80000000',GradientType=1)}
.carousel-control:hover,.carousel-control:focus{outline:0;color:#fff;text-decoration:none;opacity:.9;filter:alpha(opacity=90)}
.carousel-control .icon-prev,.carousel-control .icon-next,.carousel-control .glyphicon-chevron-left,.carousel-control .glyphicon-chevron-right{position:absolute;top:50%;z-index:5;display:inline-block}
.carousel-control .icon-prev,.carousel-control .glyphicon-chevron-left{left:50%;margin-left:-10px}
.carousel-control .icon-next,.carousel-control .glyphicon-chevron-right{right:50%;margin-right:-10px}
.carousel-control .icon-prev,.carousel-control .icon-next{width:20px;height:20px;margin-top:-10px;line-height:1;font-family:serif}
.carousel-control .icon-prev:before{content:'\2039'}
.carousel-control .icon-next:before{content:'\203a'}
.carousel-indicators{position:absolute;bottom:10px;left:50%;z-index:15;width:60%;margin-left:-30%;padding-left:0;list-style:none;text-align:center}
.carousel-indicators li{display:inline-block;width:10px;height:10px;margin:1px;text-indent:-999px;border:1px solid #fff;border-radius:10px;cursor:pointer;background-color:#000 \9;background-color:rgba(0,0,0,0)}
.carousel-indicators .active{margin:0;width:12px;height:12px;background-color:#fff}
.carousel-caption{position:absolute;left:15%;right:15%;bottom:20px;z-index:10;padding-top:20px;padding-bottom:20px;color:#fff;text-align:center;text-shadow:0 1px 2px rgba(0,0,0,0.6)}
.carousel-caption .btn{text-shadow:none}
@media screen and (min-width:768px){.carousel-control .glyphicon-chevron-left,.carousel-control .glyphicon-chevron-right,.carousel-control .icon-prev,.carousel-control .icon-next{width:30px;height:30px;margin-top:-15px;font-size:30px}
.carousel-control .glyphicon-chevron-left,.carousel-control .icon-prev{margin-left:-15px}
.carousel-control .glyphicon-chevron-right,.carousel-control .icon-next{margin-right:-15px}
.carousel-caption{left:20%;right:20%;padding-bottom:30px}
.carousel-indicators{bottom:20px}
}
.clearfix:before,.clearfix:after,.dl-horizontal dd:before,.dl-horizontal dd:after,.container:before,.container:after,.container-fluid:before,.container-fluid:after,.row:before,.row:after,.form-horizontal .form-group:before,.form-horizontal .form-group:after,.btn-toolbar:before,.btn-toolbar:after,.btn-group-vertical>.btn-group:before,.btn-group-vertical>.btn-group:after,.nav:before,.nav:after,.navbar:before,.navbar:after,.navbar-header:before,.navbar-header:after,.navbar-collapse:before,.navbar-collapse:after,.pager:before,.pager:after,.panel-body:before,.panel-body:after,.modal-footer:before,.modal-footer:after{content:" ";display:table}
.clearfix:after,.dl-horizontal dd:after,.container:after,.container-fluid:after,.row:after,.form-horizontal .form-group:after,.btn-toolbar:after,.btn-group-vertical>.btn-group:after,.nav:after,.navbar:after,.navbar-header:after,.navbar-collapse:after,.pager:after,.panel-body:after,.modal-footer:after{clear:both}
.center-block{display:block;margin-left:auto;margin-right:auto}
.pull-right{float:right !important}
.pull-left{float:left !important}
.hide{display:none !important}
.show{display:block !important}
.invisible{visibility:hidden}
.text-hide{font:0/0 a;color:transparent;text-shadow:none;background-color:transparent;border:0}
.hidden{display:none !important}
.affix{position:fixed}
@-ms-viewport{width:device-width}
.visible-xs,.visible-sm,.visible-md,.visible-lg{display:none !important}
.visible-xs-block,.visible-xs-inline,.visible-xs-inline-block,.visible-sm-block,.visible-sm-inline,.visible-sm-inline-block,.visible-md-block,.visible-md-inline,.visible-md-inline-block,.visible-lg-block,.visible-lg-inline,.visible-lg-inline-block{display:none !important}
@media(max-width:767px){.visible-xs{display:block !important}
table.visible-xs{display:table}
tr.visible-xs{display:table-row !important}
th.visible-xs,td.visible-xs{display:table-cell !important}
}
@media(max-width:767px){.visible-xs-block{display:block !important}
}
@media(max-width:767px){.visible-xs-inline{display:inline !important}
}
@media(max-width:767px){.visible-xs-inline-block{display:inline-block !important}
}
@media(min-width:768px) and (max-width:991px){.visible-sm{display:block !important}
table.visible-sm{display:table}
tr.visible-sm{display:table-row !important}
th.visible-sm,td.visible-sm{display:table-cell !important}
}
@media(min-width:768px) and (max-width:991px){.visible-sm-block{display:block !important}
}
@media(min-width:768px) and (max-width:991px){.visible-sm-inline{display:inline !important}
}
@media(min-width:768px) and (max-width:991px){.visible-sm-inline-block{display:inline-block !important}
}
@media(min-width:992px) and (max-width:1199px){.visible-md{display:block !important}
table.visible-md{display:table}
tr.visible-md{display:table-row !important}
th.visible-md,td.visible-md{display:table-cell !important}
}
@media(min-width:992px) and (max-width:1199px){.visible-md-block{display:block !important}
}
@media(min-width:992px) and (max-width:1199px){.visible-md-inline{display:inline !important}
}
@media(min-width:992px) and (max-width:1199px){.visible-md-inline-block{display:inline-block !important}
}
@media(min-width:1200px){.visible-lg{display:block !important}
table.visible-lg{display:table}
tr.visible-lg{display:table-row !important}
th.visible-lg,td.visible-lg{display:table-cell !important}
}
@media(min-width:1200px){.visible-lg-block{display:block !important}
}
@media(min-width:1200px){.visible-lg-inline{display:inline !important}
}
@media(min-width:1200px){.visible-lg-inline-block{display:inline-block !important}
}
@media(max-width:767px){.hidden-xs{display:none !important}
}
@media(min-width:768px) and (max-width:991px){.hidden-sm{display:none !important}
}
@media(min-width:992px) and (max-width:1199px){.hidden-md{display:none !important}
}
@media(min-width:1200px){.hidden-lg{display:none !important}
}
.visible-print{display:none !important}
@media print{.visible-print{display:block !important}
table.visible-print{display:table}
tr.visible-print{display:table-row !important}
th.visible-print,td.visible-print{display:table-cell !important}
}
.visible-print-block{display:none !important}
@media print{.visible-print-block{display:block !important}
}
.visible-print-inline{display:none !important}
@media print{.visible-print-inline{display:inline !important}
}
.visible-print-inline-block{display:none !important}
@media print{.visible-print-inline-block{display:inline-block !important}
}
@media print{.hidden-print{display:none !important}
}
.slick-prev,.slick-next{position:absolute;display:block;height:20px;width:20px;line-height:0;font-size:0;cursor:pointer;background:transparent;color:transparent;top:50%;-webkit-transform:translate(0,-50%);-ms-transform:translate(0,-50%);transform:translate(0,-50%);padding:0;border:0;outline:0}
.slick-prev:hover,.slick-next:hover,.slick-prev:focus,.slick-next:focus{outline:0;background:transparent;color:transparent}
.slick-prev:hover:before,.slick-next:hover:before,.slick-prev:focus:before,.slick-next:focus:before{opacity:1}
.slick-prev.slick-disabled:before,.slick-next.slick-disabled:before{opacity:.25}
.slick-prev:before,.slick-next:before{font-family:"slick";font-size:20px;line-height:1;color:#fff;opacity:.75;-webkit-font-smoothing:antialiased;-moz-osx-font-smoothing:grayscale}
.slick-prev{left:-25px}
[dir="rtl"] .slick-prev{left:auto;right:-25px}
.slick-prev:before{content:""}
[dir="rtl"] .slick-prev:before{content:""}
.slick-next{right:-25px}
[dir="rtl"] .slick-next{left:-25px;right:auto}
.slick-next:before{content:""}
[dir="rtl"] .slick-next:before{content:""}
.slick-dotted .slick-slider{margin-bottom:30px}
.slick-dots{position:absolute;bottom:-25px;list-style:none;display:block;text-align:center;padding:0;margin:0;width:100%}
.slick-dots li{position:relative;display:inline-block;height:20px;width:20px;margin:0 5px;padding:0;cursor:pointer}
.slick-dots li button{border:0;background:transparent;display:block;height:20px;width:20px;outline:0;line-height:0;font-size:0;color:transparent;padding:5px;cursor:pointer}
.slick-dots li button:hover,.slick-dots li button:focus{outline:0}
.slick-dots li button:hover:before,.slick-dots li button:focus:before{opacity:1}
.slick-dots li button:before{position:absolute;top:0;left:0;content:"";width:20px;height:20px;font-family:"slick";font-size:6px;line-height:20px;text-align:center;color:#000;opacity:.25;-webkit-font-smoothing:antialiased;-moz-osx-font-smoothing:grayscale}
.slick-dots li.slick-active button:before{color:#000;opacity:.75}
.slick-slider{position:relative;display:block;box-sizing:border-box;-webkit-touch-callout:none;-webkit-user-select:none;-khtml-user-select:none;-moz-user-select:none;-ms-user-select:none;user-select:none;-ms-touch-action:pan-y;touch-action:pan-y;-webkit-tap-highlight-color:transparent}
.slick-list{position:relative;overflow:hidden;display:block;margin:0;padding:0}
.slick-list:focus{outline:0}
.slick-list.dragging{cursor:pointer;cursor:hand}
.slick-slider .slick-track,.slick-slider .slick-list{-webkit-transform:translate3d(0,0,0);-moz-transform:translate3d(0,0,0);-ms-transform:translate3d(0,0,0);-o-transform:translate3d(0,0,0);transform:translate3d(0,0,0)}
.slick-track{position:relative;left:0;top:0;display:block}
.slick-track:before,.slick-track:after{content:"";display:table}
.slick-track:after{clear:both}
.slick-loading .slick-track{visibility:hidden}
.slick-slide{float:left;height:100%;min-height:1px;display:none}
[dir="rtl"] .slick-slide{float:right}
.slick-slide img{display:block}
.slick-slide.slick-loading img{display:none}
.slick-slide.dragging img{pointer-events:none}
.slick-initialized .slick-slide{display:block}
.slick-loading .slick-slide{visibility:hidden}
.slick-vertical .slick-slide{display:block;height:auto;border:1px solid transparent}
.slick-arrow.slick-hidden{display:none}
.xilinx-bs3 .xilinx-filter-dropdown{width:100%;margin-bottom:10px}
.xilinx-bs3 .xilinx-filter-dropdown.checkboxes{margin-bottom:30px}
.xilinx-bs3 .xilinx-filter-dropdown.checkboxes button{max-width:200px}
.xilinx-bs3 .xilinx-filter-dropdown.checkboxes .dropdown-menu ul{padding:0 15px}
.xilinx-bs3 .xilinx-filter-dropdown.checkboxes .dropdown-menu ul label{padding:5px 0 0;font-weight:normal}
.xilinx-bs3 .xilinx-filter-dropdown.checkboxes .dropdown-menu ul label span{margin-left:5px}
.xilinx-bs3 .xilinx-filter-dropdown.checkboxes .dropdown-menu ul:last-of-type{border-bottom:1px solid #d2d2d2;margin-bottom:0}
.xilinx-bs3 .xilinx-filter-dropdown.checkboxes .dropdown-menu button{background:transparent;color:#d11414;font-weight:normal;width:auto;-webkit-box-shadow:none;box-shadow:none;-webkit-box-shadow:0 0 0 0 none;box-shadow:0 0 0 0 none;padding:13px 18px}
.xilinx-bs3 .xilinx-filter-dropdown.checkboxes .dropdown-menu button[data-function="cancel"]{color:#262626;float:right}
.xilinx-bs3 .xilinx-filter-dropdown button{text-align:left;width:100%;padding:12px 30px 12px 15px;-webkit-box-shadow:none;box-shadow:none;-webkit-box-shadow:0 0 0 0 none;box-shadow:0 0 0 0 none;margin-bottom:0}
.xilinx-bs3 .xilinx-filter-dropdown button span{font-size:12px;position:absolute;right:10px;top:50%;margin-top:-6px;-webkit-transition:all .4s ease;transition:all .4s ease}
.xilinx-bs3 .xilinx-filter-dropdown.open button{-webkit-box-shadow:0 2px 4px 0 rgba(0,0,0,0.15);box-shadow:0 2px 4px 0 rgba(0,0,0,0.15)}
.xilinx-bs3 .xilinx-filter-dropdown.open button span{-webkit-transform:rotate(-180deg);-ms-transform:rotate(-180deg);transform:rotate(-180deg)}
.xilinx-bs3 .xilinx-filter-dropdown ul.dropdown-menu li a{white-space:normal;padding:10px 15px}
.xilinx-bs3 .xilinx-filter-dropdown ul.dropdown-menu li.bordered{border-top:1px solid #f2f2f2}
.xilinx-bs3 .xilinx-filter-dropdown ul.dropdown-menu li.bordered a{color:#d11414}
.xilinx-bs3 .xilinx-filter-dropdown ul.dropdown-menu li.learn-more{border-top:0}
.xilinx-bs3 .xilinx-filter-dropdown .dropdown-menu{width:100%;top:100%;margin-top:10px;padding:0;-webkit-box-shadow:0 2px 4px 0 rgba(0,0,0,0.15);box-shadow:0 2px 4px 0 rgba(0,0,0,0.15)}
.xilinx-bs3 .xilinx-filter-dropdown .dropdown-menu h4{padding:15px 15px;margin-bottom:0}
@media(min-width:768px){.xilinx-bs3 .xilinx-filter-dropdown .dropdown-menu ul{columns:2;-webkit-columns:2;-moz-columns:2}
}
.xilinx-bs3 .xilinx-filter-dropdown .dropdown-menu ul:last-of-type{padding-bottom:10px}
.xilinx-bs3 .xilinx-filter-dropdown .dropdown-menu ul li a{padding:10px 15px}
.xilinx-bs3 .responsive-carousel-4slide .slick-track{margin:0 auto}
.xilinx-bs3 .responsive-carousel-4slide .slick-arrow{top:45%}
.xilinx-bs3 .responsive-carousel-4slide .slick-arrow.slick-prev{left:-15px}
.xilinx-bs3 .responsive-carousel-4slide .slick-arrow.slick-next{right:-15px}
.xilinx-bs3 .responsive-carousel-4slide .slick-dots{bottom:auto;position:relative}
.xilinx-bs3 .xilinxVideoGridHeader{margin-top:15px}
@media(min-width:768px){.xilinx-bs3 .xilinxVideoGridHeader .pull-sm-right{float:right !important}
}
@media(max-width:767px){.xilinx-bs3 .xilinxVideoGridHeader .pull-sm-right{margin-bottom:10px}
.xilinx-bs3 .xilinxVideoGridHeader .pull-sm-right button.filter-by-newest{padding-left:0}
}
.xilinx-bs3 .xilinxVideoGridHeader button{background-color:transparent;color:#262626}
.xilinx-bs3 .xilinxVideoGridHeader button.filter-by-views,.xilinx-bs3 .xilinxVideoGridHeader button.filter-by-newest{padding-top:0;font-size:16px}
.xilinx-bs3 .xilinxVideoGridHeader button.view-more-videos{width:100%}
.xilinx-bs3 .xilinxVideoGridHeader button:focus{color:#262626}
.xilinx-bs3 .xilinxVideoGridHeader button:hover{background-color:transparent;color:#d11414}
.xilinx-bs3 .xilinxVideoGrid .grid-container{background-color:#d2d2d2;padding:15px 15px 0}
@media(max-width:767px){.xilinx-bs3 .xilinxVideoGrid .grid-container{max-width:288px}
}
.xilinx-bs3 .xilinxVideoGrid .grid-container .video-grid-item{margin-bottom:15px;overflow:hidden}
@media(max-width:767px){.xilinx-bs3 .xilinxVideoGrid .grid-container .video-grid-item:nth-child(2n+1){clear:both}
}
.xilinx-bs3 .xilinxVideoGrid .grid-container .video-grid-item.hidden{height:0}
.xilinx-bs3 .xilinxVideoGrid .grid-container .video-grid-item figure{background:#fff}
.xilinx-bs3 .xilinxVideoGrid .grid-container .video-grid-item figure img{width:100%}
@media(min-width:768px){.xilinx-bs3 .xilinxVideoGrid .grid-container .video-grid-item figure img{height:190px}
}
@media(min-width:992px){.xilinx-bs3 .xilinxVideoGrid .grid-container .video-grid-item figure img{height:164px}
}
@media(min-width:1200px){.xilinx-bs3 .xilinxVideoGrid .grid-container .video-grid-item figure img{height:148px}
}
.xilinx-bs3 .xilinxVideoGrid .grid-container .video-grid-item figure figcaption{border-top:1px solid #d2d2d2;padding:5px 10px;color:#262626}
.xilinx-bs3 .xilinxVideoGrid .grid-container .video-grid-item figure figcaption span.title{display:block;overflow:hidden;height:65px;padding-bottom:5px;border-bottom:1px solid #d2d2d2;margin-bottom:5px}
.xilinx-bs3 .xilinxVideoGrid .grid-container .video-grid-item figure figcaption span.title:hover{color:#d11414}
.xilinx-bs3 .xilinxVideoGrid .grid-container .video-grid-item figure figcaption span.meta{display:inline;padding-right:10px}
.xilinx-bs3 .xilinxVideoGrid .grid-container .video-grid-item figure figcaption span.meta span{padding-right:5px}
.xilinx-bs3 .childVideoTopVideo .topVideo{padding-top:20px}
.xilinx-bs3 .childVideoTopVideo .topVideo h2{color:#fff;margin-top:10px}
.xilinx-bs3 .childVideoTopVideo .topVideo ul.list-inline{float:left;margin-bottom:0}
.xilinx-bs3 .childVideoTopVideo .topVideo ul li{padding-right:30px}
.xilinx-bs3 .childVideoTopVideo .topVideo ul li a{color:#fff}
.xilinx-bs3 .childVideoTopVideo .topVideo ul li a:hover{color:#d11414}
.xilinx-bs3 .childVideoTopVideo .topVideo span{color:#fff}
.xilinx-bs3 .childVideoTopVideo .topVideo .views{padding-bottom:20px}
.xilinx-bs3 .childVideoTopVideo .topVideo .tab-pane{color:#fff}
.xilinx-bs3 .childVideoTopVideo .topVideo .tab-pane .info-panel{margin-bottom:15px;color:inherit}
.xilinx-bs3 .childVideoTopVideo .topVideo .tab-pane .info-panel p{color:inherit}
.xilinx-bs3 .childVideoTopVideo .topVideo .fa{padding-right:10px}
.xilinx-bs3 .infoTags{margin-top:15px}
.xilinx-bs3 .infoTags ul{display:inline-block;padding-left:10px}
.xilinx-bs3 .infoTags ul li{display:inline;margin-right:10px}
.xilinx-bs3 .infoTags ul li a{padding:5px;background-color:#f2f2f2}
.xilinx-bs3 .infoTags ul li:hover a{background-color:#d2d2d2}
.xilinx-bs3 .xilinxVideoList .xilinxVideoListWrappper{padding:15px 0 0;background-color:#d2d2d2}
.xilinx-bs3 .xilinxVideoList .xilinxVideoListWrappper .video-list-item{margin-bottom:15px}
.xilinx-bs3 .xilinxVideoList .xilinxVideoListWrappper .video-list-item.hidden{display:block}
.xilinx-bs3 .xilinxVideoList .xilinxVideoListWrappper .video-list-item a figure{background:#fff}
.xilinx-bs3 .xilinxVideoList .xilinxVideoListWrappper .video-list-item a figure img{width:100%}
.xilinx-bs3 .xilinxVideoList .xilinxVideoListWrappper .video-list-item a figure figcaption{padding:10px;color:#262626}
@media(min-width:768px){.xilinx-bs3 .xilinxVideoList .xilinxVideoListWrappper .video-list-item a figure figcaption{padding:10px 10px 10px 0}
}
.xilinx-bs3 .xilinxVideoList .xilinxVideoListWrappper .video-list-item a figure figcaption h4{margin-bottom:5px}
.xilinx-bs3 .xilinxVideoList .xilinxVideoListWrappper .video-list-item a figure:hover{-webkit-box-shadow:0 0 15px 0 rgba(0,0,0,0.25);box-shadow:0 0 15px 0 rgba(0,0,0,0.25)}
.xilinx-bs3 .press-landing-page ul,.xilinx-bs3 .media-kits-landing-page ul{border-bottom:1px solid #f2f2f2;padding:0;list-style:none;margin-bottom:20px}
.xilinx-bs3 .press-landing-page ul.press-year-list li,.xilinx-bs3 .media-kits-landing-page ul.press-year-list li{display:inline-block;padding:5px 0;margin-right:28px;position:relative;top:1px}
.xilinx-bs3 .press-landing-page ul.press-year-list li:last-of-type,.xilinx-bs3 .media-kits-landing-page ul.press-year-list li:last-of-type{margin-right:0}
.xilinx-bs3 .press-landing-page ul.press-year-list li a,.xilinx-bs3 .media-kits-landing-page ul.press-year-list li a{font-size:14px;color:#262626}
.xilinx-bs3 .press-landing-page ul.press-year-list li.active,.xilinx-bs3 .media-kits-landing-page ul.press-year-list li.active{border-bottom:1px solid #d11414}
.xilinx-bs3 .press-landing-page ul.press-year-list li.active a,.xilinx-bs3 .media-kits-landing-page ul.press-year-list li.active a{font-weight:bold}
.xilinx-bs3 .press-landing-page ul.press-year-list li:hover a,.xilinx-bs3 .media-kits-landing-page ul.press-year-list li:hover a{color:#d11414}
.xilinx-bs3 .press-landing-page .press-preview .press-item,.xilinx-bs3 .media-kits-landing-page .press-preview .press-item{margin-bottom:15px}
.xilinx-bs3 .press-landing-page .press-preview .press-item.hidden,.xilinx-bs3 .media-kits-landing-page .press-preview .press-item.hidden{display:none}
.xilinx-bs3 .press-landing-page .press-preview .press-item figure,.xilinx-bs3 .media-kits-landing-page .press-preview .press-item figure{position:relative;margin-bottom:15px}
.xilinx-bs3 .press-landing-page .press-preview .press-item figure img,.xilinx-bs3 .media-kits-landing-page .press-preview .press-item figure img{width:100%;height:auto}
.xilinx-bs3 .press-landing-page .press-preview .press-item figure span.category,.xilinx-bs3 .media-kits-landing-page .press-preview .press-item figure span.category{color:#fff;position:absolute;bottom:10px;left:15px}
.xilinx-bs3 .press-landing-page .press-preview .press-item figure span.category>span,.xilinx-bs3 .media-kits-landing-page .press-preview .press-item figure span.category>span{margin-right:10px}
.xilinx-bs3 .press-landing-page .press-preview .press-item figure figcaption,.xilinx-bs3 .media-kits-landing-page .press-preview .press-item figure figcaption{position:absolute;top:15px;left:15px;background-color:rgba(0,0,0,0.35);border:1px solid #d2d2d2;z-index:99}
.xilinx-bs3 .press-landing-page .press-preview .press-item figure figcaption span,.xilinx-bs3 .media-kits-landing-page .press-preview .press-item figure figcaption span{font-size:12px;color:white}
.xilinx-bs3 .press-landing-page .press-preview .press-item figure figcaption span.day,.xilinx-bs3 .media-kits-landing-page .press-preview .press-item figure figcaption span.day{float:left;font-size:24px;font-weight:bold;line-height:26px;border-right:1px solid white;padding:0 10px;margin:7px 0}
.xilinx-bs3 .press-landing-page .press-preview .press-item figure figcaption span.month-year,.xilinx-bs3 .media-kits-landing-page .press-preview .press-item figure figcaption span.month-year{float:right;margin:5px 9px;font-family:'Roboto',sans-serif;font-weight:400;text-align:center;text-transform:uppercase;line-height:15px}
.xilinx-bs3 .press-landing-page a:hover h4,.xilinx-bs3 .media-kits-landing-page a:hover h4{color:#d11414}
.xilinx-bs3 .press-landing-page .media-kits,.xilinx-bs3 .media-kits-landing-page .media-kits{background:#f2f2f2;padding:15px;padding:15px 0;margin-top:30px}
.xilinx-bs3 .press-landing-page .media-kits .media-kits-title,.xilinx-bs3 .media-kits-landing-page .media-kits .media-kits-title{display:block;font-weight:bold}
.xilinx-bs3 .press-landing-page .media-kits .col-xs-12,.xilinx-bs3 .media-kits-landing-page .media-kits .col-xs-12{padding-top:15px}
.xilinx-bs3 .press-landing-page .media-kits .col-xs-12 p,.xilinx-bs3 .media-kits-landing-page .media-kits .col-xs-12 p{margin:0}
.xilinx-bs3 .press-landing-page .media-kits .col-xs-12 p a,.xilinx-bs3 .media-kits-landing-page .media-kits .col-xs-12 p a{color:#262626}
.xilinx-bs3 .press-landing-page .media-kits .col-xs-12 p a:hover,.xilinx-bs3 .media-kits-landing-page .media-kits .col-xs-12 p a:hover{color:#d11414}
@media(min-width:768px){.xilinx-bs3 .press-landing-page .searchiParsys .xilinxSearch,.xilinx-bs3 .media-kits-landing-page .searchiParsys .xilinxSearch{margin-bottom:0}
}
.xilinx-bs3 .press-landing-page .rightiParsysTop .xilinxText,.xilinx-bs3 .media-kits-landing-page .rightiParsysTop .xilinxText{margin-top:30px}
.xilinx-bs3 .press-landing-page .rightiParsysTop .xilinxText,.xilinx-bs3 .media-kits-landing-page .rightiParsysTop .xilinxText,.xilinx-bs3 .press-landing-page .rightiParsysBottom .xilinxText,.xilinx-bs3 .media-kits-landing-page .rightiParsysBottom .xilinxText{padding:15px 15px 1px 15px;background-color:#f2f2f2}
.xilinx-bs3 .press-landing-page .rightiParsysTop .xilinxPromo,.xilinx-bs3 .media-kits-landing-page .rightiParsysTop .xilinxPromo,.xilinx-bs3 .press-landing-page .rightiParsysBottom .xilinxPromo,.xilinx-bs3 .media-kits-landing-page .rightiParsysBottom .xilinxPromo{background-color:#f2f2f2}
.xilinx-bs3 .pbx-page .pbxStrip{margin-bottom:0}
.xilinx-bs3 .partner-profile .partner-profile-info .partner-profile-left{border:1px solid #d2d2d2;padding:15px;margin-bottom:15px}
.xilinx-bs3 .partner-profile .partner-profile-info .partner-profile-left .partner-tier{margin-bottom:15px}
.xilinx-bs3 .partner-profile .partner-profile-info .partner-profile-right{background:#f2f2f2;padding:15px}
@media(min-width:992px){.xilinx-bs3 .partner-profile .partner-profile-info .partner-profile-left{height:392px;margin-bottom:0}
.xilinx-bs3 .partner-profile .partner-profile-info .partner-profile-right{height:392px;overflow-y:scroll}
}
.xilinx-bs3 .partner-profile .strip-gray-background{padding:15px;text-align:center;background:#d2d2d2}
.xilinx-bs3 .partner-profile .strip-background{margin-bottom:0}
.xilinx-bs3 .partner-ip .strip-background{margin-bottom:0}
.xilinx-bs3 .one-column-shaded{background-color:#f2f2f2}
.xilinx-bs3 .office-info-landing-page{background-color:#f2f2f2}
.xilinx-bs3 .office-info-landing-page .dropdown{margin-bottom:30px}
.xilinx-bs3 .office-info-landing-page .dropdown button{width:100%;text-align:left}
.xilinx-bs3 .office-info-landing-page .dropdown button span{position:absolute;right:0;top:16px}
.xilinx-bs3 .office-info-landing-page .dropdown.disabled button{background-color:#4c4c4c}
.xilinx-bs3 .office-info-landing-page .dropdown ul{padding-top:0;padding-bottom:0;margin-top:10px}
.xilinx-bs3 .office-info-landing-page .dropdown ul li button{background:transparent;color:#262626;text-align:left}
.xilinx-bs3 .office-info-landing-page .dropdown ul li button span.fa{-webkit-transform:rotate(0);-ms-transform:rotate(0);transform:rotate(0);display:none;float:left;margin-top:4px;margin-right:5px;font-size:12px}
.xilinx-bs3 .office-info-landing-page [data-function="categories-dropdown"] .col-md-6{width:100%;padding:0}
.xilinx-bs3 .office-info-landing-page [data-function="categories-dropdown"] .col-md-6 .xilinx-filter-dropdown button{max-width:100%}
.xilinx-bs3 .office-info-landing-page .hidden{display:none}
.xilinx-bs3 .office-info-landing-page .office-info{position:relative;height:330px;background-color:#fff;border:1px solid #d2d2d2;padding:15px;margin-bottom:30px}
.xilinx-bs3 .office-info-landing-page .office-info .icon{position:absolute;top:20px;right:15px}
.xilinx-bs3 .office-info-landing-page .office-info .type{font-size:12px;color:#4c4c4c}
.xilinx-bs3 .office-info-landing-page .office-info h4{margin:15px 0}
.xilinx-bs3 .office-info-landing-page .office-info a h4{color:#167fa2}
.xilinx-bs3 .office-info-landing-page .office-info a :hover h4{color:#d11414}
.xilinx-bs3 .media-kits-landing-page h1{margin-bottom:0}
.xilinx-bs3 .media-kits-landing-page hr{margin-top:0}
@media(min-width:768px){.xilinx-bs3 .media-kits-landing-page hr{margin-top:20px}
}
.xilinx-bs3 .media-kits-landing-page .xilinxSearch{padding-top:10px;margin-bottom:0}
@media(min-width:768px){.xilinx-bs3 .media-kits-landing-page .xilinxSearch{padding-top:0}
}
.xilinx-bs3 .media-kits-landing-page .rightParsys .xilinxText{padding:15px 15px 1px 15px;background-color:#f2f2f2}
.xilinx-bs3 .media-kits-landing-page .rightParsys .xilinxPromo{background-color:#f2f2f2}
.xilinx-bs3 .media-kits-landing-page .rightParsys .section:first-of-type{margin-top:20px}
.xilinx-bs3 .landing-page .stripRow2Parsys>div:first-child{margin-top:25px}
.xilinx-bs3 .landing-page .strip-background.strip-no-margin-bottom{margin-bottom:0}
.xilinx-bs3 .course-description-template .course-description-info{background-color:#262626;padding:15px 20px;color:#fff;float:left;width:100%}
.xilinx-bs3 .course-description-template .course-description-info .info-group{display:block;padding:5px 0;float:left;width:100%}
@media(min-width:768px){.xilinx-bs3 .course-description-template .course-description-info .info-group{display:inline-block;float:none;width:auto}
}
.xilinx-bs3 .course-description-template .course-description-info .info-group span.title{display:inline-block;float:left;font-weight:bold}
@media(max-width:767px){.xilinx-bs3 .course-description-template .course-description-info .info-group span.title{width:50%}
}
.xilinx-bs3 .course-description-template .course-description-info .info-group .value{float:left;padding-left:10px;padding-right:25px}
@media(max-width:767px){.xilinx-bs3 .course-description-template .course-description-info .info-group .value{width:50%}
}
.xilinx-bs3 .course-description-template .course-description-box{border-left:1px solid #d2d2d2;border-bottom:1px solid #d2d2d2;border-right:1px solid #d2d2d2;float:left}
.xilinx-bs3 .course-description-template .course-description-box .leftGeneralParsys,.xilinx-bs3 .course-description-template .course-description-box .rightGeneralParsys{padding-top:20px}
.xilinx-bs3 .course-description-template .course-description-box .leftGeneralParsys .leftgeneralParsys,.xilinx-bs3 .course-description-template .course-description-box .rightGeneralParsys .leftgeneralParsys{padding-bottom:30px}
.xilinx-bs3 .course-description-template .course-description-box .registration{padding:40px 0;border-top:1px solid #d2d2d2;border-bottom:1px solid #d2d2d2;margin-bottom:0}
.xilinx-bs3 .course-description-template .course-description-box .registration a.btn{padding:10px 15px;margin-top:25px}
.xilinx-bs3 .course-description-template .course-description-box .descriptionParsys{padding-top:15px;margin-bottom:30px}
.xilinx-bs3 .course-description-template .course-description-box .courseOutline{padding:20px 0;border-top:1px solid #d2d2d2;margin-bottom:0}
.xilinx-bs3 .course-description-template .course-description-box .courseOutline h3{margin:0}
.xilinx-bs3 .course-description-template .course-description-box .courseOutline .icons{padding-top:10px}
@media(min-width:768px){.xilinx-bs3 .course-description-template .course-description-box .courseOutline .icons{padding-top:0;float:right}
}
.xilinx-bs3 .course-description-template .course-description-box .courseOutline .icons span{padding-left:20px;color:#262626}
.xilinx-bs3 .course-description-template .course-description-box .courseOutline .icons span:first-child{padding-left:0}
.xilinx-bs3 .course-description-template .course-description-box .courseOutline .icons span span{padding-right:10px}
.xilinx-bs3 .course-description-template .course-description-box .courseOutline .icons span span:before{color:#262626}
.xilinx-bs3 .boards-kits .strip-background{margin-bottom:0}
.xilinx-bs3 .boards-kits .strip-background .stripParsys>div:first-child{margin-top:30px}
.xilinx-bs3{font-family:'Open Sans',sans-serif;font-weight:400;color:#262626;-webkit-font-smoothing:antialiased;-moz-osx-font-smoothing:grayscale}
.xilinx-bs3 *{outline:none !important}
.xilinx-bs3 h1,.xilinx-bs3 h2,.xilinx-bs3 h3,.xilinx-bs3 h4,.xilinx-bs3 h5,.xilinx-bs3 h6{font-family:'Roboto',sans-serif;font-weight:400;padding:0;color:#262626;margin:0 0 15px 0;line-height:1.2}
.xilinx-bs3 h1{font-size:22px}
.xilinx-bs3 h2{font-size:20px}
.xilinx-bs3 h2.sub-title{margin-top:0;color:#4c4c4c}
.xilinx-bs3 h3{font-size:18px}
.xilinx-bs3 h4{font-size:16px}
.xilinx-bs3 h5{font-size:12px}
.xilinx-bs3 h6{font-size:6px}
.xilinx-bs3 .italic{font-style:italic}
@media(min-width:768px){.xilinx-bs3 h1{font-size:28px}
.xilinx-bs3 h4{font-size:18px}
}
@media(min-width:992px){.xilinx-bs3 h1{font-size:30px}
.xilinx-bs3 h2{font-size:22px}
.xilinx-bs3 h3{font-size:20px}
}
@media(min-width:1200px){.xilinx-bs3 h1{font-size:32px}
.xilinx-bs3 h2{font-size:24px}
}
.xilinx-bs3 ul ul{list-style-type:initial}
.xilinx-bs3 .navbar-xilinx{min-height:40px;margin-bottom:15px;-moz-border-radius:0;-webkit-border-radius:0;border-radius:0;background-color:#f2f2f2}
.xilinx-bs3 .navbar-xilinx ul.nav>li{border-left:1px solid #d2d2d2}
.xilinx-bs3 .navbar-xilinx ul.nav>li:first-child{border-left:0}
.xilinx-bs3 .navbar-xilinx ul.nav>li>a{padding-top:10px;padding-bottom:10px;color:#167fa2}
.xilinx-bs3 .navbar-xilinx ul.nav>li>a:hover{color:#fff;background-color:#d11414}
.xilinx-bs3 section{margin-bottom:20px}
.xilinx-bs3 section h2{margin-top:0}
.xilinx-bs3 a{color:#167fa2}
.xilinx-bs3 a.disableHover:hover,.xilinx-bs3 a.disableHover:focus{text-decoration:none}
.xilinx-bs3 img{max-width:100%}
.xilinx-bs3 p{font-size:14px;margin-bottom:15px}
.xilinx-bs3 .btn-block+.btn-block{margin-top:10px}
.xilinx-bs3 .loader-spinner{text-align:center}
.xilinx-bs3 .loader-spinner span.fa{font-size:7em}
.xilinx-bs3 .fa{font-size:15px}
.xilinx-bs3 .flag{position:absolute;background-color:#d11414;width:0;height:0;border:10px solid #d11414;border-bottom:9px solid #f2f2f2;border-top-width:20px;right:30px;top:-6px}
.xilinx-bs3 .flag .fa{color:#fff;left:-4px;top:-20px;font-size:10px;position:relative}
.xilinx-bs3 .flag:before{content:"";border:3px solid transparent;border-right:3px solid #d11414;border-bottom:3px solid #d11414;position:absolute;left:-16px;top:-20px}
.xilinx-bs3 .strike{text-decoration:line-through}
.xilinx-bs3 .xilinx-well{border:0;background:#f2f2f2;padding:15px;position:relative}
.xilinx-bs3 .nav-stacked>li+li{margin-top:0}
.xilinx-bs3 .xilinx-border-box{border:1px solid #d2d2d2;padding:15px}
.xilinx-bs3 .xilinx-dark-border-box{background:#f2f2f2;padding:15px}
ul.ui-autocomplete{-moz-border-radius:0;-webkit-border-radius:0;border-radius:0;padding:0}
ul.ui-autocomplete li.ui-menu-item a.item{color:#167fa2;border:0;margin:0;font-family:'Open Sans',sans-serif;font-weight:400}
ul.ui-autocomplete li.ui-menu-item a.item.ui-state-focus{background-image:none;filter:none;background-color:#f2f2f2;color:#d11414}
ul.ui-autocomplete li.ui-menu-item a.item b{font-family:'Open Sans',sans-serif;font-weight:600}
@media(max-width:767px){body{padding:0}
.navbar-nav{margin:0}
}
@media(min-width:768px){body{overflow:auto !important}
}
.deprecated{display:none}
.ieold .deprecated{display:block;border:2px solid #d2d2d2;padding:10px}
.ieold .deprecated .title{color:#d11414}
.ieold .deprecated a:hover{color:#d11414}
.xilinx-bs3 button,.xilinx-bs3 a.btn{background-color:#262626;filter:none;padding:12px 15px;font-size:14px;color:#fff;white-space:normal;border:0;-moz-border-radius:0;-webkit-border-radius:0;border-radius:0;-webkit-transition:background-color .4s ease;transition:background-color .4s ease}
.xilinx-bs3 button.btn-red,.xilinx-bs3 a.btn.btn-red{border:solid 1px #d11414;background-color:#d11414;-moz-border-radius:5px !important;-webkit-border-radius:5px !important;border-radius:5px !important}
.xilinx-bs3 button.btn-red:hover,.xilinx-bs3 a.btn.btn-red:hover{border:solid 1px #d11414;background-color:rgba(209,20,20,0.75)}
.xilinx-bs3 button.btn-light,.xilinx-bs3 a.btn.btn-light{border:solid 1px #262626;background-color:#fff;-moz-border-radius:5px;-webkit-border-radius:5px;border-radius:5px;color:#262626;margin-bottom:10px}
.xilinx-bs3 button.btn-light:hover,.xilinx-bs3 a.btn.btn-light:hover{border:solid 1px #262626;background-color:#262626}
.xilinx-bs3 button.btn-light:focus:not(:hover),.xilinx-bs3 a.btn.btn-light:focus:not(:hover){color:#262626}
.xilinx-bs3 button:focus,.xilinx-bs3 a.btn:focus{-webkit-box-shadow:none;box-shadow:none;-webkit-box-shadow:0 0 0 0 none;box-shadow:0 0 0 0 none}
.xilinx-bs3 button:hover,.xilinx-bs3 a.btn:hover{background-color:#4c4c4c}
.xilinx-bs3 button:hover,.xilinx-bs3 a.btn:hover,.xilinx-bs3 button:focus,.xilinx-bs3 a.btn:focus{color:#fff}
.xilinx-bs3 button.close,.xilinx-bs3 a.btn.close{color:#262626}
.xilinx-bs3 button.dropdown-toggle,.xilinx-bs3 a.btn.dropdown-toggle{background-color:#f2f2f2;position:relative;padding-right:40px;text-align:left;color:#4c4c4c}
.xilinx-bs3 button.dropdown-toggle:after,.xilinx-bs3 a.btn.dropdown-toggle:after{content:"\f078";font-family:'FontAwesome';font-style:normal;font-weight:400;line-height:1;display:inline-block;height:100%;width:30px;background:#d2d2d2;top:0;right:0;position:absolute;color:#4c4c4c;padding:13px 0;text-align:center;box-sizing:border-box;font-size:12px}
.xilinx-bs3 button.view-more-videos,.xilinx-bs3 a.btn.view-more-videos{width:100%;text-align:center;background-color:transparent;color:#262626;margin-top:10px;padding:8px 15px;position:relative;display:none}
.xilinx-bs3 button.view-more-videos span,.xilinx-bs3 a.btn.view-more-videos span{position:absolute;left:50%;bottom:-5px;-webkit-transform:translateX(-50%);-ms-transform:translateX(-50%);transform:translateX(-50%)}
.xilinx-bs3 .dropdown-menu{padding-left:0;list-style:none;-moz-border-radius:0;-webkit-border-radius:0;border-radius:0}
.xilinx-bs3 .dropdown-menu ul{padding-left:0;list-style:none}
.xilinx-bs3 .dropdown-menu li a{filter:none}
.xilinx-bs3 .dropdown-menu li a:hover,.xilinx-bs3 .dropdown-menu li a:focus{filter:none;background-color:#f2f2f2 !important}
.xilinx-bs3 .dropdown button.dropdown-toggle span.fa,.xilinx-bs3 .dropdown button[data-toggle="dropdown"] span.fa{font-size:12px;padding:0 10px}
.xilinx-bs3 .dropdown.open button span.fa{-webkit-transform:rotate(180deg);-ms-transform:rotate(180deg);transform:rotate(180deg)}
.xilinx-bs3 .dropdown ul{width:100%;-moz-border-radius:0;-webkit-border-radius:0;border-radius:0}
.xilinx-bs3 .dropdown ul li a{font-family:'Open Sans',sans-serif;font-weight:400;color:#167fa2}
.xilinx-bs3 .dropdown ul li a:hover{font-family:'Open Sans',sans-serif;font-weight:400;color:#167fa2}
.xilinx-bs3 .dropdown ul li.active a{color:#262626;background-color:#f2f2f2}
.xilinx-bs3 .dropdown ul li.active a:hover{color:#262626;background-color:#f2f2f2}
.xilinx-bs3 .dropdown ul li ul li a{display:block;width:100%;padding:3px 40px}
.xilinx-bs3 .xilinx-table-filter{border:1px solid #d2d2d2;padding:10px 0;margin-bottom:15px}
.xilinx-bs3 .xilinx-table-filter h4{background-color:#f2f2f2;padding:6px 15px}
.xilinx-bs3 .xilinx-table-filter ul{list-style-type:none;padding:0 15px}
.xilinx-bs3 .xilinx-table-filter ul li label input{margin-right:10px}
.xilinx-bs3 .xilinx-table-filter ul li label span{margin-left:5px}
.xilinx-bs3 table{width:100%;border:1px solid #d2d2d2}
.xilinx-bs3 table thead tr th{border:1px solid #d2d2d2;background-color:#262626;color:#fff;vertical-align:middle;padding:10px 15px}
.xilinx-bs3 table tbody tr th{border:1px solid #d2d2d2;background-color:#262626;color:#fff;vertical-align:middle;padding:10px 15px}
.xilinx-bs3 table tbody tr td{border:1px solid #d2d2d2;padding:10px 15px}
.xilinx-bs3 table tbody tr td ul{margin-bottom:0;padding-left:15px}
.xilinx-bs3 table.previewerTable{border:0}
.xilinx-bs3 table.previewerTable tbody tr td{padding:0;border:0}
.xilinx-bs3 .table-responsive{margin-bottom:20px;overflow-y:visible}
@media(max-width:767px){.xilinx-bs3 .table-responsive{border:0}
}
.xilinx-bs3 .table-hover>table tbody tr:hover{background-color:#f2f2f2}
.xilinx-bs3 .table-sortable>table thead{background-color:#262626;color:#fff}
.xilinx-bs3 .table-sortable>table thead th:not(.not-sortable){vertical-align:middle;padding-right:25px;background-repeat:no-repeat;background-position:center right;cursor:pointer;white-space:nowrap}
.xilinx-bs3 .table-sortable>table thead th:not(.not-sortable):before{font-family:'FontAwesome';font-style:normal;font-weight:400;line-height:1;display:inline-block;content:"\f07d";position:relative;margin-right:5px;color:#fff}
.xilinx-bs3 .table-sortable>table thead th:not(.not-sortable).headerSortUp:before{font-family:'FontAwesome';font-style:normal;font-weight:400;line-height:1;display:inline-block;content:"\f161";position:relative;margin-right:5px;color:#fff}
.xilinx-bs3 .table-sortable>table thead th:not(.not-sortable).headerSortDown:before{font-family:'FontAwesome';font-style:normal;font-weight:400;line-height:1;display:inline-block;content:"\f160";position:relative;margin-right:5px;color:#fff}
.modal-backdrop.in{opacity:.8;filter:alpha(opacity=0.8)}
.xilinx-bs3 .close{float:right;font-size:21px;font-weight:bold;line-height:1;text-shadow:0 1px 0 #fff;border:0;padding:0;filter:none;opacity:1;background-color:transparent}
.xilinx-bs3 .close span{color:#262626}
.xilinx-bs3 .close:hover,.xilinx-bs3 .close:focus{opacity:1;background-image:none;filter:none;background:transparent}
.xilinx-bs3 .close:hover span,.xilinx-bs3 .close:focus span{color:#262626}
.xilinx-bs3 .strip-background{background:#f2f2f2;margin-bottom:25px}
.xilinx-bs3 .strip-background .strip-child{min-height:0}
@media(min-width:992px){.xilinx-bs3 .row-eq-height-flex-center{display:-webkit-box;display:-webkit-flex;display:-ms-flexbox;display:flex;align-items:center}
}
@media(max-width:767px){.xilinx-bs3 .container.grid-padding>.row .col-xs-1,.xilinx-bs3 .container-fluid.grid-padding>.row .col-xs-1{padding:0 10px}
.xilinx-bs3 .container.grid-padding>.row .col-xs-1:nth-child(12n),.xilinx-bs3 .container-fluid.grid-padding>.row .col-xs-1:nth-child(12n){padding-right:20px}
.xilinx-bs3 .container.grid-padding>.row .col-xs-1:nth-child(12n+1),.xilinx-bs3 .container-fluid.grid-padding>.row .col-xs-1:nth-child(12n+1){padding-left:20px}
}
@media(min-width:768px) and (max-width:991px){.xilinx-bs3 .container.grid-padding>.row .col-sm-1,.xilinx-bs3 .container-fluid.grid-padding>.row .col-sm-1{padding:0 10px}
.xilinx-bs3 .container.grid-padding>.row .col-sm-1:nth-child(12n),.xilinx-bs3 .container-fluid.grid-padding>.row .col-sm-1:nth-child(12n){padding-right:20px}
.xilinx-bs3 .container.grid-padding>.row .col-sm-1:nth-child(12n+1),.xilinx-bs3 .container-fluid.grid-padding>.row .col-sm-1:nth-child(12n+1){padding-left:20px}
}
@media(min-width:992px) and (max-width:1199px){.xilinx-bs3 .container.grid-padding>.row .col-md-1,.xilinx-bs3 .container-fluid.grid-padding>.row .col-md-1{padding:0 10px}
.xilinx-bs3 .container.grid-padding>.row .col-md-1:nth-child(12n),.xilinx-bs3 .container-fluid.grid-padding>.row .col-md-1:nth-child(12n){padding-right:20px}
.xilinx-bs3 .container.grid-padding>.row .col-md-1:nth-child(12n+1),.xilinx-bs3 .container-fluid.grid-padding>.row .col-md-1:nth-child(12n+1){padding-left:20px}
}
@media(min-width:1200px){.xilinx-bs3 .container.grid-padding>.row .col-lg-1,.xilinx-bs3 .container-fluid.grid-padding>.row .col-lg-1{padding:0 10px}
.xilinx-bs3 .container.grid-padding>.row .col-lg-1:nth-child(12n),.xilinx-bs3 .container-fluid.grid-padding>.row .col-lg-1:nth-child(12n){padding-right:20px}
.xilinx-bs3 .container.grid-padding>.row .col-lg-1:nth-child(12n+1),.xilinx-bs3 .container-fluid.grid-padding>.row .col-lg-1:nth-child(12n+1){padding-left:20px}
}
@media(max-width:767px){.xilinx-bs3 .container.grid-padding>.row .col-xs-2,.xilinx-bs3 .container-fluid.grid-padding>.row .col-xs-2{padding:0 10px}
.xilinx-bs3 .container.grid-padding>.row .col-xs-2:nth-child(6n),.xilinx-bs3 .container-fluid.grid-padding>.row .col-xs-2:nth-child(6n){padding-right:20px}
.xilinx-bs3 .container.grid-padding>.row .col-xs-2:nth-child(6n+1),.xilinx-bs3 .container-fluid.grid-padding>.row .col-xs-2:nth-child(6n+1){padding-left:20px}
}
@media(min-width:768px) and (max-width:991px){.xilinx-bs3 .container.grid-padding>.row .col-sm-2,.xilinx-bs3 .container-fluid.grid-padding>.row .col-sm-2{padding:0 10px}
.xilinx-bs3 .container.grid-padding>.row .col-sm-2:nth-child(6n),.xilinx-bs3 .container-fluid.grid-padding>.row .col-sm-2:nth-child(6n){padding-right:20px}
.xilinx-bs3 .container.grid-padding>.row .col-sm-2:nth-child(6n+1),.xilinx-bs3 .container-fluid.grid-padding>.row .col-sm-2:nth-child(6n+1){padding-left:20px}
}
@media(min-width:992px) and (max-width:1199px){.xilinx-bs3 .container.grid-padding>.row .col-md-2,.xilinx-bs3 .container-fluid.grid-padding>.row .col-md-2{padding:0 10px}
.xilinx-bs3 .container.grid-padding>.row .col-md-2:nth-child(6n),.xilinx-bs3 .container-fluid.grid-padding>.row .col-md-2:nth-child(6n){padding-right:20px}
.xilinx-bs3 .container.grid-padding>.row .col-md-2:nth-child(6n+1),.xilinx-bs3 .container-fluid.grid-padding>.row .col-md-2:nth-child(6n+1){padding-left:20px}
}
@media(min-width:1200px){.xilinx-bs3 .container.grid-padding>.row .col-lg-2,.xilinx-bs3 .container-fluid.grid-padding>.row .col-lg-2{padding:0 10px}
.xilinx-bs3 .container.grid-padding>.row .col-lg-2:nth-child(6n),.xilinx-bs3 .container-fluid.grid-padding>.row .col-lg-2:nth-child(6n){padding-right:20px}
.xilinx-bs3 .container.grid-padding>.row .col-lg-2:nth-child(6n+1),.xilinx-bs3 .container-fluid.grid-padding>.row .col-lg-2:nth-child(6n+1){padding-left:20px}
}
@media(max-width:767px){.xilinx-bs3 .container.grid-padding>.row .col-xs-3,.xilinx-bs3 .container-fluid.grid-padding>.row .col-xs-3{padding:0 10px}
.xilinx-bs3 .container.grid-padding>.row .col-xs-3:nth-child(4n),.xilinx-bs3 .container-fluid.grid-padding>.row .col-xs-3:nth-child(4n){padding-right:20px}
.xilinx-bs3 .container.grid-padding>.row .col-xs-3:nth-child(4n+1),.xilinx-bs3 .container-fluid.grid-padding>.row .col-xs-3:nth-child(4n+1){padding-left:20px}
}
@media(min-width:768px) and (max-width:991px){.xilinx-bs3 .container.grid-padding>.row .col-sm-3,.xilinx-bs3 .container-fluid.grid-padding>.row .col-sm-3{padding:0 10px}
.xilinx-bs3 .container.grid-padding>.row .col-sm-3:nth-child(4n),.xilinx-bs3 .container-fluid.grid-padding>.row .col-sm-3:nth-child(4n){padding-right:20px}
.xilinx-bs3 .container.grid-padding>.row .col-sm-3:nth-child(4n+1),.xilinx-bs3 .container-fluid.grid-padding>.row .col-sm-3:nth-child(4n+1){padding-left:20px}
}
@media(min-width:992px) and (max-width:1199px){.xilinx-bs3 .container.grid-padding>.row .col-md-3,.xilinx-bs3 .container-fluid.grid-padding>.row .col-md-3{padding:0 10px}
.xilinx-bs3 .container.grid-padding>.row .col-md-3:nth-child(4n),.xilinx-bs3 .container-fluid.grid-padding>.row .col-md-3:nth-child(4n){padding-right:20px}
.xilinx-bs3 .container.grid-padding>.row .col-md-3:nth-child(4n+1),.xilinx-bs3 .container-fluid.grid-padding>.row .col-md-3:nth-child(4n+1){padding-left:20px}
}
@media(min-width:1200px){.xilinx-bs3 .container.grid-padding>.row .col-lg-3,.xilinx-bs3 .container-fluid.grid-padding>.row .col-lg-3{padding:0 10px}
.xilinx-bs3 .container.grid-padding>.row .col-lg-3:nth-child(4n),.xilinx-bs3 .container-fluid.grid-padding>.row .col-lg-3:nth-child(4n){padding-right:20px}
.xilinx-bs3 .container.grid-padding>.row .col-lg-3:nth-child(4n+1),.xilinx-bs3 .container-fluid.grid-padding>.row .col-lg-3:nth-child(4n+1){padding-left:20px}
}
@media(max-width:767px){.xilinx-bs3 .container.grid-padding>.row .col-xs-4,.xilinx-bs3 .container-fluid.grid-padding>.row .col-xs-4{padding:0 10px}
.xilinx-bs3 .container.grid-padding>.row .col-xs-4:nth-child(3n),.xilinx-bs3 .container-fluid.grid-padding>.row .col-xs-4:nth-child(3n){padding-right:20px}
.xilinx-bs3 .container.grid-padding>.row .col-xs-4:nth-child(3n+1),.xilinx-bs3 .container-fluid.grid-padding>.row .col-xs-4:nth-child(3n+1){padding-left:20px}
}
@media(min-width:768px) and (max-width:991px){.xilinx-bs3 .container.grid-padding>.row .col-sm-4,.xilinx-bs3 .container-fluid.grid-padding>.row .col-sm-4{padding:0 10px}
.xilinx-bs3 .container.grid-padding>.row .col-sm-4:nth-child(3n),.xilinx-bs3 .container-fluid.grid-padding>.row .col-sm-4:nth-child(3n){padding-right:20px}
.xilinx-bs3 .container.grid-padding>.row .col-sm-4:nth-child(3n+1),.xilinx-bs3 .container-fluid.grid-padding>.row .col-sm-4:nth-child(3n+1){padding-left:20px}
}
@media(min-width:992px) and (max-width:1199px){.xilinx-bs3 .container.grid-padding>.row .col-md-4,.xilinx-bs3 .container-fluid.grid-padding>.row .col-md-4{padding:0 10px}
.xilinx-bs3 .container.grid-padding>.row .col-md-4:nth-child(3n),.xilinx-bs3 .container-fluid.grid-padding>.row .col-md-4:nth-child(3n){padding-right:20px}
.xilinx-bs3 .container.grid-padding>.row .col-md-4:nth-child(3n+1),.xilinx-bs3 .container-fluid.grid-padding>.row .col-md-4:nth-child(3n+1){padding-left:20px}
}
@media(min-width:1200px){.xilinx-bs3 .container.grid-padding>.row .col-lg-4,.xilinx-bs3 .container-fluid.grid-padding>.row .col-lg-4{padding:0 10px}
.xilinx-bs3 .container.grid-padding>.row .col-lg-4:nth-child(3n),.xilinx-bs3 .container-fluid.grid-padding>.row .col-lg-4:nth-child(3n){padding-right:20px}
.xilinx-bs3 .container.grid-padding>.row .col-lg-4:nth-child(3n+1),.xilinx-bs3 .container-fluid.grid-padding>.row .col-lg-4:nth-child(3n+1){padding-left:20px}
}
@media(max-width:767px){.xilinx-bs3 .container.grid-padding>.row .col-xs-6,.xilinx-bs3 .container-fluid.grid-padding>.row .col-xs-6{padding:0 10px}
.xilinx-bs3 .container.grid-padding>.row .col-xs-6:nth-child(2n),.xilinx-bs3 .container-fluid.grid-padding>.row .col-xs-6:nth-child(2n){padding-right:20px}
.xilinx-bs3 .container.grid-padding>.row .col-xs-6:nth-child(2n+1),.xilinx-bs3 .container-fluid.grid-padding>.row .col-xs-6:nth-child(2n+1){padding-left:20px}
}
@media(min-width:768px) and (max-width:991px){.xilinx-bs3 .container.grid-padding>.row .col-sm-6,.xilinx-bs3 .container-fluid.grid-padding>.row .col-sm-6{padding:0 10px}
.xilinx-bs3 .container.grid-padding>.row .col-sm-6:nth-child(2n),.xilinx-bs3 .container-fluid.grid-padding>.row .col-sm-6:nth-child(2n){padding-right:20px}
.xilinx-bs3 .container.grid-padding>.row .col-sm-6:nth-child(2n+1),.xilinx-bs3 .container-fluid.grid-padding>.row .col-sm-6:nth-child(2n+1){padding-left:20px}
}
@media(min-width:992px) and (max-width:1199px){.xilinx-bs3 .container.grid-padding>.row .col-md-6,.xilinx-bs3 .container-fluid.grid-padding>.row .col-md-6{padding:0 10px}
.xilinx-bs3 .container.grid-padding>.row .col-md-6:nth-child(2n),.xilinx-bs3 .container-fluid.grid-padding>.row .col-md-6:nth-child(2n){padding-right:20px}
.xilinx-bs3 .container.grid-padding>.row .col-md-6:nth-child(2n+1),.xilinx-bs3 .container-fluid.grid-padding>.row .col-md-6:nth-child(2n+1){padding-left:20px}
}
@media(min-width:1200px){.xilinx-bs3 .container.grid-padding>.row .col-lg-6,.xilinx-bs3 .container-fluid.grid-padding>.row .col-lg-6{padding:0 10px}
.xilinx-bs3 .container.grid-padding>.row .col-lg-6:nth-child(2n),.xilinx-bs3 .container-fluid.grid-padding>.row .col-lg-6:nth-child(2n){padding-right:20px}
.xilinx-bs3 .container.grid-padding>.row .col-lg-6:nth-child(2n+1),.xilinx-bs3 .container-fluid.grid-padding>.row .col-lg-6:nth-child(2n+1){padding-left:20px}
}
@media(max-width:767px){.xilinx-bs3 .container.grid-padding-narrow>.row .col-xs-1,.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-xs-1{padding:0 7.5px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-xs-1:nth-child(12n),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-xs-1:nth-child(12n){padding-right:15px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-xs-1:nth-child(12n+1),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-xs-1:nth-child(12n+1){padding-left:15px}
}
@media(min-width:768px) and (max-width:991px){.xilinx-bs3 .container.grid-padding-narrow>.row .col-sm-1,.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-sm-1{padding:0 7.5px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-sm-1:nth-child(12n),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-sm-1:nth-child(12n){padding-right:15px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-sm-1:nth-child(12n+1),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-sm-1:nth-child(12n+1){padding-left:15px}
}
@media(min-width:992px) and (max-width:1199px){.xilinx-bs3 .container.grid-padding-narrow>.row .col-md-1,.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-md-1{padding:0 7.5px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-md-1:nth-child(12n),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-md-1:nth-child(12n){padding-right:15px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-md-1:nth-child(12n+1),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-md-1:nth-child(12n+1){padding-left:15px}
}
@media(min-width:1200px){.xilinx-bs3 .container.grid-padding-narrow>.row .col-lg-1,.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-lg-1{padding:0 7.5px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-lg-1:nth-child(12n),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-lg-1:nth-child(12n){padding-right:15px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-lg-1:nth-child(12n+1),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-lg-1:nth-child(12n+1){padding-left:15px}
}
@media(max-width:767px){.xilinx-bs3 .container.grid-padding-narrow>.row .col-xs-2,.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-xs-2{padding:0 7.5px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-xs-2:nth-child(6n),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-xs-2:nth-child(6n){padding-right:15px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-xs-2:nth-child(6n+1),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-xs-2:nth-child(6n+1){padding-left:15px}
}
@media(min-width:768px) and (max-width:991px){.xilinx-bs3 .container.grid-padding-narrow>.row .col-sm-2,.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-sm-2{padding:0 7.5px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-sm-2:nth-child(6n),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-sm-2:nth-child(6n){padding-right:15px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-sm-2:nth-child(6n+1),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-sm-2:nth-child(6n+1){padding-left:15px}
}
@media(min-width:992px) and (max-width:1199px){.xilinx-bs3 .container.grid-padding-narrow>.row .col-md-2,.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-md-2{padding:0 7.5px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-md-2:nth-child(6n),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-md-2:nth-child(6n){padding-right:15px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-md-2:nth-child(6n+1),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-md-2:nth-child(6n+1){padding-left:15px}
}
@media(min-width:1200px){.xilinx-bs3 .container.grid-padding-narrow>.row .col-lg-2,.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-lg-2{padding:0 7.5px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-lg-2:nth-child(6n),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-lg-2:nth-child(6n){padding-right:15px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-lg-2:nth-child(6n+1),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-lg-2:nth-child(6n+1){padding-left:15px}
}
@media(max-width:767px){.xilinx-bs3 .container.grid-padding-narrow>.row .col-xs-3,.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-xs-3{padding:0 7.5px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-xs-3:nth-child(4n),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-xs-3:nth-child(4n){padding-right:15px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-xs-3:nth-child(4n+1),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-xs-3:nth-child(4n+1){padding-left:15px}
}
@media(min-width:768px) and (max-width:991px){.xilinx-bs3 .container.grid-padding-narrow>.row .col-sm-3,.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-sm-3{padding:0 7.5px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-sm-3:nth-child(4n),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-sm-3:nth-child(4n){padding-right:15px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-sm-3:nth-child(4n+1),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-sm-3:nth-child(4n+1){padding-left:15px}
}
@media(min-width:992px) and (max-width:1199px){.xilinx-bs3 .container.grid-padding-narrow>.row .col-md-3,.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-md-3{padding:0 7.5px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-md-3:nth-child(4n),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-md-3:nth-child(4n){padding-right:15px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-md-3:nth-child(4n+1),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-md-3:nth-child(4n+1){padding-left:15px}
}
@media(min-width:1200px){.xilinx-bs3 .container.grid-padding-narrow>.row .col-lg-3,.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-lg-3{padding:0 7.5px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-lg-3:nth-child(4n),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-lg-3:nth-child(4n){padding-right:15px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-lg-3:nth-child(4n+1),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-lg-3:nth-child(4n+1){padding-left:15px}
}
@media(max-width:767px){.xilinx-bs3 .container.grid-padding-narrow>.row .col-xs-4,.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-xs-4{padding:0 7.5px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-xs-4:nth-child(3n),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-xs-4:nth-child(3n){padding-right:15px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-xs-4:nth-child(3n+1),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-xs-4:nth-child(3n+1){padding-left:15px}
}
@media(min-width:768px) and (max-width:991px){.xilinx-bs3 .container.grid-padding-narrow>.row .col-sm-4,.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-sm-4{padding:0 7.5px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-sm-4:nth-child(3n),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-sm-4:nth-child(3n){padding-right:15px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-sm-4:nth-child(3n+1),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-sm-4:nth-child(3n+1){padding-left:15px}
}
@media(min-width:992px) and (max-width:1199px){.xilinx-bs3 .container.grid-padding-narrow>.row .col-md-4,.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-md-4{padding:0 7.5px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-md-4:nth-child(3n),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-md-4:nth-child(3n){padding-right:15px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-md-4:nth-child(3n+1),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-md-4:nth-child(3n+1){padding-left:15px}
}
@media(min-width:1200px){.xilinx-bs3 .container.grid-padding-narrow>.row .col-lg-4,.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-lg-4{padding:0 7.5px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-lg-4:nth-child(3n),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-lg-4:nth-child(3n){padding-right:15px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-lg-4:nth-child(3n+1),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-lg-4:nth-child(3n+1){padding-left:15px}
}
@media(max-width:767px){.xilinx-bs3 .container.grid-padding-narrow>.row .col-xs-6,.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-xs-6{padding:0 7.5px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-xs-6:nth-child(2n),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-xs-6:nth-child(2n){padding-right:15px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-xs-6:nth-child(2n+1),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-xs-6:nth-child(2n+1){padding-left:15px}
}
@media(min-width:768px) and (max-width:991px){.xilinx-bs3 .container.grid-padding-narrow>.row .col-sm-6,.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-sm-6{padding:0 7.5px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-sm-6:nth-child(2n),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-sm-6:nth-child(2n){padding-right:15px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-sm-6:nth-child(2n+1),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-sm-6:nth-child(2n+1){padding-left:15px}
}
@media(min-width:992px) and (max-width:1199px){.xilinx-bs3 .container.grid-padding-narrow>.row .col-md-6,.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-md-6{padding:0 7.5px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-md-6:nth-child(2n),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-md-6:nth-child(2n){padding-right:15px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-md-6:nth-child(2n+1),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-md-6:nth-child(2n+1){padding-left:15px}
}
@media(min-width:1200px){.xilinx-bs3 .container.grid-padding-narrow>.row .col-lg-6,.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-lg-6{padding:0 7.5px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-lg-6:nth-child(2n),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-lg-6:nth-child(2n){padding-right:15px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-lg-6:nth-child(2n+1),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-lg-6:nth-child(2n+1){padding-left:15px}
}
.xilinx-bs3 .title-three-buttons-template .right-title{text-align:center}
@media(min-width:768px){.xilinx-bs3 .title-three-buttons-template .right-title{padding:0 100px}
}
@media(min-width:992px){.xilinx-bs3 .title-three-buttons-template .right-title{padding:0 60px}
}
@media(min-width:1200px){.xilinx-bs3 .title-three-buttons-template .right-title{padding:0 115px}
}
@media(min-width:768px){.xilinx-bs3 .title-three-buttons-template .right-three-buttons{padding:0 75px}
}
@media(min-width:992px){.xilinx-bs3 .title-three-buttons-template .right-three-buttons{padding:0}
}
@media(min-width:1200px){.xilinx-bs3 .title-three-buttons-template .right-three-buttons{padding:0 60px}
}
@media(min-width:768px){.xilinx-bs3 .title-three-buttons-template .right-two-buttons{padding:0 175px}
}
@media(min-width:992px){.xilinx-bs3 .title-three-buttons-template .right-two-buttons{padding:0 90px}
}
@media(min-width:1200px){.xilinx-bs3 .title-three-buttons-template .right-two-buttons{padding:0 150px}
}
.xilinx-bs3 .title-three-buttons-template .right-three-buttons button,.xilinx-bs3 .title-three-buttons-template .right-two-buttons button,.xilinx-bs3 .title-three-buttons-template .right-three-buttons .btn,.xilinx-bs3 .title-three-buttons-template .right-two-buttons .btn{width:200px;margin:0 auto}
@media(min-width:768px){.xilinx-bs3 .title-three-buttons-template .right-three-buttons button,.xilinx-bs3 .title-three-buttons-template .right-two-buttons button,.xilinx-bs3 .title-three-buttons-template .right-three-buttons .btn,.xilinx-bs3 .title-three-buttons-template .right-two-buttons .btn{width:100%}
}
.xilinx-bs3 .title-three-buttons-template .right-three-buttons .xilinx-filter-dropdown,.xilinx-bs3 .title-three-buttons-template .right-two-buttons .xilinx-filter-dropdown{text-align:center}
.xilinx-bs3 .title-three-buttons-template .right-three-buttons .xilinx-filter-dropdown button,.xilinx-bs3 .title-three-buttons-template .right-two-buttons .xilinx-filter-dropdown button,.xilinx-bs3 .title-three-buttons-template .right-three-buttons .xilinx-filter-dropdown .btn,.xilinx-bs3 .title-three-buttons-template .right-two-buttons .xilinx-filter-dropdown .btn{float:none;text-align:center}
.xilinx-bs3 .panel-group .panel{-moz-border-radius:0;-webkit-border-radius:0;border-radius:0;-webkit-box-shadow:none;box-shadow:none;-webkit-box-shadow:0 0 0 0 none;box-shadow:0 0 0 0 none;margin-top:0;border:1px solid #d2d2d2;border-bottom:0}
.xilinx-bs3 .panel-group .panel .panel-heading{background-color:transparent;padding:0;border-color:#d2d2d2}
.xilinx-bs3 .panel-group .panel .panel-heading+.panel-collapse>.panel-body{border-top:1px solid #d2d2d2}
.xilinx-bs3 .panel-group .panel .panel-heading button{color:#262626;font-weight:600;display:block;width:100%;text-align:left;padding:15px 45px 15px 15px;background-color:#f2f2f2;-webkit-transition:background-color .4s ease;transition:background-color .4s ease;position:relative}
.xilinx-bs3 .panel-group .panel .panel-heading button span.fa{position:absolute;right:15px;top:50%;margin-top:-9px;font-size:16px;padding-top:2px;color:#262626}
.xilinx-bs3 .panel-group .panel .panel-heading button span.fa.fa-plus-circle{display:none}
.xilinx-bs3 .panel-group .panel .panel-heading button.collapsed span.fa.fa-plus-circle{display:block}
.xilinx-bs3 .panel-group .panel .panel-heading button.collapsed span.fa.fa-minus-circle{display:none}
.xilinx-bs3 .panel-group .panel:last-of-type{border-bottom:1px solid #d2d2d2}
.xilinx-bs3 .slick-slider .slick-dots li{width:auto;margin:0}
.xilinx-bs3 .slick-slider .slick-dots li button{background-color:#d2d2d2;height:5px;width:30px;padding:0}
@media(min-width:768px){.xilinx-bs3 .slick-slider .slick-dots li button{width:100px}
}
.xilinx-bs3 .slick-slider .slick-dots li button:hover{background-color:#d11414}
.xilinx-bs3 .slick-slider .slick-dots li button:before{content:none}
.xilinx-bs3 .slick-slider .slick-dots li.slick-active button{background-color:#d11414}
.xilinx-bs3 .slick-slider .slick-arrow{display:none !important;background-color:transparent;padding:0}
.xilinx-bs3 .slick-slider .slick-arrow:before{opacity:1;color:#4c4c4c;font:normal normal normal 18px/1 FontAwesome;font-weight:normal;font-size:24px}
.xilinx-bs3 .slick-slider .slick-arrow.slick-prev:before{content:"\f053"}
.xilinx-bs3 .slick-slider .slick-arrow.slick-next:before{content:"\f054"}
.xilinx-bs3 .slick-slider .slick-arrow.slick-disabled{display:none !important}
@media(min-width:992px){.xilinx-bs3 .slick-slider .slick-arrow{display:block !important}
}
.xilinx-bs3 .product-info{margin-bottom:30px}
.xilinx-bs3 .product-info ul{padding:0;list-style-type:none}
.xilinx-bs3 .product-info ul li>span{font-weight:bold}
.xilinx-bs3 .product-info img{margin:0 15px 10px 0;width:100px}
body{position:relative !important}
body.ie9 .xilinx-bs3 header .hidden-cart{display:none}
body.mobile-menu,body.search-menu{overflow-y:hidden}
@media(min-width:768px){body.mobile-menu,body.search-menu{overflow-y:auto}
}
body.mobile-menu .xilinx-bs3 header nav .top-nav .left-group button.navbar-toggle.collapsed span.open-menu{display:none}
body.mobile-menu .xilinx-bs3 header nav .top-nav .left-group button.navbar-toggle.collapsed span.close-menu{display:block}
body.mobile-menu .xilinx-bs3 header nav .main-nav #xilinx-main-menu{left:0}
body.search-menu .xilinx-bs3 header nav .top-nav .right-group ul li button[data-toggle="xilinx-search-menu"] span{color:#d11414}
body.search-menu .xilinx-bs3 header nav .main-nav .navbar-collapse#xilinx-search-menu{left:0}
@media(min-width:768px){body.search-menu .xilinx-bs3 header nav .main-nav .navbar-collapse#xilinx-search-menu{display:block}
}
body.search-menu .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav li button[data-toggle="xilinx-search-menu"]{color:#d11414}
body .xilinx-bs3 .header-author header nav{height:auto;color:#fff}
body .xilinx-bs3 .header-author header nav .main-nav .navbar-collapse ul.nav{padding:0}
body .xilinx-bs3 .header-author header nav .main-nav .navbar-collapse ul.nav>li{width:100%;float:left}
body .xilinx-bs3 .header-author header nav .main-nav .navbar-collapse ul.nav>li .dropdown{position:relative;height:auto !important;top:0;left:0}
body .xilinx-bs3 header{position:relative;z-index:1999;background-color:#262626}
body .xilinx-bs3 header a{color:#fff}
body .xilinx-bs3 header a:hover,body .xilinx-bs3 header a:focus{color:#d11414;text-decoration:none}
body .xilinx-bs3 header.signedIn nav .top-nav .right-group ul li ul.dropdown-menu li.signed-in{display:block}
body .xilinx-bs3 header.signedIn nav .top-nav .right-group ul li ul.dropdown-menu li.signed-out{display:none}
body .xilinx-bs3 header nav{position:static;margin-bottom:0;border:0;border-bottom:1px solid #4c4c4c;-moz-border-radius:0;-webkit-border-radius:0;border-radius:0}
body .xilinx-bs3 header nav .top-nav{padding-top:18px;padding-bottom:18px;background-color:#262626}
body .xilinx-bs3 header nav .top-nav .left-group{float:left;padding-right:0}
body .xilinx-bs3 header nav .top-nav .left-group #nav-toggle{width:25px;height:20px;position:relative;margin:6px 0 0;-webkit-transform:rotate(0);-ms-transform:rotate(0);transform:rotate(0);-webkit-transition:all .5s ease-in-out;transition:all .5s ease-in-out;cursor:pointer}
body .xilinx-bs3 header nav .top-nav .left-group #nav-toggle span{display:block;position:absolute;height:3px;width:100%;background:#fff;-moz-border-radius:3px;-webkit-border-radius:3px;border-radius:3px;opacity:1;left:0;-webkit-transform:rotate(0);-ms-transform:rotate(0);transform:rotate(0);-webkit-transition:all .25s ease-in-out;transition:all .25s ease-in-out}
body .xilinx-bs3 header nav .top-nav .left-group #nav-toggle span:nth-child(1){top:0}
body .xilinx-bs3 header nav .top-nav .left-group #nav-toggle span:nth-child(2),body .xilinx-bs3 header nav .top-nav .left-group #nav-toggle span:nth-child(3){top:8px}
body .xilinx-bs3 header nav .top-nav .left-group #nav-toggle span:nth-child(4){top:16px}
body .xilinx-bs3 header nav .top-nav .left-group #nav-toggle.open span:nth-child(1){top:8px;width:0;left:50%}
body .xilinx-bs3 header nav .top-nav .left-group #nav-toggle.open span:nth-child(2){-webkit-transform:rotate(45deg);-ms-transform:rotate(45deg);transform:rotate(45deg)}
body .xilinx-bs3 header nav .top-nav .left-group #nav-toggle.open span:nth-child(3){-webkit-transform:rotate(-45deg);-ms-transform:rotate(-45deg);transform:rotate(-45deg)}
body .xilinx-bs3 header nav .top-nav .left-group #nav-toggle.open span:nth-child(4){top:8px;width:0;left:50%}
body .xilinx-bs3 header nav .top-nav .left-group .navbar-toggle{padding:0;margin:0;background:transparent;float:left}
body .xilinx-bs3 header nav .top-nav .left-group .navbar-toggle.collapsed .open-menu,body .xilinx-bs3 header nav .top-nav .left-group .navbar-toggle.collapsed .close-menu{margin-top:7px}
body .xilinx-bs3 header nav .top-nav .left-group .navbar-toggle.collapsed .close-menu{display:none}
body .xilinx-bs3 header nav .top-nav .left-group .navbar-toggle.collapsed.open .open-menu{display:none}
body .xilinx-bs3 header nav .top-nav .left-group .navbar-toggle.collapsed.open .close-menu{display:block}
body .xilinx-bs3 header nav .top-nav .logo{width:100px;margin:0 auto}
body .xilinx-bs3 header nav .top-nav .right-group{padding-left:0;position:static}
body .xilinx-bs3 header nav .top-nav .right-group ul{margin:0;padding-left:0;float:right}
body .xilinx-bs3 header nav .top-nav .right-group ul li{margin-bottom:0;padding-bottom:3px}
body .xilinx-bs3 header nav .top-nav .right-group ul li.dropdown.open button .fa{-webkit-transform:rotate(0);-ms-transform:rotate(0);transform:rotate(0)}
body .xilinx-bs3 header nav .top-nav .right-group ul li button{padding:5px 2px 0;margin:0;background-color:transparent}
body .xilinx-bs3 header nav .top-nav .right-group ul li button span.fa{font-size:18px;padding:0}
body .xilinx-bs3 header nav .top-nav .right-group ul li button:hover span.fa{color:#d11414}
body .xilinx-bs3 header nav .top-nav .right-group ul li button:hover:after{color:#d11414}
body .xilinx-bs3 header nav .top-nav .right-group ul li.dropdown{position:static}
body .xilinx-bs3 header nav .top-nav .right-group ul li.dropdown.open{background-color:transparent}
body .xilinx-bs3 header nav .top-nav .right-group ul li.dropdown.open button span{color:#d11414}
body .xilinx-bs3 header nav .top-nav .right-group ul li ul.dropdown-menu{padding:0;margin:0;left:auto;right:0;background-color:#f2f2f2;width:100%}
body .xilinx-bs3 header nav .top-nav .right-group ul li ul.dropdown-menu li{padding-bottom:0}
body .xilinx-bs3 header nav .top-nav .right-group ul li ul.dropdown-menu li.signed-in{display:none}
body .xilinx-bs3 header nav .top-nav .right-group ul li ul.dropdown-menu li.signed-out{display:block}
body .xilinx-bs3 header nav .top-nav .right-group ul li ul.dropdown-menu li a{font-family:'Roboto',sans-serif;font-weight:500;font-size:14px;line-height:24px;color:#262626}
body .xilinx-bs3 header nav .top-nav .right-group ul li ul.dropdown-menu li.active a,body .xilinx-bs3 header nav .top-nav .right-group ul li ul.dropdown-menu li:hover a{background-color:#d2d2d2}
body .xilinx-bs3 header nav .top-nav .right-group ul li.open{background-color:#262626}
body .xilinx-bs3 header nav .main-nav .navbar-collapse{position:absolute;overflow:auto;z-index:1999;border:0;background-color:#262626;width:100%;height:100%;top:67px;left:-999px;padding:0 0 67px 0;-webkit-transition:left .4s ease;transition:left .4s ease}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav{padding-top:10px}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li>a{font-family:'Roboto',sans-serif;font-weight:500;font-size:18px;line-height:20px;color:#fff;text-align:left;padding:15px}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown{height:0;overflow:hidden;-webkit-transition:height .4s ease;transition:height .4s ease}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown h3{margin:15px 0 10px;color:#fff}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown h3 a{font-family:'Roboto',sans-serif;font-weight:500;color:#fff}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown h3 a:hover{color:#d11414}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown ul{padding:0;list-style:none}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown ul li a{font-family:'Open Sans',sans-serif;font-weight:400;font-size:14px;line-height:24px;color:#fff}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown ul li a:hover{color:#d11414;background:transparent}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .section:not(.xilinxList){display:none}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li.active>a{background-color:rgba(255,255,255,0.2)}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li:hover>a{background-color:rgba(255,255,255,0.2)}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li.accordion-toggle-icons a span.fa.fa-minus-circle,body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li.accordion-toggle-icons a span.fa.fa-plus-circle{float:right;font-size:20px;color:#d2d2d2}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li.accordion-toggle-icons a span.fa.fa-minus-circle{display:none}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li.accordion-toggle-icons.active a span.fa.fa-minus-circle{display:block}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li.accordion-toggle-icons.active a span.fa.fa-plus-circle{display:none}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav.mobile-nav{border-top:1px solid #4c4c4c;border-bottom:1px solid #4c4c4c;padding-top:0;margin-top:15px}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav.mobile-nav li a span.fa.mobile-icons{font-size:20px;margin-right:10px}
body .xilinx-bs3 header nav [data-function="toggle-shopping-cart"]:after{content:attr(data-content);font-family:'Roboto',sans-serif;font-weight:500;font-size:18px;line-height:20px;margin-left:5px}
@media(min-width:768px){body.affix{padding-top:144px}
body.affix .xilinx-bs3>noindex>header{position:fixed;z-index:1999;width:100%;left:0;top:-82px}
body.affix .xilinx-bs3>noindex>header nav .main-nav .navbar-collapse ul.nav>li.fixed-item a,body.affix .xilinx-bs3>noindex>header nav .main-nav .navbar-collapse ul.nav>li.fixed-item button{-webkit-transition:opacity .4s ease;transition:opacity .4s ease;opacity:1}
body.affix .xilinx-bs3>noindex>header nav .main-nav .navbar-collapse ul.nav>li.fixed-item a:hover,body.affix .xilinx-bs3>noindex>header nav .main-nav .navbar-collapse ul.nav>li.fixed-item button:hover{background:transparent}
body:not(.affix) .xilinx-bs3 header nav .main-nav .navbar-collapse#xilinx-search-menu{display:none !important}
body:not(.affix) .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li.fixed-item{visibility:hidden}
body .xilinx-bs3 header nav{height:144px;padding-bottom:0;background-color:#262626}
body .xilinx-bs3 header nav .top-nav{border-bottom:1px solid #4c4c4c}
body .xilinx-bs3 header nav .top-nav .logo{width:150px;margin:0}
body .xilinx-bs3 header nav .top-nav .right-group{margin-top:7px}
body .xilinx-bs3 header nav .top-nav .right-group ul li button{padding:5px 10px 0;display:block}
body .xilinx-bs3 header nav .top-nav .right-group ul li button[data-function="toggle-shopping-cart"]:after{font-family:'Open Sans',sans-serif;font-weight:400;font-size:16px;line-height:20px}
body .xilinx-bs3 header nav .top-nav .right-group ul li.dropdown{position:relative}
body .xilinx-bs3 header nav .top-nav .right-group ul li.dropdown.open{background-color:#262626}
body .xilinx-bs3 header nav .top-nav .right-group ul li.dropdown.open button span{color:#fff}
body .xilinx-bs3 header nav .top-nav .right-group ul li ul.dropdown-menu{width:auto;right:-1px}
body .xilinx-bs3 header nav .top-nav .search-group{margin-top:8px;max-height:30px}
body .xilinx-bs3 header nav .main-nav .navbar-collapse{position:static;overflow:visible;padding:0;background-color:transparent;height:auto !important}
body .xilinx-bs3 header nav .main-nav .navbar-collapse#xilinx-search-menu{position:absolute;width:100%;left:0;top:144px;background-color:rgba(0,0,0,0.75);display:none;padding:15px 0}
body .xilinx-bs3 header nav .main-nav .navbar-collapse#xilinx-search-menu .header-search-menu{width:700px;margin:0 auto;padding:0}
body .xilinx-bs3 header nav .main-nav .navbar-collapse#xilinx-search-menu .header-search-menu form{margin:0}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav{padding:0 15px;display:table}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li{float:none;position:static;padding:0 10px}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li.fixed-item{padding:0}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li.fixed-item a,body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li.fixed-item button{opacity:0;-webkit-transition:opacity .4s ease;transition:opacity .4s ease}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li.fixed-item a:hover span,body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li.fixed-item button:hover span{color:#d11414}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li.fixed-item.fixed-logo{margin-left:-55px}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li.fixed-item.fixed-logo a{padding:14px 0}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li.fixed-item.fixed-logo a img{padding-bottom:5px}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li.fixed-item.fixed-search{margin-right:-55px}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li.fixed-item.fixed-search button{padding:20px 21px;background-color:transparent;position:relative}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li.fixed-item.fixed-search button span.fa{top:-3px;position:relative}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li.accordion-toggle-icons{width:auto}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li.accordion-toggle-icons.active a span.fa.fa-minus-circle{display:none}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li>a{text-align:center;padding:15px 0;line-height:30px}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li>a span.fa{display:none}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown{-webkit-transition:height 0 ease;transition:height 0 ease;background-color:#262626;z-index:1999;position:absolute;width:100%;left:-9999px;top:144px}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown>.row>.container>.row{display:-webkit-box;display:-webkit-flex;display:-ms-flexbox;display:flex;padding:30px 0 30px}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown>.row>.container>.row>div{border-right:1px solid #4c4c4c}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown>.row>.container>.row>div:last-of-type{border-right:0}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown>.row>.container>.row>div h1,body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown>.row>.container>.row>div h2,body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown>.row>.container>.row>div h3,body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown>.row>.container>.row>div h4{margin-top:0;text-align:left;color:#fff}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown>.row>.container>.row>div .section:not(.xilinxList){display:block;margin-left:15px;margin-right:15px}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown>.row>.container>.row>div .section:not(.xilinxList) p{text-align:left;color:#fff}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown>.row>.container>.row>div .section:not(.xilinxList) a{color:#fff}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown>.row>.container>.row>div .section:not(.xilinxList) a:hover{color:#d11414}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown>.row>.container>.row>div .xilinxImage{border:1px solid #4c4c4c}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown>.row>.container>.row>div .xilinxButton a.btn{background-color:transparent;border:1px solid #4c4c4c;-moz-border-radius:5px;-webkit-border-radius:5px;border-radius:5px;-webkit-transition:background-color .4s ease;transition:background-color .4s ease}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown>.row>.container>.row>div .xilinxButton a.btn:hover{background-color:rgba(255,255,255,0.2);color:#fff}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li.active .dropdown{-webkit-transition:height .4s ease;transition:height .4s ease;left:0}
}
.xilinx-bs3 .footer-spacing{height:50px;width:100%;background:transparent}
.xilinx-bs3 footer{z-index:0;background:#262626;color:#fff}
.xilinx-bs3 footer .main-footer{padding-top:30px}
.xilinx-bs3 footer .main-footer .col-md-20p{position:relative;min-height:1px;padding-left:15px;padding-right:15px}
@media(min-width:992px){.xilinx-bs3 footer .main-footer .col-md-20p{float:left;width:20%}
.xilinx-bs3 footer .main-footer .col-md-20p .xilinxList div ul{height:auto !important}
}
.xilinx-bs3 footer h1,.xilinx-bs3 footer h2,.xilinx-bs3 footer h3,.xilinx-bs3 footer h4,.xilinx-bs3 footer h5,.xilinx-bs3 footer h6{color:#fff}
.xilinx-bs3 footer a{color:#fff}
.xilinx-bs3 footer a:hover,.xilinx-bs3 footer a:focus{color:#d11414;text-decoration:none}
.xilinx-bs3 footer ul{list-style:none;padding-left:0}
@media(min-width:992px){.xilinx-bs3 footer .copyright-footer{border-top:1px solid #4c4c4c}
}
.xilinx-bs3 footer .copyright-footer .copyright-wrapper{text-align:center}
@media(min-width:992px){.xilinx-bs3 footer .copyright-footer .copyright-wrapper{text-align:left}
}
.xilinx-bs3 footer .copyright-footer .copyright-wrapper span{display:block;font-size:12px;margin:15px 0 0;text-transform:uppercase}
.xilinx-bs3 footer .copyright-footer ul{display:inline-block;margin:0 0 15px;float:right;width:100%;text-align:center}
@media(min-width:992px){.xilinx-bs3 footer .copyright-footer ul{width:auto;margin-top:15px}
}
.xilinx-bs3 footer .copyright-footer ul>li{margin-left:0;padding:0}
.xilinx-bs3 footer .copyright-footer ul>li a{text-transform:uppercase;font-size:12px}
.xilinx-bs3 footer .copyright-footer ul>li:before{content:"|";display:inline-block}
.xilinx-bs3 footer .copyright-footer ul>li:first-child:before{content:""}
@media(min-width:992px){.xilinx-bs3 .social-footer{border-top:1px solid #4c4c4c}
}
.xilinx-bs3 .social-footer .xilinx-go-wrapper{text-align:center}
@media(min-width:992px){.xilinx-bs3 .social-footer .xilinx-go-wrapper{text-align:left}
}
@media(min-width:992px){.xilinx-bs3 .social-footer .xilinx-go-wrapper .xilinx-go-app{margin:11px 0}
}
.xilinx-bs3 .social-footer .social-menu{margin:0;width:100%;text-align:center}
@media(min-width:992px){.xilinx-bs3 .social-footer .social-menu{width:auto;margin:12px 0}
}
.xilinx-bs3 .social-footer .social-menu>li a:hover,.xilinx-bs3 .social-footer .social-menu>li a:focus{color:#fff}
.xilinx-bs3 .social-footer .social-menu>li a .icon{display:inline-block;vertical-align:middle;height:32px;width:32px;font:normal normal normal 15px/2 FontAwesome;background-color:#4c4c4c;-webkit-transition:background-color .4s ease;transition:background-color .4s ease}
.xilinx-bs3 .social-footer .social-menu>li a .icon:before{position:relative;top:2px}
.xilinx-bs3 .social-footer .social-menu>li a .linkedin:before{content:"\f0e1"}
.xilinx-bs3 .social-footer .social-menu>li a .linkedin:hover{background-color:#0077b5}
.xilinx-bs3 .social-footer .social-menu>li a .twitter:before{content:"\f099"}
.xilinx-bs3 .social-footer .social-menu>li a .twitter:hover{background-color:#55acee}
.xilinx-bs3 .social-footer .social-menu>li a .facebook:before{content:"\f09a"}
.xilinx-bs3 .social-footer .social-menu>li a .facebook:hover{background-color:#3b5998}
.xilinx-bs3 .social-footer .social-menu>li a .googleplus:before{content:"\f0d5"}
.xilinx-bs3 .social-footer .social-menu>li a .googleplus:hover{background-color:#d34836}
.xilinx-bs3 .social-footer .social-menu>li a .youtube:before{content:"\f16a"}
.xilinx-bs3 .social-footer .social-menu>li a .youtube:hover{background-color:#cd201f}
.xilinx-bs3 .social-footer .social-menu>li a .newsletter:before{content:"\f0e0"}
.xilinx-bs3 .social-footer .social-menu>li a .newsletter:hover{background-color:#23b363}
.xilinx-bs3 .social-footer .social-menu>li a .supportforums:before{content:"\f044"}
.xilinx-bs3 .social-footer .social-menu>li a .supportforums:hover{background-color:#f87f14}
.xilinx-bs3 .social-footer .social-menu>li a .weibo:before{content:"\f18a"}
.xilinx-bs3 .social-footer .social-menu>li a .weibo:hover{background-color:#d52729}
.xilinx-bs3 .social-footer .social-menu>li a .youku{line-height:2.5}
.xilinx-bs3 .social-footer .social-menu>li a .youku:hover{background-color:#01ace2}
.xilinx-bs3 .social-footer .social-menu>li a .eetrend{line-height:2.5}
.xilinx-bs3 .social-footer .social-menu>li a .eetrend:hover{background-color:#cf1f1f}
.xilinx-bs3 .social-footer .social-menu>li a .eetop{line-height:2.5}
.xilinx-bs3 .social-footer .social-menu>li a .eetop:hover{background-color:#1824db}
.xilinx-bs3 .social-footer .social-menu>li:last-child{margin-right:0}
@media(max-width:991px){.xilinx-bs3 footer .main-footer{padding:0}
.xilinx-bs3 footer .main-footer>.row{margin:0}
.xilinx-bs3 footer .main-footer .col-md-20p{padding:0}
.xilinx-bs3 footer .main-footer .col-md-20p .xilinxListAccordion .panel-group{margin-bottom:0}
.xilinx-bs3 footer .main-footer .col-md-20p .xilinxListAccordion .panel-group .panel{border:0}
.xilinx-bs3 footer .main-footer .col-md-20p .xilinxListAccordion .panel-group .panel .panel-heading{border-bottom:1px solid #4c4c4c;background-color:transparent}
.xilinx-bs3 footer .main-footer .col-md-20p .xilinxListAccordion .panel-group .panel .panel-heading button{padding:20px 15px;background-color:rgba(255,255,255,0.3);-webkit-transition:background-color .4s ease;transition:background-color .4s ease}
.xilinx-bs3 footer .main-footer .col-md-20p .xilinxListAccordion .panel-group .panel .panel-heading button span.fa{color:#fff;-webkit-transition:color .4s ease;transition:color .4s ease}
.xilinx-bs3 footer .main-footer .col-md-20p .xilinxListAccordion .panel-group .panel .panel-heading button h3{padding-top:0}
.xilinx-bs3 footer .main-footer .col-md-20p .xilinxListAccordion .panel-group .panel .panel-heading button.collapsed{background-color:transparent}
.xilinx-bs3 footer .main-footer .col-md-20p .xilinxListAccordion .panel-group .panel .panel-heading button,.xilinx-bs3 footer .main-footer .col-md-20p .xilinxListAccordion .panel-group .panel .panel-heading button h3{color:#fff;font-family:'Roboto',sans-serif;font-weight:500;font-size:18px}
.xilinx-bs3 footer .main-footer .col-md-20p .xilinxListAccordion .panel-group .panel .panel-collapse .panel-body{border:0}
.xilinx-bs3 footer .main-footer .col-md-20p .xilinxListAccordion .panel-group .panel .panel-collapse.in,.xilinx-bs3 footer .main-footer .col-md-20p .xilinxListAccordion .panel-group .panel .panel-collapse.collapsing{border-bottom:1px solid #4c4c4c}
}
.xilinx-bs3 .headerSearch form{padding:0;background:transparent;position:relative}
.xilinx-bs3 .headerSearch form input[name="q"]{background:transparent;border:1px solid #4c4c4c;width:100%;height:30px;padding-top:6px;padding-bottom:6px;padding-right:40px;-moz-border-radius:5px;-webkit-border-radius:5px;border-radius:5px;color:#fff}
.xilinx-bs3 .headerSearch form input[name="q"]::-ms-clear{display:none}
.xilinx-bs3 .headerSearch form a.dropdown-toggle{position:absolute;top:0;left:0;height:30px;background:transparent;border-right:1px solid #4c4c4c;padding:6px 15px;color:#fff;-moz-border-top-left-radius:5px;-webkit-border-top-left-radius:5px;border-top-left-radius:5px;-moz-border-bottom-left-radius:5px;-webkit-border-bottom-left-radius:5px;border-bottom-left-radius:5px}
.xilinx-bs3 .headerSearch form a.dropdown-toggle .fa.fa-chevron-down{font-size:8px;position:relative;top:-2px;left:5px}
.xilinx-bs3 .headerSearch form a.dropdown-toggle:after{display:none}
.xilinx-bs3 .headerSearch form a.dropdown-toggle:hover{color:#d11414}
.xilinx-bs3 .headerSearch form button[type="submit"]{position:absolute;background:transparent;border-left:1px solid #4c4c4c;padding:6px 10px;top:0;right:0;height:30px;-moz-border-top-right-radius:5px;-webkit-border-top-right-radius:5px;border-top-right-radius:5px;-moz-border-bottom-right-radius:5px;-webkit-border-bottom-right-radius:5px;border-bottom-right-radius:5px}
.xilinx-bs3 .headerSearch form button[type="submit"] span{color:#fff;margin-top:-1px}
.xilinx-bs3 .headerSearch form button[type="submit"]:hover span{color:#d11414}
.xilinx-bs3 .headerSearch form ul.dropdown-menu{z-index:2000}
.xilinx-bs3 .headerSearch form ul.dropdown-menu li>a{display:block;font-family:'Open Sans',sans-serif;font-weight:400;font-size:12px;line-height:24px;padding:3px 20px;color:#262626}
.xilinx-bs3 .headerSearch form ul.dropdown-menu li>a:hover{background-color:#f2f2f2}
.xilinx-bs3 .headerSearch form ul.dropdown-menu li ul li a{padding-left:30px}
.xilinx-bs3 .headerSearch form ul.dropdown-menu li.active>a{background-color:#d2d2d2}
.xilinx-bs3 .header-search-menu{padding:21px 15px}
.xilinx-bs3 .header-search-menu .headerSearch form input[name="q"]{height:34px;-moz-border-radius:0;-webkit-border-radius:0;border-radius:0}
.xilinx-bs3 .header-search-menu .headerSearch form a.dropdown-toggle{height:34px;padding:7px 14px}
.xilinx-bs3 .header-search-menu .headerSearch form button[type="submit"]{height:34px;-moz-border-top-right-radius:0;-webkit-border-top-right-radius:0;border-top-right-radius:0;-moz-border-bottom-right-radius:0;-webkit-border-bottom-right-radius:0;border-bottom-right-radius:0}
.xilinx-bs3 .header-search-menu .headerSearch form button[type="reset"]{position:absolute;background:transparent;padding:8px 8px;top:1px;right:34px;height:34px;-moz-border-top-right-radius:0;-webkit-border-top-right-radius:0;border-top-right-radius:0;-moz-border-bottom-right-radius:0;-webkit-border-bottom-right-radius:0;border-bottom-right-radius:0;display:none}
.xilinx-bs3 .header-search-menu .headerSearch form button[type="reset"].active{display:block}
.xilinx-bs3 .header-search-menu .headerSearch form button[type="reset"] span{color:#4c4c4c;margin-top:-1px;font-size:20px}
@media(min-width:768px){.xilinx-bs3 .headerSearch form button[type="reset"]{display:none !important}
}
.xilinx-bs3 .cookie-banner{position:fixed;bottom:0;width:100%;background:#4c4c4c;padding:15px 50px 15px 15px;display:none}
.xilinx-bs3 .cookie-banner p{text-align:center;margin:0;color:#fff}
.xilinx-bs3 .cookie-banner p a{color:#fff;text-decoration:underline}
.xilinx-bs3 .cookie-banner .dismiss{text-align:center}
.xilinx-bs3 .cookie-banner .dismiss button{background:transparent;padding:0;margin:0}
.xilinx-bs3 .cookie-banner .dismiss button span{margin-right:5px}
body .xilinx-bs3 .quickLinks{z-index:999;-moz-border-radius:4px;-webkit-border-radius:4px;border-radius:4px;position:fixed;bottom:-175px;right:10px;-webkit-transition:bottom .4s ease;transition:bottom .4s ease}
body .xilinx-bs3 .quickLinks #bookmarkConfirmation{position:absolute;top:0;left:-160px;background:#fff;padding:10px;display:none;-webkit-box-shadow:0 2px 10px 2px rgba(0,0,0,0.35);box-shadow:0 2px 10px 2px rgba(0,0,0,0.35)}
body .xilinx-bs3 .quickLinks #bookmarkConfirmation.bookmark-animation{display:block}
body .xilinx-bs3 .quickLinks #bookmarkConfirmation:after{content:'';position:absolute;width:0;height:0;bottom:15px;right:-10px;box-sizing:border-box;border:5px solid #d2d2d2;border-color:#fff #fff transparent transparent;transform-origin:0 0;-webkit-transform:rotate(45deg);-ms-transform:rotate(45deg);transform:rotate(45deg);-webkit-box-shadow:2px -2px 2px 1px rgba(0,0,0,0.25);box-shadow:2px -2px 2px 1px rgba(0,0,0,0.25)}
body .xilinx-bs3 .quickLinks ul{list-style-type:none;padding:0;margin:0}
body .xilinx-bs3 .quickLinks ul li{margin-bottom:15px}
body .xilinx-bs3 .quickLinks ul li form{background-color:transparent;padding:0;margin:0}
body .xilinx-bs3 .quickLinks ul li button,body .xilinx-bs3 .quickLinks ul li .btn{background-color:#f2f2f2;border:1px solid #d2d2d2;-moz-border-radius:5px;-webkit-border-radius:5px;border-radius:5px;padding:7px}
body .xilinx-bs3 .quickLinks ul li button span.fa,body .xilinx-bs3 .quickLinks ul li .btn span.fa{color:rgba(0,0,0,0.75);width:24px;height:24px;line-height:24px;font-size:20px}
body .xilinx-bs3 .quickLinks ul li .btn{background-color:#fff}
body .xilinx-bs3 .quickLinks.loaded{bottom:-65px}
@media(min-width:992px){body .xilinx-bs3 .share-modal .modal-dialog{min-width:800px}
}
body .xilinx-bs3 .share-modal .modal-dialog .modal-content{background-color:#f2f2f2}
body .xilinx-bs3 .share-modal .modal-dialog .modal-content .modal-header{border-bottom:0;padding:15px 20px 0 30px;height:50px}
body .xilinx-bs3 .share-modal .modal-dialog .modal-content .modal-header button span{font-size:45px}
body .xilinx-bs3 .share-modal .modal-dialog .modal-content .modal-body{text-align:center;padding:50px 15px 75px}
body .xilinx-bs3 .share-modal .modal-dialog .modal-content .modal-body h1{color:#262626;font-family:'Open Sans',sans-serif;font-weight:400;font-size:30px;margin-bottom:30px;text-transform:uppercase}
@media(max-width:480px){body .xilinx-bs3 .share-modal .modal-dialog .modal-content .modal-body .at-share-btn-elements{width:101px;margin:0 auto}
}
body .xilinx-bs3 .share-modal .modal-dialog .modal-content .modal-body .at-share-btn-elements a{border-radius:50% !important;margin-right:30px;margin-bottom:15px;-webkit-transform:translateY(0);-ms-transform:translateY(0);transform:translateY(0)}
body .xilinx-bs3 .share-modal .modal-dialog .modal-content .modal-body .at-share-btn-elements a .at-icon-wrapper{height:80px !important;width:80px !important;padding-top:10px !important}
body .xilinx-bs3 .share-modal .modal-dialog .modal-content .modal-body .at-share-btn-elements a .at-icon-wrapper svg{width:auto !important;height:65px !important}
body .xilinx-bs3 .share-modal .modal-dialog .modal-content .modal-body .at-share-btn-elements a.at-svc-google_plusone_share{background-color:#d34836 !important}
body .xilinx-bs3 .share-modal .modal-dialog .modal-content .modal-body .at-share-btn-elements a.at-svc-google_plusone_share .at-icon-wrapper{padding-top:0 !important;padding-left:0 !important}
body .xilinx-bs3 .share-modal .modal-dialog .modal-content .modal-body .at-share-btn-elements a.at-svc-google_plusone_share .at-icon-wrapper svg{width:auto !important;height:85px !important}
body .xilinx-bs3 .share-modal .modal-dialog .modal-content .modal-body .at-share-btn-elements a.at-svc-email{background-color:#f6a623 !important}
body .xilinx-bs3 .share-modal .modal-dialog .modal-content .modal-body .at-share-btn-elements a.at-svc-facebook{background-color:#33549f !important}
body .xilinx-bs3 .share-modal .modal-dialog .modal-content .modal-body .at-share-btn-elements a.at-svc-twitter{background-color:#1c9ef4 !important}
body .xilinx-bs3 .share-modal .modal-dialog .modal-content .modal-body .at-share-btn-elements a.at-svc-linkedin{background-color:#0075b7 !important}
body .xilinx-bs3 .share-modal .modal-dialog .modal-content .modal-body .at-share-btn-elements a:hover{-webkit-transform:translateY(0);-ms-transform:translateY(0);transform:translateY(0)}
body .xilinx-bs3 .share-modal .modal-dialog .modal-content .modal-body .at-share-btn-elements a:last-of-type{margin-right:0}
body.affix .xilinx-bs3 .quickLinks{bottom:8px}
.bookmark-animation{animation:animationFrames ease 5s;animation-iteration-count:1;transform-origin:50% 50%;transform:translate(-9999px,0);-webkit-animation:animationFrames ease 5s;-webkit-animation-iteration-count:1;-webkit-transform-origin:50% 50%;-webkit-transform:translate(-9999px,0);-moz-animation:animationFrames ease 5s;-moz-animation-iteration-count:1;-moz-transform-origin:50% 50%;-moz-transform:translate(-9999px,0);-o-animation:animationFrames ease 5s;-o-animation-iteration-count:1;-o-transform-origin:50% 50%;-o-transform:translate(-9999px,0);-ms-animation:animationFrames ease 5s;-ms-animation-iteration-count:1;-ms-transform-origin:50% 50%;-ms-transform:translate(-9999px,0)}
@keyframes animationFrames{0{opacity:0;transform:translate(300px,0)}
15%{opacity:0;transform:translate(300px,0)}
35%{opacity:1;transform:translate(0,0)}
90%{opacity:1;transform:translate(0,0)}
99%{opacity:0;transform:translate(0,0)}
100%{opacity:0;transform:translate(-9999px,0)}
}
@-moz-keyframes animationFrames{0{opacity:0;-moz-transform:translate(300px,0)}
15%{opacity:0;-moz-transform:translate(300px,0)}
35%{opacity:1;-moz-transform:translate(0,0)}
90%{opacity:1;-moz-transform:translate(0,0)}
99%{opacity:0;-moz-transform:translate(0,0)}
100%{opacity:0;-moz-transform:translate(-9999px,0)}
}
@-webkit-keyframes animationFrames{0{opacity:0;-webkit-transform:translate(300px,0)}
15%{opacity:0;-webkit-transform:translate(300px,0)}
35%{opacity:1;-webkit-transform:translate(0,0)}
90%{opacity:1;-webkit-transform:translate(0,0)}
99%{opacity:0;-webkit-transform:translate(0,0)}
100%{opacity:0;-webkit-transform:translate(-9999px,0)}
}
@-ms-keyframes animationFrames{0{opacity:0;-ms-transform:translate(300px,0)}
15%{opacity:0;-ms-transform:translate(300px,0)}
35%{opacity:1;-ms-transform:translate(0,0)}
90%{opacity:1;-ms-transform:translate(0,0)}
99%{opacity:0;-ms-transform:translate(0,0)}
100%{opacity:0;-ms-transform:translate(-9999px,0)}
}
.xilinx-bs3 .xilinxLoginModal .modal-dialog{width:300px;margin:50px auto}
.xilinx-bs3 .xilinxLoginModal .modal-dialog .modal-content{background-color:#f2f2f2}
.xilinx-bs3 .xilinxLoginModal .modal-dialog .modal-content .modal-header{padding:20px 20px 0;border-bottom:0}
.xilinx-bs3 .xilinxLoginModal .modal-dialog .modal-content .modal-header button{background-color:transparent}
.xilinx-bs3 .xilinxLoginModal .modal-dialog .modal-content .modal-header button span,.xilinx-bs3 .xilinxLoginModal .modal-dialog .modal-content .modal-header button h4{font-size:20px;color:#262626;margin-bottom:10px;font-family:'Open Sans',sans-serif;font-weight:400}
.xilinx-bs3 .xilinxLoginModal .modal-dialog .modal-content .modal-body{padding:20px}
.xilinx-bs3 .xilinxLoginModal .modal-dialog .modal-content .modal-body form{padding:0}
.xilinx-bs3 .xilinxLoginModal .modal-dialog .modal-content .modal-body form input[type=submit]{width:100%}
body .xilinx-bs3 header nav .main-nav .navbar-collapse .visible-xs-block .xilinx-guide{margin:0}
body .xilinx-bs3 header nav .main-nav .navbar-collapse .visible-xs-block .xilinx-guide .left-section,body .xilinx-bs3 header nav .main-nav .navbar-collapse .visible-xs-block .xilinx-guide .center-section,body .xilinx-bs3 header nav .main-nav .navbar-collapse .visible-xs-block .xilinx-guide .right-section{padding:15px 0}
body .xilinx-bs3 header nav .main-nav .navbar-collapse .xilinx-guide span,body .xilinx-bs3 header nav .main-nav .navbar-collapse .xilinx-guide a{display:block;color:#fff}
body .xilinx-bs3 header nav .main-nav .navbar-collapse .xilinx-guide img{float:left;padding:5px 15px 0 15px}
body .xilinx-bs3 header nav .main-nav .navbar-collapse .xilinx-guide a{font-weight:bold}
body .xilinx-bs3 header nav .main-nav .navbar-collapse .xilinx-guide a:hover{color:#d11414}
body .xilinx-bs3 header nav .main-nav .navbar-collapse .xilinx-guide .left-section{background-color:rgba(216,216,216,0.2);padding:15px;text-align:center}
body .xilinx-bs3 header nav .main-nav .navbar-collapse .xilinx-guide .left-section span{text-align:center;margin-bottom:10px}
body .xilinx-bs3 header nav .main-nav .navbar-collapse .xilinx-guide .left-section a{background-color:transparent;border-radius:5px;border:1px solid #fff;padding:13px 20px 13px 20px;width:200px;margin:0 auto}
body .xilinx-bs3 header nav .main-nav .navbar-collapse .xilinx-guide .center-section img{padding:5px 20px 0 15px}
body .xilinx-bs3 header nav .main-nav .navbar-collapse .xilinx-guide .right-section img{padding:5px 9.75px 0 15px}
body .xilinx-bs3 header nav .main-nav .navbar-collapse .xilinx-guide .center-section,body .xilinx-bs3 header nav .main-nav .navbar-collapse .xilinx-guide .right-section{padding-top:15px}
body .xilinx-bs3 header nav .main-nav .navbar-collapse .xilinx-guide .center-section img,body .xilinx-bs3 header nav .main-nav .navbar-collapse .xilinx-guide .right-section img{max-height:34px}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide{padding-bottom:15px}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide>div{border-right:0}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide .left-section span{display:block;text-align:center}
@media(min-width:768px){body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide{position:relative;background-image:-webkit-linear-gradient(left,rgba(192,3,0,0.8) 13%,rgba(162,9,12,0.8) 26%,rgba(40,13,103,0.8) 100%);background-image:-o-linear-gradient(left,rgba(192,3,0,0.8) 13%,rgba(162,9,12,0.8) 26%,rgba(40,13,103,0.8) 100%);background-image:linear-gradient(to right,rgba(192,3,0,0.8) 13%,rgba(162,9,12,0.8) 26%,rgba(40,13,103,0.8) 100%);background-repeat:repeat-x;filter:progid:DXImageTransform.Microsoft.gradient(startColorstr='#ccc00300',endColorstr='#cc280d67',GradientType=1)}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide:before{content:'';display:block;position:absolute;top:0;left:0;opacity:.1;width:100%;height:100%;background-image:-webkit-linear-gradient(top,#d8d8d8 0,#d8d8d8 66%,transparent 66%);background-image:-o-linear-gradient(top,#d8d8d8 0,#d8d8d8 66%,transparent 66%);background-image:linear-gradient(to bottom,#d8d8d8 0,#d8d8d8 66%,transparent 66%);background-repeat:repeat-x;filter:progid:DXImageTransform.Microsoft.gradient(startColorstr='#ffd8d8d8',endColorstr='#00000000',GradientType=1)}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide{display:block !important}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide span,body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide a{display:inline-block;color:#fff}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide img{padding:5px 10px 0 0}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide a:hover{color:#d11414}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide .left-section{background-color:transparent;padding:0;text-align:center}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide .left-section a{margin:0 0 30px 0;background-color:transparent;-webkit-transition:background-color .4s ease;transition:background-color .4s ease}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide .left-section a:hover{background-color:rgba(255,255,255,0.2);color:#fff}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide .center-section,body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide .right-section{padding-top:0}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide .center-section img,body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide .right-section img{padding:5px 15px 0 15px}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide .center-section a,body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide .right-section a{font-weight:bold}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide .center-section span,body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide .right-section span,body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide .center-section a,body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide .right-section a{display:block}
}
@media(min-width:992px){body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide .center-section{padding-left:80px}
}
@media(min-width:1200px){body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide:before{content:'';display:block;position:absolute;top:0;left:0;opacity:.1;width:100%;height:100%;background-image:-webkit-linear-gradient(left,#d8d8d8 0,#d8d8d8 50%,transparent 50%);background-image:-o-linear-gradient(left,#d8d8d8 0,#d8d8d8 50%,transparent 50%);background-image:linear-gradient(to right,#d8d8d8 0,#d8d8d8 50%,transparent 50%);background-repeat:repeat-x;filter:progid:DXImageTransform.Microsoft.gradient(startColorstr='#ffd8d8d8',endColorstr='#00000000',GradientType=1)}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide{padding:20px 0}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide .left-section{text-align:right}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide .left-section span{display:inline-block}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide .left-section a{margin:0 35px 0 20px}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide .center-section,body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide .right-section{padding-top:5px}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide .center-section{padding-left:20px}
}
.xilinx-bs3 .application-parent .stripParsys>div:first-child{margin-top:30px}
.xilinx-bs3 .application-parent .stripParsys>div:last-child{margin-bottom:30px}
body.modal-open{padding-right:0 !important}
#shopping-cart-modal .modal-dialog{margin-top:200px}
#shopping-cart-modal .cart-logo{font-size:1.43em}
#shopping-cart-modal .modal-header{padding:10px 10px 8px;background-color:#f2f2f2}
#shopping-cart-modal .modal-body{padding:20px}
#shopping-cart-modal .title{margin-left:10px;font-weight:bolder}
#shopping-cart-modal .close{margin-top:10px;margin-right:10px;font-size:16px;opacity:1}
#shopping-cart-modal .modal-dialog{width:760px}
#oms-cart-body{padding:0}
#oms-cart-body hr{background-color:#f2f2f2;margin:10px -10px}
#oms-cart-body td{vertical-align:top}
#oms-cart-item{width:100%}
#oms-cart-item>tbody{border-bottom:1px solid #f2f2f2}
#oms-cart-item tr td{padding:5px}
#oms-cart-item thead tr th{padding:5px;padding-top:0}
#oms-cart-item thead th{color:#ed1c24}
#oms-cart-item th,#oms-cart-item td{font-size:14px}
#oms-cart-item a{color:#000}
#oms-cart-body tfoot th{text-align:right;font-weight:normal}
#oms-cart-alert .alert{border-radius:0}
#oms-cart-item .input-group{width:100px;margin-right:10px}
#oms-cart-footer .btn{border-radius:0}
#oms-cart-footer .right{text-align:right;padding-right:0}
#oms-cart-footer .left{float:left;padding-left:0}
#continue-shopping{color:#444;background-color:#f2f2f2}
#check-out-now{width:165px;color:#fff;background-color:#ed1c24;white-space:normal}
#continue-shopping i{float:left;margin-top:3px}
#check-out-now i{float:right;margin-top:3px}
#oms-cart-footer{padding:10px 15px 0 15px}
@media(max-width:767px){#shopping-cart-modal .modal-dialog{margin:10px;width:auto}
#shopping-cart-modal .modal-body{padding:15px 5px}
#oms-cart-body{padding:0}
#oms-cart-body tbody tr td:nth-child(1){color:#ed1c24;width:30%}
#oms-cart-item tr td,#oms-cart-item tfoot tr th{padding:10px}
#oms-cart-item .last-line{border-bottom:1px solid #f2f2f2}
#oms-cart-item select{width:50%;height:26px}
#oms-cart-body tfoot th{text-align:left}
#oms-cart-footer{padding:0;margin-left:-5px;margin-right:-5px}
#oms-cart-footer button{width:100%}
#oms-cart-footer>div:nth-child(1){margin-bottom:10px}
#oms-cart-footer .left{float:none;width:100%;padding-left:15px}
#oms-cart-footer .right{padding-right:15px}
}
.xilinx-bs3 .partner-tier{padding:0 0 0 5px}
.xilinx-bs3 .partner-tier.premier{color:#fbce22}
.xilinx-bs3 .partner-tier.certified{color:#a1a3a2}
.xilinx-bs3 .partner-tier.member{color:#98291d}
.xilinx-bs3 .partner-tier.associate{display:none}
.xilinx-bs3 .device-support ul{display:inline-block}
.xilinx-bs3 .device-support ul li{display:inline-block}
.xilinx-bs3 .device-support ul li:after{content:", "}
.xilinx-bs3 .device-support ul li:last-of-type:after{content:""}
.xilinx-bs3 .image-preview .main-image-container{padding:20px;text-align:center}
.xilinx-bs3 .image-preview .zoom{text-align:center;margin:10px 0 15px;color:#4c4c4c;font-size:12px}
.xilinx-bs3 .image-preview .zoom span{font-size:12px;margin-right:5px}
.xilinx-bs3 .image-preview .image-selector{text-align:center;margin-bottom:15px}
.xilinx-bs3 .image-preview .image-selector ul{list-style-type:none;padding:0;margin:0 35px;max-width:225px}
@media(max-width:991px){.xilinx-bs3 .image-preview .image-selector ul{width:225px;margin:0 auto}
}
@media(min-width:1200px){.xilinx-bs3 .image-preview .image-selector ul{width:290px;max-width:290px}
}
.xilinx-bs3 .image-preview .image-selector ul .slick-arrow{background-color:#f2f2f2;border:solid 1px #d2d2d2;height:49px;width:33px}
@media(min-width:480px){.xilinx-bs3 .image-preview .image-selector ul .slick-arrow{display:block !important}
}
.xilinx-bs3 .image-preview .image-selector ul .slick-arrow:before{color:rgba(0,0,0,0.35);font-size:14px;margin:0 11px}
.xilinx-bs3 .image-preview .image-selector ul .slick-prev{left:-35px}
.xilinx-bs3 .image-preview .image-selector ul .slick-next{right:-35px}
.xilinx-bs3 .image-preview .image-selector ul li{text-align:center;margin:0 5px;border:1px solid #d2d2d2}
.xilinx-bs3 .image-preview .image-selector ul li button{padding:0;height:40px;background-color:#fff}
.xilinx-bs3 .image-preview .image-selector ul li button img{max-height:40px}
.xilinx-bs3 .image-preview .image-selector ul li.active{border:2px solid #d2d2d2}
.xilinx-bs3 .image-preview .image-selector ul:not(.slick-slider){margin:0;max-width:none;width:auto}
.xilinx-bs3 .image-preview .image-selector ul:not(.slick-slider) li{display:inline-block;width:20%;margin:0}
.xilinx-bs3 .image-preview .image-picker-modal .modal-body [data-function="main-image"]{border:1px solid #d2d2d2;background-color:#fff}
.xilinx-bs3 .image-preview .image-picker-modal .modal-body .image-selector ul{max-width:100%;width:100%;padding:30px;background-color:#fff;border:1px solid #d2d2d2;margin-bottom:20px}
.xilinx-bs3 .image-preview .image-picker-modal .modal-body .image-selector ul li{display:inline-block;margin-bottom:0;width:65px;margin-right:5px}
@media(min-width:992px){.xilinx-bs3 .image-preview .image-picker-modal .modal-body .image-selector ul{margin-bottom:0}
.xilinx-bs3 .image-preview .image-picker-modal .modal-body .image-selector ul li{display:block;width:100%;margin:0;margin-bottom:20px}
.xilinx-bs3 .image-preview .image-picker-modal .modal-body .image-selector ul li:last-of-type{margin-bottom:0}
}
.xilinx-bs3 .xilinxPress .flag{border-top-color:#4f94a9;border-left-color:#4f94a9;border-right-color:#4f94a9}
.xilinx-bs3 .xilinxPress .flag:before{border-right-color:#386977;border-bottom-color:#386977}
.xilinx-bs3 .xilinxMediaKits .flag{border-top-color:#8c5878;border-left-color:#8c5878;border-right-color:#8c5878}
.xilinx-bs3 .xilinxMediaKits .flag:before{border-right-color:#634155;border-bottom-color:#634155}
.xilinx-bs3 .xilinxPress,.xilinx-bs3 .xilinxMediaKits{margin-bottom:15px}
.xilinx-bs3 .xilinxPress .press-content,.xilinx-bs3 .xilinxMediaKits .press-content{overflow-y:auto}
.xilinx-bs3 .xilinxPress ul,.xilinx-bs3 .xilinxMediaKits ul{padding-left:0;list-style:none}
.xilinx-bs3 .xilinxPress ul li,.xilinx-bs3 .xilinxMediaKits ul li{line-height:20px}
.xilinx-bs3 .xilinxPress ul li.info,.xilinx-bs3 .xilinxMediaKits ul li.info{font-size:12px;display:inline-block}
.xilinx-bs3 .xilinxPress ul li span.fa,.xilinx-bs3 .xilinxMediaKits ul li span.fa{margin-right:7px}
.xilinx-bs3 .xilinxPress ul li ul,.xilinx-bs3 .xilinxMediaKits ul li ul{margin-bottom:10px}
.xilinx-bs3 .xilinxPress a.viewMore,.xilinx-bs3 .xilinxMediaKits a.viewMore{font-family:'Roboto',sans-serif;font-weight:400}
.xilinx-bs3 .xilinxVideoTagCarousel{margin-bottom:40px}
@media(min-width:768px){.xilinx-bs3 .xilinxVideoTagCarousel{margin-bottom:80px}
}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-dots{bottom:-60px}
.xilinx-bs3 .xilinxVideoTagCarousel .view-more-videos{margin-top:15px}
.xilinx-bs3 .xilinxVideoTagCarousel .view-more-videos a{width:288px;margin:0 auto;display:block;padding:8px 25px}
.xilinx-bs3 .xilinxVideoTagCarousel .view-more-videos span{margin-left:10px}
@media(min-width:768px){.xilinx-bs3 .xilinxVideoTagCarousel .view-more-videos{float:right;margin-bottom:0;position:relative}
.xilinx-bs3 .xilinxVideoTagCarousel .view-more-videos a{width:auto}
}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-arrow.slick-prev{left:-28px}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-arrow.slick-next{right:-30px}
@media(max-width:767px){.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider{width:288px;margin:40px auto 0}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-arrow{top:-25px;width:auto;font-family:'Roboto',sans-serif;font-weight:400;font-size:12px;display:block !important;width:43px;height:22px;-moz-border-radius:5px;-webkit-border-radius:5px;border-radius:5px;background-color:#4c4c4c}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-arrow.slick-prev{left:96px}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-arrow.slick-next{left:149px}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-arrow:before{display:none}
}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide{background-color:#d2d2d2;padding:15px 0 0 0;height:815px}
@media(min-width:768px){.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide{height:824px}
}
@media(min-width:992px){.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide{height:284px}
}
@media(min-width:1200px){.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide{height:340px}
}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .video-item{text-decoration:none;display:block;position:relative;z-index:1;margin-bottom:15px}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .video-item p{margin:0;font-size:14px;display:inline}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .video-item p.title{white-space:nowrap;overflow:hidden;text-overflow:ellipsis;display:block}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .video-item p.views{margin-left:15px}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .video-item p.views span{margin-right:5px}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .video-item figure{height:100%;width:100%;position:relative}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .video-item figure img{height:100%;width:100%}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .video-item figure figcaption{position:absolute;width:100%;bottom:0;color:#fff;padding:10px;z-index:10}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .video-item:after{content:"";position:absolute;height:100%;width:100%;left:0;top:0;opacity:.5;filter:alpha(opacity=0.5);-webkit-transition:opacity .4s ease;transition:opacity .4s ease;background:black}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .video-item:hover:after{color:#fff;opacity:.8;filter:alpha(opacity=0.8)}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item{height:145px;position:relative}
@media(min-width:768px){.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item{height:386px}
}
@media(min-width:992px){.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item{height:254px}
}
@media(min-width:1200px){.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item{height:310px}
}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item p{opacity:1;filter:alpha(opacity=1);-webkit-transition:opacity .4s ease;transition:opacity .4s ease}
@media(min-width:768px){.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item p.title{font-size:18px;margin-bottom:8px}
}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item .overlay{position:absolute;top:0;left:0;width:100%;height:100%;opacity:0;filter:alpha(opacity=0);background:#262626;padding:15px;-webkit-transition:opacity .4s ease;transition:opacity .4s ease;overflow:hidden}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item .overlay p{opacity:1;filter:alpha(opacity=1);color:#fff}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item .overlay p.title{margin-bottom:15px}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item .overlay p.description{display:block;max-height:292px}
@media(min-width:992px){.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item .overlay p.description{max-height:160px}
}
@media(min-width:1200px){.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item .overlay p.description{max-height:216px}
}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item .overlay hr{border-top:1px solid rgba(255,255,255,0.4);margin:5px 0}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item .overlay .view-more-wrapper{position:absolute;bottom:0;left:0;width:100%;min-height:100px;background-image:-webkit-linear-gradient(top,rgba(0,0,0,0) 0,#000 50%);background-image:-o-linear-gradient(top,rgba(0,0,0,0) 0,#000 50%);background-image:linear-gradient(to bottom,rgba(0,0,0,0) 0,#000 50%);background-repeat:repeat-x;filter:progid:DXImageTransform.Microsoft.gradient(startColorstr='#00000000',endColorstr='#ff000000',GradientType=0)}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item .overlay .view-more-wrapper button{bottom:0;position:absolute;margin:15px;background:transparent;border:2px solid #d2d2d2;-moz-border-radius:5px;-webkit-border-radius:5px;border-radius:5px;padding:5px 15px}
@media(max-width:767px){.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item:after{content:"\f144";font-family:'FontAwesome';font-style:normal;font-weight:400;line-height:1;display:inline-block;font-size:45px;text-rendering:auto;text-align:center;color:rgba(255,255,255,0);padding-top:25px}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item:hover:after{color:#fff;opacity:.8;filter:alpha(opacity=0.8)}
}
@media(max-width:767px) and (min-width:768px){.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item:after{padding-top:65px}
}
@media(max-width:767px) and (min-width:992px){.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item:after{padding-top:15px}
}
@media(max-width:767px) and (min-width:1200px){.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item:after{padding-top:30px}
}
@media(min-width:768px){.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item:hover figure figcaption p{opacity:0;filter:alpha(opacity=0)}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item:hover .overlay{opacity:.8;filter:alpha(opacity=0.8)}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item:hover:after{opacity:0;filter:alpha(opacity=0)}
}
@media(min-width:768px) and (max-width:991px){.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .video-groups:nth-child(2n){padding-left:15px;padding-right:7.5px}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .video-groups:nth-child(2n+1){padding-left:7.5px;padding-right:15px}
}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .video-groups:last-of-type{padding-right:15px}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .video-groups .video-item{height:145px}
@media(min-width:768px){.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .video-groups .video-item{height:189px}
}
@media(min-width:992px){.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .video-groups .video-item{height:119.5px}
}
@media(min-width:1200px){.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .video-groups .video-item{height:147.5px}
}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .video-groups .video-item:after{content:"\f144";font-family:'FontAwesome';font-style:normal;font-weight:400;line-height:1;display:inline-block;font-size:45px;text-rendering:auto;text-align:center;color:rgba(255,255,255,0);padding-top:45px}
@media(min-width:768px){.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .video-groups .video-item:after{font-size:55px;padding-top:65px}
}
@media(min-width:992px){.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .video-groups .video-item:after{font-size:35px;padding-top:35px}
}
@media(min-width:1200px){.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .video-groups .video-item:after{font-size:45px;padding-top:50px}
}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .video-groups .video-item:hover:after{color:#fff;opacity:.8;filter:alpha(opacity=0.8)}
.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper{top:0;margin-bottom:0;position:relative}
@media(min-width:768px){.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper{top:-57px;margin-bottom:-57px}
}
.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .button-container-outter{position:relative;height:0;min-height:0}
.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .button-container-outter .button-container-inner{position:absolute;bottom:-230px;width:100%}
.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .button-container-outter .button-container-inner .slick-arrow{display:none !important;background-color:transparent;padding:0;z-index:998}
.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .button-container-outter .button-container-inner .slick-arrow:before{opacity:1;color:#4c4c4c;font:normal normal normal 18px/1 FontAwesome;font-weight:normal;font-size:24px}
.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .button-container-outter .button-container-inner .slick-arrow.slick-prev:before{content:"\f053"}
.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .button-container-outter .button-container-inner .slick-arrow.slick-next:before{content:"\f054"}
.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .button-container-outter .button-container-inner .slick-arrow.slick-disabled{display:none !important}
@media(min-width:992px){.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .button-container-outter .button-container-inner .slick-arrow{display:block !important}
}
.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .button-container-outter .button-container-inner .slick-arrow:before{color:#fff;opacity:.7;filter:alpha(opacity=0.7)}
.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .button-container-outter .button-container-inner .slick-arrow.slick-next{right:0}
.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .slick-slider{z-index:99;margin-bottom:0}
.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .slick-slider .slick-slide{background-size:cover;padding:40px 0 40px}
@media(min-width:768px){.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .slick-slider .slick-slide{padding:40px 0 128px}
}
@media(min-width:1200px){.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .slick-slider .slick-slide{padding:40px 0 88px}
}
.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .slick-slider .slick-list{width:100%;z-index:9}
@media(min-width:768px){.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .slick-slider .slick-slide{padding-top:90px}
}
.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .slick-slider .center{height:auto;padding-top:20px}
.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .slick-slider .center .row{height:100%}
.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .slick-slider .center h4{color:#fff;text-align:center}
.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .slick-slider .center p{color:#fff;text-align:center}
.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .slick-slider .center .learn-more{width:120px;margin:0 auto;background-color:transparent;border:1px solid #d2d2d2;-moz-border-radius:5px;-webkit-border-radius:5px;border-radius:5px;-webkit-transition:background-color .4s ease;transition:background-color .4s ease}
@media(min-width:992px){.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .slick-slider .center .learn-more{margin:0}
}
.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .slick-slider .center .learn-more:hover{background-color:rgba(255,255,255,0.2)}
@media(min-width:992px){.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .slick-slider .center{height:210px;padding-top:0}
.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .slick-slider .center h4{text-align:left}
.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .slick-slider .center p{text-align:left}
}
@media(min-width:1200px){.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .slick-slider .center{height:257px}
}
.xilinx-bs3 .xilinxVideoGoBar{margin-bottom:30px}
.xilinx-bs3 .xilinxVideoGoBar .wrapper{position:relative;top:0;margin-bottom:0;z-index:99}
@media(min-width:768px){.xilinx-bs3 .xilinxVideoGoBar .wrapper{top:-86px;margin-bottom:-86px}
}
@media(min-width:1200px){.xilinx-bs3 .xilinxVideoGoBar .wrapper{top:-48px;margin-bottom:-48px}
}
.xilinx-bs3 .xilinxVideoGoBar .wrapper .gobar-wrapper{padding:10px 0;background-color:rgba(0,0,0,0.5)}
@media(max-width:767px){.xilinx-bs3 .xilinxVideoGoBar .wrapper .gobar-wrapper{background-color:rgba(0,0,0,0.75)}
}
.xilinx-bs3 .xilinxVideoGoBar .wrapper.author-mode{top:0;margin-bottom:0}
.xilinx-bs3 .xilinxVideoGoBar .wrapper .title-wrapper{text-align:center}
@media(min-width:1200px){.xilinx-bs3 .xilinxVideoGoBar .wrapper .title-wrapper{text-align:left}
}
.xilinx-bs3 .xilinxVideoGoBar .wrapper .title-wrapper .video-go-title{color:#fff;font-family:'Roboto',sans-serif;font-weight:400;font-size:20px;text-transform:uppercase;padding-right:15px}
.xilinx-bs3 .xilinxVideoGoBar .wrapper .title-wrapper .video-go-title span{color:#d11414}
.xilinx-bs3 .xilinxVideoGoBar .wrapper .search-wrapper{text-align:center}
.xilinx-bs3 .xilinxVideoGoBar .wrapper .search-wrapper form{padding:10px 0 0;margin-bottom:0;background-color:transparent}
@media(min-width:1200px){.xilinx-bs3 .xilinxVideoGoBar .wrapper .search-wrapper form{padding-top:0;float:right}
}
.xilinx-bs3 .xilinxVideoGoBar .wrapper .search-wrapper form input{-moz-border-radius:6px;-webkit-border-radius:6px;border-radius:6px;border:0;height:28px;margin:0 10px 0 0;width:300px;padding:0 10px}
@media(max-width:480px){.xilinx-bs3 .xilinxVideoGoBar .wrapper .search-wrapper form input{width:200px}
}
.xilinx-bs3 .xilinxVideoGoBar .wrapper .search-wrapper form button{padding:2px;margin-top:-3px;background:0}
.xilinx-bs3 .xilinxVideoGoBar .wrapper .search-wrapper form button span{font-size:18px;margin-top:4px}
.xilinx-bs3 .xilinxVendorBox{border:1px solid #d2d2d2;padding:15px;margin-bottom:15px;text-align:center}
.xilinx-bs3 .xilinxVendorBox h3{margin-bottom:0}
.xilinx-bs3 .xilinxVendorBox img{margin:0 auto 10px}
.xilinx-bs3 .xilinxVendorBox .profile-link{display:block}
.xilinx-bs3 .xilinxToolsDeviceSupport ul>li>ul{list-style-type:none;padding:0}
.xilinx-bs3 .xilinxToolsDeviceSupport ul>li>ul>li{display:inline-block}
.xilinx-bs3 .xilinxToolsDeviceSupport ul>li>ul>li:after{content:','}
.xilinx-bs3 .xilinxToolsDeviceSupport ul>li>ul>li:last-of-type:after{content:''}
.xilinx-bs3 .xilinxTitle .align-left{text-align:left}
.xilinx-bs3 .xilinxTitle .align-center{text-align:center}
.xilinx-bs3 .xilinxTitle .align-right{text-align:right}
.xilinx-bs3 .xilinxTextModal{margin-bottom:15px}
.xilinxTextImage .image{float:none !important}
.xilinx-bs3 .xilinxText ul{margin-bottom:10px}
.xilinx-bs3 .xilinxText ul ul{margin-bottom:0}
.xilinx-bs3 .xilinxTeasers{margin-bottom:15px}
.xilinx-bs3 .xilinxTeasers figure{padding:15px;border:1px solid #d2d2d2}
.xilinx-bs3 .xilinxTeasers figure img{width:100%;height:auto}
.xilinx-bs3 .xilinxTeasers figure figcaption{margin-top:20px}
.xilinx-bs3 .xilinxTabs2{margin-bottom:30px}
.xilinx-bs3 .xilinxTabs2 ul.nav.nav-tabs.nav-stacked img{width:100%}
.xilinx-bs3 .xilinxTabs2 ul.nav.nav-tabs li{display:block;width:100%}
.xilinx-bs3 .xilinxTabs2 ul.nav.nav-tabs li:last-of-type a{border-bottom:1px solid #d2d2d2}
.xilinx-bs3 .xilinxTabs2 ul.nav.nav-tabs li a{color:#262626;margin-right:0;border:0;-moz-border-radius:0;-webkit-border-radius:0;border-radius:0;padding-left:17px;border-left:1px solid #d2d2d2;border-right:1px solid #d2d2d2;border-top:1px solid #d2d2d2}
.xilinx-bs3 .xilinxTabs2 ul.nav.nav-tabs li.active a{padding-left:15px;border-left:3px solid #d11414}
@media(min-width:992px){.xilinx-bs3 .xilinxTabs2 ul.nav.nav-tabs:not(.nav-stacked){display:-webkit-box;display:-webkit-flex;display:-ms-flexbox;display:flex;margin-bottom:30px;border-bottom:3px solid #d2d2d2}
.xilinx-bs3 .xilinxTabs2 ul.nav.nav-tabs:not(.nav-stacked) li{display:-webkit-box;display:-webkit-flex;display:-ms-flexbox;display:flex;width:16.66666667%;margin-bottom:-3px}
.xilinx-bs3 .xilinxTabs2 ul.nav.nav-tabs:not(.nav-stacked) li a{display:-webkit-box;display:-webkit-flex;display:-ms-flexbox;display:flex;width:100%;border-left:0;border-right:0;border-top:0;padding-left:15px;border-bottom:3px solid transparent}
.xilinx-bs3 .xilinxTabs2 ul.nav.nav-tabs:not(.nav-stacked) li a span{width:100%;display:-webkit-box;display:-webkit-flex;display:-ms-flexbox;display:flex;justify-content:center;align-items:flex-end;text-align:center}
.xilinx-bs3 .xilinxTabs2 ul.nav.nav-tabs:not(.nav-stacked) li a:hover{background-color:transparent;color:#d11414}
.xilinx-bs3 .xilinxTabs2 ul.nav.nav-tabs:not(.nav-stacked) li.active a{border-bottom:3px solid #d11414}
}
.xilinx-bs3 .xilinxTabs2 .tab-content{position:relative}
@media(max-width:991px){.xilinx-bs3 .xilinxTabs2 .tab-content{margin-top:15px}
}
.xilinx-bs3 .xilinxTabs2 .tab-content .tab-pane{display:block !important;position:absolute;left:-9999px;height:0;overflow:hidden}
.xilinx-bs3 .xilinxTabs2 .tab-content .tab-pane.active{position:relative;left:0;height:auto;overflow:inherit}
.xilinx-bs3 .xilinxTable table thead tr th .mobile-header,.xilinx-bs3 .xilinxTable table tbody tr th .mobile-header,.xilinx-bs3 .xilinxTable table tfoot tr th .mobile-header,.xilinx-bs3 .xilinxTable table thead tr td .mobile-header,.xilinx-bs3 .xilinxTable table tbody tr td .mobile-header,.xilinx-bs3 .xilinxTable table tfoot tr td .mobile-header{display:none}
.xilinx-bs3 .xilinxTable .gray-table table{border-color:white}
.xilinx-bs3 .xilinxTable .gray-table table thead,.xilinx-bs3 .xilinxTable .gray-table table tbody,.xilinx-bs3 .xilinxTable .gray-table table tfoot{border-color:white}
.xilinx-bs3 .xilinxTable .gray-table table thead tr,.xilinx-bs3 .xilinxTable .gray-table table tbody tr,.xilinx-bs3 .xilinxTable .gray-table table tfoot tr{border-color:white}
.xilinx-bs3 .xilinxTable .gray-table table thead tr td,.xilinx-bs3 .xilinxTable .gray-table table tbody tr td,.xilinx-bs3 .xilinxTable .gray-table table tfoot tr td{border-color:white;background-color:#f2f2f2;color:#262626}
.xilinx-bs3 .xilinxTable .gray-table table thead tr th,.xilinx-bs3 .xilinxTable .gray-table table tbody tr th,.xilinx-bs3 .xilinxTable .gray-table table tfoot tr th{border-right-width:10px;border-color:white}
@media(min-width:992px){.xilinx-bs3 .xilinxTable .table-fat-bordered table{border:6px solid #d2d2d2}
.xilinx-bs3 .xilinxTable .table-fat-bordered table thead tr th:first-child,.xilinx-bs3 .xilinxTable .table-fat-bordered table tbody tr th:first-child,.xilinx-bs3 .xilinxTable .table-fat-bordered table tfoot tr th:first-child,.xilinx-bs3 .xilinxTable .table-fat-bordered table thead tr td:first-child,.xilinx-bs3 .xilinxTable .table-fat-bordered table tbody tr td:first-child,.xilinx-bs3 .xilinxTable .table-fat-bordered table tfoot tr td:first-child{border-right:8px solid #d2d2d2}
}
@media(max-width:991px){.xilinx-bs3 .xilinxTable .table-fat-bordered table{border:1px solid #d2d2d2}
}
@media(max-width:767px){.xilinx-bs3 .xilinxTable table.tableHeadersForEachItem tbody tr:nth-child(2n) td{background-color:#f2f2f2}
.xilinx-bs3 .xilinxTable table.tableHeadersForEachItem thead tr:first-of-type,.xilinx-bs3 .xilinxTable table.tableHeadersForEachItem tbody tr:first-of-type,.xilinx-bs3 .xilinxTable table.tableHeadersForEachItem tfoot tr:first-of-type{display:none}
.xilinx-bs3 .xilinxTable table.tableHeadersForEachItem thead tr td,.xilinx-bs3 .xilinxTable table.tableHeadersForEachItem tbody tr td,.xilinx-bs3 .xilinxTable table.tableHeadersForEachItem tfoot tr td,.xilinx-bs3 .xilinxTable table.tableHeadersForEachItem thead tr th,.xilinx-bs3 .xilinxTable table.tableHeadersForEachItem tbody tr th,.xilinx-bs3 .xilinxTable table.tableHeadersForEachItem tfoot tr th{display:block;border-bottom:0;border-top:0}
.xilinx-bs3 .xilinxTable table.tableHeadersForEachItem thead tr td .mobile-header,.xilinx-bs3 .xilinxTable table.tableHeadersForEachItem tbody tr td .mobile-header,.xilinx-bs3 .xilinxTable table.tableHeadersForEachItem tfoot tr td .mobile-header,.xilinx-bs3 .xilinxTable table.tableHeadersForEachItem thead tr th .mobile-header,.xilinx-bs3 .xilinxTable table.tableHeadersForEachItem tbody tr th .mobile-header,.xilinx-bs3 .xilinxTable table.tableHeadersForEachItem tfoot tr th .mobile-header{display:block;font-weight:bold}
}
.xilinx-bs3 .xilinxSubHeader h3{font-family:'Open Sans',sans-serif;font-weight:400;text-align:center;font-size:14px;line-height:1.45}
@media(max-width:767px){.xilinx-bs3 .xilinxSubHeader h3 br{display:none}
}
@media(min-width:768px){.xilinx-bs3 .xilinxSubHeader h3{font-size:16px}
}
@media(min-width:1200px){.xilinx-bs3 .xilinxSubHeader h3{font-size:20px}
}
.xilinx-bs3 .xilinxSingleVideo{padding-bottom:30px;width:100%}
@media(max-width:991px){.xilinx-bs3 .xilinxSingleVideo{max-width:400px;margin:0 auto 15px}
}
@media(max-width:767px){.xilinx-bs3 .xilinxSingleVideo{max-width:320px}
}
.xilinx-bs3 .xilinxSearchResultsTable .rt-wizard span.rt-wizard-label,.xilinx-bs3 .xilinxBKDocWizard .rt-wizard span.rt-wizard-label{display:block;font-family:'Open Sans',sans-serif;font-weight:600;font-size:18px;width:100%;margin-bottom:5px}
.xilinx-bs3 .xilinxSearchResultsTable .rt-wizard button,.xilinx-bs3 .xilinxBKDocWizard .rt-wizard button{width:100%}
.xilinx-bs3 .xilinxSearchResultsTable .rt-wizard button[type="submit"],.xilinx-bs3 .xilinxBKDocWizard .rt-wizard button[type="submit"]{background-color:#d11414;color:#fff}
.xilinx-bs3 .xilinxSearchResultsTable .rt-wizard button[type="submit"]:hover,.xilinx-bs3 .xilinxBKDocWizard .rt-wizard button[type="submit"]:hover{background-color:rgba(209,20,20,0.75)}
.xilinx-bs3 .xilinxSearchResultsTable .rt-wizard .fa,.xilinx-bs3 .xilinxBKDocWizard .rt-wizard .fa{font-size:18px}
.xilinx-bs3 .xilinxSearchResultsTable ul.pagination,.xilinx-bs3 .xilinxBKDocWizard ul.pagination{display:inline-block}
.xilinx-bs3 .xilinxSearchResultsTable .pagination-centered,.xilinx-bs3 .xilinxBKDocWizard .pagination-centered{text-align:center}
.xilinx-bs3 .xilinxSearchResultsTable .results #main,.xilinx-bs3 .xilinxBKDocWizard .results #main{position:static !important}
.xilinx-bs3 .xilinxSearchResultsTable .results .spellingWrapper,.xilinx-bs3 .xilinxBKDocWizard .results .spellingWrapper{font-family:'Open Sans',sans-serif;font-weight:600;padding-left:35px;padding-bottom:15px;display:block}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav{margin-bottom:15px}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav #dyn_nav_col .dn-hdr,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav #dyn_nav_col .dn-hdr{margin-bottom:24px}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav #dyn_nav_col>div,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav #dyn_nav_col>div{clear:both}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div{border:1px solid #d2d2d2;padding:15px;padding:10px 15px 15px 15px;width:100%}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div ul,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div ul{padding-left:0;list-style:none;display:block;width:100%;margin-top:20px;margin-bottom:0}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div ul li,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div ul li{width:100%;display:block;margin-left:15px}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div ul li label,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div ul li label{padding-left:10px;margin-bottom:5px}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div ul li label span,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div ul li label span{margin-left:5px}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div ul li input,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div ul li input{margin-left:-15px}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div ul li.selectable,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div ul li.selectable,.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div ul li.preselected,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div ul li.preselected{margin-left:0;position:relative}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div ul li.selectable .dn-img.dn-r-img,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div ul li.selectable .dn-img.dn-r-img,.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div ul li.preselected .dn-img.dn-r-img,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div ul li.preselected .dn-img.dn-r-img{position:absolute;right:0;top:3px;width:15px;height:15px;color:#167fa2;font-family:'FontAwesome';font-style:normal;font-weight:400;line-height:1;display:inline-block;-webkit-font-smoothing:antialiased;-moz-osx-font-smoothing:grayscale;text-decoration:none}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div ul li.selectable .dn-img.dn-r-img:hover,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div ul li.selectable .dn-img.dn-r-img:hover,.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div ul li.preselected .dn-img.dn-r-img:hover,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div ul li.preselected .dn-img.dn-r-img:hover{color:#d11414}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div ul li.selectable .dn-img.dn-r-img:before,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div ul li.selectable .dn-img.dn-r-img:before,.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div ul li.preselected .dn-img.dn-r-img:before,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div ul li.preselected .dn-img.dn-r-img:before{content:"\f057";top:1px;position:relative}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div ul li.dn-attr-hdr,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div ul li.dn-attr-hdr{background:#f2f2f2;margin-bottom:5px;margin-top:-15px;padding:5px 15px;margin-left:-15px;box-sizing:content-box}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div ul li.dn-attr-hdr .dn-zippy-hdr-img,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div ul li.dn-attr-hdr .dn-zippy-hdr-img{cursor:pointer;float:right;margin-top:3px;font-size:12px;position:relative;top:1px;font-family:'FontAwesome';font-style:normal;font-weight:400;line-height:1;display:inline-block;-webkit-font-smoothing:antialiased;-moz-osx-font-smoothing:grayscale}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div ul li.dn-attr-hdr .dn-zippy-hdr-img:before,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div ul li.dn-attr-hdr .dn-zippy-hdr-img:before{content:"\f002"}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div ul li.dn-attr-hdr .dn-zippy-input-wrapper .dn-zippy-input,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div ul li.dn-attr-hdr .dn-zippy-input-wrapper .dn-zippy-input{margin-left:0;width:100%;margin-top:5px;padding:3px 5px}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div ul li .dn-attr-txt,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div ul li .dn-attr-txt,.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div ul li .dn-attr-txt-active,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div ul li .dn-attr-txt-active{display:inline-block;width:100%;margin-bottom:5px;font-weight:bold}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div ul li .dn-attr-txt span,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div ul li .dn-attr-txt span,.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div ul li .dn-attr-txt-active span,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div ul li .dn-attr-txt-active span{margin-left:5px}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div ul li .dn-attr-txt-active,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div ul li .dn-attr-txt-active{padding-right:20px}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div .dn-link.more:before,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div .dn-link.more:before,.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div .dn-link.less:before,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div .dn-link.less:before{position:relative;font-family:'FontAwesome';font-style:normal;font-weight:400;line-height:1;display:inline-block;-webkit-font-smoothing:antialiased;-moz-osx-font-smoothing:grayscale;margin-right:5px}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div .dn-link.more:before,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div .dn-link.more:before{content:"\f078"}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div .dn-link.less:before,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div .dn-link.less:before{content:"\f077"}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div #reset,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div #reset{cursor:pointer;padding-bottom:15px;display:block}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div #reset.disabled,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div #reset.disabled{cursor:default;opacity:.6;filter:alpha(opacity=0.6)}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div #reset.disabled:hover,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div #reset.disabled:hover{color:#167fa2}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div #reset.disabled:focus,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div #reset.disabled:focus{color:#167fa2}
.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTableWrap table,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTableWrap table,.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTable table,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTable table{width:99%}
.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTableWrap table thead th.header,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTableWrap table thead th.header,.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTable table thead th.header,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTable table thead th.header{white-space:nowrap}
.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTableWrap table thead th.sortBy,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTableWrap table thead th.sortBy,.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTable table thead th.sortBy,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTable table thead th.sortBy{visibility:collapse;width:0;min-width:0;display:block;padding:0;border:0}
.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTableWrap table tbody td.sortByCell,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTableWrap table tbody td.sortByCell,.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTable table tbody td.sortByCell,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTable table tbody td.sortByCell{visibility:collapse;width:0;display:block;padding:0;border:0}
.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTableWrap table tbody td .icons,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTableWrap table tbody td .icons,.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTable table tbody td .icons,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTable table tbody td .icons{font-size:14px;color:#262626;margin-top:15px}
.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTableWrap table tbody td .icons span,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTableWrap table tbody td .icons span,.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTable table tbody td .icons span,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTable table tbody td .icons span{font-size:inherit;color:#262626;margin:0 10px 0 15px}
.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTableWrap table tbody td .icons span:first-of-type,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTableWrap table tbody td .icons span:first-of-type,.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTable table tbody td .icons span:first-of-type,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTable table tbody td .icons span:first-of-type{margin-left:0}
.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTableWrap table tbody td .g .fa-eye,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTableWrap table tbody td .g .fa-eye,.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTable table tbody td .g .fa-eye,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTable table tbody td .g .fa-eye{margin-left:7px;margin-right:7px}
.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTableWrap table tbody td .g a,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTableWrap table tbody td .g a,.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTable table tbody td .g a,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTable table tbody td .g a{display:inline}
.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTableWrap table tbody td .g .currentVersion,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTableWrap table tbody td .g .currentVersion,.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTable table tbody td .g .currentVersion,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTable table tbody td .g .currentVersion{color:#d11414}
.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTableWrap table tbody td .g .toggle-preview,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTableWrap table tbody td .g .toggle-preview,.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTable table tbody td .g .toggle-preview,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTable table tbody td .g .toggle-preview{background-image:none !important;font:normal normal normal 11px/1 FontAwesome;color:#262626 !important}
.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTableWrap table tbody td .g .toggle-preview::before,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTableWrap table tbody td .g .toggle-preview::before,.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTable table tbody td .g .toggle-preview::before,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTable table tbody td .g .toggle-preview::before{content:"\f002"}
.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTableWrap table tbody td .g .updatedVersion,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTableWrap table tbody td .g .updatedVersion,.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTable table tbody td .g .updatedVersion,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTable table tbody td .g .updatedVersion{color:#d11414;font-weight:600;text-transform:uppercase;font-size:12px}
.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTableWrap table tbody td .g img,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTableWrap table tbody td .g img,.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTable table tbody td .g img,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTable table tbody td .g img{padding-right:15px}
.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTableWrap table tbody td a,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTableWrap table tbody td a,.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTable table tbody td a,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTable table tbody td a{margin-bottom:5px;display:block}
.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTableWrap table tbody td a.btn,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTableWrap table tbody td a.btn,.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTable table tbody td a.btn,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTable table tbody td a.btn{display:inline-block;margin-top:15px}
.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTableWrap table tbody td .designFile,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTableWrap table tbody td .designFile,.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTable table tbody td .designFile,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTable table tbody td .designFile{margin-top:15px}
.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTableWrap table tbody td .designFile ul,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTableWrap table tbody td .designFile ul,.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTable table tbody td .designFile ul,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTable table tbody td .designFile ul{list-style:disc}
.xilinx-bs3 .xilinxSearch{margin-bottom:25px}
.xilinx-bs3 .xilinxSearch button{width:100%}
.xilinx-bs3 .xilinxSearch button[type="submit"]{background-color:#d11414;border:0;color:#fff}
.xilinx-bs3 .xilinxSearch button[type="submit"]:hover{background-color:rgba(209,20,20,0.75)}
.xilinx-bs3 .xilinxSearch form{padding:0;background-color:transparent;margin:0}
.xilinx-bs3 .xilinxSearch form .dropdown .dropdown-toggle{height:40px}
.xilinx-bs3 .xilinxSearch form .dropdown .dropdown-toggle:after{padding:15px 0}
.xilinx-bs3 .xilinxSearch .input-container input{width:100%;height:40px;padding-left:10px;padding-right:60px}
.xilinx-bs3 .xilinxSearch .input-container button{position:absolute;width:50px;height:40px;top:0;right:15px}
.xilinx-bs3 .xilinxReference .reference-authorMode{border:dotted blue 2px;padding:5px;margin-bottom:10px;position:relative}
.xilinx-bs3 .xilinxReference .reference-authorMode:after{content:"Reference Component";top:-10px;left:5px;position:absolute;background:white;padding:0 5px}
.xilinx-bs3 .xilinxRawHtml{margin-bottom:15px}
.xilinx-bs3 .xilinxQuote blockquote{border-left:0;padding:15px 0 0 0}
.xilinx-bs3 .xilinxQuote blockquote p{position:relative;float:left;padding:0 40px}
.xilinx-bs3 .xilinxQuote blockquote footer{background:transparent;clear:both}
.xilinx-bs3 .xilinxQuote blockquote footer:before{content:""}
.xilinx-bs3 .xilinxQuote blockquote footer cite{font-style:italic;color:#262626}
.xilinx-bs3 .xilinxPromo{background-color:#fff;padding:15px;margin:30px 0}
.xilinx-bs3 .xilinxPromo:hover{-webkit-box-shadow:0 0 15px 0 rgba(0,0,0,0.25);box-shadow:0 0 15px 0 rgba(0,0,0,0.25)}
.xilinx-bs3 .xilinxPromo a img{width:100%;height:auto}
.xilinx-bs3 .xilinxPromo a span{display:block;font-family:'Open Sans',sans-serif;font-weight:400;font-size:16px;line-height:24px;text-align:center;margin-top:0;color:#262626}
.xilinx-bs3 .xilinxPromo a span:hover{color:#262626}
.xilinx-bs3 .xilinxPromo a span:last-of-type{color:#167fa2}
.xilinx-bs3 .xilinxPromo a span:first-of-type{padding-top:10px}
.xilinx-bs3 .xilinxProductTable{position:relative}
.xilinx-bs3 .xilinxProductTable .arrow-wrapper{position:absolute}
.xilinx-bs3 .xilinxProductTable .arrow-wrapper.left{left:160px}
@media(min-width:992px){.xilinx-bs3 .xilinxProductTable .arrow-wrapper.left{left:130px}
}
@media(min-width:1200px){.xilinx-bs3 .xilinxProductTable .arrow-wrapper.left{left:210px}
}
.xilinx-bs3 .xilinxProductTable .arrow-wrapper.right{right:-5px}
.xilinx-bs3 .xilinxProductTable .arrow-wrapper span.fa{position:absolute;color:#262626}
.xilinx-bs3 .xilinxProductTable .product-table-wrapper{overflow-x:hidden;overflow-y:visible;width:100%}
.xilinx-bs3 .xilinxProductTable .product-table-wrapper a.btn{float:right}
.xilinx-bs3 .xilinxProductTable .product-table-wrapper ul li{padding:0 0 3px 3px}
.xilinx-bs3 .xilinxProductTable .product-table-wrapper ul li button{-webkit-transition:all .4s ease;transition:all .4s ease;background-color:#f2f2f2;border:1px solid #d2d2d2;padding:2px 10px;font-family:'Open Sans',sans-serif;font-weight:400;color:#262626}
.xilinx-bs3 .xilinxProductTable .product-table-wrapper ul li.active button{background-color:#d11414;color:#fff;cursor:initial}
@media(max-width:767px){.xilinx-bs3 .xilinxProductTable .product-table-wrapper ul{position:relative;left:3px;margin-bottom:10px}
}
.xilinx-bs3 .xilinxProductTable .product-table-wrapper table{-webkit-transition:margin .4s ease;transition:margin .4s ease;border-spacing:0;border-collapse:collapse;border:0;background-color:transparent;font-family:'Open Sans',sans-serif;font-weight:400;font-size:15px;line-height:24px;margin-bottom:10px}
@media(max-width:767px){.xilinx-bs3 .xilinxProductTable .product-table-wrapper table{font-size:14px;line-height:16px}
}
.xilinx-bs3 .xilinxProductTable .product-table-wrapper table tr td{border:0;background-color:transparent;padding:0 0 0 10px}
.xilinx-bs3 .xilinxProductTable .product-table-wrapper table tr td div{padding:10px;border-bottom:1px solid #fff;background-color:#f2f2f2}
.xilinx-bs3 .xilinxProductTable .product-table-wrapper table tr td:first-child{position:absolute;left:0;top:auto;background:#fff;padding-right:0;padding-left:0}
@media(max-width:767px){.xilinx-bs3 .xilinxProductTable .product-table-wrapper table tr td:first-child{left:0}
}
.xilinx-bs3 .xilinxProductTable .product-table-wrapper table tr td:first-child div{background-color:#262626;color:#fff}
.xilinx-bs3 .xilinxProductTable .product-table-wrapper table tr td.active div{background-color:#d11414 !important}
.xilinx-bs3 .xilinxProductTable .product-table-wrapper table tr:first-child td{padding-top:10px;padding-bottom:0}
.xilinx-bs3 .xilinxProductTable .product-table-wrapper table tr:first-child td div{-webkit-transition:background .4s ease;transition:background .4s ease;background-color:#262626;color:#fff;border-bottom:2px solid #d11414}
.xilinx-bs3 .xilinxProductTable .product-table-wrapper table tr:first-child td div input{float:right}
@media(max-width:767px){.xilinx-bs3 .xilinxProductTable .product-table-wrapper table tr:first-child td div input{display:none}
}
.xilinx-bs3 .xilinxProductTable .product-table-wrapper table tr:first-child td:first-child{min-height:100px}
.xilinx-bs3 .xilinxProductTable .product-table-wrapper table tr:first-child td:first-child div{border:1px solid #fff;background-color:#fff}
.xilinx-bs3 .xilinxProductTable .product-table-wrapper table tr:last-child td{padding-bottom:10px}
.xilinx-bs3 .xilinxProductTable button.compare,.xilinx-bs3 .xilinxProductTable button.reset{position:relative;top:8px}
@media(max-width:767px){.xilinx-bs3 .xilinxProductTable button.compare,.xilinx-bs3 .xilinxProductTable button.reset{display:none}
}
.xilinx-bs3 .xilinxProductTable button.compare{margin-right:15px;padding:2px 25px;background-color:transparent;color:#262626;text-transform:uppercase;border:1px solid #262626}
.xilinx-bs3 .xilinxProductTable button.compare:hover{background-color:#f2f2f2;color:#262626}
@media(max-width:1199px){.xilinx-bs3 .xilinxProductTable button.compare{padding:2px 8px}
}
.xilinx-bs3 .xilinxProductTable button.reset{background:transparent;color:#262626;padding:0}
.xilinx-bs3 .xilinxProductTable button.reset::before{content:"\f021";font-family:'FontAwesome';font-style:normal;font-weight:400;line-height:1;display:inline-block;margin-right:6px}
.xilinx-bs3 .xilinxProductTable button.reset:hover{color:#d11414;background-color:transparent}
@media(max-width:1199px){.xilinx-bs3 .xilinxProductTable button.reset{visibility:hidden}
.xilinx-bs3 .xilinxProductTable button.reset::before{visibility:visible}
}
.xilinx-bs3 .xilinxPoweredByXilinx{position:relative;margin:30px auto 0}
.xilinx-bs3 .xilinxPoweredByXilinx .controls{display:none;position:absolute;right:-40px;width:25px;height:25px}
@media(min-width:992px){.xilinx-bs3 .xilinxPoweredByXilinx .controls{display:block}
}
.xilinx-bs3 .xilinxPoweredByXilinx .controls.up{top:230px}
@media(min-width:1200px){.xilinx-bs3 .xilinxPoweredByXilinx .controls.up{top:255px}
}
.xilinx-bs3 .xilinxPoweredByXilinx .controls.up button span{position:relative;top:-1px}
.xilinx-bs3 .xilinxPoweredByXilinx .controls.down{top:280px}
@media(min-width:1200px){.xilinx-bs3 .xilinxPoweredByXilinx .controls.down{top:305px}
}
.xilinx-bs3 .xilinxPoweredByXilinx .controls button{padding:3px 6px;background:#262626;-moz-border-radius:50%;-webkit-border-radius:50%;border-radius:50%}
.xilinx-bs3 .xilinxPoweredByXilinx .controls button:disabled{background:#4c4c4c}
.xilinx-bs3 .xilinxPoweredByXilinx .title-container figure img{display:block;margin:0 auto 20px}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container{width:100%;height:530px;overflow-x:hidden;position:relative;max-width:400px;float:none;margin:0 auto 30px}
@media(min-width:768px){.xilinx-bs3 .xilinxPoweredByXilinx .slide-container{float:left;height:540px;max-width:none}
}
@media(min-width:992px){.xilinx-bs3 .xilinxPoweredByXilinx .slide-container{height:385px;overflow:hidden}
}
@media(min-width:1200px){.xilinx-bs3 .xilinxPoweredByXilinx .slide-container{height:425px}
}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container{width:100%;position:absolute;top:10px;-webkit-transition:top .4s ease;transition:top .4s ease}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .view-all{display:block;background-color:#fff;margin-bottom:20px;-webkit-box-shadow:0 2px 4px 0 #d2d2d2;box-shadow:0 2px 4px 0 #d2d2d2;width:100%;padding:50px 0}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .view-all span{display:block;font-size:16px;text-align:center;color:#262626}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .view-all span span{display:block;font-size:50px;padding-top:15px;color:#d2d2d2}
@media(min-width:768px){.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .view-all{height:386px;padding:152px 0}
}
@media(min-width:992px){.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .view-all{height:362px;padding:140px 0}
}
@media(min-width:1200px){.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .view-all{height:400px;padding:165px 0}
}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper{display:block;background-color:#fff;margin-bottom:20px;color:#262626;position:relative;overflow:hidden;-webkit-box-shadow:0 2px 4px 0 #d2d2d2;box-shadow:0 2px 4px 0 #d2d2d2}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .learn-more a.btn,.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .learn-more button{position:relative;display:block;height:45px;padding:12px 15px;width:100%;text-align:left;background:transparent;color:#262626;font-size:14px;font-weight:600;color:#d11414}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .learn-more a.btn span,.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .learn-more button span{color:#262626}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .learn-more a.btn span.fa.fa-eye,.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .learn-more button span.fa.fa-eye{margin-right:5px}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .learn-more a.btn span.fa.fa-info-circle,.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .learn-more button span.fa.fa-info-circle{position:absolute;display:block;right:0;top:0;font-size:21px;padding:12px 15px;color:#4c4c4c}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .overlay{position:absolute;top:100%;left:0;height:100%;width:100%;background:rgba(0,0,0,0.85);-webkit-transition:top .4s ease;transition:top .4s ease}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .overlay button.close{display:block;float:right;background:transparent;padding:16px;opacity:1;filter:alpha(opacity=1)}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .overlay button.close span{color:white;font-size:20px}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .overlay .learn-more a.btn{position:absolute;bottom:0;right:0;width:auto;border-top:solid 2px #d11414;padding:12px 2px;margin:6px 15px 0;color:#fff;font-weight:400}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .overlay p{padding:0 15px;color:#fff}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .overlay h4{font-family:'Open Sans',sans-serif;font-weight:400;color:#fff;margin-top:40px;padding:0 15px}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .post figure img{width:100%}
@media(min-width:768px){.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .post figure img{height:185px}
}
@media(min-width:992px){.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .post figure img{height:160px}
}
@media(min-width:1200px){.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .post figure img{height:200px}
}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .post figure figcaption{padding:15px 15px 0 15px;font-size:16px;line-height:20px}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .post figure figcaption p{height:66px;overflow:hidden;font-size:16px;line-height:22px;margin-bottom:20px;color:#4c4c4c}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .post figure figcaption p:hover{color:#d11414}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .post figure figcaption span.link-label{display:block;margin-top:7px;height:20px;font-style:italic;font-size:14px;color:#4c4c4c}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .post.videoType figure{position:relative}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .post.videoType figure:after{content:"\f144";font-family:'FontAwesome';font-style:normal;font-weight:400;line-height:1;display:inline-block;font-size:90px;text-rendering:auto;text-align:center;color:rgba(255,255,255,0.7);padding-top:55px;position:absolute;top:0;width:100%}
@media(min-width:768px){.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .post.videoType figure:after{padding-top:50px}
}
@media(min-width:992px){.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .post.videoType figure:after{padding-top:35px}
}
@media(min-width:1200px){.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .post.videoType figure:after{padding-top:55px}
}
.xilinx-bs3 .xilinxPoweredByXilinxLanding .slide-container{margin-bottom:0;height:auto;overflow-x:visible}
.xilinx-bs3 .xilinxPoweredByXilinxLanding .slide-container .slider-container{position:relative;top:0}
.xilinx-bs3 .xilinxPoweredByXilinxLanding .slide-container .slider-container .post-col{opacity:0;height:0;overflow:hidden;-webkit-transform:translate(0,-30px);-ms-transform:translate(0,-30px);transform:translate(0,-30px)}
.xilinx-bs3 .xilinxPoweredByXilinxLanding .slide-container .slider-container .post-col.show{opacity:1;height:auto;overflow:visible;-webkit-transition:opacity .6s ease,-webkit-transform .8s ease;transition:opacity .6s ease,transform .8s ease,-webkit-transform 1s ease;-webkit-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0)}
.xilinx-bs3 .xilinxPoweredByXilinxLanding .slide-container .slider-container .post-col.delay-0{-webkit-transition-delay:0;transition-delay:0}
.xilinx-bs3 .xilinxPoweredByXilinxLanding .slide-container .slider-container .post-col.delay-1{-webkit-transition-delay:.18s;transition-delay:.18s}
.xilinx-bs3 .xilinxPoweredByXilinxLanding .slide-container .slider-container .post-col.delay-2{-webkit-transition-delay:.36s;transition-delay:.36s}
.xilinx-bs3 .xilinxPoweredByXilinxLanding .slide-container .slider-container .post-col.delay-3{-webkit-transition-delay:.54s;transition-delay:.54s}
.xilinx-bs3 .xilinxPoweredByXilinxLanding .slide-container .slider-container .post-col.delay-4{-webkit-transition-delay:.72s;transition-delay:.72s}
.xilinx-bs3 .xilinxPoweredByXilinxLanding .slide-container .slider-container .post-col.delay-5{-webkit-transition-delay:.9s;transition-delay:.9s}
.xilinx-bs3 .xilinxPoweredByXilinxLanding .slide-container .slider-container .post-col.delay-6{-webkit-transition-delay:1.08s;transition-delay:1.08s}
.xilinx-bs3 .xilinxPoweredByXilinxLanding .slide-container .slider-container .post-col.delay-7{-webkit-transition-delay:1.26s;transition-delay:1.26s}
.xilinx-bs3 .xilinxPoweredByXilinxLanding .slide-container .slider-container .post-col.delay-8{-webkit-transition-delay:1.44s;transition-delay:1.44s}
.xilinx-bs3 .xilinxPoweredByXilinxLanding .slide-container .slider-container .post-col.delay-9{-webkit-transition-delay:1.62s;transition-delay:1.62s}
.xilinx-bs3 .xilinxPoweredByXilinxLanding .slide-container .slider-container .post-col.delay-10{-webkit-transition-delay:1.8s;transition-delay:1.8s}
.xilinx-bs3 .xilinxPoweredByXilinxLanding .slide-container .slider-container .post-col.delay-11{-webkit-transition-delay:1.98s;transition-delay:1.98s}
.xilinx-bs3 .xilinxPoweredByXilinxLanding .slide-container .slider-container .post-col.delay-12{-webkit-transition-delay:2.16s;transition-delay:2.16s}
.xilinx-bs3 .xilinxPoweredByXilinxLanding .slide-container .slider-container .post-col.delay-13{-webkit-transition-delay:2.34s;transition-delay:2.34s}
.xilinx-bs3 .xilinxPoweredByXilinxLanding .slide-container .slider-container .post-col.delay-14{-webkit-transition-delay:2.52s;transition-delay:2.52s}
.xilinx-bs3 .xilinxPoweredByXilinxLanding .slide-container .slider-container .post-col.delay-15{-webkit-transition-delay:2.7s;transition-delay:2.7s}
.xilinx-bs3 .xilinxPoweredByXilinxLanding .slide-container .slider-container .post-wrapper{margin-bottom:30px}
.xilinx-bs3 .xilinxPillboxes{position:relative;margin-bottom:15px}
.xilinx-bs3 .xilinxPillboxes ul{list-style:none}
.xilinx-bs3 .xilinxPillboxes ul.with-image{margin-left:100px}
.xilinx-bs3 .xilinxPillboxes ul li{padding:2px}
.xilinx-bs3 .xilinxPillboxes ul li a{font-weight:normal;background:#f2f2f2;padding:8px 12px;margin-bottom:2px;color:#262626;-webkit-transition:background-color .4s ease;transition:background-color .4s ease}
.xilinx-bs3 .xilinxPillboxes ul li a:hover{background-color:#d2d2d2;color:#d11414}
.xilinx-bs3 .xilinxPillboxes ul li a .fa{margin-right:5px}
.xilinx-bs3 .xilinxPillboxes .image-wrapper{border:1px solid #d2d2d2;padding:15px;position:absolute;width:90px;height:100%}
.xilinx-bs3 .xilinxPillboxes .image-wrapper img{position:relative;top:50%;-webkit-transform:translateY(-50%);-ms-transform:translateY(-50%);transform:translateY(-50%)}
.xilinx-bs3 .xilinxPdfCarousel{margin-bottom:15px}
.xilinx-bs3 .xilinxPdfCarousel a .pdf{border:1px solid #d2d2d2;margin:10px auto;text-align:center;padding:15px;height:312px;position:relative;max-width:255px}
.xilinx-bs3 .xilinxPdfCarousel a .pdf:hover{-webkit-box-shadow:0 0 15px 0 rgba(0,0,0,0.25);box-shadow:0 0 15px 0 rgba(0,0,0,0.25)}
.xilinx-bs3 .xilinxPdfCarousel a .pdf .pdfImage{border:1px solid #d2d2d2;max-height:170px;overflow-y:hidden;margin-bottom:10px}
.xilinx-bs3 .xilinxPdfCarousel a .pdf .pdfImage img{margin:0 auto}
.xilinx-bs3 .xilinxPdfCarousel a .pdf h4{margin-bottom:10px}
.xilinx-bs3 .xilinxPdfCarousel a .pdf span{font-size:18px;color:#d11414;position:absolute;top:auto;bottom:15px;left:50%;margin-left:-9px}
@media(min-width:768px){.xilinx-bs3 .xilinxPdfCarousel a .pdf{margin:10px 15px}
}
.xilinx-bs3 .xilinxNewsroomTile{margin-bottom:30px}
.xilinx-bs3 .xilinxNewsroomTile .wrapper{position:relative;height:355px;background-size:cover;background-repeat:no-repeat;background-position:center}
.xilinx-bs3 .xilinxNewsroomTile .wrapper.video>a:after{content:"\f144";color:rgba(255,255,255,0.5);font:normal 400 100px/1 'FontAwesome';text-align:center;position:absolute;top:50%;margin-top:-50px;width:100%}
.xilinx-bs3 .xilinxNewsroomTile .wrapper a{text-decoration:none}
.xilinx-bs3 .xilinxNewsroomTile .wrapper>a{display:block;float:left;position:relative;height:355px;width:100%;background-image:-webkit-linear-gradient(top,rgba(0,0,0,0.15) 0,rgba(0,0,0,0.35) 100%);background-image:-o-linear-gradient(top,rgba(0,0,0,0.15) 0,rgba(0,0,0,0.35) 100%);background-image:linear-gradient(to bottom,rgba(0,0,0,0.15) 0,rgba(0,0,0,0.35) 100%);background-repeat:repeat-x;filter:progid:DXImageTransform.Microsoft.gradient(startColorstr='#26000000',endColorstr='#59000000',GradientType=0);background-color:transparent}
.xilinx-bs3 .xilinxNewsroomTile .wrapper>a:before{content:'';display:block;position:absolute;width:100%;height:100%;left:0;top:0;background-color:transparent;-webkit-transition:all .4s ease;transition:all .4s ease}
.xilinx-bs3 .xilinxNewsroomTile .wrapper>a .date{position:absolute;top:20px;left:20px;background-color:rgba(0,0,0,0.35);border:1px solid #fff;color:#fff}
.xilinx-bs3 .xilinxNewsroomTile .wrapper>a .date .day{font-size:24px;font-weight:600;width:50px;text-align:center;line-height:38px;float:left;border-right:1px solid #fff}
.xilinx-bs3 .xilinxNewsroomTile .wrapper>a .date .month-year{float:right;width:50px;text-align:center;line-height:17px;padding:2px;text-transform:uppercase}
.xilinx-bs3 .xilinxNewsroomTile .wrapper .info{position:absolute;bottom:20px;left:0;padding:0 20px;width:100%}
.xilinx-bs3 .xilinxNewsroomTile .wrapper .info h3{display:block;color:#fff;font-family:'Open Sans',sans-serif;font-weight:600;font-size:14px}
.xilinx-bs3 .xilinxNewsroomTile .wrapper .info .tag{display:inline-block;padding:5px 10px;border:1px solid #fff;text-aling:center;background-color:transparent;color:#fff;-webkit-transition:background-color .4s ease;transition:background-color .4s ease;font-size:12px;text-transform:capitalize;margin-right:10px}
.xilinx-bs3 .xilinxNewsroomTile .wrapper .info .tag:hover{background-color:rgba(255,255,255,0.2)}
.xilinx-bs3 .xilinxNewsroomTile .wrapper .info .tag.main{border:0;padding:6px 11px}
.xilinx-bs3 .xilinxNewsroomTile .wrapper .info .tag.video{background-color:rgba(245,166,35,0.6)}
.xilinx-bs3 .xilinxNewsroomTile .wrapper .info .tag.video:hover{background-color:rgba(245,166,35,0.8)}
.xilinx-bs3 .xilinxNewsroomTile .wrapper .info .tag.blog{background-color:rgba(79,148,169,0.6)}
.xilinx-bs3 .xilinxNewsroomTile .wrapper .info .tag.blog:hover{background-color:rgba(79,148,169,0.8)}
.xilinx-bs3 .xilinxNewsroomTile .wrapper .info .tag.press{background-color:rgba(237,28,36,0.6)}
.xilinx-bs3 .xilinxNewsroomTile .wrapper .info .tag.press:hover{background-color:rgba(237,28,36,0.8)}
.xilinx-bs3 .xilinxNewsroomTile .wrapper.featured .info h3{font-family:'Open Sans',sans-serif;font-weight:400;font-size:20px}
.xilinx-bs3 .xilinxNewsroomTile .wrapper:hover>a:before{background-color:rgba(0,0,0,0.35)}
.xilinx-bs3 .xilinxNavigation{background:#f2f2f2;padding:15px;border:1px solid #d2d2d2;padding:0;margin-bottom:15px}
.xilinx-bs3 .xilinxNavigation h3{padding:5px 15px;margin:0;border-bottom:1px solid #d2d2d2}
.xilinx-bs3 .xilinxNavigation ul li{border-bottom:1px solid #d2d2d2}
.xilinx-bs3 .xilinxNavigation ul li a{padding:5px 15px;background-color:transparent}
.xilinx-bs3 .xilinxNavigation ul li a:hover,.xilinx-bs3 .xilinxNavigation ul li a:focus{background-color:#4c4c4c;color:#fff}
.xilinx-bs3 .xilinxNavigation ul li:last-child{border-bottom:0}
.xilinx-bs3 .xilinxNavigation ul li.active a{background-color:#262626;color:#fff}
.modal{padding:0 !important}
.modal .modal-dialog .modal-content{-moz-border-radius:0;-webkit-border-radius:0;border-radius:0}
.modal .modal-dialog .modal-content .modal-header h4{margin:0}
.modal .modal-dialog .modal-content .modal-footer{background:#f2f2f2}
.xilinx-bs3 .xilinxMegaBanner .big-banner{height:200px}
.xilinx-bs3 .xilinxMegaBanner .big-banner .banner-text{height:200px;background-repeat:no-repeat;position:relative;background-position:center bottom 65px;background-size:auto 70px}
.xilinx-bs3 .xilinxMegaBanner .big-banner .banner-text.align-left h1{text-align:center;bottom:0}
.xilinx-bs3 .xilinxMegaBanner .big-banner .banner-text.align-center h1{text-align:center}
.xilinx-bs3 .xilinxMegaBanner .big-banner .banner-text.align-right h1{text-align:center;bottom:0}
.xilinx-bs3 .xilinxMegaBanner .big-banner .banner-text h1{color:#fff;font-style:italic;width:100%;position:absolute;text-shadow:2px 3px 0 #262626;font-size:18px;line-height:24px}
.xilinx-bs3 .xilinxMegaBanner .big-banner .banner-text .watermark{width:100%;height:100%;background-repeat:no-repeat;background-position:bottom left 10px;background-size:200px auto}
@media(min-width:480px){.xilinx-bs3 .xilinxMegaBanner .big-banner .banner-text h1{font-size:26px;line-height:30px}
.xilinx-bs3 .xilinxMegaBanner .big-banner .banner-text .watermark{background-position:bottom left 75px}
}
@media(min-width:768px){.xilinx-bs3 .xilinxMegaBanner .big-banner .banner-text h1{font-size:30px;line-height:36px}
.xilinx-bs3 .xilinxMegaBanner .big-banner .banner-text .watermark{background-position:bottom left 75px;background-size:270px auto}
}
@media(min-width:992px){.xilinx-bs3 .xilinxMegaBanner .big-banner .banner-text{background-size:auto auto}
.xilinx-bs3 .xilinxMegaBanner .big-banner .banner-text h1{font-size:36px;line-height:40px}
.xilinx-bs3 .xilinxMegaBanner .big-banner .banner-text .watermark{background-size:initial;background-position:bottom right 125px}
.xilinx-bs3 .xilinxMegaBanner .big-banner .banner-text.align-left{background-position:right bottom 36px}
.xilinx-bs3 .xilinxMegaBanner .big-banner .banner-text.align-left h1{text-align:left;bottom:21px}
.xilinx-bs3 .xilinxMegaBanner .big-banner .banner-text.align-center{background-position:center bottom 55px}
.xilinx-bs3 .xilinxMegaBanner .big-banner .banner-text.align-center h1{text-align:center;bottom:0}
.xilinx-bs3 .xilinxMegaBanner .big-banner .banner-text.align-right{background-position:left bottom 36px}
.xilinx-bs3 .xilinxMegaBanner .big-banner .banner-text.align-right h1{text-align:right;bottom:21px}
}
@media(min-width:1200px){.xilinx-bs3 .xilinxMegaBanner .big-banner .banner-text h1{font-size:40px}
}
.xilinx-bs3 .xilinxListWithBackground>div{padding-bottom:250px}
@media(max-width:767px){.xilinx-bs3 .xilinxListWithBackground>div>div.container{max-width:400px}
}
.xilinx-bs3 .xilinxListWithBackground>div>div.container h1{color:#fff;margin:30px 0;text-shadow:2px 3px 0 #000}
.xilinx-bs3 .xilinxListWithBackground>div>div.container ul{list-style:none;padding-left:0}
.xilinx-bs3 .xilinxListWithBackground>div>div.container ul li{margin-bottom:10px}
@media(min-width:768px){.xilinx-bs3 .xilinxListWithBackground>div>div.container ul li{margin-bottom:30px}
}
@media(min-width:768px) and (max-width:991px){.xilinx-bs3 .xilinxListWithBackground>div>div.container ul li:nth-child(2n+1){clear:both}
}
@media(min-width:992px){.xilinx-bs3 .xilinxListWithBackground>div>div.container ul li:nth-child(3n+1){clear:both}
}
.xilinx-bs3 .xilinxListWithBackground>div>div.container ul li a{display:block;background-color:rgba(242,242,242,0.7);padding:10px 16px;-moz-border-radius:5px;-webkit-border-radius:5px;border-radius:5px;-webkit-transition:background-color .4s ease;transition:background-color .4s ease;color:#262626}
.xilinx-bs3 .xilinxListWithBackground>div>div.container ul li a:hover h2{color:#d11414}
@media(min-width:768px){.xilinx-bs3 .xilinxListWithBackground>div>div.container ul li a{min-height:130px}
}
.xilinx-bs3 .xilinxListWithBackground>div>div.container ul li a h3{margin:0 0 5px}
.xilinx-bs3 .xilinxListWithBackground>div>div.container ul li:hover div{background-color:#f2f2f2}
.xilinx-bs3 .xilinxListAccordion .xilinx-dark-border-box{padding:0}
@media(max-width:991px){.xilinx-bs3 .xilinxListAccordion .xilinx-dark-border-box{background-color:transparent;border:0}
}
@media(min-width:992px){.xilinx-bs3 .xilinxListAccordion .border-box .panel-group{border:1px solid #d2d2d2}
}
.xilinx-bs3 .xilinxListAccordion .xilinx-dark-border-box .panel-group .panel.panel-default .panel-heading h3,.xilinx-bs3 .xilinxListAccordion .border-box .panel-group .panel.panel-default .panel-heading h3{padding:10px 15px}
.xilinx-bs3 .xilinxListAccordion .xilinx-dark-border-box .panel-group .panel.panel-default .panel-collapse .panel-body,.xilinx-bs3 .xilinxListAccordion .border-box .panel-group .panel.panel-default .panel-collapse .panel-body{padding:5px 15px 0}
.xilinx-bs3 .xilinxListAccordion .panel-group .panel.panel-default{background-color:transparent}
.xilinx-bs3 .xilinxListAccordion .panel-group .panel.panel-default .panel-heading h3{padding:10px 0;display:none;margin:0}
@media(min-width:992px){.xilinx-bs3 .xilinxListAccordion .panel-group .panel.panel-default{border:0;box-shadow:none}
.xilinx-bs3 .xilinxListAccordion .panel-group .panel.panel-default .panel-heading{background:0}
.xilinx-bs3 .xilinxListAccordion .panel-group .panel.panel-default .panel-heading button{display:none}
.xilinx-bs3 .xilinxListAccordion .panel-group .panel.panel-default .panel-heading h3{display:block}
.xilinx-bs3 .xilinxListAccordion .panel-group .panel.panel-default .panel-collapse{height:auto !important;display:block !important;background-color:transparent}
.xilinx-bs3 .xilinxListAccordion .panel-group .panel.panel-default .panel-collapse .panel-body{padding:5px 0 0;border:0}
}
.xilinx-bs3 .xilinxList{margin-bottom:15px}
.xilinx-bs3 .xilinxList ul.expandable li.expandable{display:none}
.xilinx-bs3 .xilinxList ul li{line-height:18px;padding:4px 0}
.xilinx-bs3 .xilinxList a.expandable-toggle .fa{margin-right:5px}
.xilinx-bs3 .xilinxList a.expandable-toggle[data-list-toggle="less"]{display:none}
.xilinx-bs3 .xilinxList .background-gw{border:1px solid #d2d2d2;padding:15px}
.xilinx-bs3 .xilinxList .background-bb{background:#f2f2f2;padding:15px}
.xilinx-bs3 .xilinxInfoBox{margin-bottom:15px}
.xilinx-bs3 .xilinxInfoBox h4{margin-bottom:5px}
.xilinx-bs3 .xilinxInfoBox .background-gw{border:1px solid #d2d2d2;padding:15px}
.xilinx-bs3 .xilinxInfoBox .background-bb{background:#f2f2f2;padding:15px}
@media(max-width:767px){.xilinx-bs3 .xilinxInfoBox .min-height-container{min-height:auto !important}
}
.xilinx-bs3 .xilinxInfoBox span{margin-right:4px}
.xilinx-bs3 .xilinxInfoBox figure img{display:block;margin:0 auto}
.xilinx-bs3 .xilinxInfoBox figure figcaption{text-align:center}
.xilinx-bs3 .xilinxIncludedProductTile{margin-bottom:15px}
.xilinx-bs3 .xilinxIncludedProductTile button{background-color:transparent;padding:0}
.xilinx-bs3 .xilinxIncludedProductTile button.thumbnail{width:100%}
.xilinx-bs3 .xilinxIncludedProductTile img{border:1px solid #d2d2d2}
.xilinx-bs3 .xilinxIncludedProductTile h4{font-size:16px;font-family:'Open Sans',sans-serif;font-weight:400;margin-bottom:5px}
.xilinx-bs3 .xilinxIncludedProductTile p{color:#262626}
@media(min-width:768px){.xilinx-bs3 .xilinxIncludedProductTile h4{margin-bottom:15px}
}
.xilinx-bs3 .xilinxImageModal{border:1px solid #d2d2d2;padding:15px;padding:0;margin-bottom:15px}
.xilinx-bs3 .xilinxImageModal>a{display:block;cursor:pointer}
.xilinx-bs3 .xilinxImageModal>a img{display:block;margin:0 auto;max-width:100%;height:auto;padding:15px}
.xilinx-bs3 .xilinxImageModal>a>span{display:block;width:100%;background:#f2f2f2;border-top:1px solid #d2d2d2;padding:4px 0;text-align:center}
.xilinx-bs3 .xilinxImageModal .modal .modal-dialog .modal-content .modal-body{text-align:center}
.xilinx-bs3 .xilinxImageModal .modal .modal-dialog .modal-content .modal-body img{margin:0 auto;height:auto;max-width:100%}
.xilinx-bs3 .xilinxImage figure img{display:block}
.xilinx-bs3 .xilinxImage figure figcaption{display:block;float:left;width:100%;font-size:85%}
.xilinx-bs3 .xilinxImage .align-left figure img{float:left}
.xilinx-bs3 .xilinxImage .align-left figure figcaption{text-align:left}
.xilinx-bs3 .xilinxImage .align-center figure img{margin:0 auto}
.xilinx-bs3 .xilinxImage .align-center figure figcaption{text-align:center}
.xilinx-bs3 .xilinxImage .align-right figure img{float:right}
.xilinx-bs3 .xilinxImage .align-right figure figcaption{text-align:right}
.xilinx-bs3 .xilinxHub{max-width:270px;margin:0 auto 20px;border:1px solid #d2d2d2}
.xilinx-bs3 .xilinxHub .img-wrapper{position:relative;background-color:black;overflow:hidden}
.xilinx-bs3 .xilinxHub .img-wrapper img{width:100%;height:auto;-webkit-transition:all .4s ease;transition:all .4s ease}
.xilinx-bs3 .xilinxHub .img-wrapper>span{position:absolute;top:0;left:0;width:100%;padding:20px 20px 0 20px;text-align:center;font-size:15px;line-height:22px;color:#fff}
.xilinx-bs3 .xilinxHub .img-wrapper .links{position:absolute;bottom:20px;text-align:center;color:#fff;width:100%}
.xilinx-bs3 .xilinxHub .img-wrapper .links span{color:#fff}
.xilinx-bs3 .xilinxHub .img-wrapper .links span.fa-chevron-right{font-size:13px;border:3px solid #d2d2d2;-moz-border-radius:50%;-webkit-border-radius:50%;border-radius:50%;width:25px;height:25px;padding-top:4px;padding-left:1px;color:#fff}
.xilinx-bs3 .xilinxHub:hover .img-wrapper img{opacity:.5;filter:alpha(opacity=0.5);-webkit-transform:scale(1.1);-moz-transform:scale(1.1);-ms-transform:scale(1.1);-o-transform:scale(1.1);transform:scale(1.1)}
.xilinx-bs3 .xilinxHub a>span{display:block;font-family:'Roboto',sans-serif;font-weight:400;font-size:18px;line-height:22px;text-align:center;padding:9px 0;background:#fff;color:#262626}
.xilinx-bs3 .xilinxHub a>span:hover{color:#d11414}
.xilinx-bs3 .xilinxHr hr{margin:30px 0}
.xilinx-bs3 form .section.password .form_rightcol meter{width:70% !important}
.xilinx-bs3 form .section.password .form_rightcol .noMatch{color:red}
.xilinx-bs3 form .section.password .form_rightcol .match{color:#09b162}
.xilinx-bs3 input[type="text"].input-square{background-color:#fff;filter:none;-moz-border-radius:0;-webkit-border-radius:0;border-radius:0;padding:7px 20px;color:#4c4c4c;font-size:14px}
.xilinx-bs3 form{padding:20px;background-color:#f2f2f2;margin-bottom:15px}
.xilinx-bs3 form label{padding-left:0}
.xilinx-bs3 form .dropdown .form_field_select{padding:5px}
.xilinx-bs3 form .form_row{font-size:14px}
.xilinx-bs3 form .section:not(.end){margin-bottom:15px;padding-bottom:0}
.xilinx-bs3 form .section:not(.end) .form_row{width:100%}
.xilinx-bs3 form .section:not(.end) .form_row .form_leftcol .form_leftcollabel label{color:#262626;font-weight:bold}
.xilinx-bs3 form .section:not(.end) .form_row .form_rightcol{width:100%}
.xilinx-bs3 form .section:not(.end) .form_row .form_rightcol input{width:100% !important;padding:7px 15px;border:1px solid #d2d2d2;background:0;background-color:white;-moz-border-radius:0;-webkit-border-radius:0;border-radius:0;margin-bottom:0;color:#262626}
.xilinx-bs3 form .section:not(.end) .form_row .form_rightcol input[readonly]{background-color:#d2d2d2;font-style:italic}
.xilinx-bs3 form .section:not(.end) .hidden{display:block !important}
.xilinx-bs3 form .section:not(.end) .checkbox,.xilinx-bs3 form .section:not(.end).checkbox{padding:9px 0}
.xilinx-bs3 form .section:not(.end) .checkbox .form_rightcol input,.xilinx-bs3 form .section:not(.end).checkbox .form_rightcol input{position:relative;margin-left:0;width:auto !important}
.xilinx-bs3 form .section:not(.end) .radio .form_row,.xilinx-bs3 form .section:not(.end).radio .form_row{width:auto;margin-left:0;margin-right:25px;display:inline-block}
.xilinx-bs3 form .section:not(.end) .radio .form_row:first-of-type,.xilinx-bs3 form .section:not(.end).radio .form_row:first-of-type{float:left;width:100%;margin-left:0}
.xilinx-bs3 form .section:not(.end) .radio .form_row .form_rightcol input,.xilinx-bs3 form .section:not(.end).radio .form_row .form_rightcol input{width:auto !important;display:block;float:left;position:relative;margin:8px 5px 0 0}
.xilinx-bs3 form .section:not(.end) .radio .form_row .form_rightcol input{margin:6px 5px 0 0}
.xilinx-bs3 form .end{padding:0}
.xilinx-bs3 form .form_field{width:100%}
.xilinx-bs3 form .form_button_submit,.xilinx-bs3 form .form_button_reset{filter:none;padding:8px 20px;color:#fff;white-space:normal;border:0;-moz-border-radius:5px;-webkit-border-radius:5px;border-radius:5px;-webkit-transition:background-color .4s ease;transition:background-color .4s ease}
.xilinx-bs3 form .form_button_submit:focus,.xilinx-bs3 form .form_button_reset:focus{color:#fff}
.xilinx-bs3 form .form_button_reset{color:#167fa2;background-color:transparent}
.xilinx-bs3 form .form_button_reset:hover{color:#d11414;background-color:transparent}
.xilinx-bs3 form .form_button_submit{background-color:#d11414}
.xilinx-bs3 form .form_button_submit:hover{background-color:rgba(209,20,20,0.75)}
.xilinx-bs3 form .form_button_submit[disabled]{background-color:rgba(209,20,20,0.45)}
.xilinx-bs3 form .section.agreement .form_row .form_rightcol{padding:5px 0}
.xilinx-bs3 form .section.agreement .form_row .form_rightcol input.agreement-checkbox{width:auto !important;float:left;margin:5px 0 0 0}
.xilinx-bs3 form .section.agreement .form_row .form_rightcol span.agreement-label{font-family:'Open Sans',sans-serif;font-weight:600;color:#262626;padding-left:10px}
.xilinx-bs3 form .section.agreement .textarea{display:block;background:white;padding:7px 15px;overflow-y:scroll;max-height:200px;border:1px solid #d2d2d2}
.xilinx-bs3 .xilinxFeedbackDropdown{background:#f2f2f2;padding:15px;padding:10px;margin:25px 0}
.xilinx-bs3 .xilinxFeedbackDropdown.feedbackShadow{-webkit-box-shadow:0 3px 7px 0 rgba(0,0,0,0.25);box-shadow:0 3px 7px 0 rgba(0,0,0,0.25)}
.xilinx-bs3 .xilinxFeedbackDropdown .feedbackQuestion{line-height:34px}
.xilinx-bs3 .xilinxFeedbackDropdown button,.xilinx-bs3 .xilinxFeedbackDropdown input{margin-right:10px;padding:7px 25px;background-color:#262626;border-color:#262626;-moz-border-radius:0;-webkit-border-radius:0;border-radius:0;color:#fff;-webkit-transition:all .4s ease;transition:all .4s ease}
.xilinx-bs3 .xilinxFeedbackDropdown button:hover,.xilinx-bs3 .xilinxFeedbackDropdown input:hover{background-color:#4c4c4c;border-color:#4c4c4c}
.xilinx-bs3 .xilinxFeedbackDropdown .btnWrapper{float:right}
.xilinx-bs3 .xilinxFeedbackDropdown .btnWrapper .btn .fa{padding-left:10px}
.xilinx-bs3 .xilinxFeedbackDropdown .btnWrapper .btn.selected[data-feedback="no"]{background-color:red}
.xilinx-bs3 .xilinxFeedbackDropdown .btnWrapper .btn.selected[data-feedback="yes"]{background-color:#09b162}
.xilinx-bs3 .xilinxFeedbackDropdown .btnWrapper .btn[data-feedback="no"]{margin-right:0}
.xilinx-bs3 .xilinxFeedbackDropdown form{display:none;padding-top:10px}
.xilinx-bs3 .xilinxFeedbackDropdown form textarea{margin:10px 0 7px;padding:10px;resize:vertical}
@media(max-width:767px){.xilinx-bs3 .xilinxFeedbackDropdown .feedbackQuestion{text-align:center;width:100%;display:inline-block;margin-top:-8px}
.xilinx-bs3 .xilinxFeedbackDropdown .btnWrapper{float:none;margin:15px auto 0;width:200px;padding-left:15px}
.xilinx-bs3 .xilinxFeedbackDropdown .btn{height:30px;margin-right:10px;padding:6px 12px}
}
.xilinx-bs3 .xilinxFeaturedVideoGrid .grid-container{padding:0;background-color:transparent}
.xilinx-bs3 .xilinxFeaturedVideoGrid .grid-container .video-grid-item figure figcaption{border:1px solid #d2d2d2}
.xilinx-bs3 .xilinxFeaturedVideo2 .xilinxFeaturedVideoGrid .grid-container{padding:0;background-color:transparent}
.xilinx-bs3 .xilinxFeaturedVideo2 .xilinxFeaturedVideoGrid .grid-container .video-grid-item figure{border:1px solid #d2d2d2}
.xilinx-bs3 .xilinxFeaturedVideo2 .xilinxFeaturedVideoGrid .grid-container .video-grid-item figure figcaption{border:0;border-top:1px solid #d2d2d2}
.xilinx-bs3 .xilinxFeaturedVideo2 .feature-video-dark{padding:15px;margin-bottom:15px;background-color:#f2f2f2}
.xilinx-bs3 .xilinxFeaturedVideo2 .feature-video-dark .fa-play-circle{font-size:18px}
.xilinx-bs3 .xilinxFeaturedVideo2 .feature-video-dark a{display:block;font-size:13px}
@media(min-width:768px){.xilinx-bs3 .xilinxFeaturedVideo2 .feature-video-dark a{font-size:14px}
}
.xilinx-bs3 .xilinxFeaturedVideo2 .feature-video-dark a:hover span:not(.fa){text-decoration:underline}
.xilinx-bs3 .xilinxFeaturedVideo2 .feature-video-dark a.featured-video-container{background-color:#fff;padding:15px 0;margin-bottom:15px}
@media(max-width:767px){.xilinx-bs3 .xilinxFeaturedVideo2 .feature-video-dark a.featured-video-container .img-wrapper{text-align:center}
}
.xilinx-bs3 .xilinxFeaturedVideo2 .feature-video-dark a.featured-video-container .img-wrapper img{padding:0;margin-bottom:10px;max-width:170px}
@media(min-width:768px){.xilinx-bs3 .xilinxFeaturedVideo2 .feature-video-dark a.featured-video-container .img-wrapper img{width:100%;max-width:100%}
}
@media(min-width:1200px){.xilinx-bs3 .xilinxFeaturedVideo2 .feature-video-dark a.featured-video-container .img-wrapper img{padding:0 15px}
}
.xilinx-bs3 .xilinxFeaturedVideo2 .feature-video-dark a.featured-video-container ul{padding:0;list-style:none;font-size:12px}
.xilinx-bs3 .xilinxFeaturedVideo2 .feature-video-dark a.featured-video-container ul li{display:inline-block;margin-right:10px;color:#262626}
.xilinx-bs3 .xilinxFeaturedVideo2 .feature-video-dark a.featured-video-container ul li:last-child{margin-right:0}
.xilinx-bs3 .xilinxFeaturedVideo2 .feature-video-dark a.featured-video-container ul li span{margin-right:5px}
@media(min-width:768px){.xilinx-bs3 .xilinxFeaturedVideo2 .feature-video-dark a.featured-video-container ul{font-size:13px}
}
.xilinx-bs3 .xilinxFeaturedVideo2 .feature-video-dark .wide-view a.featured-video-container .img-wrapper{text-align:center}
.xilinx-bs3 .xilinxFeaturedVideo2 .feature-video-dark .wide-view a.featured-video-container .img-wrapper img{max-width:170px;padding:0}
@media(min-width:992px){.xilinx-bs3 .xilinxFeaturedVideo2 .feature-video-dark .wide-view a.featured-video-container .img-wrapper img{max-width:100%}
}
.xilinx-bs3 .xilinxFeaturedProductTile{margin-bottom:30px}
.xilinx-bs3 .xilinxFeaturedProductTile a{display:block;-webkit-box-shadow:0 2px 4px 0 rgba(0,0,0,0.25);box-shadow:0 2px 4px 0 rgba(0,0,0,0.25);background-color:#fff;text-decoration:none}
.xilinx-bs3 .xilinxFeaturedProductTile a figure{overflow:hidden}
.xilinx-bs3 .xilinxFeaturedProductTile a figure img{border-bottom:1px solid #d2d2d2}
.xilinx-bs3 .xilinxFeaturedProductTile a figure figcaption{padding:15px;height:135px}
.xilinx-bs3 .xilinxFeaturedProductTile a figure figcaption h4{color:#262626;font-family:'Open Sans',sans-serif;font-weight:400;font-size:14px;line-height:20px;margin-bottom:5px}
.xilinx-bs3 .xilinxFeaturedProductTile a:hover figure figcaption p{text-decoration:underline}
.xilinx-bs3 .xilinxFeaturedProductCarousel{margin-bottom:15px}
.xilinx-bs3 .xilinxFeaturedProductCarousel .slick-arrow{top:37%}
.xilinx-bs3 .xilinxFeaturedProductCarousel a .featured{margin:10px auto;text-align:center;max-width:255px}
.xilinx-bs3 .xilinxFeaturedProductCarousel a .featured .featuredImage{margin-bottom:15px;background-color:#f2f2f2}
.xilinx-bs3 .xilinxFeaturedProductCarousel a .featured .featuredImage img{margin:0 auto;max-height:196px}
@media(min-width:768px){.xilinx-bs3 .xilinxFeaturedProductCarousel a .featured{margin:10px 15px;max-width:284px}
}
.xilinx-bs3 .xilinxFeaturedCarousel{margin-bottom:60px}
.xilinx-bs3 .xilinxFeaturedCarousel .slider .slide a{display:block;position:relative;margin:0 7px}
.xilinx-bs3 .xilinxFeaturedCarousel .slider .slide a img{width:100%}
.xilinx-bs3 .xilinxFeaturedCarousel .slider .slide a h4{position:absolute;bottom:0;padding:0 25px;line-height:1.42;font-family:'Open Sans',sans-serif;font-weight:400;color:transparent;-webkit-transition:color .4s ease;transition:color .4s ease;z-index:9;font-size:16px}
@media(min-width:768px){.xilinx-bs3 .xilinxFeaturedCarousel .slider .slide a h4{font-size:18px}
}
@media(min-width:1200px){.xilinx-bs3 .xilinxFeaturedCarousel .slider .slide a h4{font-size:24px}
}
.xilinx-bs3 .xilinxFeaturedCarousel .slider .slide a:after{content:'';position:absolute;left:0;top:0;width:100%;height:100%;background-color:rgba(0,0,0,0.75)}
.xilinx-bs3 .xilinxFeaturedCarousel .slider .slide.slick-current a h4{color:#fff}
.xilinx-bs3 .xilinxFeaturedCarousel .slider .slide.slick-current a:after{background-color:rgba(0,0,0,0);background-image:linear-gradient(to bottom,rgba(255,255,255,0) 35%,#262626);-webkit-transition:all 1s ease;transition:all 1s ease}
.xilinx-bs3 .xilinxFeaturedCarousel .slider button.slick-arrow{color:transparent;z-index:9;height:64px;width:40px}
.xilinx-bs3 .xilinxFeaturedCarousel .slider button.slick-arrow:before{display:block;padding:24px 0;width:40px;height:64px;-moz-border-radius:5px;-webkit-border-radius:5px;border-radius:5px;background-color:rgba(0,0,0,0.7);color:#fff;font-size:16px}
.xilinx-bs3 .xilinxFeaturedCarousel .slider button.slick-arrow.slick-next{right:-22px}
.xilinx-bs3 .xilinxFeaturedCarousel .slider button.slick-arrow.slick-prev{left:-22px}
.xilinx-bs3 .xilinxFeaturedCarousel .slider ul{bottom:-45px}
.xilinx-bs3 .xilinxEvent{border:1px solid #d2d2d2;padding:30px 15px;margin-bottom:15px;color:rgba(0,0,0,0.7)}
@media(min-width:1200px){.xilinx-bs3 .xilinxEvent .col-lg-1{width:10%}
}
.xilinx-bs3 .xilinxEvent img{-moz-border-radius:15%;-webkit-border-radius:15%;border-radius:15%;width:80px;height:80px}
.xilinx-bs3 .xilinxEvent a h4{color:#167fa2}
.xilinx-bs3 .xilinxEvent a:hover h4{color:#d11414}
.xilinx-bs3 .xilinxEvent p{color:#262626}
.xilinx-bs3 .xilinxEvent span{margin-right:5px}
@media(max-width:991px){.xilinx-bs3 .xilinxEvent span{width:15px}
}
.xilinx-bs3 .xilinxEvent hr{margin-top:10px;margin-bottom:10px}
.xilinx-bs3 .xilinxDropdownNav{margin-bottom:25px}
.xilinx-bs3 .xilinxDropdownNav .dropdown button,.xilinx-bs3 .xilinxDropdownNav .dropdown ul>li>a{background-color:#f2f2f2;color:#4c4c4c;height:42px;width:100%;line-height:42px;text-align:left;padding:0 0 0 63px;background-size:38px 30px;border-top-width:0 !important;border-bottom-width:0 !important;border-right-width:0 !important;background-repeat:no-repeat;background-position:15px center}
.xilinx-bs3 .xilinxDropdownNav .dropdown button span.fa,.xilinx-bs3 .xilinxDropdownNav .dropdown ul>li>a span.fa{float:right;display:block;position:absolute;right:15px;top:16px;font-size:12px;padding:0}
.xilinx-bs3 .xilinxDropdownNav .dropdown button:hover,.xilinx-bs3 .xilinxDropdownNav .dropdown ul>li>a:hover{background-color:#d2d2d2}
.xilinx-bs3 .xilinxDropdownNav .dropdown.open ul li a span.fa{-webkit-transform:rotate(180deg);-ms-transform:rotate(180deg);transform:rotate(180deg)}
.xilinx-bs3 .xilinxDropdownNav .dropdown ul{border:0;padding:0;margin:-42px 0 0}
.xilinx-bs3 .xilinxDropdownNav .dropdown ul li{border-bottom:1px solid #d2d2d2}
.xilinx-bs3 .xilinxDownloadNavigation .tabs-left ul li{padding:0;width:100%}
.xilinx-bs3 .xilinxDownloadNavigation .tabs-left ul li a{margin:0;padding:0;border:0;padding:4px}
.xilinx-bs3 .xilinxDownloadNavigation .tabs-left ul li a:hover{background-color:transparent;border:0}
.xilinx-bs3 .xilinxDownloadNavigation .tabs-left ul li.active a{background-color:#262626;-moz-border-radius:0;-webkit-border-radius:0;border-radius:0;color:#fff}
.xilinx-bs3 .xilinxDCDownloadGroup{margin:15px 0;border:1px solid #d2d2d2;padding:15px;background-color:#f2f2f2}
.xilinx-bs3 .xilinxDCDownloadGroup h2 span{font-size:18px;color:#4c4c4c;line-height:1}
.xilinx-bs3 .xilinxDCDownloadGroup .alert{padding:10px 15px;background-color:#fff}
.xilinx-bs3 .xilinxDCDownloadGroup .alert ul{list-style-type:disc;padding-left:40px}
.xilinx-bs3 .xilinxDCDownloadGroup .alert h3{color:#d11414}
.xilinx-bs3 .xilinxDCDownloadGroup .alert h3 span{padding-right:6px;color:#262626}
.xilinx-bs3 .xilinxDCDownloadGroup .alert h3 span.fa-warning{font-size:20px}
.xilinx-bs3 .xilinxDCDownloadGroup ul{list-style:none;padding-left:0}
.xilinx-bs3 .xilinxDCDownloadGroup ul li{padding:0}
.xilinx-bs3 .xilinxDCDownloadGroup ul li.download-links{margin:0 0 5px 0;background-color:#fff;border:0;padding:9px;font-size:14px;-moz-border-radius:0;-webkit-border-radius:0;border-radius:0}
.xilinx-bs3 .xilinxDCDownloadGroup ul li.download-links .fa{margin-right:4px}
.xilinx-bs3 .subdued{color:#4c4c4c}
.xilinx-bs3 .xilinxDCArchive .panel-group{background:#f2f2f2;margin-bottom:2px}
.xilinx-bs3 .xilinxDCArchive .accordion-toggle{padding:8px 15px;display:block;cursor:pointer}
.xilinx-bs3 .xilinxDAMList{padding:0;margin-bottom:0}
.xilinx-bs3 .xilinxCourseOutline>.row{padding-top:20px;padding-bottom:10px;border-top:1px solid #d2d2d2}
.xilinx-bs3 .xilinxCourseOutline .list-wrapper{padding:0}
.xilinx-bs3 .xilinxCourseOutline ol{padding:0;list-style:none}
.xilinx-bs3 .xilinxCourseOutline ol li{border-bottom:1px solid #d2d2d2;position:relative;padding:20px 15px 15px 60px;float:left;width:100%}
.xilinx-bs3 .xilinxCourseOutline ol li .section{position:absolute;top:20px;left:15px}
.xilinx-bs3 .xilinxCourseOutline ol li .title{font-weight:bold;display:block;margin-bottom:5px}
.xilinx-bs3 .xilinxCourseOutline ol li .icons{display:block;padding-top:5px;color:#262626}
.xilinx-bs3 .xilinxCourseOutline ol li .icons .class-icon{display:inline-block;width:30px;text-align:left;float:left}
.xilinx-bs3 .xilinxCourseOutline ol li:first-of-type{padding-top:0}
.xilinx-bs3 .xilinxCourseOutline ol li:first-of-type .section{top:0}
.xilinx-bs3 .xilinxCourseOutline ol li:first-of-type .icons{top:0}
.xilinx-bs3 .xilinxCourseOutline ol li:last-of-type{border-bottom:0}
@media(min-width:768px){.xilinx-bs3 .xilinxCourseOutline ol li{padding-right:150px}
.xilinx-bs3 .xilinxCourseOutline ol li .icons{position:absolute;top:20px;right:15px;padding-top:0}
.xilinx-bs3 .xilinxCourseOutline ol li .icons .class-icon{float:none;text-align:center}
}
.xilinx-bs3 .xilinxCarousel{border:1px solid #d2d2d2;padding:15px;margin-bottom:15px}
.xilinx-bs3 .xilinxCarousel>h3{text-align:center}
.xilinx-bs3 .xilinxCarousel .carousel .carousel-inner .item .carousel-image{width:100%;height:100%;float:left;text-align:center}
.xilinx-bs3 .xilinxCarousel .carousel .carousel-inner .item .carousel-image figure{height:80%}
.xilinx-bs3 .xilinxCarousel .carousel .carousel-inner .item .carousel-image figure a img{margin:0 auto;max-height:100%}
.xilinx-bs3 .xilinxCarousel .carousel .carousel-inner .item .carousel-caption{width:100%;float:left;position:relative;left:0;right:0;bottom:0;padding:0;text-shadow:none;text-align:left;color:#262626}
.xilinx-bs3 .xilinxCarousel .carousel .carousel-inner .item .carousel-caption h4{margin-bottom:5px}
.xilinx-bs3 .xilinxCarousel .carousel.carousel-horiz .carousel-inner .item .carousel-image{width:50%}
.xilinx-bs3 .xilinxCarousel .carousel.carousel-horiz .carousel-inner .item .carousel-image.full-width{width:100%}
.xilinx-bs3 .xilinxCarousel .carousel.carousel-horiz .carousel-inner .item .carousel-image figure{height:100%}
.xilinx-bs3 .xilinxCarousel .carousel.carousel-horiz .carousel-inner .item .carousel-image figure a img{max-height:80%}
.xilinx-bs3 .xilinxCarousel .carousel.carousel-horiz .carousel-inner .item .carousel-caption{margin-top:0;width:50%;padding-left:10px;height:100%;overflow:hidden}
.xilinx-bs3 .xilinxCarousel .carousel.carousel-horiz .carousel-inner .item.align-right .carousel-image{float:right}
.xilinx-bs3 .xilinxCarousel .carousel.carousel-horiz .carousel-inner .item.align-right .carousel-caption{float:left}
.xilinx-bs3 .xilinxCarousel .carousel.carousel-stacked .carousel-inner .item .carousel-image{height:60%}
.xilinx-bs3 .xilinxCarousel .carousel.carousel-stacked .carousel-inner .item .carousel-caption{padding-top:10px;height:40%;box-sizing:border-box;min-height:50px}
.xilinx-bs3 .xilinxCarousel .carousel-control{background-image:none;background:#4c4c4c;filter:none;width:22px;height:22px;-moz-border-radius:50%;-webkit-border-radius:50%;border-radius:50%;top:35%}
.xilinx-bs3 .xilinxCarousel .carousel-control span.fa{color:#fff;position:absolute;top:4px;left:4px}
.xilinx-bs3 .xilinxCarousel .carousel-control.left{left:-25px}
.xilinx-bs3 .xilinxCarousel .carousel-control.right{right:-25px}
.xilinx-bs3 .xilinxCarousel .carousel-control.right span.fa{left:8px}
.xilinx-bs3 .xilinxCallToAction{background:#f2f2f2;padding:15px;margin-bottom:15px}
.xilinx-bs3 .xilinxCallToAction ul{margin-top:10px;padding-left:0;list-style:none}
.xilinx-bs3 .xilinxCallToAction ul li span{font-weight:bold}
.xilinx-bs3 .xilinxCallToAction ul li span.strike{font-weight:normal;text-decoration:line-through}
.xilinx-bs3 .xilinxCallToAction .btn-group ul{width:100%}
.xilinx-bs3 .xilinxBuyBox{border:1px solid #d2d2d2;padding:15px;margin-bottom:15px}
.xilinx-bs3 .xilinxBuyBox h4{display:inline-block;width:100%;text-align:center;background:#f2f2f2;border:1px dotted #d2d2d2;border-width:1px 0;font-size:12px;margin:8px 0 5px 0;padding:0;line-height:24px;font-weight:bold}
.xilinx-bs3 .xilinxBuyBox span{font-weight:bold}
.xilinx-bs3 .xilinxBuyBox span.fa{padding-right:10px}
.xilinx-bs3 .xilinxBuyBox ul{padding-left:0;list-style:none}
.xilinx-bs3 .xilinxBuyBox ul li ul{margin-left:22px}
.xilinx-bs3 .xilinxBuyBox hr{border:medium solid #d2d2d2;clear:both;display:block;float:left;margin:2px;width:100%}
.xilinx-bs3 .xilinxButtonTabs ul.nav{border-bottom:0;margin-bottom:10px}
.xilinx-bs3 .xilinxButtonTabs ul.nav li{border:0;margin-right:5px;margin-bottom:5px;float:none;display:inline-block}
@media(min-width:768px){.xilinx-bs3 .xilinxButtonTabs ul.nav li{margin-right:10px}
}
.xilinx-bs3 .xilinxButtonTabs ul.nav li a{padding:4px 17px;background:0;-moz-border-radius:5px;-webkit-border-radius:5px;border-radius:5px}
.xilinx-bs3 .xilinxButtonTabs ul.nav li a span{font-size:14px}
.xilinx-bs3 .xilinxButton{margin-bottom:15px}
.xilinx-bs3 .xilinxBreadcrumb .breadcrumb{padding:15px 0 10px 0;font-size:12px;background-color:transparent;margin-bottom:5px}
.xilinx-bs3 .xilinxBreadcrumb .breadcrumb li.active{color:#262626}
.xilinx-bs3 .xilinxBreadcrumb .breadcrumb li:before{content:"\f054";color:#4c4c4c;font:normal normal normal 8px/1 FontAwesome}
.xilinx-bs3 .xilinxBreadcrumb .breadcrumb li:first-child:before{content:"";display:none}
.xilinx-bs3 .xilinxBlog{margin-bottom:15px}
.xilinx-bs3 .xilinxBlog>ul{padding-left:10px}
.xilinx-bs3 .xilinxBlog ul{padding-left:0;list-style:none}
.xilinx-bs3 .xilinxBlog ul li{font-size:14px;line-height:20px}
.xilinx-bs3 .xilinxBlog ul li.info{font-size:12px;display:inline-block;margin-right:20px;margin-left:1px}
.xilinx-bs3 .xilinxBlog ul li span.fa{margin-right:7px}
.xilinx-bs3 .xilinxBlog ul li span.fa-eye{margin-left:10px}
.xilinx-bs3 .xilinxBlog ul li ul{margin-bottom:10px}
.xilinx-bs3 .xilinxBlog a.viewMore{font-family:'Roboto',sans-serif;font-weight:400}
.xilinx-bs3 .xilinxAlert .alert{border:1px solid #d2d2d2;padding:15px;-moz-border-radius:0;-webkit-border-radius:0;border-radius:0;margin-bottom:15px}
.xilinx-bs3 .xilinxAlert .alert h3{color:#d11414}
.xilinx-bs3 .xilinxARActionBox{border:1px solid #d2d2d2;padding:15px;margin-bottom:15px}
.xilinx-bs3 .xilinxARActionBox ul{list-style:none;padding-left:0}
.xilinx-bs3 .myProfileContainer>.row>.col-xs-12{min-height:0}
.xilinx-bs3 .myProfileContainer>.row>.col-xs-12>.mainParsys>*:first-child{margin-top:20px}
.xilinx-bs3 .myProfileContainer>.row>.col-xs-12>.mainParsys>*:last-child{margin-bottom:50px}
@media(min-width:992px){.xilinx-bs3 .profile-banner{border-bottom:1px solid #262626}
}
@media(min-width:992px){.xilinx-bs3 .profile-banner{height:390px;padding-bottom:0}
}
@media(max-width:991px){.xilinx-bs3 .profile-banner>.container{width:100%}
}
@media(max-width:991px){.xilinx-bs3 .profile-banner>.container .profile-summary-col{padding:0;width:100%}
}
.xilinx-bs3 .profile-banner>.container .profile-summary-col .profile-summary{height:390px;background:rgba(209,20,20,0.45)}
.xilinx-bs3 .profile-banner>.container .profile-summary-col .profile-summary h1{text-transform:uppercase;text-align:center;padding-top:45px;color:#fff}
.xilinx-bs3 .profile-banner>.container .profile-summary-col .profile-summary img{display:block;height:150px;width:150px;margin:10px auto}
.xilinx-bs3 .profile-banner>.container .profile-summary-col .profile-summary span{display:block;text-align:center;font-size:16px;font-weight:bold;color:#fff;margin:5px}
.xilinx-bs3 .profile-banner>.container .profile-summary-col .profile-summary a{display:block;text-align:center;font-size:14px;color:#fff}
.xilinx-bs3 .profile-banner>.container .center{height:auto}
@media(min-width:992px){.xilinx-bs3 .profile-banner>.container .center{height:390px}
}
@media(max-width:991px){.xilinx-bs3 .profile-banner>.container .center{padding:60px 15px}
}
.xilinx-bs3 .profile-banner>.container .center .row{height:100%}
.xilinx-bs3 .profile-banner>.container .center .row ul{padding:0;width:304px;margin:0 auto}
@media(min-width:768px){.xilinx-bs3 .profile-banner>.container .center .row ul{width:606px}
}
.xilinx-bs3 .profile-banner>.container .center .row ul li{display:block;float:left;box-sizing:content-box;border-top:1px solid #4c4c4c;border-left:1px solid #4c4c4c;border-bottom:1px solid #4c4c4c;-webkit-transition:background-color .4s ease;transition:background-color .4s ease}
@media(max-width:767px){.xilinx-bs3 .profile-banner>.container .center .row ul li:nth-child(2n){border-right:1px solid #4c4c4c}
.xilinx-bs3 .profile-banner>.container .center .row ul li:nth-child(n+3){border-top:0}
}
@media(min-width:768px){.xilinx-bs3 .profile-banner>.container .center .row ul li:nth-child(4n){border-right:1px solid #4c4c4c}
.xilinx-bs3 .profile-banner>.container .center .row ul li:nth-child(n+5){border-top:0}
}
.xilinx-bs3 .profile-banner>.container .center .row ul li:last-child{border-right:1px solid #4c4c4c}
.xilinx-bs3 .profile-banner>.container .center .row ul li.active{background-color:rgba(209,20,20,0.45)}
.xilinx-bs3 .profile-banner>.container .center .row ul li:hover{background-color:rgba(209,20,20,0.45)}
.xilinx-bs3 .profile-banner>.container .center .row ul li a{color:#fff;width:150px;height:150px;display:block;text-align:center}
.xilinx-bs3 .profile-banner>.container .center .row ul li a span{font-size:50px;display:block;padding-top:45px;padding-bottom:5px}
.xilinx-bs3 .xilinxCommunityFeed{background:#f2f2f2;padding:15px;margin-bottom:40px}
.xilinx-bs3 .xilinxCommunityFeed .seeAll{margin-left:10px;font-family:'Open Sans',sans-serif;font-weight:400;font-size:14px}
.xilinx-bs3 .xilinxCommunityFeed button{float:right;background-color:transparent;color:#262626;padding:0 5px}
.xilinx-bs3 .xilinxCommunityFeed button .fa{padding:0 5px}
.xilinx-bs3 .xilinxCommunityFeed ul{list-style-type:none;padding-left:0}
.xilinx-bs3 .xilinxCommunityFeed ul>li{display:block;width:100%;float:left;overflow:hidden;margin-bottom:10px}
.xilinx-bs3 .xilinxCommunityFeed ul>li>ol{float:left;list-style:none;padding-left:0;margin-bottom:6px}
.xilinx-bs3 .xilinxCommunityFeed ul>li>ol>li{display:block;float:left;padding-right:10px;position:relative}
.xilinx-bs3 .xilinxCommunityFeed ul>li>ol>li:after{font-family:'FontAwesome';font-style:normal;font-weight:400;line-height:1;display:inline-block;content:"\f054";width:20px;position:relative;left:10px;color:#4c4c4c}
.xilinx-bs3 .xilinxCommunityFeed ul>li>ol>li:first-child,.xilinx-bs3 .xilinxCommunityFeed ul>li>ol>li:nth-child(2){line-height:16px}
.xilinx-bs3 .xilinxCommunityFeed ul>li>ol>li:first-child a span,.xilinx-bs3 .xilinxCommunityFeed ul>li>ol>li:nth-child(2) a span{font-size:12px;color:#4c4c4c}
.xilinx-bs3 .xilinxCommunityFeed ul>li>ol>li:nth-child(3){float:none;clear:both}
.xilinx-bs3 .xilinxCommunityFeed ul>li>ol>li:last-child:after{display:none}
.xilinx-bs3 .xilinxCommunityFeed ul>li>ol>li>a{padding:0}
.xilinx-bs3 .xilinxBrowseDocumentation{margin-bottom:40px}
.xilinx-bs3 .xilinxBrowseDocumentation .panel{background:#f2f2f2;padding:15px}
.xilinx-bs3 .xilinxBrowseDocumentation .panel ul{height:250px;overflow-y:auto;list-style:none;padding:0;margin:0 -15px 10px}
.xilinx-bs3 .xilinxBrowseDocumentation .panel ul li a{padding:5px 15px;display:block}
.xilinx-bs3 .xilinxBrowseDocumentation .panel ul li.active a{background-color:#262626;color:#fff}
.xilinx-bs3 .xilinxBrowseDocumentation .panel ul li:hover a{background-color:#4c4c4c;color:#fff}
.xilinx-bs3 .xilinxBrowseAnswerRecords{margin-bottom:40px}
.xilinx-bs3 .xilinxBrowseAnswerRecords .categories{background:#f2f2f2;padding:15px;height:320px;overflow-y:auto}
.xilinx-bs3 .xilinxBrowseAnswerRecords .categories ul{padding-left:0;list-style:none;margin:0 -15px 10px}
.xilinx-bs3 .xilinxBrowseAnswerRecords .categories ul li a{padding:5px 15px;display:block}
.xilinx-bs3 .xilinxBrowseAnswerRecords .categories ul li.active a{background-color:#262626;color:#fff}
.xilinx-bs3 .xilinxBrowseAnswerRecords .categories ul li:hover a{background-color:#4c4c4c;color:#fff}
.xilinx-bs3 .xilinxBrowseAnswerRecords .subcategories{background:#f2f2f2;padding:15px;height:320px;overflow-y:auto}
.xilinx-bs3 .xilinxBrowseAnswerRecords .subcategories .tab-content ul{-moz-column-count:3;-moz-column-gap:20px;-webkit-column-count:3;-webkit-column-gap:20px;column-count:3;column-gap:20px;padding-left:0;margin-bottom:0;list-style:none}
.xilinx-bs3 .xilinxBrowseAnswerRecords .subcategories .tab-content ul li a{padding:5px 15px;display:inline-block}
.xilinx-bs3 .xilinxBrowseAnswerRecords h3{margin-bottom:5px}
.xilinx-bs3 .xilinxSingleButtonSlab .slabs .image-container{margin-bottom:60px}
.xilinx-bs3 .xilinxSingleButtonSlab .slabs .image-container img{max-width:300px}
.xilinx-bs3 .xilinxMultipleVideosSlab .slabs a.btn{margin-bottom:60px}
.xilinx-bs3 .xilinxMultipleVideosSlab .slabs .col-md-4 .video-container{max-width:550px;margin:30px auto}
@media(min-width:992px){.xilinx-bs3 .xilinxMultipleVideosSlab .slabs .col-md-4 .video-container{margin-bottom:0}
}
@media(max-width:991px){.xilinx-bs3 .xilinxMultipleButtonsSlab .slabs p{margin-bottom:60px}
}
@media(min-width:992px){.xilinx-bs3 .xilinxMultipleButtonsSlab .slabs{text-align:left}
.xilinx-bs3 .xilinxMultipleButtonsSlab .slabs .col-md-pull-5{left:auto}
.xilinx-bs3 .xilinxMultipleButtonsSlab .slabs .align{display:flex;align-items:center}
.xilinx-bs3 .xilinxMultipleButtonsSlab .slabs p{margin-bottom:0}
}
.xilinx-bs3 .xilinxMultipleButtonsSlab .slabs a.btn{margin-bottom:10px}
.xilinx-bs3 .xilinxDoubleButtonSlab{position:relative}
@media(min-width:768px){.xilinx-bs3 .xilinxDoubleButtonSlab .overlay{position:absolute;background:rgba(0,0,0,0.35);width:50%;height:100%;right:0}
}
.xilinx-bs3 .xilinxDoubleButtonSlab .slabs img{margin:0 0 30px 0}
@media(min-width:992px){.xilinx-bs3 .xilinxDoubleButtonSlab .slabs img{margin:0 0 30px 0}
}
.xilinx-bs3 .xilinxDoubleButtonSlab .slabs .video-wrapper{margin:0 auto 30px;height:auto;width:100%}
@media(min-width:768px){.xilinx-bs3 .xilinxDoubleButtonSlab .slabs .video-wrapper{height:158px;width:282.5px}
}
@media(min-width:992px){.xilinx-bs3 .xilinxDoubleButtonSlab .slabs .video-wrapper{height:210px;width:375px;margin:0 auto 30px}
}
@media(max-width:767px){.xilinx-bs3 .xilinxDoubleButtonSlab .slabs a.btn{margin-bottom:30px}
.xilinx-bs3 .xilinxDoubleButtonSlab .slabs a.btn.spacer{margin-bottom:90px}
}
.xilinx-bs3 .xilinxButtonVideoImageSlab .slabs{position:relative}
.xilinx-bs3 .xilinxButtonVideoImageSlab .slabs .overlay{position:absolute;width:100%;height:100%;top:0;left:0;background-color:rgba(255,255,255,0.95);-webkit-transition:background-color .4s ease;transition:background-color .4s ease}
.xilinx-bs3 .xilinxButtonVideoImageSlab .slabs:hover .overlay{background-color:rgba(255,255,255,0.85)}
@media(min-width:992px){.xilinx-bs3 .xilinxButtonVideoImageSlab .slabs{text-align:left}
.xilinx-bs3 .xilinxButtonVideoImageSlab .slabs .col-md-pull-5{left:auto}
.xilinx-bs3 .xilinxButtonVideoImageSlab .slabs .align{display:flex;align-items:center}
}
@media(max-width:991px){.xilinx-bs3 .xilinxButtonVideoImageSlab .slabs .video-wrapper,.xilinx-bs3 .xilinxButtonVideoImageSlab .slabs .image-container{margin-top:50px}
}
.xilinx-bs3 .slabs{text-align:center;padding:90px 0;background-color:#fff;background-size:cover;background-repeat:no-repeat}
@media(min-width:768px){.xilinx-bs3 .slabs{padding:120px 0}
}
.xilinx-bs3 .slabs .section-header{margin-top:-30px;margin-bottom:60px}
.xilinx-bs3 .slabs .section-header hr{width:55px;border-color:#d11414;margin-top:0;margin-bottom:20px}
.xilinx-bs3 .slabs .section-header span{font-size:16px;letter-spacing:2px;text-transform:uppercase}
.xilinx-bs3 .slabs a.btn,.xilinx-bs3 .slabs button.btn{padding:12px 30px;-moz-border-radius:0;-webkit-border-radius:0;border-radius:0;border:1px solid #262626;background-color:transparent;color:inherit;-webkit-transition:all .4s ease;transition:all .4s ease}
.xilinx-bs3 .slabs a.btn>span,.xilinx-bs3 .slabs button.btn>span{margin-left:10px}
.xilinx-bs3 .slabs a.btn:hover,.xilinx-bs3 .slabs button.btn:hover{background-color:rgba(255,255,255,0.2)}
.xilinx-bs3 .slabs.background-grey{background-color:#f2f2f2}
.xilinx-bs3 .slabs.color-grey a.btn:hover,.xilinx-bs3 .slabs.color-grey button.btn:hover{background-color:#262626;color:#fff}
.xilinx-bs3 .slabs.color-white{color:#fff}
.xilinx-bs3 .slabs.color-white h1,.xilinx-bs3 .slabs.color-white h2{color:inherit}
.xilinx-bs3 .slabs.color-white a.btn{border:1px solid #fff}
.xilinx-bs3 .slabs p{margin-bottom:30px}
.xilinx-bs3 .productOverview .subcategories ul{-moz-column-count:2;-moz-column-gap:40px;-webkit-column-count:2;-webkit-column-gap:40px;column-count:2;column-gap:40px}
.xilinx-bs3 .productOverview .subcategories ul li{break-inside:avoid-column}
.xilinx-bs3 .subscriptions form{padding:0;background-color:transparent}
.xilinx-bs3 .subscriptions form .panel .panel-body .form-inline label input[type=radio]{margin:10px 6px 0 15px}
.xilinx-bs3 .subscriptions form .panel .panel-body .form-inline label:first-of-type input[type=radio]{margin:10px 6px 0 0}
.xilinx-bs3 .subscriptions form .panel .panel-body .checkbox-wrapper{border-bottom:1px solid #d2d2d2;padding-bottom:5px;margin-bottom:10px}
.xilinx-bs3 .subscriptions form .panel .panel-body .checkbox-wrapper input[type=checkbox]{margin:10px 6px 0 0}
.xilinx-bs3 .subscriptions form .panel .panel-body .checkbox-wrapper input[type=checkbox]:checked+label{color:#262626}
.xilinx-bs3 .subscriptions form .panel .panel-body ul{list-style-type:none;padding-left:0;-moz-column-count:1;-moz-column-gap:20px;-webkit-column-count:1;-webkit-column-gap:20px;column-count:1;column-gap:20px}
@media(min-width:768px){.xilinx-bs3 .subscriptions form .panel .panel-body ul{-moz-column-count:2;-moz-column-gap:20px;-webkit-column-count:2;-webkit-column-gap:20px;column-count:2;column-gap:20px}
}
@media(min-width:992px){.xilinx-bs3 .subscriptions form .panel .panel-body ul{-moz-column-count:3;-moz-column-gap:20px;-webkit-column-count:3;-webkit-column-gap:20px;column-count:3;column-gap:20px}
}
@media(min-width:1200px){.xilinx-bs3 .subscriptions form .panel .panel-body ul{padding-right:150px}
}
.xilinx-bs3 .subscriptions form .panel .panel-body ul li label{color:#262626}
.xilinx-bs3 .subscriptions form .panel .panel-body ul li input[type=checkbox]{margin:10px 6px 0 0}
.xilinx-bs3 .subscriptions form .panel .panel-body ul li input[type=checkbox]:checked+label{color:#262626}
.xilinx-bs3 .lounges ul{list-style-type:none;padding:0;float:left;width:100%;margin-bottom:30px}
.xilinx-bs3 .lounges ul>li{background-color:#f2f2f2;padding:10px 15px;margin-bottom:1px;width:100%;float:left}
.xilinx-bs3 .lounges ul>li>ol{list-style-type:none;padding:0}
.xilinx-bs3 .lounges ul>li>ol>li{display:inline-block}
.xilinx-bs3 .lounges ul>li>ol>li:nth-child(1){width:100%}
@media(min-width:768px){.xilinx-bs3 .lounges ul>li>ol>li:nth-child(1){width:70%}
}
@media(min-width:992px){.xilinx-bs3 .lounges ul>li>ol>li:nth-child(1){width:75%}
}
@media(min-width:1200px){.xilinx-bs3 .lounges ul>li>ol>li:nth-child(1){width:80%}
}
.xilinx-bs3 .lounges ul>li>ol>li:nth-child(2){color:#d11414;font-style:italic}
@media(min-width:768px){.xilinx-bs3 .lounges ul>li>ol>li:nth-child(3){float:right}
}
.xilinx-bs3 .lounges ul>li>ol>li:nth-child(3) a{font-weight:bold;padding-left:35px}
@media(min-width:768px){.xilinx-bs3 .lounges ul>li>ol>li:nth-child(3) a{padding-left:0}
}
.xilinx-bs3 .docalerts form{padding:0;background-color:transparent}
.xilinx-bs3 .docalerts form .panel .panel-body .input-group.filter{width:100%;margin-bottom:15px}
.xilinx-bs3 .docalerts form .panel .panel-body .input-group.filter span{border:0;position:absolute;top:8px;left:0;z-index:99;background:transparent;color:#d2d2d2}
.xilinx-bs3 .docalerts form .panel .panel-body .input-group.filter input{width:100%;box-shadow:none;border-radius:0;padding:5px 5px 5px 40px;height:42px}
.xilinx-bs3 .docalerts form .panel .panel-body span{font-size:14px;color:#262626}
.xilinx-bs3 .docalerts form .panel .panel-body .checkbox{padding-left:20px;margin-top:0;margin-bottom:25px}
.xilinx-bs3 .docalerts form .panel .panel-body .checkbox label{font-weight:400}
.xilinx-bs3 .docalerts form .panel .panel-body select{width:100%;border-bottom:0;padding:15px 0;height:300px}
.xilinx-bs3 .docalerts form .panel .panel-body select option{padding:0 20px}
.xilinx-bs3 .docalerts form .panel .panel-body button{width:100%;margin-top:-1px;margin-bottom:15px}
.xilinx-bs3 .docalerts form .panel .panel-body button[data-function="remove-selected"] span{color:#fff;margin-right:10px}
.xilinx-bs3 .docalerts form .panel .panel-body button[data-function="add-selected"] span{color:#fff;margin-left:10px}
.xilinx-bs3 .docalerts form .panel .panel-body button.select-all{display:inline;width:auto;background-color:transparent;padding:0;color:#167fa2;margin-bottom:10px;margin-top:2px}
.xilinx-bs3 .docalerts form .panel .panel-body button.select-all:hover{color:#d11414}
.xilinx-bs3 .docalerts form .panel .panel-body button.select-all:first-of-type{padding-right:10px}
.xilinx-bs3 .docalerts form .panel .panel-body button.select-all:last-of-type{padding-left:10px}
.xilinx-bs3 .docalerts form .panel:last-of-type{border-bottom:1px solid #d2d2d2}
.xilinx-bs3 .bookmarks .bookmark-container{display:none}
.xilinx-bs3 .bookmarks .bookmark-container .gray{color:#4c4c4c}
.xilinx-bs3 .bookmarks form{background-color:transparent;padding:0}
.xilinx-bs3 .bookmarks form table thead tr th button{padding:0;background-color:transparent;min-width:80px;color:#fff}
.xilinx-bs3 .bookmarks form table thead tr th button span{margin-right:5px}
.xilinx-bs3 .bookmarks form table thead tr th button:hover{color:#d11414}
.xilinx-bs3 .bookmarks form table tbody tr td:last-of-type{text-align:center}
.xilinx-bs3 .avatarSelect ul{list-style:none;padding:0}
.xilinx-bs3 .avatarSelect ul li{text-align:center;padding:0;margin-bottom:10px}
.xilinx-bs3 .avatarSelect ul li button{background-color:transparent;padding:20px;-moz-border-radius:10px;-webkit-border-radius:10px;border-radius:10px}
.xilinx-bs3 .avatarSelect ul li input[type="radio"]{display:none}
.xilinx-bs3 .avatarSelect ul li.active button{background-color:#d2d2d2}
@media print{body.modal-open{overflow:hidden !important;height:100%}
body.modal-open .modal-backdrop{background:white !important;opacity:1 !important}
.xilinx-bs3 header .top-nav,.xilinx-bs3 header .main-nav{display:none}
.xilinx-bs3 footer .main-footer{display:none}
.xilinx-bs3 footer .sub-footer .copyright-menu{display:none}
.xilinx-bs3 footer .sub-footer .social-menu{display:none}
.xilinx-bs3 .backToTop{display:none}
.xilinx-bs3 .tab-pane{position:relative !important;left:0 !important;height:auto !important;opacity:1 !important}
.xilinx-bs3 .panel-collapse.collapse{display:block !important;height:auto !important}
.xilinx-bs3 [data-component="video-promo-carousel"],.xilinx-bs3 .xilinxCarousel,.xilinx-bs3 .carousel{display:none}
.xilinx-bs3 a:after{display:none}
.xilinx-bs3 .xilinxSearch{display:none}
.xilinx-bs3 ul li.active a{background:black !important;color:white !important}
.xilinx-bs3 ul li.active a span{color:white !important}
.xilinx-bs3 form .agreement .form_row .form_rightcol .textarea{overflow:visible;max-height:none}
.xilinx-bs3 .quickLinks{display:none}
}
.xilinx-bs3 .video-js .vjs-big-play-button,.xilinx-bs3 .video-js .vjs-loading-spinner{display:none}
.xilinx-bs3 .video-js .vjs-overlay.vjs-overlay-cover,.xilinx-bs3 .video-js .vjs-overlay.vjs-overlay-pause-cover{width:100%;height:100%;top:0;left:0;background:rgba(0,0,0,0.4);-webkit-transition:background .4s ease;transition:background .4s ease;cursor:pointer}
.xilinx-bs3 .video-js .vjs-overlay.vjs-overlay-cover h3,.xilinx-bs3 .video-js .vjs-overlay.vjs-overlay-pause-cover h3{position:absolute;bottom:5px;left:0;background:#262626;color:rgba(255,255,255,0.7);padding:10px 15px;max-width:85%;text-align:left;font-family:'Open Sans',sans-serif;font-weight:400;font-size:14px;line-height:20px;-webkit-transition:color .4s ease;transition:color .4s ease}
.xilinx-bs3 .video-js .vjs-overlay.vjs-overlay-cover:after,.xilinx-bs3 .video-js .vjs-overlay.vjs-overlay-pause-cover:after{content:"\f144";position:absolute;width:100%;font:normal normal normal 14px/1 FontAwesome;font-size:90px;text-rendering:auto;left:50%;top:50%;width:90px;height:90px;opacity:.6;-webkit-transform:translate(-50%,-50%);-ms-transform:translate(-50%,-50%);transform:translate(-50%,-50%);-webkit-transition:opacity .4s ease;transition:opacity .4s ease}
.xilinx-bs3 .video-js .vjs-overlay.vjs-overlay-cover:hover,.xilinx-bs3 .video-js .vjs-overlay.vjs-overlay-pause-cover:hover{background:rgba(0,0,0,0.7)}
.xilinx-bs3 .video-js .vjs-overlay.vjs-overlay-cover:hover h3,.xilinx-bs3 .video-js .vjs-overlay.vjs-overlay-pause-cover:hover h3{color:rgba(255,255,255,0.4)}
.xilinx-bs3 .video-js .vjs-overlay.vjs-overlay-cover:hover:after,.xilinx-bs3 .video-js .vjs-overlay.vjs-overlay-pause-cover:hover:after{opacity:.7;color:rgba(255,255,255,0.7)}
.xilinx-bs3 .video-js.loading-waiting .vjs-overlay.vjs-overlay-cover:after{content:"\f110";margin-left:-45px;margin-top:-45px;-webkit-animation:fa-spin 1s infinite steps(8);animation:fa-spin 1s infinite steps(8)}
.xilinx-bs3 .video-js button{background:none !important}
.xilinx-bs3 .video-js form{background-color:rgba(0,0,0,0.75)}
.xilinx-bs3 .video-js .vjs-social-overlay,.xilinx-bs3 .video-js .vjs-social-title,.xilinx-bs3 .video-js .vjs-social-share-links{color:#fff}
.xilinx-bs3 .video-js .vjs-social-overlay a,.xilinx-bs3 .video-js .vjs-social-title a,.xilinx-bs3 .video-js .vjs-social-share-links a{color:#fff !important}
.xilinx-bs3 .video-js .vjs-social-overlay a:hover,.xilinx-bs3 .video-js .vjs-social-title a:hover,.xilinx-bs3 .video-js .vjs-social-share-links a:hover{color:#fff}
.xilinx-bs3 .video-js .vjs-social-overlay .vjs-social-direct-link,.xilinx-bs3 .video-js .vjs-social-overlay .vjs-social-embed-code,.xilinx-bs3 .video-js .vjs-social-overlay .vjs-social-start-from{float:none}
.xilinx-bs3 .video-js .vjs-social-description{display:none}
.xilinx-bs3 .video-js .vjs-close-button{background:transparent}
.xilinx-bs3 .video-js .vjs-close-button:hover{background:transparent}
.xilinx-bs3 .video-js .vjs-control:before{font-size:18px}
.xilinx-bs3 .video-wrapper{position:relative;width:100%;padding-bottom:56.25%}
.xilinx-bs3 .video-wrapper .video-js{position:absolute;width:100%;height:100%}
.xilinx-bs3 .video-wrapper .video-js video::-webkit-media-controls{display:none !important}
.xilinx-bs3 .video-wrapper .video-js.vjs-fullscreen{position:relative}
.smartbanner-show{margin-top:80px}
.smartbanner-show .smartbanner{display:block}
.smartbanner{position:absolute;left:0;top:-80px;display:none;width:100%;height:80px;line-height:80px;font-family:'Helvetica Neue',sans-serif;background:#f4f4f4;z-index:9998;-webkit-font-smoothing:antialiased;overflow:hidden;-webkit-text-size-adjust:none}
.smartbanner-container{margin:0 auto;white-space:nowrap}
.smartbanner-close{display:inline-block;vertical-align:middle;margin:0 5px 0 5px;font-family:'ArialRoundedMTBold',Arial;font-size:20px;text-align:center;color:#888;text-decoration:none;border:0;border-radius:14px;-webkit-font-smoothing:subpixel-antialiased}
.smartbanner-close:active,.smartbanner-close:hover{color:#aaa}
.smartbanner-icon{display:inline-block;vertical-align:middle;width:57px;height:57px;margin-right:12px;background-size:cover;border-radius:10px}
.smartbanner-info{display:inline-block;vertical-align:middle;width:44%;font-size:11px;line-height:1.2em;font-weight:bold}
.smartbanner-title{font-size:13px;line-height:18px}
.smartbanner-button{position:absolute;right:20px;top:0;bottom:0;margin:auto 0;height:24px;font-size:14px;line-height:24px;text-align:center;font-weight:bold;color:#6a6a6a;text-transform:uppercase;text-decoration:none;text-shadow:0 1px 0 rgba(255,255,255,0.8)}
.smartbanner-button:active,.smartbanner-button:hover{color:#aaa}
.smartbanner-ios{background:#f4f4f4;background:linear-gradient(to bottom,#f4f4f4,#cdcdcd);box-shadow:0 1px 2px rgba(0,0,0,0.5);line-height:80px}
.smartbanner-ios .smartbanner-close{border:0;width:18px;height:18px;line-height:18px;color:#888;text-shadow:0 1px 0 white}
.smartbanner-ios .smartbanner-close:active,.smartbanner-ios .smartbanner-close:hover{color:#aaa}
.smartbanner-ios .smartbanner-icon{background:rgba(0,0,0,0.6);background-size:cover;box-shadow:0 1px 3px rgba(0,0,0,0.3)}
.smartbanner-ios .smartbanner-info{color:#6a6a6a;text-shadow:0 1px 0 rgba(255,255,255,0.8)}
.smartbanner-ios .smartbanner-title{color:#4d4d4d;font-weight:bold}
.smartbanner-ios .smartbanner-button{padding:0 10px;min-width:10%;color:#6a6a6a;background:#efefef;background:linear-gradient(to bottom,#efefef,#dcdcdc);border-radius:3px;box-shadow:inset 0 0 0 1px #bfbfbf,0 1px 0 rgba(255,255,255,0.6),0 2px 0 rgba(255,255,255,0.7) inset}
.smartbanner-ios .smartbanner-button:active,.smartbanner-ios .smartbanner-button:hover{background:#dcdcdc;background:linear-gradient(to bottom,#dcdcdc,#efefef)}
.smartbanner-android .smartbanner-close{border:0;width:17px;height:17px;line-height:17px;margin-right:7px;color:#b1b1b3;background:#1c1e21;text-shadow:0 1px 1px #000;box-shadow:0 1px 2px rgba(0,0,0,0.8) inset,0 1px 1px rgba(255,255,255,0.3)}
.smartbanner-android .smartbanner-close:active,.smartbanner-android .smartbanner-close:hover{color:#eee}
.smartbanner-android .smartbanner-icon{background-color:transparent;box-shadow:none}
.smartbanner-android .smartbanner-info{color:#ccc;text-shadow:0 1px 2px #000}
.smartbanner-android .smartbanner-title{color:#fff;font-weight:bold}
.smartbanner-android .smartbanner-button{min-width:12%;color:#d1d1d1;padding:0;background:0;border-radius:0;box-shadow:0 0 0 1px #333,0 0 0 2px #dddcdc}
.smartbanner-android .smartbanner-button:active,.smartbanner-android .smartbanner-button:hover{background:0}
.smartbanner-android .smartbanner-button-text{text-align:center;display:block;padding:0 10px;background:#42b6c9;background:linear-gradient(to bottom,#42b6c9,#39a9bb);text-transform:none;text-shadow:none;box-shadow:none}
.smartbanner-android .smartbanner-button-text:active,.smartbanner-android .smartbanner-button-text:hover{background:#2ac7e1}
.smartbanner-windows{background:#f4f4f4;background:linear-gradient(to bottom,#f4f4f4,#cdcdcd);box-shadow:0 1px 2px rgba(0,0,0,0.5);line-height:80px}
.smartbanner-windows .smartbanner-close{border:0;width:18px;height:18px;line-height:18px;color:#888;text-shadow:0 1px 0 white}
.smartbanner-windows .smartbanner-close:active,.smartbanner-windows .smartbanner-close:hover{color:#aaa}
.smartbanner-windows .smartbanner-icon{background:rgba(0,0,0,0.6);background-size:cover;box-shadow:0 1px 3px rgba(0,0,0,0.3)}
.smartbanner-windows .smartbanner-info{color:#6a6a6a;text-shadow:0 1px 0 rgba(255,255,255,0.8)}
.smartbanner-windows .smartbanner-title{color:#4d4d4d;font-weight:bold}
.smartbanner-windows .smartbanner-button{padding:0 10px;min-width:10%;color:#6a6a6a;background:#efefef;background:linear-gradient(to bottom,#efefef,#dcdcdc);border-radius:3px;box-shadow:inset 0 0 0 1px #bfbfbf,0 1px 0 rgba(255,255,255,0.6),0 2px 0 rgba(255,255,255,0.7) inset}
.smartbanner-windows .smartbanner-button:active,.smartbanner-windows .smartbanner-button:hover{background:#dcdcdc;background:linear-gradient(to bottom,#dcdcdc,#efefef)}
</style>
<script>
const getCellValue =(tr, idx) => tr.children[idx].innerText || tr.children[idx].textContent;

const comparer = (idx, asc) =>(a, b) =>((v1, v2) =>
  v1 !== '' && v2 !== '' && !isNaN(v1) && !isNaN(v2) ? v1 -v2: v1.toString().localeCompare(v2)
    ) (getCellValue(asc ? a: b, idx), getCellValue(asc ? b: a, idx));


function addSorting() {
  document.querySelectorAll('th').forEach(th => th.addEventListener('click', (() => {
  const table = th.closest('table');
  Array.from(table.querySelectorAll('tr:nth-child(n+2)'))
      .sort(comparer(Array.from(th.parentNode.children).indexOf(th), this.asc = !this.asc))
      .forEach(tr => table.appendChild(tr));
  })));
}


// From https://stackoverflow.com/questions/14267781/sorting-html-table-with-javascript
// which has info on how to change the above if you need to support IE11.

window.onload = function () { addSorting(); }
</script>
</head><body>
<center><h1>Design Guidance Report</h1></center><center><table class="header" border="0">
<tr><td><b>Copyright</b></td><td>Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.</td></tr>
<tr><td><b>Tool Version</b></td><td>xcd v.2023.1 (lin64) Build 0 </td></tr>
<tr><td><b>Date</b></td><td>Mon Jul 10 15:22:26 2023</td></tr>
<tr><td><b>Host</b></td><td>u50 running 64-bit Ubuntu 22.04.2 LTS</td></tr>
<tr><td><b>Command</b></td><td>/tools/Xilinx/Vitis/2023.1/bin/unwrapped/lnx64.o/v++  --vivado.prop "run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}" -c -t hw --platform /opt/xilinx/platforms//xilinx_u50_gen3x16_xdma_5_202210_1/xilinx_u50_gen3x16_xdma_5_202210_1.xpfm --save-temps -D PARALLEL_BLOCK=1 -I /home/rourab/Vitis_Libraries/data_compression/L1/include/hw -I /home/rourab/Vitis_Libraries/data_compression/L2/include -I /home/rourab/Vitis_Libraries/data_compression/L2/src -k xilLz4Compress -I/home/rourab/Vitis_Libraries/data_compression/L2/src --temp_dir _x_temp.hw.xilinx_u50_gen3x16_xdma_5_202210_1 --report_dir /home/rourab/Vitis_Libraries/data_compression/L2/tests/lz4_compress_parallelBlock1/reports/_x.hw.xilinx_u50_gen3x16_xdma_5_202210_1 -o _x_temp.hw.xilinx_u50_gen3x16_xdma_5_202210_1/xilLz4Compress.xo /home/rourab/Vitis_Libraries/data_compression/L2/src/lz4_compress_mm.cpp </td></tr>
</table></center><br>
<table class="toc" border="1"><tr><td><b>Table of Contents</b></td></tr>
<tr><td><a href="#REPORT SUMMARY">1 REPORT SUMMARY</a></tr></td>
<tr><td><a href="#VIOLATION DETAILS">2 VIOLATION DETAILS</a></tr></td>
</table>
<a name="REPORT SUMMARY"></a><h1>1 REPORT SUMMARY</h1>
<pre>Violations found: 29
</pre>
<pre>Rule Specs Violated: 4
</pre>
<a name="VIOLATION DETAILS"></a><h1>2 VIOLATION DETAILS</h1>
<table border="1">
<caption>Items that may require attention</caption>
<tr class="ns-sort">
<th align="left">Id</th>
<th align="left">Name</th>
<th align="left">Severity</th>
<th align="left">Impact</th>
<th align="left" width="170">Full Name</th>
<th align="left">Categories</th>
<th align="left" width="350">Details</th>
<th align="left" width="380">Resolution</th>
</tr>
<tr>
<td align="left">14</td>
<td align="left">Throughput</td>
<td align="left">ADVISORY</td>
<td align="left"><undefined></td>
<td align="left">HLS Throughput Related</td>
<td align="left">Accelerator.xilLz4Compress.Throughput</td>
<td align="left">Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'lz_compress'
</td>
<td align="left"><a href="http:///www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;d=ug1399-vitis-hls.pdf;">Vitis HLS User Guide (UG1399)</a></td>
</tr>
<tr>
<td align="left">15</td>
<td align="left">Throughput</td>
<td align="left">ADVISORY</td>
<td align="left"><undefined></td>
<td align="left">HLS Throughput Related</td>
<td align="left">Accelerator.xilLz4Compress.Throughput</td>
<td align="left">Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'lz_compress_leftover'
</td>
<td align="left"><a href="http:///www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;d=ug1399-vitis-hls.pdf;">Vitis HLS User Guide (UG1399)</a></td>
</tr>
<tr>
<td align="left">16</td>
<td align="left">Throughput</td>
<td align="left">ADVISORY</td>
<td align="left"><undefined></td>
<td align="left">HLS Throughput Related</td>
<td align="left">Accelerator.xilLz4Compress.Throughput</td>
<td align="left">Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'lz_left_bytes'
</td>
<td align="left"><a href="http:///www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;d=ug1399-vitis-hls.pdf;">Vitis HLS User Guide (UG1399)</a></td>
</tr>
<tr>
<td align="left">17</td>
<td align="left">Throughput</td>
<td align="left">ADVISORY</td>
<td align="left"><undefined></td>
<td align="left">HLS Throughput Related</td>
<td align="left">Accelerator.xilLz4Compress.Throughput</td>
<td align="left">Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz_bestMatchFilter'
</td>
<td align="left"><a href="http:///www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;d=ug1399-vitis-hls.pdf;">Vitis HLS User Guide (UG1399)</a></td>
</tr>
<tr>
<td align="left">18</td>
<td align="left">Throughput</td>
<td align="left">ADVISORY</td>
<td align="left"><undefined></td>
<td align="left">HLS Throughput Related</td>
<td align="left">Accelerator.xilLz4Compress.Throughput</td>
<td align="left">Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz_booster'
</td>
<td align="left"><a href="http:///www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;d=ug1399-vitis-hls.pdf;">Vitis HLS User Guide (UG1399)</a></td>
</tr>
<tr>
<td align="left">19</td>
<td align="left">Kernel</td>
<td align="left">WARNING</td>
<td align="left"><undefined></td>
<td align="left">HLS Kernel Related</td>
<td align="left">Accelerator.xilLz4Compress.Kernel</td>
<td align="left">Estimated clock period (2.465 ns) exceeds the target (target clock period: 3.333 ns, clock uncertainty: 0.900 ns, effective delay budget: 2.433 ns).
</td>
<td align="left"><a href="http:///www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;d=ug1399-vitis-hls.pdf;">Vitis HLS User Guide (UG1399)</a></td>
</tr>
<tr>
<td align="left">20</td>
<td align="left">Kernel</td>
<td align="left">WARNING</td>
<td align="left"><undefined></td>
<td align="left">HLS Kernel Related</td>
<td align="left">Accelerator.xilLz4Compress.Kernel</td>
<td align="left">The critical path in module 'lzBooster_255_16384_64_Pipeline_lz_booster' consists of the following:
	fifo read operation ('inValue', <a href="file:///home/rourab/Vitis_Libraries/data_compression/L1/include/hw/lz_optional.hpp#line=575">lz_optional.hpp</a>-><a href="file:///home/rourab/Vitis_Libraries/data_compression/L2/src/lz4_compress_mm.cpp#line=51">lz4_compress_mm.cpp</a>-><a href="file:///home/rourab/Vitis_Libraries/data_compression/L2/src/lz4_compress_mm.cpp#line=93">lz4_compress_mm.cpp</a>) on port 'bestMatchStream_i' (<a href="file:///home/rourab/Vitis_Libraries/data_compression/L1/include/hw/lz_optional.hpp#line=575">lz_optional.hpp</a>-><a href="file:///home/rourab/Vitis_Libraries/data_compression/L2/src/lz4_compress_mm.cpp#line=51">lz4_compress_mm.cpp</a>-><a href="file:///home/rourab/Vitis_Libraries/data_compression/L2/src/lz4_compress_mm.cpp#line=93">lz4_compress_mm.cpp</a>) [36]  (1.217 ns)
	'store' operation ('local_mem_addr_write_ln585', <a href="file:///home/rourab/Vitis_Libraries/data_compression/L1/include/hw/lz_optional.hpp#line=585">lz_optional.hpp</a>-><a href="file:///home/rourab/Vitis_Libraries/data_compression/L2/src/lz4_compress_mm.cpp#line=51">lz4_compress_mm.cpp</a>-><a href="file:///home/rourab/Vitis_Libraries/data_compression/L2/src/lz4_compress_mm.cpp#line=93">lz4_compress_mm.cpp</a>) of variable 'tCh', <a href="file:///home/rourab/Vitis_Libraries/data_compression/L1/include/hw/lz_optional.hpp#line=576">lz_optional.hpp</a>-><a href="file:///home/rourab/Vitis_Libraries/data_compression/L2/src/lz4_compress_mm.cpp#line=51">lz4_compress_mm.cpp</a>-><a href="file:///home/rourab/Vitis_Libraries/data_compression/L2/src/lz4_compress_mm.cpp#line=93">lz4_compress_mm.cpp</a> on array 'local_mem', <a href="file:///home/rourab/Vitis_Libraries/data_compression/L1/include/hw/lz_optional.hpp#line=560">lz_optional.hpp</a>-><a href="file:///home/rourab/Vitis_Libraries/data_compression/L2/src/lz4_compress_mm.cpp#line=51">lz4_compress_mm.cpp</a>-><a href="file:///home/rourab/Vitis_Libraries/data_compression/L2/src/lz4_compress_mm.cpp#line=93">lz4_compress_mm.cpp</a> [44]  (1.248 ns)

</td>
<td align="left"><a href="http:///www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;d=ug1399-vitis-hls.pdf;">Vitis HLS User Guide (UG1399)</a></td>
</tr>
<tr>
<td align="left">21</td>
<td align="left">Throughput</td>
<td align="left">ADVISORY</td>
<td align="left"><undefined></td>
<td align="left">HLS Throughput Related</td>
<td align="left">Accelerator.xilLz4Compress.Throughput</td>
<td align="left">Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz4_divide'
</td>
<td align="left"><a href="http:///www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;d=ug1399-vitis-hls.pdf;">Vitis HLS User Guide (UG1399)</a></td>
</tr>
<tr>
<td align="left">22</td>
<td align="left">Throughput</td>
<td align="left">ADVISORY</td>
<td align="left"><undefined></td>
<td align="left">HLS Throughput Related</td>
<td align="left">Accelerator.xilLz4Compress.Throughput</td>
<td align="left">Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz4_compress'
</td>
<td align="left"><a href="http:///www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;d=ug1399-vitis-hls.pdf;">Vitis HLS User Guide (UG1399)</a></td>
</tr>
<tr>
<td align="left">23</td>
<td align="left">Kernel</td>
<td align="left">WARNING</td>
<td align="left"><undefined></td>
<td align="left">HLS Kernel Related</td>
<td align="left">Accelerator.xilLz4Compress.Kernel</td>
<td align="left">Estimated clock period (3.347 ns) exceeds the target (target clock period: 3.333 ns, clock uncertainty: 0.900 ns, effective delay budget: 2.433 ns).
</td>
<td align="left"><a href="http:///www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;d=ug1399-vitis-hls.pdf;">Vitis HLS User Guide (UG1399)</a></td>
</tr>
<tr>
<td align="left">24</td>
<td align="left">Kernel</td>
<td align="left">WARNING</td>
<td align="left"><undefined></td>
<td align="left">HLS Kernel Related</td>
<td align="left">Accelerator.xilLz4Compress.Kernel</td>
<td align="left">The critical path in module 'lz4CompressPart27_Pipeline_lz4_compress' consists of the following:
	fifo read operation ('nextLenOffsetValue', <a href="file:///home/rourab/Vitis_Libraries/data_compression/L1/include/hw/lz4_compress.hpp#line=131">lz4_compress.hpp</a>-><a href="file:///home/rourab/Vitis_Libraries/data_compression/L1/include/hw/lz4_compress.hpp#line=276">lz4_compress.hpp</a>-><a href="file:///home/rourab/Vitis_Libraries/data_compression/L2/src/lz4_compress_mm.cpp#line=52">lz4_compress_mm.cpp</a>-><a href="file:///home/rourab/Vitis_Libraries/data_compression/L2/src/lz4_compress_mm.cpp#line=93">lz4_compress_mm.cpp</a>) on port 'lenOffset_Stream_i' (<a href="file:///home/rourab/Vitis_Libraries/data_compression/L1/include/hw/lz4_compress.hpp#line=131">lz4_compress.hpp</a>-><a href="file:///home/rourab/Vitis_Libraries/data_compression/L1/include/hw/lz4_compress.hpp#line=276">lz4_compress.hpp</a>-><a href="file:///home/rourab/Vitis_Libraries/data_compression/L2/src/lz4_compress_mm.cpp#line=52">lz4_compress_mm.cpp</a>-><a href="file:///home/rourab/Vitis_Libraries/data_compression/L2/src/lz4_compress_mm.cpp#line=93">lz4_compress_mm.cpp</a>) [50]  (1.217 ns)
	'phi' operation ('nextLenOffsetValue', <a href="file:///home/rourab/Vitis_Libraries/data_compression/L1/include/hw/lz4_compress.hpp#line=128">lz4_compress.hpp</a>-><a href="file:///home/rourab/Vitis_Libraries/data_compression/L1/include/hw/lz4_compress.hpp#line=276">lz4_compress.hpp</a>-><a href="file:///home/rourab/Vitis_Libraries/data_compression/L2/src/lz4_compress_mm.cpp#line=52">lz4_compress_mm.cpp</a>-><a href="file:///home/rourab/Vitis_Libraries/data_compression/L2/src/lz4_compress_mm.cpp#line=93">lz4_compress_mm.cpp</a>) with incoming values : ('trunc_ln128', <a href="file:///home/rourab/Vitis_Libraries/data_compression/L1/include/hw/lz4_compress.hpp#line=128">lz4_compress.hpp</a>-><a href="file:///home/rourab/Vitis_Libraries/data_compression/L1/include/hw/lz4_compress.hpp#line=276">lz4_compress.hpp</a>-><a href="file:///home/rourab/Vitis_Libraries/data_compression/L2/src/lz4_compress_mm.cpp#line=52">lz4_compress_mm.cpp</a>-><a href="file:///home/rourab/Vitis_Libraries/data_compression/L2/src/lz4_compress_mm.cpp#line=93">lz4_compress_mm.cpp</a>) [54]  (0.000 ns)
	'add' operation ('add_ln139_1', <a href="file:///home/rourab/Vitis_Libraries/data_compression/L1/include/hw/lz4_compress.hpp#line=139">lz4_compress.hpp</a>-><a href="file:///home/rourab/Vitis_Libraries/data_compression/L1/include/hw/lz4_compress.hpp#line=276">lz4_compress.hpp</a>-><a href="file:///home/rourab/Vitis_Libraries/data_compression/L2/src/lz4_compress_mm.cpp#line=52">lz4_compress_mm.cpp</a>-><a href="file:///home/rourab/Vitis_Libraries/data_compression/L2/src/lz4_compress_mm.cpp#line=93">lz4_compress_mm.cpp</a>) [115]  (0.785 ns)
	'add' operation ('inIdx', <a href="file:///home/rourab/Vitis_Libraries/data_compression/L1/include/hw/lz4_compress.hpp#line=139">lz4_compress.hpp</a>-><a href="file:///home/rourab/Vitis_Libraries/data_compression/L1/include/hw/lz4_compress.hpp#line=276">lz4_compress.hpp</a>-><a href="file:///home/rourab/Vitis_Libraries/data_compression/L2/src/lz4_compress_mm.cpp#line=52">lz4_compress_mm.cpp</a>-><a href="file:///home/rourab/Vitis_Libraries/data_compression/L2/src/lz4_compress_mm.cpp#line=93">lz4_compress_mm.cpp</a>) [118]  (0.731 ns)
	'select' operation ('inIdx', <a href="file:///home/rourab/Vitis_Libraries/data_compression/L1/include/hw/lz4_compress.hpp#line=141">lz4_compress.hpp</a>-><a href="file:///home/rourab/Vitis_Libraries/data_compression/L1/include/hw/lz4_compress.hpp#line=276">lz4_compress.hpp</a>-><a href="file:///home/rourab/Vitis_Libraries/data_compression/L2/src/lz4_compress_mm.cpp#line=52">lz4_compress_mm.cpp</a>-><a href="file:///home/rourab/Vitis_Libraries/data_compression/L2/src/lz4_compress_mm.cpp#line=93">lz4_compress_mm.cpp</a>) [122]  (0.227 ns)
	'store' operation ('inIdx_write_ln166', <a href="file:///home/rourab/Vitis_Libraries/data_compression/L1/include/hw/lz4_compress.hpp#line=166">lz4_compress.hpp</a>-><a href="file:///home/rourab/Vitis_Libraries/data_compression/L1/include/hw/lz4_compress.hpp#line=276">lz4_compress.hpp</a>-><a href="file:///home/rourab/Vitis_Libraries/data_compression/L2/src/lz4_compress_mm.cpp#line=52">lz4_compress_mm.cpp</a>-><a href="file:///home/rourab/Vitis_Libraries/data_compression/L2/src/lz4_compress_mm.cpp#line=93">lz4_compress_mm.cpp</a>) of variable 'inIdx', <a href="file:///home/rourab/Vitis_Libraries/data_compression/L1/include/hw/lz4_compress.hpp#line=141">lz4_compress.hpp</a>-><a href="file:///home/rourab/Vitis_Libraries/data_compression/L1/include/hw/lz4_compress.hpp#line=276">lz4_compress.hpp</a>-><a href="file:///home/rourab/Vitis_Libraries/data_compression/L2/src/lz4_compress_mm.cpp#line=52">lz4_compress_mm.cpp</a>-><a href="file:///home/rourab/Vitis_Libraries/data_compression/L2/src/lz4_compress_mm.cpp#line=93">lz4_compress_mm.cpp</a> on local variable 'inIdx' [146]  (0.387 ns)

</td>
<td align="left"><a href="http:///www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;d=ug1399-vitis-hls.pdf;">Vitis HLS User Guide (UG1399)</a></td>
</tr>
<tr>
<td align="left">25</td>
<td align="left">Throughput</td>
<td align="left">ADVISORY</td>
<td align="left"><undefined></td>
<td align="left">HLS Throughput Related</td>
<td align="left">Accelerator.xilLz4Compress.Throughput</td>
<td align="left">Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'stream_upsizer'
</td>
<td align="left"><a href="http:///www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;d=ug1399-vitis-hls.pdf;">Vitis HLS User Guide (UG1399)</a></td>
</tr>
<tr>
<td align="left">26</td>
<td align="left">Throughput</td>
<td align="left">ADVISORY</td>
<td align="left"><undefined></td>
<td align="left">HLS Throughput Related</td>
<td align="left">Accelerator.xilLz4Compress.Throughput</td>
<td align="left">Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'gmem_write'
</td>
<td align="left"><a href="http:///www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;d=ug1399-vitis-hls.pdf;">Vitis HLS User Guide (UG1399)</a></td>
</tr>
<tr>
<td align="left">27</td>
<td align="left">Interface</td>
<td align="left">ADVISORY</td>
<td align="left"><undefined></td>
<td align="left">HLS Interface Related</td>
<td align="left">Accelerator.xilLz4Compress.Interface</td>
<td align="left">Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
</td>
<td align="left"><a href="http:///www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;d=ug1399-vitis-hls.pdf;">Vitis HLS User Guide (UG1399)</a></td>
</tr>
<tr>
<td align="left">28</td>
<td align="left">Kernel</td>
<td align="left">ADVISORY</td>
<td align="left"><undefined></td>
<td align="left">HLS Kernel Related</td>
<td align="left">Accelerator.xilLz4Compress.Kernel</td>
<td align="left">**** Loop Constraint Status: All loop constraints were satisfied.
</td>
<td align="left"><a href="http:///www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;d=ug1399-vitis-hls.pdf;">Vitis HLS User Guide (UG1399)</a></td>
</tr>
<tr>
<td align="left">29</td>
<td align="left">Kernel</td>
<td align="left">ADVISORY</td>
<td align="left"><undefined></td>
<td align="left">HLS Kernel Related</td>
<td align="left">Accelerator.xilLz4Compress.Kernel</td>
<td align="left">**** Estimated Fmax: 298.82 MHz
</td>
<td align="left"><a href="http:///www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;d=ug1399-vitis-hls.pdf;">Vitis HLS User Guide (UG1399)</a></td>
</tr>
<tr>
<td align="left">1</td>
<td align="left">Throughput</td>
<td align="left">WARNING</td>
<td align="left"><undefined></td>
<td align="left">HLS Throughput Related</td>
<td align="left">Accelerator.xilLz4Compress.Throughput</td>
<td align="left">Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (<a href="file:///home/rourab/Vitis_Libraries/data_compression/L2/src/lz4_compress_mm.cpp#line=86">lz4_compress_mm.cpp</a>)
</td>
<td align="left"><a href="http:///www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;d=ug1399-vitis-hls.pdf;">Vitis HLS User Guide (UG1399)</a></td>
</tr>
<tr>
<td align="left">2</td>
<td align="left">Throughput</td>
<td align="left">WARNING</td>
<td align="left"><undefined></td>
<td align="left">HLS Throughput Related</td>
<td align="left">Accelerator.xilLz4Compress.Throughput</td>
<td align="left">Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (<a href="file:///home/rourab/Vitis_Libraries/data_compression/L1/include/hw/mm2s.hpp#line=293">mm2s.hpp</a>)
</td>
<td align="left"><a href="http:///www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;d=ug1399-vitis-hls.pdf;">Vitis HLS User Guide (UG1399)</a></td>
</tr>
<tr>
<td align="left">3</td>
<td align="left">Throughput</td>
<td align="left">WARNING</td>
<td align="left"><undefined></td>
<td align="left">HLS Throughput Related</td>
<td align="left">Accelerator.xilLz4Compress.Throughput</td>
<td align="left">Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (<a href="file:///home/rourab/Vitis_Libraries/data_compression/L1/include/hw/s2mm.hpp#line=294">s2mm.hpp</a>)
</td>
<td align="left"><a href="http:///www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;d=ug1399-vitis-hls.pdf;">Vitis HLS User Guide (UG1399)</a></td>
</tr>
<tr>
<td align="left">4</td>
<td align="left">Throughput</td>
<td align="left">WARNING</td>
<td align="left"><undefined></td>
<td align="left">HLS Throughput Related</td>
<td align="left">Accelerator.xilLz4Compress.Throughput</td>
<td align="left">Dataflow form checks found 3 issue(s) in file /home/rourab/Vitis_Libraries/data_compression/L2/src/lz4_compress_mm.cpp
</td>
<td align="left"><a href="http:///www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;d=ug1399-vitis-hls.pdf;">Vitis HLS User Guide (UG1399)</a></td>
</tr>
<tr>
<td align="left">5</td>
<td align="left">Interface</td>
<td align="left">ADVISORY</td>
<td align="left"><undefined></td>
<td align="left">HLS Interface Related</td>
<td align="left">Accelerator.xilLz4Compress.Interface</td>
<td align="left">Multiple burst reads of variable length and bit width 512 in loop 'gmem_read'(<a href="file:///home/rourab/Vitis_Libraries/data_compression/L1/include/hw/mm2s.hpp#line=205">mm2s.hpp</a>) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (<a href="file:///home/rourab/Vitis_Libraries/data_compression/L1/include/hw/mm2s.hpp#line=205">mm2s.hpp</a>)
</td>
<td align="left"><a href="http:///www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;d=ug1399-vitis-hls.pdf;">Vitis HLS User Guide (UG1399)</a></td>
</tr>
<tr>
<td align="left">6</td>
<td align="left">Interface</td>
<td align="left">ADVISORY</td>
<td align="left"><undefined></td>
<td align="left">HLS Interface Related</td>
<td align="left">Accelerator.xilLz4Compress.Interface</td>
<td align="left">Multiple burst writes of variable length and bit width 512 in loop 'gmem_write'(<a href="file:///home/rourab/Vitis_Libraries/data_compression/L1/include/hw/s2mm.hpp#line=193">s2mm.hpp</a>) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (<a href="file:///home/rourab/Vitis_Libraries/data_compression/L1/include/hw/s2mm.hpp#line=193">s2mm.hpp</a>)
</td>
<td align="left"><a href="http:///www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;d=ug1399-vitis-hls.pdf;">Vitis HLS User Guide (UG1399)</a></td>
</tr>
<tr>
<td align="left">7</td>
<td align="left">Interface</td>
<td align="left">ADVISORY</td>
<td align="left"><undefined></td>
<td align="left">HLS Interface Related</td>
<td align="left">Accelerator.xilLz4Compress.Interface</td>
<td align="left">Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_144_1'(<a href="file:///home/rourab/Vitis_Libraries/data_compression/L2/src/lz4_compress_mm.cpp#line=144">lz4_compress_mm.cpp</a>) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (<a href="file:///home/rourab/Vitis_Libraries/data_compression/L2/src/lz4_compress_mm.cpp#line=144">lz4_compress_mm.cpp</a>)
</td>
<td align="left"><a href="http:///www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;d=ug1399-vitis-hls.pdf;">Vitis HLS User Guide (UG1399)</a></td>
</tr>
<tr>
<td align="left">8</td>
<td align="left">Latency</td>
<td align="left">WARNING</td>
<td align="left"><undefined></td>
<td align="left">HLS Latency Related</td>
<td align="left">Accelerator.xilLz4Compress.Latency</td>
<td align="left">Cannot flatten loop 'Loop-1' (<a href="file:///home/rourab/Vitis_Libraries/data_compression/L1/include/hw/s2mm.hpp#line=182">s2mm.hpp</a>) in function 'xf::compression::details::multStream2mmSize<16, 512, 1>' either the parent loop or sub loop is do-while loop.
</td>
<td align="left"><a href="http:///www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;d=ug1399-vitis-hls.pdf;">Vitis HLS User Guide (UG1399)</a></td>
</tr>
<tr>
<td align="left">9</td>
<td align="left">Latency</td>
<td align="left">WARNING</td>
<td align="left"><undefined></td>
<td align="left">HLS Latency Related</td>
<td align="left">Accelerator.xilLz4Compress.Latency</td>
<td align="left">Cannot flatten loop 'Loop-1' (<a href="file:///home/rourab/Vitis_Libraries/data_compression/L1/include/hw/mm2s.hpp#line=191">mm2s.hpp</a>) in function 'xf::compression::details::mm2multStreamSimple<1, 512, 16>' either the parent loop or sub loop is do-while loop.
</td>
<td align="left"><a href="http:///www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;d=ug1399-vitis-hls.pdf;">Vitis HLS User Guide (UG1399)</a></td>
</tr>
<tr>
<td align="left">10</td>
<td align="left">Latency</td>
<td align="left">WARNING</td>
<td align="left"><undefined></td>
<td align="left">HLS Latency Related</td>
<td align="left">Accelerator.xilLz4Compress.Latency</td>
<td align="left">Cannot flatten loop 'downsizer_top' (<a href="file:///home/rourab/Vitis_Libraries/data_compression/L1/include/hw/mm2s.hpp#line=250">mm2s.hpp</a>) in function 'xf::compression::details::mm2multStreamDownSizer<512, 8>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
</td>
<td align="left"><a href="http:///www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;d=ug1399-vitis-hls.pdf;">Vitis HLS User Guide (UG1399)</a></td>
</tr>
<tr>
<td align="left">11</td>
<td align="left">Throughput</td>
<td align="left">ADVISORY</td>
<td align="left"><undefined></td>
<td align="left">HLS Throughput Related</td>
<td align="left">Accelerator.xilLz4Compress.Throughput</td>
<td align="left">Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'gmem_read'
</td>
<td align="left"><a href="http:///www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;d=ug1399-vitis-hls.pdf;">Vitis HLS User Guide (UG1399)</a></td>
</tr>
<tr>
<td align="left">12</td>
<td align="left">Throughput</td>
<td align="left">ADVISORY</td>
<td align="left"><undefined></td>
<td align="left">HLS Throughput Related</td>
<td align="left">Accelerator.xilLz4Compress.Throughput</td>
<td align="left">Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'downsizer_assign'
</td>
<td align="left"><a href="http:///www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;d=ug1399-vitis-hls.pdf;">Vitis HLS User Guide (UG1399)</a></td>
</tr>
<tr>
<td align="left">13</td>
<td align="left">Throughput</td>
<td align="left">ADVISORY</td>
<td align="left"><undefined></td>
<td align="left">HLS Throughput Related</td>
<td align="left">Accelerator.xilLz4Compress.Throughput</td>
<td align="left">Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_flush'
</td>
<td align="left"><a href="http:///www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;d=ug1399-vitis-hls.pdf;">Vitis HLS User Guide (UG1399)</a></td>
</tr>
</table>
<br>
</body></html>
===============================================================================
Version:    v++ v2023.1 (64-bit)
Build:      SW Build 3860322 on 2023-05-04-06:32:48
Copyright:  Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
Created:    Wed Jul 19 12:03:26 2023
===============================================================================

-------------------------------------------------------------------------------
Design Name:             compress
Target Device:           xilinx:u50:gen3x16_xdma_5:202210.1
Target Clock:            300.000000MHz
Total number of kernels: 1
-------------------------------------------------------------------------------

Kernel Summary
Kernel Name     Type  Target              OpenCL Library  Compute Units
--------------  ----  ------------------  --------------  -------------
xilLz4Compress  c     fpga0:OCL_REGION_0  compress        1


-------------------------------------------------------------------------------
OpenCL Binary:     compress
Kernels mapped to: clc_region

Timing Information (MHz)
Compute Unit      Kernel Name     Module Name                                                     Target Frequency  Estimated Frequency
----------------  --------------  --------------------------------------------------------------  ----------------  -------------------
xilLz4Compress_1  xilLz4Compress  entry_proc8                                                     300.300293        821.692688
xilLz4Compress_1  xilLz4Compress  entry_proc9                                                     300.300293        821.692688
xilLz4Compress_1  xilLz4Compress  mm2multStreamSimple_1_512_16_Pipeline_gmem_read                 300.300293        411.015198
xilLz4Compress_1  xilLz4Compress  mm2multStreamSimple_1_512_16_s                                  300.300293        411.015198
xilLz4Compress_1  xilLz4Compress  mm2multStreamDownSizer_512_8_Pipeline_downsizer_assign          300.300293        693.000732
xilLz4Compress_1  xilLz4Compress  mm2multStreamDownSizer_512_8_s                                  300.300293        510.986206
xilLz4Compress_1  xilLz4Compress  mm2multStreamSize_8_1_512_16_s                                  300.300293        411.015198
xilLz4Compress_1  xilLz4Compress  lzCompress_6_4_65536_6_1_4096_64_Pipeline_dict_flush            300.300293        443.655731
xilLz4Compress_1  xilLz4Compress  lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_compress           300.300293        422.475677
xilLz4Compress_1  xilLz4Compress  lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_compress_leftover  300.300293        821.692688
xilLz4Compress_1  xilLz4Compress  lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_left_bytes         300.300293        411.015198
xilLz4Compress_1  xilLz4Compress  lzCompress_6_4_65536_6_1_4096_64_s                              300.300293        411.015198
xilLz4Compress_1  xilLz4Compress  lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter           300.300293        438.404236
xilLz4Compress_1  xilLz4Compress  lzBestMatchFilter_6_65536_s                                     300.300293        411.015198
xilLz4Compress_1  xilLz4Compress  lzBooster_255_16384_64_Pipeline_lz_booster                      300.300293        405.679535
xilLz4Compress_1  xilLz4Compress  lzBooster_255_16384_64_s                                        300.300293        405.679535
xilLz4Compress_1  xilLz4Compress  lz4CompressPart1_4096_1_6_Pipeline_lz4_divide                   300.300293        450.653412
xilLz4Compress_1  xilLz4Compress  lz4CompressPart1_4096_1_6                                       300.300293        411.015198
xilLz4Compress_1  xilLz4Compress  lz4CompressPart27_Pipeline_lz4_compress                         300.300293        298.775024
xilLz4Compress_1  xilLz4Compress  lz4CompressPart27                                               300.300293        298.775024
xilLz4Compress_1  xilLz4Compress  lz4Compress_4096_1_s                                            300.300293        298.775024
xilLz4Compress_1  xilLz4Compress  lz4Core                                                         300.300293        298.775024
xilLz4Compress_1  xilLz4Compress  entry_proc                                                      300.300293        411.015198
xilLz4Compress_1  xilLz4Compress  stream2mmUpsizer_8_512_16_Pipeline_stream_upsizer               300.300293        481.000488
xilLz4Compress_1  xilLz4Compress  stream2mmUpsizer_8_512_16_s                                     300.300293        476.871735
xilLz4Compress_1  xilLz4Compress  multStream2mmSize_16_512_1_Pipeline_gmem_write                  300.300293        411.015198
xilLz4Compress_1  xilLz4Compress  multStream2mmSize_16_512_1_s                                    300.300293        411.015198
xilLz4Compress_1  xilLz4Compress  multStream2MM_8_1_512_16_s                                      300.300293        411.015198
xilLz4Compress_1  xilLz4Compress  lz4                                                             300.300293        298.775024
xilLz4Compress_1  xilLz4Compress  xilLz4Compress                                                  300.300293        298.775024

Latency Information
Compute Unit      Kernel Name     Module Name                                                     Start Interval  Best (cycles)  Avg (cycles)  Worst (cycles)  Best (absolute)  Avg (absolute)  Worst (absolute)
----------------  --------------  --------------------------------------------------------------  --------------  -------------  ------------  --------------  ---------------  --------------  ----------------
xilLz4Compress_1  xilLz4Compress  entry_proc8                                                     0               0              0             0               0 ns             0 ns            0 ns
xilLz4Compress_1  xilLz4Compress  entry_proc9                                                     0               0              0             0               0 ns             0 ns            0 ns
xilLz4Compress_1  xilLz4Compress  mm2multStreamSimple_1_512_16_Pipeline_gmem_read                 4 ~ ?           4              undef         undef           13.332 ns        undef           undef
xilLz4Compress_1  xilLz4Compress  mm2multStreamSimple_1_512_16_s                                  undef           undef          undef         undef           undef            undef           undef
xilLz4Compress_1  xilLz4Compress  mm2multStreamDownSizer_512_8_Pipeline_downsizer_assign          2 ~ 65539       2              32771         65539           6.666 ns         0.109 ms        0.218 ms
xilLz4Compress_1  xilLz4Compress  mm2multStreamDownSizer_512_8_s                                  undef           undef          undef         undef           undef            undef           undef
xilLz4Compress_1  xilLz4Compress  mm2multStreamSize_8_1_512_16_s                                  undef           undef          undef         undef           undef            undef           undef
xilLz4Compress_1  xilLz4Compress  lzCompress_6_4_65536_6_1_4096_64_Pipeline_dict_flush            2050            2050           2050          2050            6.833 us         6.833 us        6.833 us
xilLz4Compress_1  xilLz4Compress  lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_compress           undef           undef          undef         undef           undef            undef           undef
xilLz4Compress_1  xilLz4Compress  lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_compress_leftover  7               7              7             7               23.331 ns        23.331 ns       23.331 ns
xilLz4Compress_1  xilLz4Compress  lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_left_bytes         66              66             66            66              0.220 us         0.220 us        0.220 us
xilLz4Compress_1  xilLz4Compress  lzCompress_6_4_65536_6_1_4096_64_s                              undef           undef          undef         undef           undef            undef           undef
xilLz4Compress_1  xilLz4Compress  lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter           undef           undef          undef         undef           undef            undef           undef
xilLz4Compress_1  xilLz4Compress  lzBestMatchFilter_6_65536_s                                     undef           undef          undef         undef           undef            undef           undef
xilLz4Compress_1  xilLz4Compress  lzBooster_255_16384_64_Pipeline_lz_booster                      undef           undef          undef         undef           undef            undef           undef
xilLz4Compress_1  xilLz4Compress  lzBooster_255_16384_64_s                                        undef           undef          undef         undef           undef            undef           undef
xilLz4Compress_1  xilLz4Compress  lz4CompressPart1_4096_1_6_Pipeline_lz4_divide                   undef           undef          undef         undef           undef            undef           undef
xilLz4Compress_1  xilLz4Compress  lz4CompressPart1_4096_1_6                                       undef           undef          undef         undef           undef            undef           undef
xilLz4Compress_1  xilLz4Compress  lz4CompressPart27_Pipeline_lz4_compress                         undef           undef          undef         undef           undef            undef           undef
xilLz4Compress_1  xilLz4Compress  lz4CompressPart27                                               undef           undef          undef         undef           undef            undef           undef
xilLz4Compress_1  xilLz4Compress  lz4Compress_4096_1_s                                            undef           undef          undef         undef           undef            undef           undef
xilLz4Compress_1  xilLz4Compress  lz4Core                                                         undef           undef          undef         undef           undef            undef           undef
xilLz4Compress_1  xilLz4Compress  entry_proc                                                      0               0              0             0               0 ns             0 ns            0 ns
xilLz4Compress_1  xilLz4Compress  stream2mmUpsizer_8_512_16_Pipeline_stream_upsizer               undef           undef          undef         undef           undef            undef           undef
xilLz4Compress_1  xilLz4Compress  stream2mmUpsizer_8_512_16_s                                     undef           undef          undef         undef           undef            undef           undef
xilLz4Compress_1  xilLz4Compress  multStream2mmSize_16_512_1_Pipeline_gmem_write                  4 ~ 1027        4              undef         1027            13.332 ns        undef           3.423 us
xilLz4Compress_1  xilLz4Compress  multStream2mmSize_16_512_1_s                                    undef           undef          undef         undef           undef            undef           undef
xilLz4Compress_1  xilLz4Compress  multStream2MM_8_1_512_16_s                                      undef           undef          undef         undef           undef            undef           undef
xilLz4Compress_1  xilLz4Compress  lz4                                                             undef           undef          undef         undef           undef            undef           undef
xilLz4Compress_1  xilLz4Compress  xilLz4Compress                                                  undef           undef          undef         undef           undef            undef           undef

Area Information
Compute Unit      Kernel Name     Module Name                                                     FF     LUT    DSP  BRAM  URAM
----------------  --------------  --------------------------------------------------------------  -----  -----  ---  ----  ----
xilLz4Compress_1  xilLz4Compress  entry_proc8                                                     3      38     0    0     0
xilLz4Compress_1  xilLz4Compress  entry_proc9                                                     34     29     0    0     0
xilLz4Compress_1  xilLz4Compress  mm2multStreamSimple_1_512_16_Pipeline_gmem_read                 545    128    0    0     0
xilLz4Compress_1  xilLz4Compress  mm2multStreamSimple_1_512_16_s                                  909    1465   0    0     0
xilLz4Compress_1  xilLz4Compress  mm2multStreamDownSizer_512_8_Pipeline_downsizer_assign          44     2299   0    0     0
xilLz4Compress_1  xilLz4Compress  mm2multStreamDownSizer_512_8_s                                  578    2395   0    0     0
xilLz4Compress_1  xilLz4Compress  mm2multStreamSize_8_1_512_16_s                                  1605   4521   0    0     0
xilLz4Compress_1  xilLz4Compress  lzCompress_6_4_65536_6_1_4096_64_Pipeline_dict_flush            15     59     0    0     0
xilLz4Compress_1  xilLz4Compress  lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_compress           2232   2675   0    0     0
xilLz4Compress_1  xilLz4Compress  lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_compress_leftover  14     100    0    0     0
xilLz4Compress_1  xilLz4Compress  lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_left_bytes         10     89     0    0     0
xilLz4Compress_1  xilLz4Compress  lzCompress_6_4_65536_6_1_4096_64_s                              2435   3287   0    0     8
xilLz4Compress_1  xilLz4Compress  lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter           262    421    0    0     0
xilLz4Compress_1  xilLz4Compress  lzBestMatchFilter_6_65536_s                                     504    682    0    0     0
xilLz4Compress_1  xilLz4Compress  lzBooster_255_16384_64_Pipeline_lz_booster                      390    686    0    4     0
xilLz4Compress_1  xilLz4Compress  lzBooster_255_16384_64_s                                        471    939    0    4     0
xilLz4Compress_1  xilLz4Compress  lz4CompressPart1_4096_1_6_Pipeline_lz4_divide                   167    320    0    0     0
xilLz4Compress_1  xilLz4Compress  lz4CompressPart1_4096_1_6                                       304    586    0    0     0
xilLz4Compress_1  xilLz4Compress  lz4CompressPart27_Pipeline_lz4_compress                         157    995    0    0     0
xilLz4Compress_1  xilLz4Compress  lz4CompressPart27                                               195    1134   0    0     0
xilLz4Compress_1  xilLz4Compress  lz4Compress_4096_1_s                                            622    1902   0    1     0
xilLz4Compress_1  xilLz4Compress  lz4Core                                                         4254   7019   0    5     8
xilLz4Compress_1  xilLz4Compress  entry_proc                                                      3      56     0    0     0
xilLz4Compress_1  xilLz4Compress  stream2mmUpsizer_8_512_16_Pipeline_stream_upsizer               582    6135   0    0     0
xilLz4Compress_1  xilLz4Compress  stream2mmUpsizer_8_512_16_s                                     608    6356   0    0     0
xilLz4Compress_1  xilLz4Compress  multStream2mmSize_16_512_1_Pipeline_gmem_write                  529    98     0    0     0
xilLz4Compress_1  xilLz4Compress  multStream2mmSize_16_512_1_s                                    846    942    0    0     0
xilLz4Compress_1  xilLz4Compress  multStream2MM_8_1_512_16_s                                      1513   8009   0    0     0
xilLz4Compress_1  xilLz4Compress  lz4                                                             7547   19831  0    5     8
xilLz4Compress_1  xilLz4Compress  xilLz4Compress                                                  13439  25761  0    37    8
-------------------------------------------------------------------------------
====================================================================
Version:    xcd v2023.1 (64-bit)
Copyright:  Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
Created:    Wed Jul 19 12:03:25 2023
====================================================================

1. Kernel and compute unit information
======================================

Compute Unit: xilLz4Compress_1
Kernel: xilLz4Compress
Base Address: 0x1c010000
Clock Pin: ap_clk
Reset Pin: ap_rst_n

2. Interface Connections
========================

IP to Compute Unit
------------------
Source Pin: slr0/M02_AXI
Destination Pin: xilLz4Compress_1/s_axi_control

Compute Unit to IP
------------------
Source Pin: xilLz4Compress_1/m_axi_gmem0
Destination Pin: hmss_0/S01_AXI

Source Pin: xilLz4Compress_1/m_axi_gmem1
Destination Pin: hmss_0/S02_AXI

3. Clock Connections
====================

Compute Unit: xilLz4Compress_1
Clock ID: 0
Platform Clock Frequency: 300.000000 MHz
Source Pin: kernel_clk/clk
Destination Pin: xilLz4Compress_1/ap_clk

4. Reset Connections
====================

Compute Unit: xilLz4Compress_1
Source Pin: psr_kernel_clk_0/peripheral_aresetn
Destination Pin: xilLz4Compress_1/ap_rst_n
Associated Clock Pin: xilLz4Compress_1/ap_clk

====================================================================
Version:    xcd v2023.1 (64-bit)
Copyright:  Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
Created:    Wed Jul 19 11:58:04 2023
====================================================================

1. Kernel and compute unit information
======================================

Compute Unit: xilLz4Compress_1
Kernel: xilLz4Compress
Clock Pin: ap_clk
Reset Pin: ap_rst_n

2. Interface Connections
========================

IP to Compute Unit
------------------
Source Pin: slr0/M02_AXI
Destination Pin: xilLz4Compress_1/s_axi_control

Compute Unit to IP
------------------
Source Pin: xilLz4Compress_1/m_axi_gmem0
Destination Pin: hmss_0/S01_AXI

Source Pin: xilLz4Compress_1/m_axi_gmem1
Destination Pin: hmss_0/S02_AXI

3. Clock Connections
====================

Compute Unit: xilLz4Compress_1
Clock ID: 0
Platform Clock Frequency: 300.000000 MHz
Source Pin: kernel_clk/clk
Destination Pin: xilLz4Compress_1/ap_clk

4. Reset Connections
====================

Compute Unit: xilLz4Compress_1
Source Pin: psr_kernel_clk_0/peripheral_aresetn
Destination Pin: xilLz4Compress_1/ap_rst_n
Associated Clock Pin: xilLz4Compress_1/ap_clk

<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<html><head><meta content="text/html; charset=ISO-8859-1" http-equiv="content-type">
<title>Design Guidance Report</title>
<style>
/* Custom for rulecheck */
body {padding: 10px;}
table td,table th {padding: 5px;}
.ns-sort {cursor: ns-resize;}
/** 
 * The following is from xilinx.com/all.min.css 
 * NOTE: urls (images etc.) were removed 
 */
@charset "UTF-8";div.image{margin-bottom:20px;overflow:hidden}
div.image img{display:block}
div.image small{display:block}
div.textimage div.image{float:left;margin-bottom:8px !important}
div.textimage div.text .cq-placeholder{height:1.875rem}
div.textimage div.clear{clear:both}
div.search{padding:0 1px 0 0}
div.searchRight{border-left:1px solid #ddd;float:right;width:150px;padding-left:20px;padding-bottom:20px}
div.searchTrends{text-align:justify}
div.searchRight p{text-align:center;font-weight:bold;margin-bottom:5px}
div.search span.icon img{width:16px;height:16px}
#profile_view .form_leftcol{float:left;width:120px}
#profile_view .form_rightcol{float:left;clear:none}
#profile_view div.section{padding-bottom:0 !important}
ins.textAdded{color:#0c0}
del.textRemoved{color:#c00}
img.imageAdded{border:2px solid #0c0}
img.imageRemoved{border:2px solid #c00}
div.image{margin-bottom:20px;overflow:hidden}
div.image img{display:block}
div.image small{display:block}
div.download div.item{clear:both;margin:0 0 8px 0}
div.download span.icon img{width:16px;height:16px}
div.carousel{margin-top:7px;margin-bottom:7px}
.cq-carousel{position:relative;width:940px;height:270px;overflow:hidden}
.cq-carousel var{display:none}
.cq-carousel-banner-item{width:940px;height:270px;left:1000px;position:absolute;top:0;background-color:#eee;overflow:hidden}
.cq-carousel-banner-item img{width:940px;height:270px;background:no-repeat center center}
.par .cq-carousel-banner-item img{width:700px;height:245px;background:no-repeat center center}
.par .cq-carousel{width:700px;height:245px}
.par .cq-carousel-banner-item{width:700px;height:245px}
.cq-carousel-banner-item h3,.cq-carousel-banner-item p{padding:10px}
.cq-carousel-banner{position:absolute}
.cq-carousel-banner-switches,.cq-carousel-banner-switches-tl,.cq-carousel-banner-switches-tc,.cq-carousel-banner-switches-tr,.cq-carousel-banner-switches-bl,.cq-carousel-banner-switches-bc,.cq-carousel-banner-switches-br{position:absolute;width:100%;margin:0;padding:0}
.cq-carousel-banner-switches{display:none}
.cq-carousel-banner-switches-tl{top:0;left:0}
.cq-carousel-banner-switches-tc{top:0;left:0;text-align:center}
.cq-carousel-banner-switches-tr{top:0;left:0;text-align:right}
.cq-carousel-banner-switches-bl{bottom:0;left:0}
.cq-carousel-banner-switches-bc{bottom:0;left:0;text-align:center}
.cq-carousel-banner-switches-br{bottom:0;left:0;text-align:right}
.cq-carousel-banner-switch{display:inline-block;margin:8px;padding:0}
.cq-carousel-banner-switch-br{position:absolute;margin:0;padding:0;bottom:0;right:8px}
.cq-carousel-banner-switch-bl{position:absolute;margin:0;padding:0;bottom:0;left:8px}
.cq-carousel-controls a.cq-carousel-active{visibility:visible}
a.cq-carousel-control-prev{left:0;background-position:-24px 0}
a.cq-carousel-control-prev:hover{left:0;background-position:-72px 0}
a.cq-carousel-control-next{right:0}
a.cq-carousel-control-next:hover{right:0;background-position:-48px 0}
.cq-carousel-banner-switch a img{width:25px;height:25px;vertical-align:top}
.cq-carousel-banner-switch a.cq-carousel-active,.cq-carousel-banner-switch a:hover{background-position:-25px 0}
.cq-carousel-banner-switch li{background:none !important;display:inline-block;list-style:none;float:left}
.form_section{width:300px;float:none}
.form_section form{float:left;width:300px}
.form_section fieldset{width:300px;float:left}
.form_section input{width:175px;padding-left:5px;padding-right:5px;border:0;background:0;padding-top:4px;font-size:11px;color:#999}
form .form_row{display:block;font-size:13px;line-height:24px;color:#666;clear:both}
form .form_field_checkbox,form .form_field_radio{margin-left:20px}
form .form_field_textarea{width:698px}
form .form_row_description{font-size:11px;line-height:12px;clear:both;color:#666}
form .form_rightcol{clear:both}
form .form_rightcolnobr{clear:none;float:right;margin-bottom:15px}
form .form_rightcolnooverflow{overflow:hidden}
form .form_rightcolmark{color:red;font-weight:bold}
form .title{padding-top:10px}
form .form_leftcolmark{color:red}
form .form_leftcollabel{float:left;font-weight:bold}
form .form_leftcolmark{float:left;padding-left:2px;font-weight:bold}
form .form_leftcolnobr{float:left;margin-bottom:15px}
form .form_captcha_input{float:left;width:170px}
form .form_captcha_input input{width:170px}
form .form_captcha_img{float:left;padding-left:16px}
form .form_captcha_refresh{float:right}
form .form_captchatimer{float:left;border:1px solid #ccc}
form .form_captchatimer_bar{float:left;background-color:#ccc;height:8px}
form .customer_survey_submit{float:right;margin-top:28px}
form .form_field_text{width:334px;margin-bottom:4px}
form .form_field_text.form_field_multivalued{width:314px}
form .form_field_select{width:340px}
form .form_error{color:red;font-weight:bold}
form div.section{padding-bottom:10px}
form div.colctrl.section{padding-bottom:0 !important}
form SPAN.mr_write{display:inline-block;width:16px;text-align:right;vertical-align:top}
form div.address div.form_row{margin-bottom:12px}
form div.form_address_state{display:inline-block}
form input.form_address_state{width:204px}
form div.form_address_zip{display:inline-block;padding-left:20px}
form input.form_address_zip{width:80px}
form div.creditcard div.form_row{margin-bottom:12px}
form div.form_cc_expiry_month,form div.form_cc_expiry_year,form div.form_cc_security_code{display:inline-block}
form input.form_cc_expiry_month,form input.form_cc_expiry_year{width:40px}
form div.form_cc_expiry_separator{display:inline-block;font-size:150%;padding-right:6px}
form input.form_cc_ccv{width:70px}
.com{color:#93a1a1}
.lit{color:#195f91}
.pun,.opn,.clo{color:#93a1a1}
.fun{color:#dc322f}
.str,.atv{color:#D14}
.kwd,.linenums .tag{color:#1e347b}
.typ,.atn,.dec,.var{color:teal}
.pln{color:#48484c}
.prettyprint{padding:8px;background-color:#f7f7f9;border:1px solid #e1e1e8}
.prettyprint.linenums{-webkit-box-shadow:inset 40px 0 0 #fbfbfc,inset 41px 0 0 #ececf0;-moz-box-shadow:inset 40px 0 0 #fbfbfc,inset 41px 0 0 #ececf0;box-shadow:inset 40px 0 0 #fbfbfc,inset 41px 0 0 #ececf0}
ol.linenums{margin:0 0 0 33px}
ol.linenums li{padding-left:12px;color:#bebec5;line-height:18px;text-shadow:0 1px 0 #fff}
/*! normalize.css v3.0.2 | MIT License | git.io/normalize */html{font-family:sans-serif;-ms-text-size-adjust:100%;-webkit-text-size-adjust:100%}
body{margin:0}
article,aside,details,figcaption,figure,footer,header,hgroup,main,menu,nav,section,summary{display:block}
audio,canvas,progress,video{display:inline-block;vertical-align:baseline}
audio:not([controls]){display:none;height:0}
[hidden],template{display:none}
a{background-color:transparent}
a:active,a:hover{outline:0}
abbr[title]{border-bottom:1px dotted}
b,strong{font-weight:bold}
dfn{font-style:italic}
h1{font-size:2em;margin:.67em 0}
mark{background:#ff0;color:#000}
small{font-size:80%}
sub,sup{font-size:75%;line-height:0;position:relative;vertical-align:baseline}
sup{top:-0.5em}
sub{bottom:-0.25em}
img{border:0}
svg:not(:root){overflow:hidden}
figure{margin:1em 40px}
hr{-moz-box-sizing:content-box;box-sizing:content-box;height:0}
pre{overflow:auto}
code,kbd,pre,samp{font-family:monospace,monospace;font-size:1em}
button,input,optgroup,select,textarea{color:inherit;font:inherit;margin:0}
button{overflow:visible}
button,select{text-transform:none}
button,html input[type="button"],input[type="reset"],input[type="submit"]{-webkit-appearance:button;cursor:pointer}
button[disabled],html input[disabled]{cursor:default}
button::-moz-focus-inner,input::-moz-focus-inner{border:0;padding:0}
input{line-height:normal}
input[type="checkbox"],input[type="radio"]{box-sizing:border-box;padding:0}
input[type="number"]::-webkit-inner-spin-button,input[type="number"]::-webkit-outer-spin-button{height:auto}
input[type="search"]{-webkit-appearance:textfield;-moz-box-sizing:content-box;-webkit-box-sizing:content-box;box-sizing:content-box}
input[type="search"]::-webkit-search-cancel-button,input[type="search"]::-webkit-search-decoration{-webkit-appearance:none}
fieldset{border:1px solid silver;margin:0 2px;padding:.35em .625em .75em}
legend{border:0;padding:0}
textarea{overflow:auto}
optgroup{font-weight:bold}
table{border-collapse:collapse;border-spacing:0}
td,th{padding:0}
/*! Source: https://github.com/h5bp/html5-boilerplate/blob/master/src/css/main.css */@media print{*,*:before,*:after{background:transparent !important;color:#000 !important;box-shadow:none !important;text-shadow:none !important}
a,a:visited{text-decoration:underline}
a[href]:after{content:" (" attr(href) ")"}
abbr[title]:after{content:" (" attr(title) ")"}
a[href^="#"]:after,a[href^="javascript:"]:after{content:""}
pre,blockquote{border:1px solid #999;page-break-inside:avoid}
thead{display:table-header-group}
tr,img{page-break-inside:avoid}
img{max-width:100% !important}
p,h2,h3{orphans:3;widows:3}
h2,h3{page-break-after:avoid}
select{background:#fff !important}
.navbar{display:none}
.btn>.caret,.dropup>.btn>.caret{border-top-color:#000 !important}
.label{border:1px solid #000}
.table{border-collapse:collapse !important}
.table td,.table th{background-color:#fff !important}
.table-bordered th,.table-bordered td{border:1px solid #ddd !important}
}
*{-webkit-box-sizing:border-box;-moz-box-sizing:border-box;box-sizing:border-box}
*:before,*:after{-webkit-box-sizing:border-box;-moz-box-sizing:border-box;box-sizing:border-box}
html{font-size:10px;-webkit-tap-highlight-color:rgba(0,0,0,0)}
body{font-family:"Helvetica Neue",Helvetica,Arial,sans-serif;font-size:14px;line-height:1.42857143;color:#333;background-color:#fff}
input,button,select,textarea{font-family:inherit;font-size:inherit;line-height:inherit}
a{color:#337ab7;text-decoration:none}
a:hover,a:focus{color:#23527c;text-decoration:underline}
a:focus{outline:thin dotted;outline:5px auto -webkit-focus-ring-color;outline-offset:-2px}
figure{margin:0}
img{vertical-align:middle}
.img-responsive,.thumbnail>img,.thumbnail a>img,.carousel-inner>.item>img,.carousel-inner>.item>a>img{display:block;max-width:100%;height:auto}
.img-rounded{border-radius:6px}
.img-thumbnail{padding:4px;line-height:1.42857143;background-color:#fff;border:1px solid #ddd;border-radius:4px;-webkit-transition:all .2s ease-in-out;-o-transition:all .2s ease-in-out;transition:all .2s ease-in-out;display:inline-block;max-width:100%;height:auto}
.img-circle{border-radius:50%}
hr{margin-top:20px;margin-bottom:20px;border:0;border-top:1px solid #eee}
.sr-only{position:absolute;width:1px;height:1px;margin:-1px;padding:0;overflow:hidden;clip:rect(0,0,0,0);border:0}
.sr-only-focusable:active,.sr-only-focusable:focus{position:static;width:auto;height:auto;margin:0;overflow:visible;clip:auto}
[role="button"]{cursor:pointer}
h1,h2,h3,h4,h5,h6,.h1,.h2,.h3,.h4,.h5,.h6{font-family:inherit;font-weight:500;line-height:1.1;color:inherit}
h1 small,h2 small,h3 small,h4 small,h5 small,h6 small,.h1 small,.h2 small,.h3 small,.h4 small,.h5 small,.h6 small,h1 .small,h2 .small,h3 .small,h4 .small,h5 .small,h6 .small,.h1 .small,.h2 .small,.h3 .small,.h4 .small,.h5 .small,.h6 .small{font-weight:normal;line-height:1;color:#777}
h1,.h1,h2,.h2,h3,.h3{margin-top:20px;margin-bottom:10px}
h1 small,.h1 small,h2 small,.h2 small,h3 small,.h3 small,h1 .small,.h1 .small,h2 .small,.h2 .small,h3 .small,.h3 .small{font-size:65%}
h4,.h4,h5,.h5,h6,.h6{margin-top:10px;margin-bottom:10px}
h4 small,.h4 small,h5 small,.h5 small,h6 small,.h6 small,h4 .small,.h4 .small,h5 .small,.h5 .small,h6 .small,.h6 .small{font-size:75%}
h1,.h1{font-size:36px}
h2,.h2{font-size:30px}
h3,.h3{font-size:24px}
h4,.h4{font-size:18px}
h5,.h5{font-size:14px}
h6,.h6{font-size:12px}
p{margin:0 0 10px}
.lead{margin-bottom:20px;font-size:16px;font-weight:300;line-height:1.4}
@media(min-width:768px){.lead{font-size:21px}
}
small,.small{font-size:85%}
mark,.mark{background-color:#fcf8e3;padding:.2em}
.text-left{text-align:left}
.text-right{text-align:right}
.text-center{text-align:center}
.text-justify{text-align:justify}
.text-nowrap{white-space:nowrap}
.text-lowercase{text-transform:lowercase}
.text-uppercase{text-transform:uppercase}
.text-capitalize{text-transform:capitalize}
.text-muted{color:#777}
.text-primary{color:#337ab7}
a.text-primary:hover{color:#286090}
.text-success{color:#3c763d}
a.text-success:hover{color:#2b542c}
.text-info{color:#31708f}
a.text-info:hover{color:#245269}
.text-warning{color:#8a6d3b}
a.text-warning:hover{color:#66512c}
.text-danger{color:#a94442}
a.text-danger:hover{color:#843534}
.bg-primary{color:#fff;background-color:#337ab7}
a.bg-primary:hover{background-color:#286090}
.bg-success{background-color:#dff0d8}
a.bg-success:hover{background-color:#c1e2b3}
.bg-info{background-color:#d9edf7}
a.bg-info:hover{background-color:#afd9ee}
.bg-warning{background-color:#fcf8e3}
a.bg-warning:hover{background-color:#f7ecb5}
.bg-danger{background-color:#f2dede}
a.bg-danger:hover{background-color:#e4b9b9}
.page-header{padding-bottom:9px;margin:40px 0 20px;border-bottom:1px solid #eee}
ul,ol{margin-top:0;margin-bottom:10px}
ul ul,ol ul,ul ol,ol ol{margin-bottom:0}
.list-unstyled{padding-left:0;list-style:none}
.list-inline{padding-left:0;list-style:none;margin-left:-5px}
.list-inline>li{display:inline-block;padding-left:5px;padding-right:5px}
dl{margin-top:0;margin-bottom:20px}
dt,dd{line-height:1.42857143}
dt{font-weight:bold}
dd{margin-left:0}
@media(min-width:768px){.dl-horizontal dt{float:left;width:160px;clear:left;text-align:right;overflow:hidden;text-overflow:ellipsis;white-space:nowrap}
.dl-horizontal dd{margin-left:180px}
}
abbr[title],abbr[data-original-title]{cursor:help;border-bottom:1px dotted #777}
.initialism{font-size:90%;text-transform:uppercase}
blockquote{padding:10px 20px;margin:0 0 20px;font-size:17.5px;border-left:5px solid #eee}
blockquote p:last-child,blockquote ul:last-child,blockquote ol:last-child{margin-bottom:0}
blockquote footer,blockquote small,blockquote .small{display:block;font-size:80%;line-height:1.42857143;color:#777}
blockquote footer:before,blockquote small:before,blockquote .small:before{content:'\2014 \00A0'}
.blockquote-reverse,blockquote.pull-right{padding-right:15px;padding-left:0;border-right:5px solid #eee;border-left:0;text-align:right}
.blockquote-reverse footer:before,blockquote.pull-right footer:before,.blockquote-reverse small:before,blockquote.pull-right small:before,.blockquote-reverse .small:before,blockquote.pull-right .small:before{content:''}
.blockquote-reverse footer:after,blockquote.pull-right footer:after,.blockquote-reverse small:after,blockquote.pull-right small:after,.blockquote-reverse .small:after,blockquote.pull-right .small:after{content:'\00A0 \2014'}
address{margin-bottom:20px;font-style:normal;line-height:1.42857143}
code,kbd,pre,samp{font-family:Menlo,Monaco,Consolas,"Courier New",monospace}
code{padding:2px 4px;font-size:90%;color:#c7254e;background-color:#f9f2f4;border-radius:4px}
kbd{padding:2px 4px;font-size:90%;color:#fff;background-color:#333;border-radius:3px;box-shadow:inset 0 -1px 0 rgba(0,0,0,0.25)}
kbd kbd{padding:0;font-size:100%;font-weight:bold;box-shadow:none}
pre{display:block;padding:9.5px;margin:0 0 10px;font-size:13px;line-height:1.42857143;word-break:break-all;word-wrap:break-word;color:#333;background-color:#f5f5f5;border:1px solid #ccc;border-radius:4px}
pre code{padding:0;font-size:inherit;color:inherit;white-space:pre-wrap;background-color:transparent;border-radius:0}
.pre-scrollable{max-height:340px;overflow-y:scroll}
.container{margin-right:auto;margin-left:auto;padding-left:15px;padding-right:15px}
@media(min-width:768px){.container{width:750px}
}
@media(min-width:992px){.container{width:970px}
}
@media(min-width:1200px){.container{width:1170px}
}
.container-fluid{margin-right:auto;margin-left:auto;padding-left:15px;padding-right:15px}
.row{margin-left:-15px;margin-right:-15px}
.col-xs-1,.col-sm-1,.col-md-1,.col-lg-1,.col-xs-2,.col-sm-2,.col-md-2,.col-lg-2,.col-xs-3,.col-sm-3,.col-md-3,.col-lg-3,.col-xs-4,.col-sm-4,.col-md-4,.col-lg-4,.col-xs-5,.col-sm-5,.col-md-5,.col-lg-5,.col-xs-6,.col-sm-6,.col-md-6,.col-lg-6,.col-xs-7,.col-sm-7,.col-md-7,.col-lg-7,.col-xs-8,.col-sm-8,.col-md-8,.col-lg-8,.col-xs-9,.col-sm-9,.col-md-9,.col-lg-9,.col-xs-10,.col-sm-10,.col-md-10,.col-lg-10,.col-xs-11,.col-sm-11,.col-md-11,.col-lg-11,.col-xs-12,.col-sm-12,.col-md-12,.col-lg-12{position:relative;min-height:1px;padding-left:15px;padding-right:15px}
.col-xs-1,.col-xs-2,.col-xs-3,.col-xs-4,.col-xs-5,.col-xs-6,.col-xs-7,.col-xs-8,.col-xs-9,.col-xs-10,.col-xs-11,.col-xs-12{float:left}
.col-xs-12{width:100%}
.col-xs-11{width:91.66666667%}
.col-xs-10{width:83.33333333%}
.col-xs-9{width:75%}
.col-xs-8{width:66.66666667%}
.col-xs-7{width:58.33333333%}
.col-xs-6{width:50%}
.col-xs-5{width:41.66666667%}
.col-xs-4{width:33.33333333%}
.col-xs-3{width:25%}
.col-xs-2{width:16.66666667%}
.col-xs-1{width:8.33333333%}
.col-xs-pull-12{right:100%}
.col-xs-pull-11{right:91.66666667%}
.col-xs-pull-10{right:83.33333333%}
.col-xs-pull-9{right:75%}
.col-xs-pull-8{right:66.66666667%}
.col-xs-pull-7{right:58.33333333%}
.col-xs-pull-6{right:50%}
.col-xs-pull-5{right:41.66666667%}
.col-xs-pull-4{right:33.33333333%}
.col-xs-pull-3{right:25%}
.col-xs-pull-2{right:16.66666667%}
.col-xs-pull-1{right:8.33333333%}
.col-xs-pull-0{right:auto}
.col-xs-push-12{left:100%}
.col-xs-push-11{left:91.66666667%}
.col-xs-push-10{left:83.33333333%}
.col-xs-push-9{left:75%}
.col-xs-push-8{left:66.66666667%}
.col-xs-push-7{left:58.33333333%}
.col-xs-push-6{left:50%}
.col-xs-push-5{left:41.66666667%}
.col-xs-push-4{left:33.33333333%}
.col-xs-push-3{left:25%}
.col-xs-push-2{left:16.66666667%}
.col-xs-push-1{left:8.33333333%}
.col-xs-push-0{left:auto}
.col-xs-offset-12{margin-left:100%}
.col-xs-offset-11{margin-left:91.66666667%}
.col-xs-offset-10{margin-left:83.33333333%}
.col-xs-offset-9{margin-left:75%}
.col-xs-offset-8{margin-left:66.66666667%}
.col-xs-offset-7{margin-left:58.33333333%}
.col-xs-offset-6{margin-left:50%}
.col-xs-offset-5{margin-left:41.66666667%}
.col-xs-offset-4{margin-left:33.33333333%}
.col-xs-offset-3{margin-left:25%}
.col-xs-offset-2{margin-left:16.66666667%}
.col-xs-offset-1{margin-left:8.33333333%}
.col-xs-offset-0{margin-left:0}
@media(min-width:768px){.col-sm-1,.col-sm-2,.col-sm-3,.col-sm-4,.col-sm-5,.col-sm-6,.col-sm-7,.col-sm-8,.col-sm-9,.col-sm-10,.col-sm-11,.col-sm-12{float:left}
.col-sm-12{width:100%}
.col-sm-11{width:91.66666667%}
.col-sm-10{width:83.33333333%}
.col-sm-9{width:75%}
.col-sm-8{width:66.66666667%}
.col-sm-7{width:58.33333333%}
.col-sm-6{width:50%}
.col-sm-5{width:41.66666667%}
.col-sm-4{width:33.33333333%}
.col-sm-3{width:25%}
.col-sm-2{width:16.66666667%}
.col-sm-1{width:8.33333333%}
.col-sm-pull-12{right:100%}
.col-sm-pull-11{right:91.66666667%}
.col-sm-pull-10{right:83.33333333%}
.col-sm-pull-9{right:75%}
.col-sm-pull-8{right:66.66666667%}
.col-sm-pull-7{right:58.33333333%}
.col-sm-pull-6{right:50%}
.col-sm-pull-5{right:41.66666667%}
.col-sm-pull-4{right:33.33333333%}
.col-sm-pull-3{right:25%}
.col-sm-pull-2{right:16.66666667%}
.col-sm-pull-1{right:8.33333333%}
.col-sm-pull-0{right:auto}
.col-sm-push-12{left:100%}
.col-sm-push-11{left:91.66666667%}
.col-sm-push-10{left:83.33333333%}
.col-sm-push-9{left:75%}
.col-sm-push-8{left:66.66666667%}
.col-sm-push-7{left:58.33333333%}
.col-sm-push-6{left:50%}
.col-sm-push-5{left:41.66666667%}
.col-sm-push-4{left:33.33333333%}
.col-sm-push-3{left:25%}
.col-sm-push-2{left:16.66666667%}
.col-sm-push-1{left:8.33333333%}
.col-sm-push-0{left:auto}
.col-sm-offset-12{margin-left:100%}
.col-sm-offset-11{margin-left:91.66666667%}
.col-sm-offset-10{margin-left:83.33333333%}
.col-sm-offset-9{margin-left:75%}
.col-sm-offset-8{margin-left:66.66666667%}
.col-sm-offset-7{margin-left:58.33333333%}
.col-sm-offset-6{margin-left:50%}
.col-sm-offset-5{margin-left:41.66666667%}
.col-sm-offset-4{margin-left:33.33333333%}
.col-sm-offset-3{margin-left:25%}
.col-sm-offset-2{margin-left:16.66666667%}
.col-sm-offset-1{margin-left:8.33333333%}
.col-sm-offset-0{margin-left:0}
}
@media(min-width:992px){.col-md-1,.col-md-2,.col-md-3,.col-md-4,.col-md-5,.col-md-6,.col-md-7,.col-md-8,.col-md-9,.col-md-10,.col-md-11,.col-md-12{float:left}
.col-md-12{width:100%}
.col-md-11{width:91.66666667%}
.col-md-10{width:83.33333333%}
.col-md-9{width:75%}
.col-md-8{width:66.66666667%}
.col-md-7{width:58.33333333%}
.col-md-6{width:50%}
.col-md-5{width:41.66666667%}
.col-md-4{width:33.33333333%}
.col-md-3{width:25%}
.col-md-2{width:16.66666667%}
.col-md-1{width:8.33333333%}
.col-md-pull-12{right:100%}
.col-md-pull-11{right:91.66666667%}
.col-md-pull-10{right:83.33333333%}
.col-md-pull-9{right:75%}
.col-md-pull-8{right:66.66666667%}
.col-md-pull-7{right:58.33333333%}
.col-md-pull-6{right:50%}
.col-md-pull-5{right:41.66666667%}
.col-md-pull-4{right:33.33333333%}
.col-md-pull-3{right:25%}
.col-md-pull-2{right:16.66666667%}
.col-md-pull-1{right:8.33333333%}
.col-md-pull-0{right:auto}
.col-md-push-12{left:100%}
.col-md-push-11{left:91.66666667%}
.col-md-push-10{left:83.33333333%}
.col-md-push-9{left:75%}
.col-md-push-8{left:66.66666667%}
.col-md-push-7{left:58.33333333%}
.col-md-push-6{left:50%}
.col-md-push-5{left:41.66666667%}
.col-md-push-4{left:33.33333333%}
.col-md-push-3{left:25%}
.col-md-push-2{left:16.66666667%}
.col-md-push-1{left:8.33333333%}
.col-md-push-0{left:auto}
.col-md-offset-12{margin-left:100%}
.col-md-offset-11{margin-left:91.66666667%}
.col-md-offset-10{margin-left:83.33333333%}
.col-md-offset-9{margin-left:75%}
.col-md-offset-8{margin-left:66.66666667%}
.col-md-offset-7{margin-left:58.33333333%}
.col-md-offset-6{margin-left:50%}
.col-md-offset-5{margin-left:41.66666667%}
.col-md-offset-4{margin-left:33.33333333%}
.col-md-offset-3{margin-left:25%}
.col-md-offset-2{margin-left:16.66666667%}
.col-md-offset-1{margin-left:8.33333333%}
.col-md-offset-0{margin-left:0}
}
@media(min-width:1200px){.col-lg-1,.col-lg-2,.col-lg-3,.col-lg-4,.col-lg-5,.col-lg-6,.col-lg-7,.col-lg-8,.col-lg-9,.col-lg-10,.col-lg-11,.col-lg-12{float:left}
.col-lg-12{width:100%}
.col-lg-11{width:91.66666667%}
.col-lg-10{width:83.33333333%}
.col-lg-9{width:75%}
.col-lg-8{width:66.66666667%}
.col-lg-7{width:58.33333333%}
.col-lg-6{width:50%}
.col-lg-5{width:41.66666667%}
.col-lg-4{width:33.33333333%}
.col-lg-3{width:25%}
.col-lg-2{width:16.66666667%}
.col-lg-1{width:8.33333333%}
.col-lg-pull-12{right:100%}
.col-lg-pull-11{right:91.66666667%}
.col-lg-pull-10{right:83.33333333%}
.col-lg-pull-9{right:75%}
.col-lg-pull-8{right:66.66666667%}
.col-lg-pull-7{right:58.33333333%}
.col-lg-pull-6{right:50%}
.col-lg-pull-5{right:41.66666667%}
.col-lg-pull-4{right:33.33333333%}
.col-lg-pull-3{right:25%}
.col-lg-pull-2{right:16.66666667%}
.col-lg-pull-1{right:8.33333333%}
.col-lg-pull-0{right:auto}
.col-lg-push-12{left:100%}
.col-lg-push-11{left:91.66666667%}
.col-lg-push-10{left:83.33333333%}
.col-lg-push-9{left:75%}
.col-lg-push-8{left:66.66666667%}
.col-lg-push-7{left:58.33333333%}
.col-lg-push-6{left:50%}
.col-lg-push-5{left:41.66666667%}
.col-lg-push-4{left:33.33333333%}
.col-lg-push-3{left:25%}
.col-lg-push-2{left:16.66666667%}
.col-lg-push-1{left:8.33333333%}
.col-lg-push-0{left:auto}
.col-lg-offset-12{margin-left:100%}
.col-lg-offset-11{margin-left:91.66666667%}
.col-lg-offset-10{margin-left:83.33333333%}
.col-lg-offset-9{margin-left:75%}
.col-lg-offset-8{margin-left:66.66666667%}
.col-lg-offset-7{margin-left:58.33333333%}
.col-lg-offset-6{margin-left:50%}
.col-lg-offset-5{margin-left:41.66666667%}
.col-lg-offset-4{margin-left:33.33333333%}
.col-lg-offset-3{margin-left:25%}
.col-lg-offset-2{margin-left:16.66666667%}
.col-lg-offset-1{margin-left:8.33333333%}
.col-lg-offset-0{margin-left:0}
}
table{background-color:transparent}
caption{padding-top:8px;padding-bottom:8px;color:#777;text-align:left}
th{text-align:left}
.table{width:100%;max-width:100%;margin-bottom:20px}
.table>thead>tr>th,.table>tbody>tr>th,.table>tfoot>tr>th,.table>thead>tr>td,.table>tbody>tr>td,.table>tfoot>tr>td{padding:8px;line-height:1.42857143;vertical-align:top;border-top:1px solid #ddd}
.table>thead>tr>th{vertical-align:bottom;border-bottom:2px solid #ddd}
.table>caption+thead>tr:first-child>th,.table>colgroup+thead>tr:first-child>th,.table>thead:first-child>tr:first-child>th,.table>caption+thead>tr:first-child>td,.table>colgroup+thead>tr:first-child>td,.table>thead:first-child>tr:first-child>td{border-top:0}
.table>tbody+tbody{border-top:2px solid #ddd}
.table .table{background-color:#fff}
.table-condensed>thead>tr>th,.table-condensed>tbody>tr>th,.table-condensed>tfoot>tr>th,.table-condensed>thead>tr>td,.table-condensed>tbody>tr>td,.table-condensed>tfoot>tr>td{padding:5px}
.table-bordered{border:1px solid #ddd}
.table-bordered>thead>tr>th,.table-bordered>tbody>tr>th,.table-bordered>tfoot>tr>th,.table-bordered>thead>tr>td,.table-bordered>tbody>tr>td,.table-bordered>tfoot>tr>td{border:1px solid #ddd}
.table-bordered>thead>tr>th,.table-bordered>thead>tr>td{border-bottom-width:2px}
.table-striped>tbody>tr:nth-of-type(odd){background-color:#f9f9f9}
.table-hover>tbody>tr:hover{background-color:#f5f5f5}
table col[class*="col-"]{position:static;float:none;display:table-column}
table td[class*="col-"],table th[class*="col-"]{position:static;float:none;display:table-cell}
.table>thead>tr>td.active,.table>tbody>tr>td.active,.table>tfoot>tr>td.active,.table>thead>tr>th.active,.table>tbody>tr>th.active,.table>tfoot>tr>th.active,.table>thead>tr.active>td,.table>tbody>tr.active>td,.table>tfoot>tr.active>td,.table>thead>tr.active>th,.table>tbody>tr.active>th,.table>tfoot>tr.active>th{background-color:#f5f5f5}
.table-hover>tbody>tr>td.active:hover,.table-hover>tbody>tr>th.active:hover,.table-hover>tbody>tr.active:hover>td,.table-hover>tbody>tr:hover>.active,.table-hover>tbody>tr.active:hover>th{background-color:#e8e8e8}
.table>thead>tr>td.success,.table>tbody>tr>td.success,.table>tfoot>tr>td.success,.table>thead>tr>th.success,.table>tbody>tr>th.success,.table>tfoot>tr>th.success,.table>thead>tr.success>td,.table>tbody>tr.success>td,.table>tfoot>tr.success>td,.table>thead>tr.success>th,.table>tbody>tr.success>th,.table>tfoot>tr.success>th{background-color:#dff0d8}
.table-hover>tbody>tr>td.success:hover,.table-hover>tbody>tr>th.success:hover,.table-hover>tbody>tr.success:hover>td,.table-hover>tbody>tr:hover>.success,.table-hover>tbody>tr.success:hover>th{background-color:#d0e9c6}
.table>thead>tr>td.info,.table>tbody>tr>td.info,.table>tfoot>tr>td.info,.table>thead>tr>th.info,.table>tbody>tr>th.info,.table>tfoot>tr>th.info,.table>thead>tr.info>td,.table>tbody>tr.info>td,.table>tfoot>tr.info>td,.table>thead>tr.info>th,.table>tbody>tr.info>th,.table>tfoot>tr.info>th{background-color:#d9edf7}
.table-hover>tbody>tr>td.info:hover,.table-hover>tbody>tr>th.info:hover,.table-hover>tbody>tr.info:hover>td,.table-hover>tbody>tr:hover>.info,.table-hover>tbody>tr.info:hover>th{background-color:#c4e3f3}
.table>thead>tr>td.warning,.table>tbody>tr>td.warning,.table>tfoot>tr>td.warning,.table>thead>tr>th.warning,.table>tbody>tr>th.warning,.table>tfoot>tr>th.warning,.table>thead>tr.warning>td,.table>tbody>tr.warning>td,.table>tfoot>tr.warning>td,.table>thead>tr.warning>th,.table>tbody>tr.warning>th,.table>tfoot>tr.warning>th{background-color:#fcf8e3}
.table-hover>tbody>tr>td.warning:hover,.table-hover>tbody>tr>th.warning:hover,.table-hover>tbody>tr.warning:hover>td,.table-hover>tbody>tr:hover>.warning,.table-hover>tbody>tr.warning:hover>th{background-color:#faf2cc}
.table>thead>tr>td.danger,.table>tbody>tr>td.danger,.table>tfoot>tr>td.danger,.table>thead>tr>th.danger,.table>tbody>tr>th.danger,.table>tfoot>tr>th.danger,.table>thead>tr.danger>td,.table>tbody>tr.danger>td,.table>tfoot>tr.danger>td,.table>thead>tr.danger>th,.table>tbody>tr.danger>th,.table>tfoot>tr.danger>th{background-color:#f2dede}
.table-hover>tbody>tr>td.danger:hover,.table-hover>tbody>tr>th.danger:hover,.table-hover>tbody>tr.danger:hover>td,.table-hover>tbody>tr:hover>.danger,.table-hover>tbody>tr.danger:hover>th{background-color:#ebcccc}
.table-responsive{overflow-x:auto;min-height:.01%}
@media screen and (max-width:767px){.table-responsive{width:100%;margin-bottom:15px;overflow-y:hidden;-ms-overflow-style:-ms-autohiding-scrollbar;border:1px solid #ddd}
.table-responsive>.table{margin-bottom:0}
.table-responsive>.table>thead>tr>th,.table-responsive>.table>tbody>tr>th,.table-responsive>.table>tfoot>tr>th,.table-responsive>.table>thead>tr>td,.table-responsive>.table>tbody>tr>td,.table-responsive>.table>tfoot>tr>td{white-space:nowrap}
.table-responsive>.table-bordered{border:0}
.table-responsive>.table-bordered>thead>tr>th:first-child,.table-responsive>.table-bordered>tbody>tr>th:first-child,.table-responsive>.table-bordered>tfoot>tr>th:first-child,.table-responsive>.table-bordered>thead>tr>td:first-child,.table-responsive>.table-bordered>tbody>tr>td:first-child,.table-responsive>.table-bordered>tfoot>tr>td:first-child{border-left:0}
.table-responsive>.table-bordered>thead>tr>th:last-child,.table-responsive>.table-bordered>tbody>tr>th:last-child,.table-responsive>.table-bordered>tfoot>tr>th:last-child,.table-responsive>.table-bordered>thead>tr>td:last-child,.table-responsive>.table-bordered>tbody>tr>td:last-child,.table-responsive>.table-bordered>tfoot>tr>td:last-child{border-right:0}
.table-responsive>.table-bordered>tbody>tr:last-child>th,.table-responsive>.table-bordered>tfoot>tr:last-child>th,.table-responsive>.table-bordered>tbody>tr:last-child>td,.table-responsive>.table-bordered>tfoot>tr:last-child>td{border-bottom:0}
}
fieldset{padding:0;margin:0;border:0;min-width:0}
legend{display:block;width:100%;padding:0;margin-bottom:20px;font-size:21px;line-height:inherit;color:#333;border:0;border-bottom:1px solid #e5e5e5}
label{display:inline-block;max-width:100%;margin-bottom:5px;font-weight:bold}
input[type="search"]{-webkit-box-sizing:border-box;-moz-box-sizing:border-box;box-sizing:border-box}
input[type="radio"],input[type="checkbox"]{margin:4px 0 0;margin-top:1px \9;line-height:normal}
input[type="file"]{display:block}
input[type="range"]{display:block;width:100%}
select[multiple],select[size]{height:auto}
input[type="file"]:focus,input[type="radio"]:focus,input[type="checkbox"]:focus{outline:thin dotted;outline:5px auto -webkit-focus-ring-color;outline-offset:-2px}
output{display:block;padding-top:7px;font-size:14px;line-height:1.42857143;color:#555}
.form-control{display:block;width:100%;height:34px;padding:6px 12px;font-size:14px;line-height:1.42857143;color:#555;background-color:#fff;background-image:none;border:1px solid #ccc;border-radius:4px;-webkit-box-shadow:inset 0 1px 1px rgba(0,0,0,0.075);box-shadow:inset 0 1px 1px rgba(0,0,0,0.075);-webkit-transition:border-color ease-in-out .15s,box-shadow ease-in-out .15s;-o-transition:border-color ease-in-out .15s,box-shadow ease-in-out .15s;transition:border-color ease-in-out .15s,box-shadow ease-in-out .15s}
.form-control:focus{border-color:#66afe9;outline:0;-webkit-box-shadow:inset 0 1px 1px rgba(0,0,0,.075),0 0 8px rgba(102,175,233,0.6);box-shadow:inset 0 1px 1px rgba(0,0,0,.075),0 0 8px rgba(102,175,233,0.6)}
.form-control::-moz-placeholder{color:#999;opacity:1}
.form-control:-ms-input-placeholder{color:#999}
.form-control::-webkit-input-placeholder{color:#999}
.form-control[disabled],.form-control[readonly],fieldset[disabled] .form-control{background-color:#eee;opacity:1}
.form-control[disabled],fieldset[disabled] .form-control{cursor:not-allowed}
textarea.form-control{height:auto}
input[type="search"]{-webkit-appearance:none}
@media screen and (-webkit-min-device-pixel-ratio:0){input[type="date"],input[type="time"],input[type="datetime-local"],input[type="month"]{line-height:34px}
input[type="date"].input-sm,input[type="time"].input-sm,input[type="datetime-local"].input-sm,input[type="month"].input-sm,.input-group-sm input[type="date"],.input-group-sm input[type="time"],.input-group-sm input[type="datetime-local"],.input-group-sm input[type="month"]{line-height:30px}
input[type="date"].input-lg,input[type="time"].input-lg,input[type="datetime-local"].input-lg,input[type="month"].input-lg,.input-group-lg input[type="date"],.input-group-lg input[type="time"],.input-group-lg input[type="datetime-local"],.input-group-lg input[type="month"]{line-height:46px}
}
.form-group{margin-bottom:15px}
.radio,.checkbox{position:relative;display:block;margin-top:10px;margin-bottom:10px}
.radio label,.checkbox label{min-height:20px;padding-left:20px;margin-bottom:0;font-weight:normal;cursor:pointer}
.radio input[type="radio"],.radio-inline input[type="radio"],.checkbox input[type="checkbox"],.checkbox-inline input[type="checkbox"]{position:absolute;margin-left:-20px;margin-top:4px \9}
.radio+.radio,.checkbox+.checkbox{margin-top:-5px}
.radio-inline,.checkbox-inline{position:relative;display:inline-block;padding-left:20px;margin-bottom:0;vertical-align:middle;font-weight:normal;cursor:pointer}
.radio-inline+.radio-inline,.checkbox-inline+.checkbox-inline{margin-top:0;margin-left:10px}
input[type="radio"][disabled],input[type="checkbox"][disabled],input[type="radio"].disabled,input[type="checkbox"].disabled,fieldset[disabled] input[type="radio"],fieldset[disabled] input[type="checkbox"]{cursor:not-allowed}
.radio-inline.disabled,.checkbox-inline.disabled,fieldset[disabled] .radio-inline,fieldset[disabled] .checkbox-inline{cursor:not-allowed}
.radio.disabled label,.checkbox.disabled label,fieldset[disabled] .radio label,fieldset[disabled] .checkbox label{cursor:not-allowed}
.form-control-static{padding-top:7px;padding-bottom:7px;margin-bottom:0;min-height:34px}
.form-control-static.input-lg,.form-control-static.input-sm{padding-left:0;padding-right:0}
.input-sm{height:30px;padding:5px 10px;font-size:12px;line-height:1.5;border-radius:3px}
select.input-sm{height:30px;line-height:30px}
textarea.input-sm,select[multiple].input-sm{height:auto}
.form-group-sm .form-control{height:30px;padding:5px 10px;font-size:12px;line-height:1.5;border-radius:3px}
select.form-group-sm .form-control{height:30px;line-height:30px}
textarea.form-group-sm .form-control,select[multiple].form-group-sm .form-control{height:auto}
.form-group-sm .form-control-static{height:30px;padding:5px 10px;font-size:12px;line-height:1.5;min-height:32px}
.input-lg{height:46px;padding:10px 16px;font-size:18px;line-height:1.3333333;border-radius:6px}
select.input-lg{height:46px;line-height:46px}
textarea.input-lg,select[multiple].input-lg{height:auto}
.form-group-lg .form-control{height:46px;padding:10px 16px;font-size:18px;line-height:1.3333333;border-radius:6px}
select.form-group-lg .form-control{height:46px;line-height:46px}
textarea.form-group-lg .form-control,select[multiple].form-group-lg .form-control{height:auto}
.form-group-lg .form-control-static{height:46px;padding:10px 16px;font-size:18px;line-height:1.3333333;min-height:38px}
.has-feedback{position:relative}
.has-feedback .form-control{padding-right:42.5px}
.form-control-feedback{position:absolute;top:0;right:0;z-index:2;display:block;width:34px;height:34px;line-height:34px;text-align:center;pointer-events:none}
.input-lg+.form-control-feedback{width:46px;height:46px;line-height:46px}
.input-sm+.form-control-feedback{width:30px;height:30px;line-height:30px}
.has-success .help-block,.has-success .control-label,.has-success .radio,.has-success .checkbox,.has-success .radio-inline,.has-success .checkbox-inline,.has-success.radio label,.has-success.checkbox label,.has-success.radio-inline label,.has-success.checkbox-inline label{color:#3c763d}
.has-success .form-control{border-color:#3c763d;-webkit-box-shadow:inset 0 1px 1px rgba(0,0,0,0.075);box-shadow:inset 0 1px 1px rgba(0,0,0,0.075)}
.has-success .form-control:focus{border-color:#2b542c;-webkit-box-shadow:inset 0 1px 1px rgba(0,0,0,0.075),0 0 6px #67b168;box-shadow:inset 0 1px 1px rgba(0,0,0,0.075),0 0 6px #67b168}
.has-success .input-group-addon{color:#3c763d;border-color:#3c763d;background-color:#dff0d8}
.has-success .form-control-feedback{color:#3c763d}
.has-warning .help-block,.has-warning .control-label,.has-warning .radio,.has-warning .checkbox,.has-warning .radio-inline,.has-warning .checkbox-inline,.has-warning.radio label,.has-warning.checkbox label,.has-warning.radio-inline label,.has-warning.checkbox-inline label{color:#8a6d3b}
.has-warning .form-control{border-color:#8a6d3b;-webkit-box-shadow:inset 0 1px 1px rgba(0,0,0,0.075);box-shadow:inset 0 1px 1px rgba(0,0,0,0.075)}
.has-warning .form-control:focus{border-color:#66512c;-webkit-box-shadow:inset 0 1px 1px rgba(0,0,0,0.075),0 0 6px #c0a16b;box-shadow:inset 0 1px 1px rgba(0,0,0,0.075),0 0 6px #c0a16b}
.has-warning .input-group-addon{color:#8a6d3b;border-color:#8a6d3b;background-color:#fcf8e3}
.has-warning .form-control-feedback{color:#8a6d3b}
.has-error .help-block,.has-error .control-label,.has-error .radio,.has-error .checkbox,.has-error .radio-inline,.has-error .checkbox-inline,.has-error.radio label,.has-error.checkbox label,.has-error.radio-inline label,.has-error.checkbox-inline label{color:#a94442}
.has-error .form-control{border-color:#a94442;-webkit-box-shadow:inset 0 1px 1px rgba(0,0,0,0.075);box-shadow:inset 0 1px 1px rgba(0,0,0,0.075)}
.has-error .form-control:focus{border-color:#843534;-webkit-box-shadow:inset 0 1px 1px rgba(0,0,0,0.075),0 0 6px #ce8483;box-shadow:inset 0 1px 1px rgba(0,0,0,0.075),0 0 6px #ce8483}
.has-error .input-group-addon{color:#a94442;border-color:#a94442;background-color:#f2dede}
.has-error .form-control-feedback{color:#a94442}
.has-feedback label ~ .form-control-feedback{top:25px}
.has-feedback label.sr-only ~ .form-control-feedback{top:0}
.help-block{display:block;margin-top:5px;margin-bottom:10px;color:#737373}
@media(min-width:768px){.form-inline .form-group{display:inline-block;margin-bottom:0;vertical-align:middle}
.form-inline .form-control{display:inline-block;width:auto;vertical-align:middle}
.form-inline .form-control-static{display:inline-block}
.form-inline .input-group{display:inline-table;vertical-align:middle}
.form-inline .input-group .input-group-addon,.form-inline .input-group .input-group-btn,.form-inline .input-group .form-control{width:auto}
.form-inline .input-group>.form-control{width:100%}
.form-inline .control-label{margin-bottom:0;vertical-align:middle}
.form-inline .radio,.form-inline .checkbox{display:inline-block;margin-top:0;margin-bottom:0;vertical-align:middle}
.form-inline .radio label,.form-inline .checkbox label{padding-left:0}
.form-inline .radio input[type="radio"],.form-inline .checkbox input[type="checkbox"]{position:relative;margin-left:0}
.form-inline .has-feedback .form-control-feedback{top:0}
}
.form-horizontal .radio,.form-horizontal .checkbox,.form-horizontal .radio-inline,.form-horizontal .checkbox-inline{margin-top:0;margin-bottom:0;padding-top:7px}
.form-horizontal .radio,.form-horizontal .checkbox{min-height:27px}
.form-horizontal .form-group{margin-left:-15px;margin-right:-15px}
@media(min-width:768px){.form-horizontal .control-label{text-align:right;margin-bottom:0;padding-top:7px}
}
.form-horizontal .has-feedback .form-control-feedback{right:15px}
@media(min-width:768px){.form-horizontal .form-group-lg .control-label{padding-top:14.333333px}
}
@media(min-width:768px){.form-horizontal .form-group-sm .control-label{padding-top:6px}
}
.btn{display:inline-block;margin-bottom:0;font-weight:normal;text-align:center;vertical-align:middle;touch-action:manipulation;cursor:pointer;background-image:none;border:1px solid transparent;white-space:nowrap;padding:6px 12px;font-size:14px;line-height:1.42857143;border-radius:4px;-webkit-user-select:none;-moz-user-select:none;-ms-user-select:none;user-select:none}
.btn:focus,.btn:active:focus,.btn.active:focus,.btn.focus,.btn:active.focus,.btn.active.focus{outline:thin dotted;outline:5px auto -webkit-focus-ring-color;outline-offset:-2px}
.btn:hover,.btn:focus,.btn.focus{color:#333;text-decoration:none}
.btn:active,.btn.active{outline:0;background-image:none;-webkit-box-shadow:inset 0 3px 5px rgba(0,0,0,0.125);box-shadow:inset 0 3px 5px rgba(0,0,0,0.125)}
.btn.disabled,.btn[disabled],fieldset[disabled] .btn{cursor:not-allowed;pointer-events:none;opacity:.65;filter:alpha(opacity=65);-webkit-box-shadow:none;box-shadow:none}
.btn-default{color:#333;background-color:#fff;border-color:#ccc}
.btn-default:hover,.btn-default:focus,.btn-default.focus,.btn-default:active,.btn-default.active,.open>.dropdown-toggle.btn-default{color:#333;background-color:#e6e6e6;border-color:#adadad}
.btn-default:active,.btn-default.active,.open>.dropdown-toggle.btn-default{background-image:none}
.btn-default.disabled,.btn-default[disabled],fieldset[disabled] .btn-default,.btn-default.disabled:hover,.btn-default[disabled]:hover,fieldset[disabled] .btn-default:hover,.btn-default.disabled:focus,.btn-default[disabled]:focus,fieldset[disabled] .btn-default:focus,.btn-default.disabled.focus,.btn-default[disabled].focus,fieldset[disabled] .btn-default.focus,.btn-default.disabled:active,.btn-default[disabled]:active,fieldset[disabled] .btn-default:active,.btn-default.disabled.active,.btn-default[disabled].active,fieldset[disabled] .btn-default.active{background-color:#fff;border-color:#ccc}
.btn-default .badge{color:#fff;background-color:#333}
.btn-primary{color:#fff;background-color:#337ab7;border-color:#2e6da4}
.btn-primary:hover,.btn-primary:focus,.btn-primary.focus,.btn-primary:active,.btn-primary.active,.open>.dropdown-toggle.btn-primary{color:#fff;background-color:#286090;border-color:#204d74}
.btn-primary:active,.btn-primary.active,.open>.dropdown-toggle.btn-primary{background-image:none}
.btn-primary.disabled,.btn-primary[disabled],fieldset[disabled] .btn-primary,.btn-primary.disabled:hover,.btn-primary[disabled]:hover,fieldset[disabled] .btn-primary:hover,.btn-primary.disabled:focus,.btn-primary[disabled]:focus,fieldset[disabled] .btn-primary:focus,.btn-primary.disabled.focus,.btn-primary[disabled].focus,fieldset[disabled] .btn-primary.focus,.btn-primary.disabled:active,.btn-primary[disabled]:active,fieldset[disabled] .btn-primary:active,.btn-primary.disabled.active,.btn-primary[disabled].active,fieldset[disabled] .btn-primary.active{background-color:#337ab7;border-color:#2e6da4}
.btn-primary .badge{color:#337ab7;background-color:#fff}
.btn-success{color:#fff;background-color:#5cb85c;border-color:#4cae4c}
.btn-success:hover,.btn-success:focus,.btn-success.focus,.btn-success:active,.btn-success.active,.open>.dropdown-toggle.btn-success{color:#fff;background-color:#449d44;border-color:#398439}
.btn-success:active,.btn-success.active,.open>.dropdown-toggle.btn-success{background-image:none}
.btn-success.disabled,.btn-success[disabled],fieldset[disabled] .btn-success,.btn-success.disabled:hover,.btn-success[disabled]:hover,fieldset[disabled] .btn-success:hover,.btn-success.disabled:focus,.btn-success[disabled]:focus,fieldset[disabled] .btn-success:focus,.btn-success.disabled.focus,.btn-success[disabled].focus,fieldset[disabled] .btn-success.focus,.btn-success.disabled:active,.btn-success[disabled]:active,fieldset[disabled] .btn-success:active,.btn-success.disabled.active,.btn-success[disabled].active,fieldset[disabled] .btn-success.active{background-color:#5cb85c;border-color:#4cae4c}
.btn-success .badge{color:#5cb85c;background-color:#fff}
.btn-info{color:#fff;background-color:#5bc0de;border-color:#46b8da}
.btn-info:hover,.btn-info:focus,.btn-info.focus,.btn-info:active,.btn-info.active,.open>.dropdown-toggle.btn-info{color:#fff;background-color:#31b0d5;border-color:#269abc}
.btn-info:active,.btn-info.active,.open>.dropdown-toggle.btn-info{background-image:none}
.btn-info.disabled,.btn-info[disabled],fieldset[disabled] .btn-info,.btn-info.disabled:hover,.btn-info[disabled]:hover,fieldset[disabled] .btn-info:hover,.btn-info.disabled:focus,.btn-info[disabled]:focus,fieldset[disabled] .btn-info:focus,.btn-info.disabled.focus,.btn-info[disabled].focus,fieldset[disabled] .btn-info.focus,.btn-info.disabled:active,.btn-info[disabled]:active,fieldset[disabled] .btn-info:active,.btn-info.disabled.active,.btn-info[disabled].active,fieldset[disabled] .btn-info.active{background-color:#5bc0de;border-color:#46b8da}
.btn-info .badge{color:#5bc0de;background-color:#fff}
.btn-warning{color:#fff;background-color:#f0ad4e;border-color:#eea236}
.btn-warning:hover,.btn-warning:focus,.btn-warning.focus,.btn-warning:active,.btn-warning.active,.open>.dropdown-toggle.btn-warning{color:#fff;background-color:#ec971f;border-color:#d58512}
.btn-warning:active,.btn-warning.active,.open>.dropdown-toggle.btn-warning{background-image:none}
.btn-warning.disabled,.btn-warning[disabled],fieldset[disabled] .btn-warning,.btn-warning.disabled:hover,.btn-warning[disabled]:hover,fieldset[disabled] .btn-warning:hover,.btn-warning.disabled:focus,.btn-warning[disabled]:focus,fieldset[disabled] .btn-warning:focus,.btn-warning.disabled.focus,.btn-warning[disabled].focus,fieldset[disabled] .btn-warning.focus,.btn-warning.disabled:active,.btn-warning[disabled]:active,fieldset[disabled] .btn-warning:active,.btn-warning.disabled.active,.btn-warning[disabled].active,fieldset[disabled] .btn-warning.active{background-color:#f0ad4e;border-color:#eea236}
.btn-warning .badge{color:#f0ad4e;background-color:#fff}
.btn-danger{color:#fff;background-color:#d9534f;border-color:#d43f3a}
.btn-danger:hover,.btn-danger:focus,.btn-danger.focus,.btn-danger:active,.btn-danger.active,.open>.dropdown-toggle.btn-danger{color:#fff;background-color:#c9302c;border-color:#ac2925}
.btn-danger:active,.btn-danger.active,.open>.dropdown-toggle.btn-danger{background-image:none}
.btn-danger.disabled,.btn-danger[disabled],fieldset[disabled] .btn-danger,.btn-danger.disabled:hover,.btn-danger[disabled]:hover,fieldset[disabled] .btn-danger:hover,.btn-danger.disabled:focus,.btn-danger[disabled]:focus,fieldset[disabled] .btn-danger:focus,.btn-danger.disabled.focus,.btn-danger[disabled].focus,fieldset[disabled] .btn-danger.focus,.btn-danger.disabled:active,.btn-danger[disabled]:active,fieldset[disabled] .btn-danger:active,.btn-danger.disabled.active,.btn-danger[disabled].active,fieldset[disabled] .btn-danger.active{background-color:#d9534f;border-color:#d43f3a}
.btn-danger .badge{color:#d9534f;background-color:#fff}
.btn-link{color:#337ab7;font-weight:normal;border-radius:0}
.btn-link,.btn-link:active,.btn-link.active,.btn-link[disabled],fieldset[disabled] .btn-link{background-color:transparent;-webkit-box-shadow:none;box-shadow:none}
.btn-link,.btn-link:hover,.btn-link:focus,.btn-link:active{border-color:transparent}
.btn-link:hover,.btn-link:focus{color:#23527c;text-decoration:underline;background-color:transparent}
.btn-link[disabled]:hover,fieldset[disabled] .btn-link:hover,.btn-link[disabled]:focus,fieldset[disabled] .btn-link:focus{color:#777;text-decoration:none}
.btn-lg,.btn-group-lg>.btn{padding:10px 16px;font-size:18px;line-height:1.3333333;border-radius:6px}
.btn-sm,.btn-group-sm>.btn{padding:5px 10px;font-size:12px;line-height:1.5;border-radius:3px}
.btn-xs,.btn-group-xs>.btn{padding:1px 5px;font-size:12px;line-height:1.5;border-radius:3px}
.btn-block{display:block;width:100%}
.btn-block+.btn-block{margin-top:5px}
input[type="submit"].btn-block,input[type="reset"].btn-block,input[type="button"].btn-block{width:100%}
.fade{opacity:0;-webkit-transition:opacity .15s linear;-o-transition:opacity .15s linear;transition:opacity .15s linear}
.fade.in{opacity:1}
.collapse{display:none}
.collapse.in{display:block}
tr.collapse.in{display:table-row}
tbody.collapse.in{display:table-row-group}
.collapsing{position:relative;height:0;overflow:hidden;-webkit-transition-property:height,visibility;transition-property:height,visibility;-webkit-transition-duration:.35s;transition-duration:.35s;-webkit-transition-timing-function:ease;transition-timing-function:ease}
.caret{display:inline-block;width:0;height:0;margin-left:2px;vertical-align:middle;border-top:4px dashed;border-right:4px solid transparent;border-left:4px solid transparent}
.dropup,.dropdown{position:relative}
.dropdown-toggle:focus{outline:0}
.dropdown-menu{position:absolute;top:100%;left:0;z-index:1000;display:none;float:left;min-width:160px;padding:5px 0;margin:2px 0 0;list-style:none;font-size:14px;text-align:left;background-color:#fff;border:1px solid #ccc;border:1px solid rgba(0,0,0,0.15);border-radius:4px;-webkit-box-shadow:0 6px 12px rgba(0,0,0,0.175);box-shadow:0 6px 12px rgba(0,0,0,0.175);background-clip:padding-box}
.dropdown-menu.pull-right{right:0;left:auto}
.dropdown-menu .divider{height:1px;margin:9px 0;overflow:hidden;background-color:#e5e5e5}
.dropdown-menu>li>a{display:block;padding:3px 20px;clear:both;font-weight:normal;line-height:1.42857143;color:#333;white-space:nowrap}
.dropdown-menu>li>a:hover,.dropdown-menu>li>a:focus{text-decoration:none;color:#262626;background-color:#f5f5f5}
.dropdown-menu>.active>a,.dropdown-menu>.active>a:hover,.dropdown-menu>.active>a:focus{color:#fff;text-decoration:none;outline:0;background-color:#337ab7}
.dropdown-menu>.disabled>a,.dropdown-menu>.disabled>a:hover,.dropdown-menu>.disabled>a:focus{color:#777}
.dropdown-menu>.disabled>a:hover,.dropdown-menu>.disabled>a:focus{text-decoration:none;background-color:transparent;background-image:none;filter:progid:DXImageTransform.Microsoft.gradient(enabled = false);cursor:not-allowed}
.open>.dropdown-menu{display:block}
.open>a{outline:0}
.dropdown-menu-right{left:auto;right:0}
.dropdown-menu-left{left:0;right:auto}
.dropdown-header{display:block;padding:3px 20px;font-size:12px;line-height:1.42857143;color:#777;white-space:nowrap}
.dropdown-backdrop{position:fixed;left:0;right:0;bottom:0;top:0;z-index:990}
.pull-right>.dropdown-menu{right:0;left:auto}
.dropup .caret,.navbar-fixed-bottom .dropdown .caret{border-top:0;border-bottom:4px solid;content:""}
.dropup .dropdown-menu,.navbar-fixed-bottom .dropdown .dropdown-menu{top:auto;bottom:100%;margin-bottom:2px}
@media(min-width:768px){.navbar-right .dropdown-menu{left:auto;right:0}
.navbar-right .dropdown-menu-left{left:0;right:auto}
}
.btn-group,.btn-group-vertical{position:relative;display:inline-block;vertical-align:middle}
.btn-group>.btn,.btn-group-vertical>.btn{position:relative;float:left}
.btn-group>.btn:hover,.btn-group-vertical>.btn:hover,.btn-group>.btn:focus,.btn-group-vertical>.btn:focus,.btn-group>.btn:active,.btn-group-vertical>.btn:active,.btn-group>.btn.active,.btn-group-vertical>.btn.active{z-index:2}
.btn-group .btn+.btn,.btn-group .btn+.btn-group,.btn-group .btn-group+.btn,.btn-group .btn-group+.btn-group{margin-left:-1px}
.btn-toolbar{margin-left:-5px}
.btn-toolbar .btn-group,.btn-toolbar .input-group{float:left}
.btn-toolbar>.btn,.btn-toolbar>.btn-group,.btn-toolbar>.input-group{margin-left:5px}
.btn-group>.btn:not(:first-child):not(:last-child):not(.dropdown-toggle){border-radius:0}
.btn-group>.btn:first-child{margin-left:0}
.btn-group>.btn:first-child:not(:last-child):not(.dropdown-toggle){border-bottom-right-radius:0;border-top-right-radius:0}
.btn-group>.btn:last-child:not(:first-child),.btn-group>.dropdown-toggle:not(:first-child){border-bottom-left-radius:0;border-top-left-radius:0}
.btn-group>.btn-group{float:left}
.btn-group>.btn-group:not(:first-child):not(:last-child)>.btn{border-radius:0}
.btn-group>.btn-group:first-child:not(:last-child)>.btn:last-child,.btn-group>.btn-group:first-child:not(:last-child)>.dropdown-toggle{border-bottom-right-radius:0;border-top-right-radius:0}
.btn-group>.btn-group:last-child:not(:first-child)>.btn:first-child{border-bottom-left-radius:0;border-top-left-radius:0}
.btn-group .dropdown-toggle:active,.btn-group.open .dropdown-toggle{outline:0}
.btn-group>.btn+.dropdown-toggle{padding-left:8px;padding-right:8px}
.btn-group>.btn-lg+.dropdown-toggle{padding-left:12px;padding-right:12px}
.btn-group.open .dropdown-toggle{-webkit-box-shadow:inset 0 3px 5px rgba(0,0,0,0.125);box-shadow:inset 0 3px 5px rgba(0,0,0,0.125)}
.btn-group.open .dropdown-toggle.btn-link{-webkit-box-shadow:none;box-shadow:none}
.btn .caret{margin-left:0}
.btn-lg .caret{border-width:5px 5px 0;border-bottom-width:0}
.dropup .btn-lg .caret{border-width:0 5px 5px}
.btn-group-vertical>.btn,.btn-group-vertical>.btn-group,.btn-group-vertical>.btn-group>.btn{display:block;float:none;width:100%;max-width:100%}
.btn-group-vertical>.btn-group>.btn{float:none}
.btn-group-vertical>.btn+.btn,.btn-group-vertical>.btn+.btn-group,.btn-group-vertical>.btn-group+.btn,.btn-group-vertical>.btn-group+.btn-group{margin-top:-1px;margin-left:0}
.btn-group-vertical>.btn:not(:first-child):not(:last-child){border-radius:0}
.btn-group-vertical>.btn:first-child:not(:last-child){border-top-right-radius:4px;border-bottom-right-radius:0;border-bottom-left-radius:0}
.btn-group-vertical>.btn:last-child:not(:first-child){border-bottom-left-radius:4px;border-top-right-radius:0;border-top-left-radius:0}
.btn-group-vertical>.btn-group:not(:first-child):not(:last-child)>.btn{border-radius:0}
.btn-group-vertical>.btn-group:first-child:not(:last-child)>.btn:last-child,.btn-group-vertical>.btn-group:first-child:not(:last-child)>.dropdown-toggle{border-bottom-right-radius:0;border-bottom-left-radius:0}
.btn-group-vertical>.btn-group:last-child:not(:first-child)>.btn:first-child{border-top-right-radius:0;border-top-left-radius:0}
.btn-group-justified{display:table;width:100%;table-layout:fixed;border-collapse:separate}
.btn-group-justified>.btn,.btn-group-justified>.btn-group{float:none;display:table-cell;width:1%}
.btn-group-justified>.btn-group .btn{width:100%}
.btn-group-justified>.btn-group .dropdown-menu{left:auto}
[data-toggle="buttons"]>.btn input[type="radio"],[data-toggle="buttons"]>.btn-group>.btn input[type="radio"],[data-toggle="buttons"]>.btn input[type="checkbox"],[data-toggle="buttons"]>.btn-group>.btn input[type="checkbox"]{position:absolute;clip:rect(0,0,0,0);pointer-events:none}
.input-group{position:relative;display:table;border-collapse:separate}
.input-group[class*="col-"]{float:none;padding-left:0;padding-right:0}
.input-group .form-control{position:relative;z-index:2;float:left;width:100%;margin-bottom:0}
.input-group-lg>.form-control,.input-group-lg>.input-group-addon,.input-group-lg>.input-group-btn>.btn{height:46px;padding:10px 16px;font-size:18px;line-height:1.3333333;border-radius:6px}
select.input-group-lg>.form-control,select.input-group-lg>.input-group-addon,select.input-group-lg>.input-group-btn>.btn{height:46px;line-height:46px}
textarea.input-group-lg>.form-control,textarea.input-group-lg>.input-group-addon,textarea.input-group-lg>.input-group-btn>.btn,select[multiple].input-group-lg>.form-control,select[multiple].input-group-lg>.input-group-addon,select[multiple].input-group-lg>.input-group-btn>.btn{height:auto}
.input-group-sm>.form-control,.input-group-sm>.input-group-addon,.input-group-sm>.input-group-btn>.btn{height:30px;padding:5px 10px;font-size:12px;line-height:1.5;border-radius:3px}
select.input-group-sm>.form-control,select.input-group-sm>.input-group-addon,select.input-group-sm>.input-group-btn>.btn{height:30px;line-height:30px}
textarea.input-group-sm>.form-control,textarea.input-group-sm>.input-group-addon,textarea.input-group-sm>.input-group-btn>.btn,select[multiple].input-group-sm>.form-control,select[multiple].input-group-sm>.input-group-addon,select[multiple].input-group-sm>.input-group-btn>.btn{height:auto}
.input-group-addon,.input-group-btn,.input-group .form-control{display:table-cell}
.input-group-addon:not(:first-child):not(:last-child),.input-group-btn:not(:first-child):not(:last-child),.input-group .form-control:not(:first-child):not(:last-child){border-radius:0}
.input-group-addon,.input-group-btn{width:1%;white-space:nowrap;vertical-align:middle}
.input-group-addon{padding:6px 12px;font-size:14px;font-weight:normal;line-height:1;color:#555;text-align:center;background-color:#eee;border:1px solid #ccc;border-radius:4px}
.input-group-addon.input-sm{padding:5px 10px;font-size:12px;border-radius:3px}
.input-group-addon.input-lg{padding:10px 16px;font-size:18px;border-radius:6px}
.input-group-addon input[type="radio"],.input-group-addon input[type="checkbox"]{margin-top:0}
.input-group .form-control:first-child,.input-group-addon:first-child,.input-group-btn:first-child>.btn,.input-group-btn:first-child>.btn-group>.btn,.input-group-btn:first-child>.dropdown-toggle,.input-group-btn:last-child>.btn:not(:last-child):not(.dropdown-toggle),.input-group-btn:last-child>.btn-group:not(:last-child)>.btn{border-bottom-right-radius:0;border-top-right-radius:0}
.input-group-addon:first-child{border-right:0}
.input-group .form-control:last-child,.input-group-addon:last-child,.input-group-btn:last-child>.btn,.input-group-btn:last-child>.btn-group>.btn,.input-group-btn:last-child>.dropdown-toggle,.input-group-btn:first-child>.btn:not(:first-child),.input-group-btn:first-child>.btn-group:not(:first-child)>.btn{border-bottom-left-radius:0;border-top-left-radius:0}
.input-group-addon:last-child{border-left:0}
.input-group-btn{position:relative;font-size:0;white-space:nowrap}
.input-group-btn>.btn{position:relative}
.input-group-btn>.btn+.btn{margin-left:-1px}
.input-group-btn>.btn:hover,.input-group-btn>.btn:focus,.input-group-btn>.btn:active{z-index:2}
.input-group-btn:first-child>.btn,.input-group-btn:first-child>.btn-group{margin-right:-1px}
.input-group-btn:last-child>.btn,.input-group-btn:last-child>.btn-group{margin-left:-1px}
.nav{margin-bottom:0;padding-left:0;list-style:none}
.nav>li{position:relative;display:block}
.nav>li>a{position:relative;display:block;padding:10px 15px}
.nav>li>a:hover,.nav>li>a:focus{text-decoration:none;background-color:#eee}
.nav>li.disabled>a{color:#777}
.nav>li.disabled>a:hover,.nav>li.disabled>a:focus{color:#777;text-decoration:none;background-color:transparent;cursor:not-allowed}
.nav .open>a,.nav .open>a:hover,.nav .open>a:focus{background-color:#eee;border-color:#337ab7}
.nav .nav-divider{height:1px;margin:9px 0;overflow:hidden;background-color:#e5e5e5}
.nav>li>a>img{max-width:none}
.nav-tabs{border-bottom:1px solid #ddd}
.nav-tabs>li{float:left;margin-bottom:-1px}
.nav-tabs>li>a{margin-right:2px;line-height:1.42857143;border:1px solid transparent;border-radius:4px 4px 0 0}
.nav-tabs>li>a:hover{border-color:#eee #eee #ddd}
.nav-tabs>li.active>a,.nav-tabs>li.active>a:hover,.nav-tabs>li.active>a:focus{color:#555;background-color:#fff;border:1px solid #ddd;border-bottom-color:transparent;cursor:default}
.nav-tabs.nav-justified{width:100%;border-bottom:0}
.nav-tabs.nav-justified>li{float:none}
.nav-tabs.nav-justified>li>a{text-align:center;margin-bottom:5px}
.nav-tabs.nav-justified>.dropdown .dropdown-menu{top:auto;left:auto}
@media(min-width:768px){.nav-tabs.nav-justified>li{display:table-cell;width:1%}
.nav-tabs.nav-justified>li>a{margin-bottom:0}
}
.nav-tabs.nav-justified>li>a{margin-right:0;border-radius:4px}
.nav-tabs.nav-justified>.active>a,.nav-tabs.nav-justified>.active>a:hover,.nav-tabs.nav-justified>.active>a:focus{border:1px solid #ddd}
@media(min-width:768px){.nav-tabs.nav-justified>li>a{border-bottom:1px solid #ddd;border-radius:4px 4px 0 0}
.nav-tabs.nav-justified>.active>a,.nav-tabs.nav-justified>.active>a:hover,.nav-tabs.nav-justified>.active>a:focus{border-bottom-color:#fff}
}
.nav-pills>li{float:left}
.nav-pills>li>a{border-radius:4px}
.nav-pills>li+li{margin-left:2px}
.nav-pills>li.active>a,.nav-pills>li.active>a:hover,.nav-pills>li.active>a:focus{color:#fff;background-color:#337ab7}
.nav-stacked>li{float:none}
.nav-stacked>li+li{margin-top:2px;margin-left:0}
.nav-justified{width:100%}
.nav-justified>li{float:none}
.nav-justified>li>a{text-align:center;margin-bottom:5px}
.nav-justified>.dropdown .dropdown-menu{top:auto;left:auto}
@media(min-width:768px){.nav-justified>li{display:table-cell;width:1%}
.nav-justified>li>a{margin-bottom:0}
}
.nav-tabs-justified{border-bottom:0}
.nav-tabs-justified>li>a{margin-right:0;border-radius:4px}
.nav-tabs-justified>.active>a,.nav-tabs-justified>.active>a:hover,.nav-tabs-justified>.active>a:focus{border:1px solid #ddd}
@media(min-width:768px){.nav-tabs-justified>li>a{border-bottom:1px solid #ddd;border-radius:4px 4px 0 0}
.nav-tabs-justified>.active>a,.nav-tabs-justified>.active>a:hover,.nav-tabs-justified>.active>a:focus{border-bottom-color:#fff}
}
.tab-content>.tab-pane{display:none}
.tab-content>.active{display:block}
.nav-tabs .dropdown-menu{margin-top:-1px;border-top-right-radius:0;border-top-left-radius:0}
.navbar{position:relative;min-height:50px;margin-bottom:20px;border:1px solid transparent}
@media(min-width:768px){.navbar{border-radius:4px}
}
@media(min-width:768px){.navbar-header{float:left}
}
.navbar-collapse{overflow-x:visible;padding-right:15px;padding-left:15px;border-top:1px solid transparent;box-shadow:inset 0 1px 0 rgba(255,255,255,0.1);-webkit-overflow-scrolling:touch}
.navbar-collapse.in{overflow-y:auto}
@media(min-width:768px){.navbar-collapse{width:auto;border-top:0;box-shadow:none}
.navbar-collapse.collapse{display:block !important;height:auto !important;padding-bottom:0;overflow:visible !important}
.navbar-collapse.in{overflow-y:visible}
.navbar-fixed-top .navbar-collapse,.navbar-static-top .navbar-collapse,.navbar-fixed-bottom .navbar-collapse{padding-left:0;padding-right:0}
}
.navbar-fixed-top .navbar-collapse,.navbar-fixed-bottom .navbar-collapse{max-height:340px}
@media(max-device-width:480px) and (orientation:landscape){.navbar-fixed-top .navbar-collapse,.navbar-fixed-bottom .navbar-collapse{max-height:200px}
}
.container>.navbar-header,.container-fluid>.navbar-header,.container>.navbar-collapse,.container-fluid>.navbar-collapse{margin-right:-15px;margin-left:-15px}
@media(min-width:768px){.container>.navbar-header,.container-fluid>.navbar-header,.container>.navbar-collapse,.container-fluid>.navbar-collapse{margin-right:0;margin-left:0}
}
.navbar-static-top{z-index:1000;border-width:0 0 1px}
@media(min-width:768px){.navbar-static-top{border-radius:0}
}
.navbar-fixed-top,.navbar-fixed-bottom{position:fixed;right:0;left:0;z-index:1030}
@media(min-width:768px){.navbar-fixed-top,.navbar-fixed-bottom{border-radius:0}
}
.navbar-fixed-top{top:0;border-width:0 0 1px}
.navbar-fixed-bottom{bottom:0;margin-bottom:0;border-width:1px 0 0}
.navbar-brand{float:left;padding:15px 15px;font-size:18px;line-height:20px;height:50px}
.navbar-brand:hover,.navbar-brand:focus{text-decoration:none}
.navbar-brand>img{display:block}
@media(min-width:768px){.navbar>.container .navbar-brand,.navbar>.container-fluid .navbar-brand{margin-left:-15px}
}
.navbar-toggle{position:relative;float:right;margin-right:15px;padding:9px 10px;margin-top:8px;margin-bottom:8px;background-color:transparent;background-image:none;border:1px solid transparent;border-radius:4px}
.navbar-toggle:focus{outline:0}
.navbar-toggle .icon-bar{display:block;width:22px;height:2px;border-radius:1px}
.navbar-toggle .icon-bar+.icon-bar{margin-top:4px}
@media(min-width:768px){.navbar-toggle{display:none}
}
.navbar-nav{margin:7.5px -15px}
.navbar-nav>li>a{padding-top:10px;padding-bottom:10px;line-height:20px}
@media(max-width:767px){.navbar-nav .open .dropdown-menu{position:static;float:none;width:auto;margin-top:0;background-color:transparent;border:0;box-shadow:none}
.navbar-nav .open .dropdown-menu>li>a,.navbar-nav .open .dropdown-menu .dropdown-header{padding:5px 15px 5px 25px}
.navbar-nav .open .dropdown-menu>li>a{line-height:20px}
.navbar-nav .open .dropdown-menu>li>a:hover,.navbar-nav .open .dropdown-menu>li>a:focus{background-image:none}
}
@media(min-width:768px){.navbar-nav{float:left;margin:0}
.navbar-nav>li{float:left}
.navbar-nav>li>a{padding-top:15px;padding-bottom:15px}
}
.navbar-form{margin-left:-15px;margin-right:-15px;padding:10px 15px;border-top:1px solid transparent;border-bottom:1px solid transparent;-webkit-box-shadow:inset 0 1px 0 rgba(255,255,255,0.1),0 1px 0 rgba(255,255,255,0.1);box-shadow:inset 0 1px 0 rgba(255,255,255,0.1),0 1px 0 rgba(255,255,255,0.1);margin-top:8px;margin-bottom:8px}
@media(min-width:768px){.navbar-form .form-group{display:inline-block;margin-bottom:0;vertical-align:middle}
.navbar-form .form-control{display:inline-block;width:auto;vertical-align:middle}
.navbar-form .form-control-static{display:inline-block}
.navbar-form .input-group{display:inline-table;vertical-align:middle}
.navbar-form .input-group .input-group-addon,.navbar-form .input-group .input-group-btn,.navbar-form .input-group .form-control{width:auto}
.navbar-form .input-group>.form-control{width:100%}
.navbar-form .control-label{margin-bottom:0;vertical-align:middle}
.navbar-form .radio,.navbar-form .checkbox{display:inline-block;margin-top:0;margin-bottom:0;vertical-align:middle}
.navbar-form .radio label,.navbar-form .checkbox label{padding-left:0}
.navbar-form .radio input[type="radio"],.navbar-form .checkbox input[type="checkbox"]{position:relative;margin-left:0}
.navbar-form .has-feedback .form-control-feedback{top:0}
}
@media(max-width:767px){.navbar-form .form-group{margin-bottom:5px}
.navbar-form .form-group:last-child{margin-bottom:0}
}
@media(min-width:768px){.navbar-form{width:auto;border:0;margin-left:0;margin-right:0;padding-top:0;padding-bottom:0;-webkit-box-shadow:none;box-shadow:none}
}
.navbar-nav>li>.dropdown-menu{margin-top:0;border-top-right-radius:0;border-top-left-radius:0}
.navbar-fixed-bottom .navbar-nav>li>.dropdown-menu{margin-bottom:0;border-top-right-radius:4px;border-top-left-radius:4px;border-bottom-right-radius:0;border-bottom-left-radius:0}
.navbar-btn{margin-top:8px;margin-bottom:8px}
.navbar-btn.btn-sm{margin-top:10px;margin-bottom:10px}
.navbar-btn.btn-xs{margin-top:14px;margin-bottom:14px}
.navbar-text{margin-top:15px;margin-bottom:15px}
@media(min-width:768px){.navbar-text{float:left;margin-left:15px;margin-right:15px}
}
@media(min-width:768px){.navbar-left{float:left !important}
.navbar-right{float:right !important;margin-right:-15px}
.navbar-right ~ .navbar-right{margin-right:0}
}
.navbar-default{background-color:#f8f8f8;border-color:#e7e7e7}
.navbar-default .navbar-brand{color:#777}
.navbar-default .navbar-brand:hover,.navbar-default .navbar-brand:focus{color:#5e5e5e;background-color:transparent}
.navbar-default .navbar-text{color:#777}
.navbar-default .navbar-nav>li>a{color:#777}
.navbar-default .navbar-nav>li>a:hover,.navbar-default .navbar-nav>li>a:focus{color:#333;background-color:transparent}
.navbar-default .navbar-nav>.active>a,.navbar-default .navbar-nav>.active>a:hover,.navbar-default .navbar-nav>.active>a:focus{color:#555;background-color:#e7e7e7}
.navbar-default .navbar-nav>.disabled>a,.navbar-default .navbar-nav>.disabled>a:hover,.navbar-default .navbar-nav>.disabled>a:focus{color:#ccc;background-color:transparent}
.navbar-default .navbar-toggle{border-color:#ddd}
.navbar-default .navbar-toggle:hover,.navbar-default .navbar-toggle:focus{background-color:#ddd}
.navbar-default .navbar-toggle .icon-bar{background-color:#888}
.navbar-default .navbar-collapse,.navbar-default .navbar-form{border-color:#e7e7e7}
.navbar-default .navbar-nav>.open>a,.navbar-default .navbar-nav>.open>a:hover,.navbar-default .navbar-nav>.open>a:focus{background-color:#e7e7e7;color:#555}
@media(max-width:767px){.navbar-default .navbar-nav .open .dropdown-menu>li>a{color:#777}
.navbar-default .navbar-nav .open .dropdown-menu>li>a:hover,.navbar-default .navbar-nav .open .dropdown-menu>li>a:focus{color:#333;background-color:transparent}
.navbar-default .navbar-nav .open .dropdown-menu>.active>a,.navbar-default .navbar-nav .open .dropdown-menu>.active>a:hover,.navbar-default .navbar-nav .open .dropdown-menu>.active>a:focus{color:#555;background-color:#e7e7e7}
.navbar-default .navbar-nav .open .dropdown-menu>.disabled>a,.navbar-default .navbar-nav .open .dropdown-menu>.disabled>a:hover,.navbar-default .navbar-nav .open .dropdown-menu>.disabled>a:focus{color:#ccc;background-color:transparent}
}
.navbar-default .navbar-link{color:#777}
.navbar-default .navbar-link:hover{color:#333}
.navbar-default .btn-link{color:#777}
.navbar-default .btn-link:hover,.navbar-default .btn-link:focus{color:#333}
.navbar-default .btn-link[disabled]:hover,fieldset[disabled] .navbar-default .btn-link:hover,.navbar-default .btn-link[disabled]:focus,fieldset[disabled] .navbar-default .btn-link:focus{color:#ccc}
.navbar-inverse{background-color:#222;border-color:#080808}
.navbar-inverse .navbar-brand{color:#9d9d9d}
.navbar-inverse .navbar-brand:hover,.navbar-inverse .navbar-brand:focus{color:#fff;background-color:transparent}
.navbar-inverse .navbar-text{color:#9d9d9d}
.navbar-inverse .navbar-nav>li>a{color:#9d9d9d}
.navbar-inverse .navbar-nav>li>a:hover,.navbar-inverse .navbar-nav>li>a:focus{color:#fff;background-color:transparent}
.navbar-inverse .navbar-nav>.active>a,.navbar-inverse .navbar-nav>.active>a:hover,.navbar-inverse .navbar-nav>.active>a:focus{color:#fff;background-color:#080808}
.navbar-inverse .navbar-nav>.disabled>a,.navbar-inverse .navbar-nav>.disabled>a:hover,.navbar-inverse .navbar-nav>.disabled>a:focus{color:#444;background-color:transparent}
.navbar-inverse .navbar-toggle{border-color:#333}
.navbar-inverse .navbar-toggle:hover,.navbar-inverse .navbar-toggle:focus{background-color:#333}
.navbar-inverse .navbar-toggle .icon-bar{background-color:#fff}
.navbar-inverse .navbar-collapse,.navbar-inverse .navbar-form{border-color:#101010}
.navbar-inverse .navbar-nav>.open>a,.navbar-inverse .navbar-nav>.open>a:hover,.navbar-inverse .navbar-nav>.open>a:focus{background-color:#080808;color:#fff}
@media(max-width:767px){.navbar-inverse .navbar-nav .open .dropdown-menu>.dropdown-header{border-color:#080808}
.navbar-inverse .navbar-nav .open .dropdown-menu .divider{background-color:#080808}
.navbar-inverse .navbar-nav .open .dropdown-menu>li>a{color:#9d9d9d}
.navbar-inverse .navbar-nav .open .dropdown-menu>li>a:hover,.navbar-inverse .navbar-nav .open .dropdown-menu>li>a:focus{color:#fff;background-color:transparent}
.navbar-inverse .navbar-nav .open .dropdown-menu>.active>a,.navbar-inverse .navbar-nav .open .dropdown-menu>.active>a:hover,.navbar-inverse .navbar-nav .open .dropdown-menu>.active>a:focus{color:#fff;background-color:#080808}
.navbar-inverse .navbar-nav .open .dropdown-menu>.disabled>a,.navbar-inverse .navbar-nav .open .dropdown-menu>.disabled>a:hover,.navbar-inverse .navbar-nav .open .dropdown-menu>.disabled>a:focus{color:#444;background-color:transparent}
}
.navbar-inverse .navbar-link{color:#9d9d9d}
.navbar-inverse .navbar-link:hover{color:#fff}
.navbar-inverse .btn-link{color:#9d9d9d}
.navbar-inverse .btn-link:hover,.navbar-inverse .btn-link:focus{color:#fff}
.navbar-inverse .btn-link[disabled]:hover,fieldset[disabled] .navbar-inverse .btn-link:hover,.navbar-inverse .btn-link[disabled]:focus,fieldset[disabled] .navbar-inverse .btn-link:focus{color:#444}
.breadcrumb{padding:8px 15px;margin-bottom:20px;list-style:none;background-color:#f5f5f5;border-radius:4px}
.breadcrumb>li{display:inline-block}
.breadcrumb>li+li:before{content:"/\00a0";padding:0 5px;color:#ccc}
.breadcrumb>.active{color:#777}
.pagination{display:inline-block;padding-left:0;margin:20px 0;border-radius:4px}
.pagination>li{display:inline}
.pagination>li>a,.pagination>li>span{position:relative;float:left;padding:6px 12px;line-height:1.42857143;text-decoration:none;color:#337ab7;background-color:#fff;border:1px solid #ddd;margin-left:-1px}
.pagination>li:first-child>a,.pagination>li:first-child>span{margin-left:0;border-bottom-left-radius:4px;border-top-left-radius:4px}
.pagination>li:last-child>a,.pagination>li:last-child>span{border-bottom-right-radius:4px;border-top-right-radius:4px}
.pagination>li>a:hover,.pagination>li>span:hover,.pagination>li>a:focus,.pagination>li>span:focus{color:#23527c;background-color:#eee;border-color:#ddd}
.pagination>.active>a,.pagination>.active>span,.pagination>.active>a:hover,.pagination>.active>span:hover,.pagination>.active>a:focus,.pagination>.active>span:focus{z-index:2;color:#fff;background-color:#337ab7;border-color:#337ab7;cursor:default}
.pagination>.disabled>span,.pagination>.disabled>span:hover,.pagination>.disabled>span:focus,.pagination>.disabled>a,.pagination>.disabled>a:hover,.pagination>.disabled>a:focus{color:#777;background-color:#fff;border-color:#ddd;cursor:not-allowed}
.pagination-lg>li>a,.pagination-lg>li>span{padding:10px 16px;font-size:18px}
.pagination-lg>li:first-child>a,.pagination-lg>li:first-child>span{border-bottom-left-radius:6px;border-top-left-radius:6px}
.pagination-lg>li:last-child>a,.pagination-lg>li:last-child>span{border-bottom-right-radius:6px;border-top-right-radius:6px}
.pagination-sm>li>a,.pagination-sm>li>span{padding:5px 10px;font-size:12px}
.pagination-sm>li:first-child>a,.pagination-sm>li:first-child>span{border-bottom-left-radius:3px;border-top-left-radius:3px}
.pagination-sm>li:last-child>a,.pagination-sm>li:last-child>span{border-bottom-right-radius:3px;border-top-right-radius:3px}
.pager{padding-left:0;margin:20px 0;list-style:none;text-align:center}
.pager li{display:inline}
.pager li>a,.pager li>span{display:inline-block;padding:5px 14px;background-color:#fff;border:1px solid #ddd;border-radius:15px}
.pager li>a:hover,.pager li>a:focus{text-decoration:none;background-color:#eee}
.pager .next>a,.pager .next>span{float:right}
.pager .previous>a,.pager .previous>span{float:left}
.pager .disabled>a,.pager .disabled>a:hover,.pager .disabled>a:focus,.pager .disabled>span{color:#777;background-color:#fff;cursor:not-allowed}
.label{display:inline;padding:.2em .6em .3em;font-size:75%;font-weight:bold;line-height:1;color:#fff;text-align:center;white-space:nowrap;vertical-align:baseline;border-radius:.25em}
a.label:hover,a.label:focus{color:#fff;text-decoration:none;cursor:pointer}
.label:empty{display:none}
.btn .label{position:relative;top:-1px}
.label-default{background-color:#777}
.label-default[href]:hover,.label-default[href]:focus{background-color:#5e5e5e}
.label-primary{background-color:#337ab7}
.label-primary[href]:hover,.label-primary[href]:focus{background-color:#286090}
.label-success{background-color:#5cb85c}
.label-success[href]:hover,.label-success[href]:focus{background-color:#449d44}
.label-info{background-color:#5bc0de}
.label-info[href]:hover,.label-info[href]:focus{background-color:#31b0d5}
.label-warning{background-color:#f0ad4e}
.label-warning[href]:hover,.label-warning[href]:focus{background-color:#ec971f}
.label-danger{background-color:#d9534f}
.label-danger[href]:hover,.label-danger[href]:focus{background-color:#c9302c}
.badge{display:inline-block;min-width:10px;padding:3px 7px;font-size:12px;font-weight:bold;color:#fff;line-height:1;vertical-align:baseline;white-space:nowrap;text-align:center;background-color:#777;border-radius:10px}
.badge:empty{display:none}
.btn .badge{position:relative;top:-1px}
.btn-xs .badge,.btn-group-xs>.btn .badge{top:0;padding:1px 5px}
a.badge:hover,a.badge:focus{color:#fff;text-decoration:none;cursor:pointer}
.list-group-item.active>.badge,.nav-pills>.active>a>.badge{color:#337ab7;background-color:#fff}
.list-group-item>.badge{float:right}
.list-group-item>.badge+.badge{margin-right:5px}
.nav-pills>li>a>.badge{margin-left:3px}
.jumbotron{padding:30px 15px;margin-bottom:30px;color:inherit;background-color:#eee}
.jumbotron h1,.jumbotron .h1{color:inherit}
.jumbotron p{margin-bottom:15px;font-size:21px;font-weight:200}
.jumbotron>hr{border-top-color:#d5d5d5}
.container .jumbotron,.container-fluid .jumbotron{border-radius:6px}
.jumbotron .container{max-width:100%}
@media screen and (min-width:768px){.jumbotron{padding:48px 0}
.container .jumbotron,.container-fluid .jumbotron{padding-left:60px;padding-right:60px}
.jumbotron h1,.jumbotron .h1{font-size:63px}
}
.thumbnail{display:block;padding:4px;margin-bottom:20px;line-height:1.42857143;background-color:#fff;border:1px solid #ddd;border-radius:4px;-webkit-transition:border .2s ease-in-out;-o-transition:border .2s ease-in-out;transition:border .2s ease-in-out}
.thumbnail>img,.thumbnail a>img{margin-left:auto;margin-right:auto}
a.thumbnail:hover,a.thumbnail:focus,a.thumbnail.active{border-color:#337ab7}
.thumbnail .caption{padding:9px;color:#333}
.alert{padding:15px;margin-bottom:20px;border:1px solid transparent;border-radius:4px}
.alert h4{margin-top:0;color:inherit}
.alert .alert-link{font-weight:bold}
.alert>p,.alert>ul{margin-bottom:0}
.alert>p+p{margin-top:5px}
.alert-dismissable,.alert-dismissible{padding-right:35px}
.alert-dismissable .close,.alert-dismissible .close{position:relative;top:-2px;right:-21px;color:inherit}
.alert-success{background-color:#dff0d8;border-color:#d6e9c6;color:#3c763d}
.alert-success hr{border-top-color:#c9e2b3}
.alert-success .alert-link{color:#2b542c}
.alert-info{background-color:#d9edf7;border-color:#bce8f1;color:#31708f}
.alert-info hr{border-top-color:#a6e1ec}
.alert-info .alert-link{color:#245269}
.alert-warning{background-color:#fcf8e3;border-color:#faebcc;color:#8a6d3b}
.alert-warning hr{border-top-color:#f7e1b5}
.alert-warning .alert-link{color:#66512c}
.alert-danger{background-color:#f2dede;border-color:#ebccd1;color:#a94442}
.alert-danger hr{border-top-color:#e4b9c0}
.alert-danger .alert-link{color:#843534}
@-webkit-keyframes progress-bar-stripes{from{background-position:40px 0}
to{background-position:0 0}
}
@keyframes progress-bar-stripes{from{background-position:40px 0}
to{background-position:0 0}
}
.progress{overflow:hidden;height:20px;margin-bottom:20px;background-color:#f5f5f5;border-radius:4px;-webkit-box-shadow:inset 0 1px 2px rgba(0,0,0,0.1);box-shadow:inset 0 1px 2px rgba(0,0,0,0.1)}
.progress-bar{float:left;width:0;height:100%;font-size:12px;line-height:20px;color:#fff;text-align:center;background-color:#337ab7;-webkit-box-shadow:inset 0 -1px 0 rgba(0,0,0,0.15);box-shadow:inset 0 -1px 0 rgba(0,0,0,0.15);-webkit-transition:width .6s ease;-o-transition:width .6s ease;transition:width .6s ease}
.progress-striped .progress-bar,.progress-bar-striped{background-image:-webkit-linear-gradient(45deg,rgba(255,255,255,0.15) 25%,transparent 25%,transparent 50%,rgba(255,255,255,0.15) 50%,rgba(255,255,255,0.15) 75%,transparent 75%,transparent);background-image:-o-linear-gradient(45deg,rgba(255,255,255,0.15) 25%,transparent 25%,transparent 50%,rgba(255,255,255,0.15) 50%,rgba(255,255,255,0.15) 75%,transparent 75%,transparent);background-image:linear-gradient(45deg,rgba(255,255,255,0.15) 25%,transparent 25%,transparent 50%,rgba(255,255,255,0.15) 50%,rgba(255,255,255,0.15) 75%,transparent 75%,transparent);background-size:40px 40px}
.progress.active .progress-bar,.progress-bar.active{-webkit-animation:progress-bar-stripes 2s linear infinite;-o-animation:progress-bar-stripes 2s linear infinite;animation:progress-bar-stripes 2s linear infinite}
.progress-bar-success{background-color:#5cb85c}
.progress-striped .progress-bar-success{background-image:-webkit-linear-gradient(45deg,rgba(255,255,255,0.15) 25%,transparent 25%,transparent 50%,rgba(255,255,255,0.15) 50%,rgba(255,255,255,0.15) 75%,transparent 75%,transparent);background-image:-o-linear-gradient(45deg,rgba(255,255,255,0.15) 25%,transparent 25%,transparent 50%,rgba(255,255,255,0.15) 50%,rgba(255,255,255,0.15) 75%,transparent 75%,transparent);background-image:linear-gradient(45deg,rgba(255,255,255,0.15) 25%,transparent 25%,transparent 50%,rgba(255,255,255,0.15) 50%,rgba(255,255,255,0.15) 75%,transparent 75%,transparent)}
.progress-bar-info{background-color:#5bc0de}
.progress-striped .progress-bar-info{background-image:-webkit-linear-gradient(45deg,rgba(255,255,255,0.15) 25%,transparent 25%,transparent 50%,rgba(255,255,255,0.15) 50%,rgba(255,255,255,0.15) 75%,transparent 75%,transparent);background-image:-o-linear-gradient(45deg,rgba(255,255,255,0.15) 25%,transparent 25%,transparent 50%,rgba(255,255,255,0.15) 50%,rgba(255,255,255,0.15) 75%,transparent 75%,transparent);background-image:linear-gradient(45deg,rgba(255,255,255,0.15) 25%,transparent 25%,transparent 50%,rgba(255,255,255,0.15) 50%,rgba(255,255,255,0.15) 75%,transparent 75%,transparent)}
.progress-bar-warning{background-color:#f0ad4e}
.progress-striped .progress-bar-warning{background-image:-webkit-linear-gradient(45deg,rgba(255,255,255,0.15) 25%,transparent 25%,transparent 50%,rgba(255,255,255,0.15) 50%,rgba(255,255,255,0.15) 75%,transparent 75%,transparent);background-image:-o-linear-gradient(45deg,rgba(255,255,255,0.15) 25%,transparent 25%,transparent 50%,rgba(255,255,255,0.15) 50%,rgba(255,255,255,0.15) 75%,transparent 75%,transparent);background-image:linear-gradient(45deg,rgba(255,255,255,0.15) 25%,transparent 25%,transparent 50%,rgba(255,255,255,0.15) 50%,rgba(255,255,255,0.15) 75%,transparent 75%,transparent)}
.progress-bar-danger{background-color:#d9534f}
.progress-striped .progress-bar-danger{background-image:-webkit-linear-gradient(45deg,rgba(255,255,255,0.15) 25%,transparent 25%,transparent 50%,rgba(255,255,255,0.15) 50%,rgba(255,255,255,0.15) 75%,transparent 75%,transparent);background-image:-o-linear-gradient(45deg,rgba(255,255,255,0.15) 25%,transparent 25%,transparent 50%,rgba(255,255,255,0.15) 50%,rgba(255,255,255,0.15) 75%,transparent 75%,transparent);background-image:linear-gradient(45deg,rgba(255,255,255,0.15) 25%,transparent 25%,transparent 50%,rgba(255,255,255,0.15) 50%,rgba(255,255,255,0.15) 75%,transparent 75%,transparent)}
.media{margin-top:15px}
.media:first-child{margin-top:0}
.media,.media-body{zoom:1;overflow:hidden}
.media-body{width:10000px}
.media-object{display:block}
.media-right,.media>.pull-right{padding-left:10px}
.media-left,.media>.pull-left{padding-right:10px}
.media-left,.media-right,.media-body{display:table-cell;vertical-align:top}
.media-middle{vertical-align:middle}
.media-bottom{vertical-align:bottom}
.media-heading{margin-top:0;margin-bottom:5px}
.media-list{padding-left:0;list-style:none}
.list-group{margin-bottom:20px;padding-left:0}
.list-group-item{position:relative;display:block;padding:10px 15px;margin-bottom:-1px;background-color:#fff;border:1px solid #ddd}
.list-group-item:first-child{border-top-right-radius:4px;border-top-left-radius:4px}
.list-group-item:last-child{margin-bottom:0;border-bottom-right-radius:4px;border-bottom-left-radius:4px}
a.list-group-item{color:#555}
a.list-group-item .list-group-item-heading{color:#333}
a.list-group-item:hover,a.list-group-item:focus{text-decoration:none;color:#555;background-color:#f5f5f5}
.list-group-item.disabled,.list-group-item.disabled:hover,.list-group-item.disabled:focus{background-color:#eee;color:#777;cursor:not-allowed}
.list-group-item.disabled .list-group-item-heading,.list-group-item.disabled:hover .list-group-item-heading,.list-group-item.disabled:focus .list-group-item-heading{color:inherit}
.list-group-item.disabled .list-group-item-text,.list-group-item.disabled:hover .list-group-item-text,.list-group-item.disabled:focus .list-group-item-text{color:#777}
.list-group-item.active,.list-group-item.active:hover,.list-group-item.active:focus{z-index:2;color:#fff;background-color:#337ab7;border-color:#337ab7}
.list-group-item.active .list-group-item-heading,.list-group-item.active:hover .list-group-item-heading,.list-group-item.active:focus .list-group-item-heading,.list-group-item.active .list-group-item-heading>small,.list-group-item.active:hover .list-group-item-heading>small,.list-group-item.active:focus .list-group-item-heading>small,.list-group-item.active .list-group-item-heading>.small,.list-group-item.active:hover .list-group-item-heading>.small,.list-group-item.active:focus .list-group-item-heading>.small{color:inherit}
.list-group-item.active .list-group-item-text,.list-group-item.active:hover .list-group-item-text,.list-group-item.active:focus .list-group-item-text{color:#c7ddef}
.list-group-item-success{color:#3c763d;background-color:#dff0d8}
a.list-group-item-success{color:#3c763d}
a.list-group-item-success .list-group-item-heading{color:inherit}
a.list-group-item-success:hover,a.list-group-item-success:focus{color:#3c763d;background-color:#d0e9c6}
a.list-group-item-success.active,a.list-group-item-success.active:hover,a.list-group-item-success.active:focus{color:#fff;background-color:#3c763d;border-color:#3c763d}
.list-group-item-info{color:#31708f;background-color:#d9edf7}
a.list-group-item-info{color:#31708f}
a.list-group-item-info .list-group-item-heading{color:inherit}
a.list-group-item-info:hover,a.list-group-item-info:focus{color:#31708f;background-color:#c4e3f3}
a.list-group-item-info.active,a.list-group-item-info.active:hover,a.list-group-item-info.active:focus{color:#fff;background-color:#31708f;border-color:#31708f}
.list-group-item-warning{color:#8a6d3b;background-color:#fcf8e3}
a.list-group-item-warning{color:#8a6d3b}
a.list-group-item-warning .list-group-item-heading{color:inherit}
a.list-group-item-warning:hover,a.list-group-item-warning:focus{color:#8a6d3b;background-color:#faf2cc}
a.list-group-item-warning.active,a.list-group-item-warning.active:hover,a.list-group-item-warning.active:focus{color:#fff;background-color:#8a6d3b;border-color:#8a6d3b}
.list-group-item-danger{color:#a94442;background-color:#f2dede}
a.list-group-item-danger{color:#a94442}
a.list-group-item-danger .list-group-item-heading{color:inherit}
a.list-group-item-danger:hover,a.list-group-item-danger:focus{color:#a94442;background-color:#ebcccc}
a.list-group-item-danger.active,a.list-group-item-danger.active:hover,a.list-group-item-danger.active:focus{color:#fff;background-color:#a94442;border-color:#a94442}
.list-group-item-heading{margin-top:0;margin-bottom:5px}
.list-group-item-text{margin-bottom:0;line-height:1.3}
.panel{margin-bottom:20px;background-color:#fff;border:1px solid transparent;border-radius:4px;-webkit-box-shadow:0 1px 1px rgba(0,0,0,0.05);box-shadow:0 1px 1px rgba(0,0,0,0.05)}
.panel-body{padding:15px}
.panel-heading{padding:10px 15px;border-bottom:1px solid transparent;border-top-right-radius:3px;border-top-left-radius:3px}
.panel-heading>.dropdown .dropdown-toggle{color:inherit}
.panel-title{margin-top:0;margin-bottom:0;font-size:16px;color:inherit}
.panel-title>a,.panel-title>small,.panel-title>.small,.panel-title>small>a,.panel-title>.small>a{color:inherit}
.panel-footer{padding:10px 15px;background-color:#f5f5f5;border-top:1px solid #ddd;border-bottom-right-radius:3px;border-bottom-left-radius:3px}
.panel>.list-group,.panel>.panel-collapse>.list-group{margin-bottom:0}
.panel>.list-group .list-group-item,.panel>.panel-collapse>.list-group .list-group-item{border-width:1px 0;border-radius:0}
.panel>.list-group:first-child .list-group-item:first-child,.panel>.panel-collapse>.list-group:first-child .list-group-item:first-child{border-top:0;border-top-right-radius:3px;border-top-left-radius:3px}
.panel>.list-group:last-child .list-group-item:last-child,.panel>.panel-collapse>.list-group:last-child .list-group-item:last-child{border-bottom:0;border-bottom-right-radius:3px;border-bottom-left-radius:3px}
.panel-heading+.list-group .list-group-item:first-child{border-top-width:0}
.list-group+.panel-footer{border-top-width:0}
.panel>.table,.panel>.table-responsive>.table,.panel>.panel-collapse>.table{margin-bottom:0}
.panel>.table caption,.panel>.table-responsive>.table caption,.panel>.panel-collapse>.table caption{padding-left:15px;padding-right:15px}
.panel>.table:first-child,.panel>.table-responsive:first-child>.table:first-child{border-top-right-radius:3px;border-top-left-radius:3px}
.panel>.table:first-child>thead:first-child>tr:first-child,.panel>.table-responsive:first-child>.table:first-child>thead:first-child>tr:first-child,.panel>.table:first-child>tbody:first-child>tr:first-child,.panel>.table-responsive:first-child>.table:first-child>tbody:first-child>tr:first-child{border-top-left-radius:3px;border-top-right-radius:3px}
.panel>.table:first-child>thead:first-child>tr:first-child td:first-child,.panel>.table-responsive:first-child>.table:first-child>thead:first-child>tr:first-child td:first-child,.panel>.table:first-child>tbody:first-child>tr:first-child td:first-child,.panel>.table-responsive:first-child>.table:first-child>tbody:first-child>tr:first-child td:first-child,.panel>.table:first-child>thead:first-child>tr:first-child th:first-child,.panel>.table-responsive:first-child>.table:first-child>thead:first-child>tr:first-child th:first-child,.panel>.table:first-child>tbody:first-child>tr:first-child th:first-child,.panel>.table-responsive:first-child>.table:first-child>tbody:first-child>tr:first-child th:first-child{border-top-left-radius:3px}
.panel>.table:first-child>thead:first-child>tr:first-child td:last-child,.panel>.table-responsive:first-child>.table:first-child>thead:first-child>tr:first-child td:last-child,.panel>.table:first-child>tbody:first-child>tr:first-child td:last-child,.panel>.table-responsive:first-child>.table:first-child>tbody:first-child>tr:first-child td:last-child,.panel>.table:first-child>thead:first-child>tr:first-child th:last-child,.panel>.table-responsive:first-child>.table:first-child>thead:first-child>tr:first-child th:last-child,.panel>.table:first-child>tbody:first-child>tr:first-child th:last-child,.panel>.table-responsive:first-child>.table:first-child>tbody:first-child>tr:first-child th:last-child{border-top-right-radius:3px}
.panel>.table:last-child,.panel>.table-responsive:last-child>.table:last-child{border-bottom-right-radius:3px;border-bottom-left-radius:3px}
.panel>.table:last-child>tbody:last-child>tr:last-child,.panel>.table-responsive:last-child>.table:last-child>tbody:last-child>tr:last-child,.panel>.table:last-child>tfoot:last-child>tr:last-child,.panel>.table-responsive:last-child>.table:last-child>tfoot:last-child>tr:last-child{border-bottom-left-radius:3px;border-bottom-right-radius:3px}
.panel>.table:last-child>tbody:last-child>tr:last-child td:first-child,.panel>.table-responsive:last-child>.table:last-child>tbody:last-child>tr:last-child td:first-child,.panel>.table:last-child>tfoot:last-child>tr:last-child td:first-child,.panel>.table-responsive:last-child>.table:last-child>tfoot:last-child>tr:last-child td:first-child,.panel>.table:last-child>tbody:last-child>tr:last-child th:first-child,.panel>.table-responsive:last-child>.table:last-child>tbody:last-child>tr:last-child th:first-child,.panel>.table:last-child>tfoot:last-child>tr:last-child th:first-child,.panel>.table-responsive:last-child>.table:last-child>tfoot:last-child>tr:last-child th:first-child{border-bottom-left-radius:3px}
.panel>.table:last-child>tbody:last-child>tr:last-child td:last-child,.panel>.table-responsive:last-child>.table:last-child>tbody:last-child>tr:last-child td:last-child,.panel>.table:last-child>tfoot:last-child>tr:last-child td:last-child,.panel>.table-responsive:last-child>.table:last-child>tfoot:last-child>tr:last-child td:last-child,.panel>.table:last-child>tbody:last-child>tr:last-child th:last-child,.panel>.table-responsive:last-child>.table:last-child>tbody:last-child>tr:last-child th:last-child,.panel>.table:last-child>tfoot:last-child>tr:last-child th:last-child,.panel>.table-responsive:last-child>.table:last-child>tfoot:last-child>tr:last-child th:last-child{border-bottom-right-radius:3px}
.panel>.panel-body+.table,.panel>.panel-body+.table-responsive,.panel>.table+.panel-body,.panel>.table-responsive+.panel-body{border-top:1px solid #ddd}
.panel>.table>tbody:first-child>tr:first-child th,.panel>.table>tbody:first-child>tr:first-child td{border-top:0}
.panel>.table-bordered,.panel>.table-responsive>.table-bordered{border:0}
.panel>.table-bordered>thead>tr>th:first-child,.panel>.table-responsive>.table-bordered>thead>tr>th:first-child,.panel>.table-bordered>tbody>tr>th:first-child,.panel>.table-responsive>.table-bordered>tbody>tr>th:first-child,.panel>.table-bordered>tfoot>tr>th:first-child,.panel>.table-responsive>.table-bordered>tfoot>tr>th:first-child,.panel>.table-bordered>thead>tr>td:first-child,.panel>.table-responsive>.table-bordered>thead>tr>td:first-child,.panel>.table-bordered>tbody>tr>td:first-child,.panel>.table-responsive>.table-bordered>tbody>tr>td:first-child,.panel>.table-bordered>tfoot>tr>td:first-child,.panel>.table-responsive>.table-bordered>tfoot>tr>td:first-child{border-left:0}
.panel>.table-bordered>thead>tr>th:last-child,.panel>.table-responsive>.table-bordered>thead>tr>th:last-child,.panel>.table-bordered>tbody>tr>th:last-child,.panel>.table-responsive>.table-bordered>tbody>tr>th:last-child,.panel>.table-bordered>tfoot>tr>th:last-child,.panel>.table-responsive>.table-bordered>tfoot>tr>th:last-child,.panel>.table-bordered>thead>tr>td:last-child,.panel>.table-responsive>.table-bordered>thead>tr>td:last-child,.panel>.table-bordered>tbody>tr>td:last-child,.panel>.table-responsive>.table-bordered>tbody>tr>td:last-child,.panel>.table-bordered>tfoot>tr>td:last-child,.panel>.table-responsive>.table-bordered>tfoot>tr>td:last-child{border-right:0}
.panel>.table-bordered>thead>tr:first-child>td,.panel>.table-responsive>.table-bordered>thead>tr:first-child>td,.panel>.table-bordered>tbody>tr:first-child>td,.panel>.table-responsive>.table-bordered>tbody>tr:first-child>td,.panel>.table-bordered>thead>tr:first-child>th,.panel>.table-responsive>.table-bordered>thead>tr:first-child>th,.panel>.table-bordered>tbody>tr:first-child>th,.panel>.table-responsive>.table-bordered>tbody>tr:first-child>th{border-bottom:0}
.panel>.table-bordered>tbody>tr:last-child>td,.panel>.table-responsive>.table-bordered>tbody>tr:last-child>td,.panel>.table-bordered>tfoot>tr:last-child>td,.panel>.table-responsive>.table-bordered>tfoot>tr:last-child>td,.panel>.table-bordered>tbody>tr:last-child>th,.panel>.table-responsive>.table-bordered>tbody>tr:last-child>th,.panel>.table-bordered>tfoot>tr:last-child>th,.panel>.table-responsive>.table-bordered>tfoot>tr:last-child>th{border-bottom:0}
.panel>.table-responsive{border:0;margin-bottom:0}
.panel-group{margin-bottom:20px}
.panel-group .panel{margin-bottom:0;border-radius:4px}
.panel-group .panel+.panel{margin-top:5px}
.panel-group .panel-heading{border-bottom:0}
.panel-group .panel-heading+.panel-collapse>.panel-body,.panel-group .panel-heading+.panel-collapse>.list-group{border-top:1px solid #ddd}
.panel-group .panel-footer{border-top:0}
.panel-group .panel-footer+.panel-collapse .panel-body{border-bottom:1px solid #ddd}
.panel-default{border-color:#ddd}
.panel-default>.panel-heading{color:#333;background-color:#f5f5f5;border-color:#ddd}
.panel-default>.panel-heading+.panel-collapse>.panel-body{border-top-color:#ddd}
.panel-default>.panel-heading .badge{color:#f5f5f5;background-color:#333}
.panel-default>.panel-footer+.panel-collapse>.panel-body{border-bottom-color:#ddd}
.panel-primary{border-color:#337ab7}
.panel-primary>.panel-heading{color:#fff;background-color:#337ab7;border-color:#337ab7}
.panel-primary>.panel-heading+.panel-collapse>.panel-body{border-top-color:#337ab7}
.panel-primary>.panel-heading .badge{color:#337ab7;background-color:#fff}
.panel-primary>.panel-footer+.panel-collapse>.panel-body{border-bottom-color:#337ab7}
.panel-success{border-color:#d6e9c6}
.panel-success>.panel-heading{color:#3c763d;background-color:#dff0d8;border-color:#d6e9c6}
.panel-success>.panel-heading+.panel-collapse>.panel-body{border-top-color:#d6e9c6}
.panel-success>.panel-heading .badge{color:#dff0d8;background-color:#3c763d}
.panel-success>.panel-footer+.panel-collapse>.panel-body{border-bottom-color:#d6e9c6}
.panel-info{border-color:#bce8f1}
.panel-info>.panel-heading{color:#31708f;background-color:#d9edf7;border-color:#bce8f1}
.panel-info>.panel-heading+.panel-collapse>.panel-body{border-top-color:#bce8f1}
.panel-info>.panel-heading .badge{color:#d9edf7;background-color:#31708f}
.panel-info>.panel-footer+.panel-collapse>.panel-body{border-bottom-color:#bce8f1}
.panel-warning{border-color:#faebcc}
.panel-warning>.panel-heading{color:#8a6d3b;background-color:#fcf8e3;border-color:#faebcc}
.panel-warning>.panel-heading+.panel-collapse>.panel-body{border-top-color:#faebcc}
.panel-warning>.panel-heading .badge{color:#fcf8e3;background-color:#8a6d3b}
.panel-warning>.panel-footer+.panel-collapse>.panel-body{border-bottom-color:#faebcc}
.panel-danger{border-color:#ebccd1}
.panel-danger>.panel-heading{color:#a94442;background-color:#f2dede;border-color:#ebccd1}
.panel-danger>.panel-heading+.panel-collapse>.panel-body{border-top-color:#ebccd1}
.panel-danger>.panel-heading .badge{color:#f2dede;background-color:#a94442}
.panel-danger>.panel-footer+.panel-collapse>.panel-body{border-bottom-color:#ebccd1}
.embed-responsive{position:relative;display:block;height:0;padding:0;overflow:hidden}
.embed-responsive .embed-responsive-item,.embed-responsive iframe,.embed-responsive embed,.embed-responsive object,.embed-responsive video{position:absolute;top:0;left:0;bottom:0;height:100%;width:100%;border:0}
.embed-responsive-16by9{padding-bottom:56.25%}
.embed-responsive-4by3{padding-bottom:75%}
.well{min-height:20px;padding:19px;margin-bottom:20px;background-color:#f5f5f5;border:1px solid #e3e3e3;border-radius:4px;-webkit-box-shadow:inset 0 1px 1px rgba(0,0,0,0.05);box-shadow:inset 0 1px 1px rgba(0,0,0,0.05)}
.well blockquote{border-color:#ddd;border-color:rgba(0,0,0,0.15)}
.well-lg{padding:24px;border-radius:6px}
.well-sm{padding:9px;border-radius:3px}
.close{float:right;font-size:21px;font-weight:bold;line-height:1;color:#000;text-shadow:0 1px 0 #fff;opacity:.2;filter:alpha(opacity=20)}
.close:hover,.close:focus{color:#000;text-decoration:none;cursor:pointer;opacity:.5;filter:alpha(opacity=50)}
button.close{padding:0;cursor:pointer;background:transparent;border:0;-webkit-appearance:none}
.modal-open{overflow:hidden}
.modal{display:none;overflow:hidden;position:fixed;top:0;right:0;bottom:0;left:0;z-index:2050;-webkit-overflow-scrolling:touch;outline:0}
.modal.fade .modal-dialog{-webkit-transform:translate(0,-25%);-ms-transform:translate(0,-25%);-o-transform:translate(0,-25%);transform:translate(0,-25%);-webkit-transition:-webkit-transform .3s ease-out;-moz-transition:-moz-transform .3s ease-out;-o-transition:-o-transform .3s ease-out;transition:transform .3s ease-out}
.modal.in .modal-dialog{-webkit-transform:translate(0,0);-ms-transform:translate(0,0);-o-transform:translate(0,0);transform:translate(0,0)}
.modal-open .modal{overflow-x:hidden;overflow-y:auto}
.modal-dialog{position:relative;width:auto;margin:10px}
.modal-content{position:relative;background-color:#fff;border:1px solid #999;border:1px solid rgba(0,0,0,0.2);border-radius:6px;-webkit-box-shadow:0 3px 9px rgba(0,0,0,0.5);box-shadow:0 3px 9px rgba(0,0,0,0.5);background-clip:padding-box;outline:0}
.modal-backdrop{position:fixed;top:0;right:0;bottom:0;left:0;z-index:2040;background-color:#000}
.modal-backdrop.fade{opacity:0;filter:alpha(opacity=0)}
.modal-backdrop.in{opacity:.5;filter:alpha(opacity=50)}
.modal-header{padding:15px;border-bottom:1px solid #e5e5e5;min-height:16.42857143px}
.modal-header .close{margin-top:-2px}
.modal-title{margin:0;line-height:1.42857143}
.modal-body{position:relative;padding:15px}
.modal-footer{padding:15px;text-align:right;border-top:1px solid #e5e5e5}
.modal-footer .btn+.btn{margin-left:5px;margin-bottom:0}
.modal-footer .btn-group .btn+.btn{margin-left:-1px}
.modal-footer .btn-block+.btn-block{margin-left:0}
.modal-scrollbar-measure{position:absolute;top:-9999px;width:50px;height:50px;overflow:scroll}
@media(min-width:768px){.modal-dialog{width:600px;margin:30px auto}
.modal-content{-webkit-box-shadow:0 5px 15px rgba(0,0,0,0.5);box-shadow:0 5px 15px rgba(0,0,0,0.5)}
.modal-sm{width:300px}
}
@media(min-width:992px){.modal-lg{width:900px}
}
.tooltip{position:absolute;z-index:1070;display:block;font-family:"Helvetica Neue",Helvetica,Arial,sans-serif;font-size:12px;font-weight:normal;line-height:1.4;opacity:0;filter:alpha(opacity=0)}
.tooltip.in{opacity:.9;filter:alpha(opacity=90)}
.tooltip.top{margin-top:-3px;padding:5px 0}
.tooltip.right{margin-left:3px;padding:0 5px}
.tooltip.bottom{margin-top:3px;padding:5px 0}
.tooltip.left{margin-left:-3px;padding:0 5px}
.tooltip-inner{max-width:200px;padding:3px 8px;color:#fff;text-align:center;text-decoration:none;background-color:#000;border-radius:4px}
.tooltip-arrow{position:absolute;width:0;height:0;border-color:transparent;border-style:solid}
.tooltip.top .tooltip-arrow{bottom:0;left:50%;margin-left:-5px;border-width:5px 5px 0;border-top-color:#000}
.tooltip.top-left .tooltip-arrow{bottom:0;right:5px;margin-bottom:-5px;border-width:5px 5px 0;border-top-color:#000}
.tooltip.top-right .tooltip-arrow{bottom:0;left:5px;margin-bottom:-5px;border-width:5px 5px 0;border-top-color:#000}
.tooltip.right .tooltip-arrow{top:50%;left:0;margin-top:-5px;border-width:5px 5px 5px 0;border-right-color:#000}
.tooltip.left .tooltip-arrow{top:50%;right:0;margin-top:-5px;border-width:5px 0 5px 5px;border-left-color:#000}
.tooltip.bottom .tooltip-arrow{top:0;left:50%;margin-left:-5px;border-width:0 5px 5px;border-bottom-color:#000}
.tooltip.bottom-left .tooltip-arrow{top:0;right:5px;margin-top:-5px;border-width:0 5px 5px;border-bottom-color:#000}
.tooltip.bottom-right .tooltip-arrow{top:0;left:5px;margin-top:-5px;border-width:0 5px 5px;border-bottom-color:#000}
.popover{position:absolute;top:0;left:0;z-index:1060;display:none;max-width:276px;padding:1px;font-family:"Helvetica Neue",Helvetica,Arial,sans-serif;font-size:14px;font-weight:normal;line-height:1.42857143;text-align:left;background-color:#fff;background-clip:padding-box;border:1px solid #ccc;border:1px solid rgba(0,0,0,0.2);border-radius:6px;-webkit-box-shadow:0 5px 10px rgba(0,0,0,0.2);box-shadow:0 5px 10px rgba(0,0,0,0.2);white-space:normal}
.popover.top{margin-top:-10px}
.popover.right{margin-left:10px}
.popover.bottom{margin-top:10px}
.popover.left{margin-left:-10px}
.popover-title{margin:0;padding:8px 14px;font-size:14px;background-color:#f7f7f7;border-bottom:1px solid #ebebeb;border-radius:5px 5px 0 0}
.popover-content{padding:9px 14px}
.popover>.arrow,.popover>.arrow:after{position:absolute;display:block;width:0;height:0;border-color:transparent;border-style:solid}
.popover>.arrow{border-width:11px}
.popover>.arrow:after{border-width:10px;content:""}
.popover.top>.arrow{left:50%;margin-left:-11px;border-bottom-width:0;border-top-color:#999;border-top-color:rgba(0,0,0,0.25);bottom:-11px}
.popover.top>.arrow:after{content:" ";bottom:1px;margin-left:-10px;border-bottom-width:0;border-top-color:#fff}
.popover.right>.arrow{top:50%;left:-11px;margin-top:-11px;border-left-width:0;border-right-color:#999;border-right-color:rgba(0,0,0,0.25)}
.popover.right>.arrow:after{content:" ";left:1px;bottom:-10px;border-left-width:0;border-right-color:#fff}
.popover.bottom>.arrow{left:50%;margin-left:-11px;border-top-width:0;border-bottom-color:#999;border-bottom-color:rgba(0,0,0,0.25);top:-11px}
.popover.bottom>.arrow:after{content:" ";top:1px;margin-left:-10px;border-top-width:0;border-bottom-color:#fff}
.popover.left>.arrow{top:50%;right:-11px;margin-top:-11px;border-right-width:0;border-left-color:#999;border-left-color:rgba(0,0,0,0.25)}
.popover.left>.arrow:after{content:" ";right:1px;border-right-width:0;border-left-color:#fff;bottom:-10px}
.carousel{position:relative}
.carousel-inner{position:relative;overflow:hidden;width:100%}
.carousel-inner>.item{display:none;position:relative;-webkit-transition:.6s ease-in-out left;-o-transition:.6s ease-in-out left;transition:.6s ease-in-out left}
.carousel-inner>.item>img,.carousel-inner>.item>a>img{line-height:1}
@media all and (transform-3d),(-webkit-transform-3d){.carousel-inner>.item{-webkit-transition:-webkit-transform .6s ease-in-out;-moz-transition:-moz-transform .6s ease-in-out;-o-transition:-o-transform .6s ease-in-out;transition:transform .6s ease-in-out;-webkit-backface-visibility:hidden;-moz-backface-visibility:hidden;backface-visibility:hidden;-webkit-perspective:1000;-moz-perspective:1000;perspective:1000}
.carousel-inner>.item.next,.carousel-inner>.item.active.right{-webkit-transform:translate3d(100%,0,0);transform:translate3d(100%,0,0);left:0}
.carousel-inner>.item.prev,.carousel-inner>.item.active.left{-webkit-transform:translate3d(-100%,0,0);transform:translate3d(-100%,0,0);left:0}
.carousel-inner>.item.next.left,.carousel-inner>.item.prev.right,.carousel-inner>.item.active{-webkit-transform:translate3d(0,0,0);transform:translate3d(0,0,0);left:0}
}
.carousel-inner>.active,.carousel-inner>.next,.carousel-inner>.prev{display:block}
.carousel-inner>.active{left:0}
.carousel-inner>.next,.carousel-inner>.prev{position:absolute;top:0;width:100%}
.carousel-inner>.next{left:100%}
.carousel-inner>.prev{left:-100%}
.carousel-inner>.next.left,.carousel-inner>.prev.right{left:0}
.carousel-inner>.active.left{left:-100%}
.carousel-inner>.active.right{left:100%}
.carousel-control{position:absolute;top:0;left:0;bottom:0;width:15%;opacity:.5;filter:alpha(opacity=50);font-size:20px;color:#fff;text-align:center;text-shadow:0 1px 2px rgba(0,0,0,0.6)}
.carousel-control.left{background-image:-webkit-linear-gradient(left,rgba(0,0,0,0.5) 0,rgba(0,0,0,0.0001) 100%);background-image:-o-linear-gradient(left,rgba(0,0,0,0.5) 0,rgba(0,0,0,0.0001) 100%);background-image:linear-gradient(to right,rgba(0,0,0,0.5) 0,rgba(0,0,0,0.0001) 100%);background-repeat:repeat-x;filter:progid:DXImageTransform.Microsoft.gradient(startColorstr='#80000000',endColorstr='#00000000',GradientType=1)}
.carousel-control.right{left:auto;right:0;background-image:-webkit-linear-gradient(left,rgba(0,0,0,0.0001) 0,rgba(0,0,0,0.5) 100%);background-image:-o-linear-gradient(left,rgba(0,0,0,0.0001) 0,rgba(0,0,0,0.5) 100%);background-image:linear-gradient(to right,rgba(0,0,0,0.0001) 0,rgba(0,0,0,0.5) 100%);background-repeat:repeat-x;filter:progid:DXImageTransform.Microsoft.gradient(startColorstr='#00000000',endColorstr='#80000000',GradientType=1)}
.carousel-control:hover,.carousel-control:focus{outline:0;color:#fff;text-decoration:none;opacity:.9;filter:alpha(opacity=90)}
.carousel-control .icon-prev,.carousel-control .icon-next,.carousel-control .glyphicon-chevron-left,.carousel-control .glyphicon-chevron-right{position:absolute;top:50%;z-index:5;display:inline-block}
.carousel-control .icon-prev,.carousel-control .glyphicon-chevron-left{left:50%;margin-left:-10px}
.carousel-control .icon-next,.carousel-control .glyphicon-chevron-right{right:50%;margin-right:-10px}
.carousel-control .icon-prev,.carousel-control .icon-next{width:20px;height:20px;margin-top:-10px;line-height:1;font-family:serif}
.carousel-control .icon-prev:before{content:'\2039'}
.carousel-control .icon-next:before{content:'\203a'}
.carousel-indicators{position:absolute;bottom:10px;left:50%;z-index:15;width:60%;margin-left:-30%;padding-left:0;list-style:none;text-align:center}
.carousel-indicators li{display:inline-block;width:10px;height:10px;margin:1px;text-indent:-999px;border:1px solid #fff;border-radius:10px;cursor:pointer;background-color:#000 \9;background-color:rgba(0,0,0,0)}
.carousel-indicators .active{margin:0;width:12px;height:12px;background-color:#fff}
.carousel-caption{position:absolute;left:15%;right:15%;bottom:20px;z-index:10;padding-top:20px;padding-bottom:20px;color:#fff;text-align:center;text-shadow:0 1px 2px rgba(0,0,0,0.6)}
.carousel-caption .btn{text-shadow:none}
@media screen and (min-width:768px){.carousel-control .glyphicon-chevron-left,.carousel-control .glyphicon-chevron-right,.carousel-control .icon-prev,.carousel-control .icon-next{width:30px;height:30px;margin-top:-15px;font-size:30px}
.carousel-control .glyphicon-chevron-left,.carousel-control .icon-prev{margin-left:-15px}
.carousel-control .glyphicon-chevron-right,.carousel-control .icon-next{margin-right:-15px}
.carousel-caption{left:20%;right:20%;padding-bottom:30px}
.carousel-indicators{bottom:20px}
}
.clearfix:before,.clearfix:after,.dl-horizontal dd:before,.dl-horizontal dd:after,.container:before,.container:after,.container-fluid:before,.container-fluid:after,.row:before,.row:after,.form-horizontal .form-group:before,.form-horizontal .form-group:after,.btn-toolbar:before,.btn-toolbar:after,.btn-group-vertical>.btn-group:before,.btn-group-vertical>.btn-group:after,.nav:before,.nav:after,.navbar:before,.navbar:after,.navbar-header:before,.navbar-header:after,.navbar-collapse:before,.navbar-collapse:after,.pager:before,.pager:after,.panel-body:before,.panel-body:after,.modal-footer:before,.modal-footer:after{content:" ";display:table}
.clearfix:after,.dl-horizontal dd:after,.container:after,.container-fluid:after,.row:after,.form-horizontal .form-group:after,.btn-toolbar:after,.btn-group-vertical>.btn-group:after,.nav:after,.navbar:after,.navbar-header:after,.navbar-collapse:after,.pager:after,.panel-body:after,.modal-footer:after{clear:both}
.center-block{display:block;margin-left:auto;margin-right:auto}
.pull-right{float:right !important}
.pull-left{float:left !important}
.hide{display:none !important}
.show{display:block !important}
.invisible{visibility:hidden}
.text-hide{font:0/0 a;color:transparent;text-shadow:none;background-color:transparent;border:0}
.hidden{display:none !important}
.affix{position:fixed}
@-ms-viewport{width:device-width}
.visible-xs,.visible-sm,.visible-md,.visible-lg{display:none !important}
.visible-xs-block,.visible-xs-inline,.visible-xs-inline-block,.visible-sm-block,.visible-sm-inline,.visible-sm-inline-block,.visible-md-block,.visible-md-inline,.visible-md-inline-block,.visible-lg-block,.visible-lg-inline,.visible-lg-inline-block{display:none !important}
@media(max-width:767px){.visible-xs{display:block !important}
table.visible-xs{display:table}
tr.visible-xs{display:table-row !important}
th.visible-xs,td.visible-xs{display:table-cell !important}
}
@media(max-width:767px){.visible-xs-block{display:block !important}
}
@media(max-width:767px){.visible-xs-inline{display:inline !important}
}
@media(max-width:767px){.visible-xs-inline-block{display:inline-block !important}
}
@media(min-width:768px) and (max-width:991px){.visible-sm{display:block !important}
table.visible-sm{display:table}
tr.visible-sm{display:table-row !important}
th.visible-sm,td.visible-sm{display:table-cell !important}
}
@media(min-width:768px) and (max-width:991px){.visible-sm-block{display:block !important}
}
@media(min-width:768px) and (max-width:991px){.visible-sm-inline{display:inline !important}
}
@media(min-width:768px) and (max-width:991px){.visible-sm-inline-block{display:inline-block !important}
}
@media(min-width:992px) and (max-width:1199px){.visible-md{display:block !important}
table.visible-md{display:table}
tr.visible-md{display:table-row !important}
th.visible-md,td.visible-md{display:table-cell !important}
}
@media(min-width:992px) and (max-width:1199px){.visible-md-block{display:block !important}
}
@media(min-width:992px) and (max-width:1199px){.visible-md-inline{display:inline !important}
}
@media(min-width:992px) and (max-width:1199px){.visible-md-inline-block{display:inline-block !important}
}
@media(min-width:1200px){.visible-lg{display:block !important}
table.visible-lg{display:table}
tr.visible-lg{display:table-row !important}
th.visible-lg,td.visible-lg{display:table-cell !important}
}
@media(min-width:1200px){.visible-lg-block{display:block !important}
}
@media(min-width:1200px){.visible-lg-inline{display:inline !important}
}
@media(min-width:1200px){.visible-lg-inline-block{display:inline-block !important}
}
@media(max-width:767px){.hidden-xs{display:none !important}
}
@media(min-width:768px) and (max-width:991px){.hidden-sm{display:none !important}
}
@media(min-width:992px) and (max-width:1199px){.hidden-md{display:none !important}
}
@media(min-width:1200px){.hidden-lg{display:none !important}
}
.visible-print{display:none !important}
@media print{.visible-print{display:block !important}
table.visible-print{display:table}
tr.visible-print{display:table-row !important}
th.visible-print,td.visible-print{display:table-cell !important}
}
.visible-print-block{display:none !important}
@media print{.visible-print-block{display:block !important}
}
.visible-print-inline{display:none !important}
@media print{.visible-print-inline{display:inline !important}
}
.visible-print-inline-block{display:none !important}
@media print{.visible-print-inline-block{display:inline-block !important}
}
@media print{.hidden-print{display:none !important}
}
.slick-prev,.slick-next{position:absolute;display:block;height:20px;width:20px;line-height:0;font-size:0;cursor:pointer;background:transparent;color:transparent;top:50%;-webkit-transform:translate(0,-50%);-ms-transform:translate(0,-50%);transform:translate(0,-50%);padding:0;border:0;outline:0}
.slick-prev:hover,.slick-next:hover,.slick-prev:focus,.slick-next:focus{outline:0;background:transparent;color:transparent}
.slick-prev:hover:before,.slick-next:hover:before,.slick-prev:focus:before,.slick-next:focus:before{opacity:1}
.slick-prev.slick-disabled:before,.slick-next.slick-disabled:before{opacity:.25}
.slick-prev:before,.slick-next:before{font-family:"slick";font-size:20px;line-height:1;color:#fff;opacity:.75;-webkit-font-smoothing:antialiased;-moz-osx-font-smoothing:grayscale}
.slick-prev{left:-25px}
[dir="rtl"] .slick-prev{left:auto;right:-25px}
.slick-prev:before{content:""}
[dir="rtl"] .slick-prev:before{content:""}
.slick-next{right:-25px}
[dir="rtl"] .slick-next{left:-25px;right:auto}
.slick-next:before{content:""}
[dir="rtl"] .slick-next:before{content:""}
.slick-dotted .slick-slider{margin-bottom:30px}
.slick-dots{position:absolute;bottom:-25px;list-style:none;display:block;text-align:center;padding:0;margin:0;width:100%}
.slick-dots li{position:relative;display:inline-block;height:20px;width:20px;margin:0 5px;padding:0;cursor:pointer}
.slick-dots li button{border:0;background:transparent;display:block;height:20px;width:20px;outline:0;line-height:0;font-size:0;color:transparent;padding:5px;cursor:pointer}
.slick-dots li button:hover,.slick-dots li button:focus{outline:0}
.slick-dots li button:hover:before,.slick-dots li button:focus:before{opacity:1}
.slick-dots li button:before{position:absolute;top:0;left:0;content:"";width:20px;height:20px;font-family:"slick";font-size:6px;line-height:20px;text-align:center;color:#000;opacity:.25;-webkit-font-smoothing:antialiased;-moz-osx-font-smoothing:grayscale}
.slick-dots li.slick-active button:before{color:#000;opacity:.75}
.slick-slider{position:relative;display:block;box-sizing:border-box;-webkit-touch-callout:none;-webkit-user-select:none;-khtml-user-select:none;-moz-user-select:none;-ms-user-select:none;user-select:none;-ms-touch-action:pan-y;touch-action:pan-y;-webkit-tap-highlight-color:transparent}
.slick-list{position:relative;overflow:hidden;display:block;margin:0;padding:0}
.slick-list:focus{outline:0}
.slick-list.dragging{cursor:pointer;cursor:hand}
.slick-slider .slick-track,.slick-slider .slick-list{-webkit-transform:translate3d(0,0,0);-moz-transform:translate3d(0,0,0);-ms-transform:translate3d(0,0,0);-o-transform:translate3d(0,0,0);transform:translate3d(0,0,0)}
.slick-track{position:relative;left:0;top:0;display:block}
.slick-track:before,.slick-track:after{content:"";display:table}
.slick-track:after{clear:both}
.slick-loading .slick-track{visibility:hidden}
.slick-slide{float:left;height:100%;min-height:1px;display:none}
[dir="rtl"] .slick-slide{float:right}
.slick-slide img{display:block}
.slick-slide.slick-loading img{display:none}
.slick-slide.dragging img{pointer-events:none}
.slick-initialized .slick-slide{display:block}
.slick-loading .slick-slide{visibility:hidden}
.slick-vertical .slick-slide{display:block;height:auto;border:1px solid transparent}
.slick-arrow.slick-hidden{display:none}
.xilinx-bs3 .xilinx-filter-dropdown{width:100%;margin-bottom:10px}
.xilinx-bs3 .xilinx-filter-dropdown.checkboxes{margin-bottom:30px}
.xilinx-bs3 .xilinx-filter-dropdown.checkboxes button{max-width:200px}
.xilinx-bs3 .xilinx-filter-dropdown.checkboxes .dropdown-menu ul{padding:0 15px}
.xilinx-bs3 .xilinx-filter-dropdown.checkboxes .dropdown-menu ul label{padding:5px 0 0;font-weight:normal}
.xilinx-bs3 .xilinx-filter-dropdown.checkboxes .dropdown-menu ul label span{margin-left:5px}
.xilinx-bs3 .xilinx-filter-dropdown.checkboxes .dropdown-menu ul:last-of-type{border-bottom:1px solid #d2d2d2;margin-bottom:0}
.xilinx-bs3 .xilinx-filter-dropdown.checkboxes .dropdown-menu button{background:transparent;color:#d11414;font-weight:normal;width:auto;-webkit-box-shadow:none;box-shadow:none;-webkit-box-shadow:0 0 0 0 none;box-shadow:0 0 0 0 none;padding:13px 18px}
.xilinx-bs3 .xilinx-filter-dropdown.checkboxes .dropdown-menu button[data-function="cancel"]{color:#262626;float:right}
.xilinx-bs3 .xilinx-filter-dropdown button{text-align:left;width:100%;padding:12px 30px 12px 15px;-webkit-box-shadow:none;box-shadow:none;-webkit-box-shadow:0 0 0 0 none;box-shadow:0 0 0 0 none;margin-bottom:0}
.xilinx-bs3 .xilinx-filter-dropdown button span{font-size:12px;position:absolute;right:10px;top:50%;margin-top:-6px;-webkit-transition:all .4s ease;transition:all .4s ease}
.xilinx-bs3 .xilinx-filter-dropdown.open button{-webkit-box-shadow:0 2px 4px 0 rgba(0,0,0,0.15);box-shadow:0 2px 4px 0 rgba(0,0,0,0.15)}
.xilinx-bs3 .xilinx-filter-dropdown.open button span{-webkit-transform:rotate(-180deg);-ms-transform:rotate(-180deg);transform:rotate(-180deg)}
.xilinx-bs3 .xilinx-filter-dropdown ul.dropdown-menu li a{white-space:normal;padding:10px 15px}
.xilinx-bs3 .xilinx-filter-dropdown ul.dropdown-menu li.bordered{border-top:1px solid #f2f2f2}
.xilinx-bs3 .xilinx-filter-dropdown ul.dropdown-menu li.bordered a{color:#d11414}
.xilinx-bs3 .xilinx-filter-dropdown ul.dropdown-menu li.learn-more{border-top:0}
.xilinx-bs3 .xilinx-filter-dropdown .dropdown-menu{width:100%;top:100%;margin-top:10px;padding:0;-webkit-box-shadow:0 2px 4px 0 rgba(0,0,0,0.15);box-shadow:0 2px 4px 0 rgba(0,0,0,0.15)}
.xilinx-bs3 .xilinx-filter-dropdown .dropdown-menu h4{padding:15px 15px;margin-bottom:0}
@media(min-width:768px){.xilinx-bs3 .xilinx-filter-dropdown .dropdown-menu ul{columns:2;-webkit-columns:2;-moz-columns:2}
}
.xilinx-bs3 .xilinx-filter-dropdown .dropdown-menu ul:last-of-type{padding-bottom:10px}
.xilinx-bs3 .xilinx-filter-dropdown .dropdown-menu ul li a{padding:10px 15px}
.xilinx-bs3 .responsive-carousel-4slide .slick-track{margin:0 auto}
.xilinx-bs3 .responsive-carousel-4slide .slick-arrow{top:45%}
.xilinx-bs3 .responsive-carousel-4slide .slick-arrow.slick-prev{left:-15px}
.xilinx-bs3 .responsive-carousel-4slide .slick-arrow.slick-next{right:-15px}
.xilinx-bs3 .responsive-carousel-4slide .slick-dots{bottom:auto;position:relative}
.xilinx-bs3 .xilinxVideoGridHeader{margin-top:15px}
@media(min-width:768px){.xilinx-bs3 .xilinxVideoGridHeader .pull-sm-right{float:right !important}
}
@media(max-width:767px){.xilinx-bs3 .xilinxVideoGridHeader .pull-sm-right{margin-bottom:10px}
.xilinx-bs3 .xilinxVideoGridHeader .pull-sm-right button.filter-by-newest{padding-left:0}
}
.xilinx-bs3 .xilinxVideoGridHeader button{background-color:transparent;color:#262626}
.xilinx-bs3 .xilinxVideoGridHeader button.filter-by-views,.xilinx-bs3 .xilinxVideoGridHeader button.filter-by-newest{padding-top:0;font-size:16px}
.xilinx-bs3 .xilinxVideoGridHeader button.view-more-videos{width:100%}
.xilinx-bs3 .xilinxVideoGridHeader button:focus{color:#262626}
.xilinx-bs3 .xilinxVideoGridHeader button:hover{background-color:transparent;color:#d11414}
.xilinx-bs3 .xilinxVideoGrid .grid-container{background-color:#d2d2d2;padding:15px 15px 0}
@media(max-width:767px){.xilinx-bs3 .xilinxVideoGrid .grid-container{max-width:288px}
}
.xilinx-bs3 .xilinxVideoGrid .grid-container .video-grid-item{margin-bottom:15px;overflow:hidden}
@media(max-width:767px){.xilinx-bs3 .xilinxVideoGrid .grid-container .video-grid-item:nth-child(2n+1){clear:both}
}
.xilinx-bs3 .xilinxVideoGrid .grid-container .video-grid-item.hidden{height:0}
.xilinx-bs3 .xilinxVideoGrid .grid-container .video-grid-item figure{background:#fff}
.xilinx-bs3 .xilinxVideoGrid .grid-container .video-grid-item figure img{width:100%}
@media(min-width:768px){.xilinx-bs3 .xilinxVideoGrid .grid-container .video-grid-item figure img{height:190px}
}
@media(min-width:992px){.xilinx-bs3 .xilinxVideoGrid .grid-container .video-grid-item figure img{height:164px}
}
@media(min-width:1200px){.xilinx-bs3 .xilinxVideoGrid .grid-container .video-grid-item figure img{height:148px}
}
.xilinx-bs3 .xilinxVideoGrid .grid-container .video-grid-item figure figcaption{border-top:1px solid #d2d2d2;padding:5px 10px;color:#262626}
.xilinx-bs3 .xilinxVideoGrid .grid-container .video-grid-item figure figcaption span.title{display:block;overflow:hidden;height:65px;padding-bottom:5px;border-bottom:1px solid #d2d2d2;margin-bottom:5px}
.xilinx-bs3 .xilinxVideoGrid .grid-container .video-grid-item figure figcaption span.title:hover{color:#d11414}
.xilinx-bs3 .xilinxVideoGrid .grid-container .video-grid-item figure figcaption span.meta{display:inline;padding-right:10px}
.xilinx-bs3 .xilinxVideoGrid .grid-container .video-grid-item figure figcaption span.meta span{padding-right:5px}
.xilinx-bs3 .childVideoTopVideo .topVideo{padding-top:20px}
.xilinx-bs3 .childVideoTopVideo .topVideo h2{color:#fff;margin-top:10px}
.xilinx-bs3 .childVideoTopVideo .topVideo ul.list-inline{float:left;margin-bottom:0}
.xilinx-bs3 .childVideoTopVideo .topVideo ul li{padding-right:30px}
.xilinx-bs3 .childVideoTopVideo .topVideo ul li a{color:#fff}
.xilinx-bs3 .childVideoTopVideo .topVideo ul li a:hover{color:#d11414}
.xilinx-bs3 .childVideoTopVideo .topVideo span{color:#fff}
.xilinx-bs3 .childVideoTopVideo .topVideo .views{padding-bottom:20px}
.xilinx-bs3 .childVideoTopVideo .topVideo .tab-pane{color:#fff}
.xilinx-bs3 .childVideoTopVideo .topVideo .tab-pane .info-panel{margin-bottom:15px;color:inherit}
.xilinx-bs3 .childVideoTopVideo .topVideo .tab-pane .info-panel p{color:inherit}
.xilinx-bs3 .childVideoTopVideo .topVideo .fa{padding-right:10px}
.xilinx-bs3 .infoTags{margin-top:15px}
.xilinx-bs3 .infoTags ul{display:inline-block;padding-left:10px}
.xilinx-bs3 .infoTags ul li{display:inline;margin-right:10px}
.xilinx-bs3 .infoTags ul li a{padding:5px;background-color:#f2f2f2}
.xilinx-bs3 .infoTags ul li:hover a{background-color:#d2d2d2}
.xilinx-bs3 .xilinxVideoList .xilinxVideoListWrappper{padding:15px 0 0;background-color:#d2d2d2}
.xilinx-bs3 .xilinxVideoList .xilinxVideoListWrappper .video-list-item{margin-bottom:15px}
.xilinx-bs3 .xilinxVideoList .xilinxVideoListWrappper .video-list-item.hidden{display:block}
.xilinx-bs3 .xilinxVideoList .xilinxVideoListWrappper .video-list-item a figure{background:#fff}
.xilinx-bs3 .xilinxVideoList .xilinxVideoListWrappper .video-list-item a figure img{width:100%}
.xilinx-bs3 .xilinxVideoList .xilinxVideoListWrappper .video-list-item a figure figcaption{padding:10px;color:#262626}
@media(min-width:768px){.xilinx-bs3 .xilinxVideoList .xilinxVideoListWrappper .video-list-item a figure figcaption{padding:10px 10px 10px 0}
}
.xilinx-bs3 .xilinxVideoList .xilinxVideoListWrappper .video-list-item a figure figcaption h4{margin-bottom:5px}
.xilinx-bs3 .xilinxVideoList .xilinxVideoListWrappper .video-list-item a figure:hover{-webkit-box-shadow:0 0 15px 0 rgba(0,0,0,0.25);box-shadow:0 0 15px 0 rgba(0,0,0,0.25)}
.xilinx-bs3 .press-landing-page ul,.xilinx-bs3 .media-kits-landing-page ul{border-bottom:1px solid #f2f2f2;padding:0;list-style:none;margin-bottom:20px}
.xilinx-bs3 .press-landing-page ul.press-year-list li,.xilinx-bs3 .media-kits-landing-page ul.press-year-list li{display:inline-block;padding:5px 0;margin-right:28px;position:relative;top:1px}
.xilinx-bs3 .press-landing-page ul.press-year-list li:last-of-type,.xilinx-bs3 .media-kits-landing-page ul.press-year-list li:last-of-type{margin-right:0}
.xilinx-bs3 .press-landing-page ul.press-year-list li a,.xilinx-bs3 .media-kits-landing-page ul.press-year-list li a{font-size:14px;color:#262626}
.xilinx-bs3 .press-landing-page ul.press-year-list li.active,.xilinx-bs3 .media-kits-landing-page ul.press-year-list li.active{border-bottom:1px solid #d11414}
.xilinx-bs3 .press-landing-page ul.press-year-list li.active a,.xilinx-bs3 .media-kits-landing-page ul.press-year-list li.active a{font-weight:bold}
.xilinx-bs3 .press-landing-page ul.press-year-list li:hover a,.xilinx-bs3 .media-kits-landing-page ul.press-year-list li:hover a{color:#d11414}
.xilinx-bs3 .press-landing-page .press-preview .press-item,.xilinx-bs3 .media-kits-landing-page .press-preview .press-item{margin-bottom:15px}
.xilinx-bs3 .press-landing-page .press-preview .press-item.hidden,.xilinx-bs3 .media-kits-landing-page .press-preview .press-item.hidden{display:none}
.xilinx-bs3 .press-landing-page .press-preview .press-item figure,.xilinx-bs3 .media-kits-landing-page .press-preview .press-item figure{position:relative;margin-bottom:15px}
.xilinx-bs3 .press-landing-page .press-preview .press-item figure img,.xilinx-bs3 .media-kits-landing-page .press-preview .press-item figure img{width:100%;height:auto}
.xilinx-bs3 .press-landing-page .press-preview .press-item figure span.category,.xilinx-bs3 .media-kits-landing-page .press-preview .press-item figure span.category{color:#fff;position:absolute;bottom:10px;left:15px}
.xilinx-bs3 .press-landing-page .press-preview .press-item figure span.category>span,.xilinx-bs3 .media-kits-landing-page .press-preview .press-item figure span.category>span{margin-right:10px}
.xilinx-bs3 .press-landing-page .press-preview .press-item figure figcaption,.xilinx-bs3 .media-kits-landing-page .press-preview .press-item figure figcaption{position:absolute;top:15px;left:15px;background-color:rgba(0,0,0,0.35);border:1px solid #d2d2d2;z-index:99}
.xilinx-bs3 .press-landing-page .press-preview .press-item figure figcaption span,.xilinx-bs3 .media-kits-landing-page .press-preview .press-item figure figcaption span{font-size:12px;color:white}
.xilinx-bs3 .press-landing-page .press-preview .press-item figure figcaption span.day,.xilinx-bs3 .media-kits-landing-page .press-preview .press-item figure figcaption span.day{float:left;font-size:24px;font-weight:bold;line-height:26px;border-right:1px solid white;padding:0 10px;margin:7px 0}
.xilinx-bs3 .press-landing-page .press-preview .press-item figure figcaption span.month-year,.xilinx-bs3 .media-kits-landing-page .press-preview .press-item figure figcaption span.month-year{float:right;margin:5px 9px;font-family:'Roboto',sans-serif;font-weight:400;text-align:center;text-transform:uppercase;line-height:15px}
.xilinx-bs3 .press-landing-page a:hover h4,.xilinx-bs3 .media-kits-landing-page a:hover h4{color:#d11414}
.xilinx-bs3 .press-landing-page .media-kits,.xilinx-bs3 .media-kits-landing-page .media-kits{background:#f2f2f2;padding:15px;padding:15px 0;margin-top:30px}
.xilinx-bs3 .press-landing-page .media-kits .media-kits-title,.xilinx-bs3 .media-kits-landing-page .media-kits .media-kits-title{display:block;font-weight:bold}
.xilinx-bs3 .press-landing-page .media-kits .col-xs-12,.xilinx-bs3 .media-kits-landing-page .media-kits .col-xs-12{padding-top:15px}
.xilinx-bs3 .press-landing-page .media-kits .col-xs-12 p,.xilinx-bs3 .media-kits-landing-page .media-kits .col-xs-12 p{margin:0}
.xilinx-bs3 .press-landing-page .media-kits .col-xs-12 p a,.xilinx-bs3 .media-kits-landing-page .media-kits .col-xs-12 p a{color:#262626}
.xilinx-bs3 .press-landing-page .media-kits .col-xs-12 p a:hover,.xilinx-bs3 .media-kits-landing-page .media-kits .col-xs-12 p a:hover{color:#d11414}
@media(min-width:768px){.xilinx-bs3 .press-landing-page .searchiParsys .xilinxSearch,.xilinx-bs3 .media-kits-landing-page .searchiParsys .xilinxSearch{margin-bottom:0}
}
.xilinx-bs3 .press-landing-page .rightiParsysTop .xilinxText,.xilinx-bs3 .media-kits-landing-page .rightiParsysTop .xilinxText{margin-top:30px}
.xilinx-bs3 .press-landing-page .rightiParsysTop .xilinxText,.xilinx-bs3 .media-kits-landing-page .rightiParsysTop .xilinxText,.xilinx-bs3 .press-landing-page .rightiParsysBottom .xilinxText,.xilinx-bs3 .media-kits-landing-page .rightiParsysBottom .xilinxText{padding:15px 15px 1px 15px;background-color:#f2f2f2}
.xilinx-bs3 .press-landing-page .rightiParsysTop .xilinxPromo,.xilinx-bs3 .media-kits-landing-page .rightiParsysTop .xilinxPromo,.xilinx-bs3 .press-landing-page .rightiParsysBottom .xilinxPromo,.xilinx-bs3 .media-kits-landing-page .rightiParsysBottom .xilinxPromo{background-color:#f2f2f2}
.xilinx-bs3 .pbx-page .pbxStrip{margin-bottom:0}
.xilinx-bs3 .partner-profile .partner-profile-info .partner-profile-left{border:1px solid #d2d2d2;padding:15px;margin-bottom:15px}
.xilinx-bs3 .partner-profile .partner-profile-info .partner-profile-left .partner-tier{margin-bottom:15px}
.xilinx-bs3 .partner-profile .partner-profile-info .partner-profile-right{background:#f2f2f2;padding:15px}
@media(min-width:992px){.xilinx-bs3 .partner-profile .partner-profile-info .partner-profile-left{height:392px;margin-bottom:0}
.xilinx-bs3 .partner-profile .partner-profile-info .partner-profile-right{height:392px;overflow-y:scroll}
}
.xilinx-bs3 .partner-profile .strip-gray-background{padding:15px;text-align:center;background:#d2d2d2}
.xilinx-bs3 .partner-profile .strip-background{margin-bottom:0}
.xilinx-bs3 .partner-ip .strip-background{margin-bottom:0}
.xilinx-bs3 .one-column-shaded{background-color:#f2f2f2}
.xilinx-bs3 .office-info-landing-page{background-color:#f2f2f2}
.xilinx-bs3 .office-info-landing-page .dropdown{margin-bottom:30px}
.xilinx-bs3 .office-info-landing-page .dropdown button{width:100%;text-align:left}
.xilinx-bs3 .office-info-landing-page .dropdown button span{position:absolute;right:0;top:16px}
.xilinx-bs3 .office-info-landing-page .dropdown.disabled button{background-color:#4c4c4c}
.xilinx-bs3 .office-info-landing-page .dropdown ul{padding-top:0;padding-bottom:0;margin-top:10px}
.xilinx-bs3 .office-info-landing-page .dropdown ul li button{background:transparent;color:#262626;text-align:left}
.xilinx-bs3 .office-info-landing-page .dropdown ul li button span.fa{-webkit-transform:rotate(0);-ms-transform:rotate(0);transform:rotate(0);display:none;float:left;margin-top:4px;margin-right:5px;font-size:12px}
.xilinx-bs3 .office-info-landing-page [data-function="categories-dropdown"] .col-md-6{width:100%;padding:0}
.xilinx-bs3 .office-info-landing-page [data-function="categories-dropdown"] .col-md-6 .xilinx-filter-dropdown button{max-width:100%}
.xilinx-bs3 .office-info-landing-page .hidden{display:none}
.xilinx-bs3 .office-info-landing-page .office-info{position:relative;height:330px;background-color:#fff;border:1px solid #d2d2d2;padding:15px;margin-bottom:30px}
.xilinx-bs3 .office-info-landing-page .office-info .icon{position:absolute;top:20px;right:15px}
.xilinx-bs3 .office-info-landing-page .office-info .type{font-size:12px;color:#4c4c4c}
.xilinx-bs3 .office-info-landing-page .office-info h4{margin:15px 0}
.xilinx-bs3 .office-info-landing-page .office-info a h4{color:#167fa2}
.xilinx-bs3 .office-info-landing-page .office-info a :hover h4{color:#d11414}
.xilinx-bs3 .media-kits-landing-page h1{margin-bottom:0}
.xilinx-bs3 .media-kits-landing-page hr{margin-top:0}
@media(min-width:768px){.xilinx-bs3 .media-kits-landing-page hr{margin-top:20px}
}
.xilinx-bs3 .media-kits-landing-page .xilinxSearch{padding-top:10px;margin-bottom:0}
@media(min-width:768px){.xilinx-bs3 .media-kits-landing-page .xilinxSearch{padding-top:0}
}
.xilinx-bs3 .media-kits-landing-page .rightParsys .xilinxText{padding:15px 15px 1px 15px;background-color:#f2f2f2}
.xilinx-bs3 .media-kits-landing-page .rightParsys .xilinxPromo{background-color:#f2f2f2}
.xilinx-bs3 .media-kits-landing-page .rightParsys .section:first-of-type{margin-top:20px}
.xilinx-bs3 .landing-page .stripRow2Parsys>div:first-child{margin-top:25px}
.xilinx-bs3 .landing-page .strip-background.strip-no-margin-bottom{margin-bottom:0}
.xilinx-bs3 .course-description-template .course-description-info{background-color:#262626;padding:15px 20px;color:#fff;float:left;width:100%}
.xilinx-bs3 .course-description-template .course-description-info .info-group{display:block;padding:5px 0;float:left;width:100%}
@media(min-width:768px){.xilinx-bs3 .course-description-template .course-description-info .info-group{display:inline-block;float:none;width:auto}
}
.xilinx-bs3 .course-description-template .course-description-info .info-group span.title{display:inline-block;float:left;font-weight:bold}
@media(max-width:767px){.xilinx-bs3 .course-description-template .course-description-info .info-group span.title{width:50%}
}
.xilinx-bs3 .course-description-template .course-description-info .info-group .value{float:left;padding-left:10px;padding-right:25px}
@media(max-width:767px){.xilinx-bs3 .course-description-template .course-description-info .info-group .value{width:50%}
}
.xilinx-bs3 .course-description-template .course-description-box{border-left:1px solid #d2d2d2;border-bottom:1px solid #d2d2d2;border-right:1px solid #d2d2d2;float:left}
.xilinx-bs3 .course-description-template .course-description-box .leftGeneralParsys,.xilinx-bs3 .course-description-template .course-description-box .rightGeneralParsys{padding-top:20px}
.xilinx-bs3 .course-description-template .course-description-box .leftGeneralParsys .leftgeneralParsys,.xilinx-bs3 .course-description-template .course-description-box .rightGeneralParsys .leftgeneralParsys{padding-bottom:30px}
.xilinx-bs3 .course-description-template .course-description-box .registration{padding:40px 0;border-top:1px solid #d2d2d2;border-bottom:1px solid #d2d2d2;margin-bottom:0}
.xilinx-bs3 .course-description-template .course-description-box .registration a.btn{padding:10px 15px;margin-top:25px}
.xilinx-bs3 .course-description-template .course-description-box .descriptionParsys{padding-top:15px;margin-bottom:30px}
.xilinx-bs3 .course-description-template .course-description-box .courseOutline{padding:20px 0;border-top:1px solid #d2d2d2;margin-bottom:0}
.xilinx-bs3 .course-description-template .course-description-box .courseOutline h3{margin:0}
.xilinx-bs3 .course-description-template .course-description-box .courseOutline .icons{padding-top:10px}
@media(min-width:768px){.xilinx-bs3 .course-description-template .course-description-box .courseOutline .icons{padding-top:0;float:right}
}
.xilinx-bs3 .course-description-template .course-description-box .courseOutline .icons span{padding-left:20px;color:#262626}
.xilinx-bs3 .course-description-template .course-description-box .courseOutline .icons span:first-child{padding-left:0}
.xilinx-bs3 .course-description-template .course-description-box .courseOutline .icons span span{padding-right:10px}
.xilinx-bs3 .course-description-template .course-description-box .courseOutline .icons span span:before{color:#262626}
.xilinx-bs3 .boards-kits .strip-background{margin-bottom:0}
.xilinx-bs3 .boards-kits .strip-background .stripParsys>div:first-child{margin-top:30px}
.xilinx-bs3{font-family:'Open Sans',sans-serif;font-weight:400;color:#262626;-webkit-font-smoothing:antialiased;-moz-osx-font-smoothing:grayscale}
.xilinx-bs3 *{outline:none !important}
.xilinx-bs3 h1,.xilinx-bs3 h2,.xilinx-bs3 h3,.xilinx-bs3 h4,.xilinx-bs3 h5,.xilinx-bs3 h6{font-family:'Roboto',sans-serif;font-weight:400;padding:0;color:#262626;margin:0 0 15px 0;line-height:1.2}
.xilinx-bs3 h1{font-size:22px}
.xilinx-bs3 h2{font-size:20px}
.xilinx-bs3 h2.sub-title{margin-top:0;color:#4c4c4c}
.xilinx-bs3 h3{font-size:18px}
.xilinx-bs3 h4{font-size:16px}
.xilinx-bs3 h5{font-size:12px}
.xilinx-bs3 h6{font-size:6px}
.xilinx-bs3 .italic{font-style:italic}
@media(min-width:768px){.xilinx-bs3 h1{font-size:28px}
.xilinx-bs3 h4{font-size:18px}
}
@media(min-width:992px){.xilinx-bs3 h1{font-size:30px}
.xilinx-bs3 h2{font-size:22px}
.xilinx-bs3 h3{font-size:20px}
}
@media(min-width:1200px){.xilinx-bs3 h1{font-size:32px}
.xilinx-bs3 h2{font-size:24px}
}
.xilinx-bs3 ul ul{list-style-type:initial}
.xilinx-bs3 .navbar-xilinx{min-height:40px;margin-bottom:15px;-moz-border-radius:0;-webkit-border-radius:0;border-radius:0;background-color:#f2f2f2}
.xilinx-bs3 .navbar-xilinx ul.nav>li{border-left:1px solid #d2d2d2}
.xilinx-bs3 .navbar-xilinx ul.nav>li:first-child{border-left:0}
.xilinx-bs3 .navbar-xilinx ul.nav>li>a{padding-top:10px;padding-bottom:10px;color:#167fa2}
.xilinx-bs3 .navbar-xilinx ul.nav>li>a:hover{color:#fff;background-color:#d11414}
.xilinx-bs3 section{margin-bottom:20px}
.xilinx-bs3 section h2{margin-top:0}
.xilinx-bs3 a{color:#167fa2}
.xilinx-bs3 a.disableHover:hover,.xilinx-bs3 a.disableHover:focus{text-decoration:none}
.xilinx-bs3 img{max-width:100%}
.xilinx-bs3 p{font-size:14px;margin-bottom:15px}
.xilinx-bs3 .btn-block+.btn-block{margin-top:10px}
.xilinx-bs3 .loader-spinner{text-align:center}
.xilinx-bs3 .loader-spinner span.fa{font-size:7em}
.xilinx-bs3 .fa{font-size:15px}
.xilinx-bs3 .flag{position:absolute;background-color:#d11414;width:0;height:0;border:10px solid #d11414;border-bottom:9px solid #f2f2f2;border-top-width:20px;right:30px;top:-6px}
.xilinx-bs3 .flag .fa{color:#fff;left:-4px;top:-20px;font-size:10px;position:relative}
.xilinx-bs3 .flag:before{content:"";border:3px solid transparent;border-right:3px solid #d11414;border-bottom:3px solid #d11414;position:absolute;left:-16px;top:-20px}
.xilinx-bs3 .strike{text-decoration:line-through}
.xilinx-bs3 .xilinx-well{border:0;background:#f2f2f2;padding:15px;position:relative}
.xilinx-bs3 .nav-stacked>li+li{margin-top:0}
.xilinx-bs3 .xilinx-border-box{border:1px solid #d2d2d2;padding:15px}
.xilinx-bs3 .xilinx-dark-border-box{background:#f2f2f2;padding:15px}
ul.ui-autocomplete{-moz-border-radius:0;-webkit-border-radius:0;border-radius:0;padding:0}
ul.ui-autocomplete li.ui-menu-item a.item{color:#167fa2;border:0;margin:0;font-family:'Open Sans',sans-serif;font-weight:400}
ul.ui-autocomplete li.ui-menu-item a.item.ui-state-focus{background-image:none;filter:none;background-color:#f2f2f2;color:#d11414}
ul.ui-autocomplete li.ui-menu-item a.item b{font-family:'Open Sans',sans-serif;font-weight:600}
@media(max-width:767px){body{padding:0}
.navbar-nav{margin:0}
}
@media(min-width:768px){body{overflow:auto !important}
}
.deprecated{display:none}
.ieold .deprecated{display:block;border:2px solid #d2d2d2;padding:10px}
.ieold .deprecated .title{color:#d11414}
.ieold .deprecated a:hover{color:#d11414}
.xilinx-bs3 button,.xilinx-bs3 a.btn{background-color:#262626;filter:none;padding:12px 15px;font-size:14px;color:#fff;white-space:normal;border:0;-moz-border-radius:0;-webkit-border-radius:0;border-radius:0;-webkit-transition:background-color .4s ease;transition:background-color .4s ease}
.xilinx-bs3 button.btn-red,.xilinx-bs3 a.btn.btn-red{border:solid 1px #d11414;background-color:#d11414;-moz-border-radius:5px !important;-webkit-border-radius:5px !important;border-radius:5px !important}
.xilinx-bs3 button.btn-red:hover,.xilinx-bs3 a.btn.btn-red:hover{border:solid 1px #d11414;background-color:rgba(209,20,20,0.75)}
.xilinx-bs3 button.btn-light,.xilinx-bs3 a.btn.btn-light{border:solid 1px #262626;background-color:#fff;-moz-border-radius:5px;-webkit-border-radius:5px;border-radius:5px;color:#262626;margin-bottom:10px}
.xilinx-bs3 button.btn-light:hover,.xilinx-bs3 a.btn.btn-light:hover{border:solid 1px #262626;background-color:#262626}
.xilinx-bs3 button.btn-light:focus:not(:hover),.xilinx-bs3 a.btn.btn-light:focus:not(:hover){color:#262626}
.xilinx-bs3 button:focus,.xilinx-bs3 a.btn:focus{-webkit-box-shadow:none;box-shadow:none;-webkit-box-shadow:0 0 0 0 none;box-shadow:0 0 0 0 none}
.xilinx-bs3 button:hover,.xilinx-bs3 a.btn:hover{background-color:#4c4c4c}
.xilinx-bs3 button:hover,.xilinx-bs3 a.btn:hover,.xilinx-bs3 button:focus,.xilinx-bs3 a.btn:focus{color:#fff}
.xilinx-bs3 button.close,.xilinx-bs3 a.btn.close{color:#262626}
.xilinx-bs3 button.dropdown-toggle,.xilinx-bs3 a.btn.dropdown-toggle{background-color:#f2f2f2;position:relative;padding-right:40px;text-align:left;color:#4c4c4c}
.xilinx-bs3 button.dropdown-toggle:after,.xilinx-bs3 a.btn.dropdown-toggle:after{content:"\f078";font-family:'FontAwesome';font-style:normal;font-weight:400;line-height:1;display:inline-block;height:100%;width:30px;background:#d2d2d2;top:0;right:0;position:absolute;color:#4c4c4c;padding:13px 0;text-align:center;box-sizing:border-box;font-size:12px}
.xilinx-bs3 button.view-more-videos,.xilinx-bs3 a.btn.view-more-videos{width:100%;text-align:center;background-color:transparent;color:#262626;margin-top:10px;padding:8px 15px;position:relative;display:none}
.xilinx-bs3 button.view-more-videos span,.xilinx-bs3 a.btn.view-more-videos span{position:absolute;left:50%;bottom:-5px;-webkit-transform:translateX(-50%);-ms-transform:translateX(-50%);transform:translateX(-50%)}
.xilinx-bs3 .dropdown-menu{padding-left:0;list-style:none;-moz-border-radius:0;-webkit-border-radius:0;border-radius:0}
.xilinx-bs3 .dropdown-menu ul{padding-left:0;list-style:none}
.xilinx-bs3 .dropdown-menu li a{filter:none}
.xilinx-bs3 .dropdown-menu li a:hover,.xilinx-bs3 .dropdown-menu li a:focus{filter:none;background-color:#f2f2f2 !important}
.xilinx-bs3 .dropdown button.dropdown-toggle span.fa,.xilinx-bs3 .dropdown button[data-toggle="dropdown"] span.fa{font-size:12px;padding:0 10px}
.xilinx-bs3 .dropdown.open button span.fa{-webkit-transform:rotate(180deg);-ms-transform:rotate(180deg);transform:rotate(180deg)}
.xilinx-bs3 .dropdown ul{width:100%;-moz-border-radius:0;-webkit-border-radius:0;border-radius:0}
.xilinx-bs3 .dropdown ul li a{font-family:'Open Sans',sans-serif;font-weight:400;color:#167fa2}
.xilinx-bs3 .dropdown ul li a:hover{font-family:'Open Sans',sans-serif;font-weight:400;color:#167fa2}
.xilinx-bs3 .dropdown ul li.active a{color:#262626;background-color:#f2f2f2}
.xilinx-bs3 .dropdown ul li.active a:hover{color:#262626;background-color:#f2f2f2}
.xilinx-bs3 .dropdown ul li ul li a{display:block;width:100%;padding:3px 40px}
.xilinx-bs3 .xilinx-table-filter{border:1px solid #d2d2d2;padding:10px 0;margin-bottom:15px}
.xilinx-bs3 .xilinx-table-filter h4{background-color:#f2f2f2;padding:6px 15px}
.xilinx-bs3 .xilinx-table-filter ul{list-style-type:none;padding:0 15px}
.xilinx-bs3 .xilinx-table-filter ul li label input{margin-right:10px}
.xilinx-bs3 .xilinx-table-filter ul li label span{margin-left:5px}
.xilinx-bs3 table{width:100%;border:1px solid #d2d2d2}
.xilinx-bs3 table thead tr th{border:1px solid #d2d2d2;background-color:#262626;color:#fff;vertical-align:middle;padding:10px 15px}
.xilinx-bs3 table tbody tr th{border:1px solid #d2d2d2;background-color:#262626;color:#fff;vertical-align:middle;padding:10px 15px}
.xilinx-bs3 table tbody tr td{border:1px solid #d2d2d2;padding:10px 15px}
.xilinx-bs3 table tbody tr td ul{margin-bottom:0;padding-left:15px}
.xilinx-bs3 table.previewerTable{border:0}
.xilinx-bs3 table.previewerTable tbody tr td{padding:0;border:0}
.xilinx-bs3 .table-responsive{margin-bottom:20px;overflow-y:visible}
@media(max-width:767px){.xilinx-bs3 .table-responsive{border:0}
}
.xilinx-bs3 .table-hover>table tbody tr:hover{background-color:#f2f2f2}
.xilinx-bs3 .table-sortable>table thead{background-color:#262626;color:#fff}
.xilinx-bs3 .table-sortable>table thead th:not(.not-sortable){vertical-align:middle;padding-right:25px;background-repeat:no-repeat;background-position:center right;cursor:pointer;white-space:nowrap}
.xilinx-bs3 .table-sortable>table thead th:not(.not-sortable):before{font-family:'FontAwesome';font-style:normal;font-weight:400;line-height:1;display:inline-block;content:"\f07d";position:relative;margin-right:5px;color:#fff}
.xilinx-bs3 .table-sortable>table thead th:not(.not-sortable).headerSortUp:before{font-family:'FontAwesome';font-style:normal;font-weight:400;line-height:1;display:inline-block;content:"\f161";position:relative;margin-right:5px;color:#fff}
.xilinx-bs3 .table-sortable>table thead th:not(.not-sortable).headerSortDown:before{font-family:'FontAwesome';font-style:normal;font-weight:400;line-height:1;display:inline-block;content:"\f160";position:relative;margin-right:5px;color:#fff}
.modal-backdrop.in{opacity:.8;filter:alpha(opacity=0.8)}
.xilinx-bs3 .close{float:right;font-size:21px;font-weight:bold;line-height:1;text-shadow:0 1px 0 #fff;border:0;padding:0;filter:none;opacity:1;background-color:transparent}
.xilinx-bs3 .close span{color:#262626}
.xilinx-bs3 .close:hover,.xilinx-bs3 .close:focus{opacity:1;background-image:none;filter:none;background:transparent}
.xilinx-bs3 .close:hover span,.xilinx-bs3 .close:focus span{color:#262626}
.xilinx-bs3 .strip-background{background:#f2f2f2;margin-bottom:25px}
.xilinx-bs3 .strip-background .strip-child{min-height:0}
@media(min-width:992px){.xilinx-bs3 .row-eq-height-flex-center{display:-webkit-box;display:-webkit-flex;display:-ms-flexbox;display:flex;align-items:center}
}
@media(max-width:767px){.xilinx-bs3 .container.grid-padding>.row .col-xs-1,.xilinx-bs3 .container-fluid.grid-padding>.row .col-xs-1{padding:0 10px}
.xilinx-bs3 .container.grid-padding>.row .col-xs-1:nth-child(12n),.xilinx-bs3 .container-fluid.grid-padding>.row .col-xs-1:nth-child(12n){padding-right:20px}
.xilinx-bs3 .container.grid-padding>.row .col-xs-1:nth-child(12n+1),.xilinx-bs3 .container-fluid.grid-padding>.row .col-xs-1:nth-child(12n+1){padding-left:20px}
}
@media(min-width:768px) and (max-width:991px){.xilinx-bs3 .container.grid-padding>.row .col-sm-1,.xilinx-bs3 .container-fluid.grid-padding>.row .col-sm-1{padding:0 10px}
.xilinx-bs3 .container.grid-padding>.row .col-sm-1:nth-child(12n),.xilinx-bs3 .container-fluid.grid-padding>.row .col-sm-1:nth-child(12n){padding-right:20px}
.xilinx-bs3 .container.grid-padding>.row .col-sm-1:nth-child(12n+1),.xilinx-bs3 .container-fluid.grid-padding>.row .col-sm-1:nth-child(12n+1){padding-left:20px}
}
@media(min-width:992px) and (max-width:1199px){.xilinx-bs3 .container.grid-padding>.row .col-md-1,.xilinx-bs3 .container-fluid.grid-padding>.row .col-md-1{padding:0 10px}
.xilinx-bs3 .container.grid-padding>.row .col-md-1:nth-child(12n),.xilinx-bs3 .container-fluid.grid-padding>.row .col-md-1:nth-child(12n){padding-right:20px}
.xilinx-bs3 .container.grid-padding>.row .col-md-1:nth-child(12n+1),.xilinx-bs3 .container-fluid.grid-padding>.row .col-md-1:nth-child(12n+1){padding-left:20px}
}
@media(min-width:1200px){.xilinx-bs3 .container.grid-padding>.row .col-lg-1,.xilinx-bs3 .container-fluid.grid-padding>.row .col-lg-1{padding:0 10px}
.xilinx-bs3 .container.grid-padding>.row .col-lg-1:nth-child(12n),.xilinx-bs3 .container-fluid.grid-padding>.row .col-lg-1:nth-child(12n){padding-right:20px}
.xilinx-bs3 .container.grid-padding>.row .col-lg-1:nth-child(12n+1),.xilinx-bs3 .container-fluid.grid-padding>.row .col-lg-1:nth-child(12n+1){padding-left:20px}
}
@media(max-width:767px){.xilinx-bs3 .container.grid-padding>.row .col-xs-2,.xilinx-bs3 .container-fluid.grid-padding>.row .col-xs-2{padding:0 10px}
.xilinx-bs3 .container.grid-padding>.row .col-xs-2:nth-child(6n),.xilinx-bs3 .container-fluid.grid-padding>.row .col-xs-2:nth-child(6n){padding-right:20px}
.xilinx-bs3 .container.grid-padding>.row .col-xs-2:nth-child(6n+1),.xilinx-bs3 .container-fluid.grid-padding>.row .col-xs-2:nth-child(6n+1){padding-left:20px}
}
@media(min-width:768px) and (max-width:991px){.xilinx-bs3 .container.grid-padding>.row .col-sm-2,.xilinx-bs3 .container-fluid.grid-padding>.row .col-sm-2{padding:0 10px}
.xilinx-bs3 .container.grid-padding>.row .col-sm-2:nth-child(6n),.xilinx-bs3 .container-fluid.grid-padding>.row .col-sm-2:nth-child(6n){padding-right:20px}
.xilinx-bs3 .container.grid-padding>.row .col-sm-2:nth-child(6n+1),.xilinx-bs3 .container-fluid.grid-padding>.row .col-sm-2:nth-child(6n+1){padding-left:20px}
}
@media(min-width:992px) and (max-width:1199px){.xilinx-bs3 .container.grid-padding>.row .col-md-2,.xilinx-bs3 .container-fluid.grid-padding>.row .col-md-2{padding:0 10px}
.xilinx-bs3 .container.grid-padding>.row .col-md-2:nth-child(6n),.xilinx-bs3 .container-fluid.grid-padding>.row .col-md-2:nth-child(6n){padding-right:20px}
.xilinx-bs3 .container.grid-padding>.row .col-md-2:nth-child(6n+1),.xilinx-bs3 .container-fluid.grid-padding>.row .col-md-2:nth-child(6n+1){padding-left:20px}
}
@media(min-width:1200px){.xilinx-bs3 .container.grid-padding>.row .col-lg-2,.xilinx-bs3 .container-fluid.grid-padding>.row .col-lg-2{padding:0 10px}
.xilinx-bs3 .container.grid-padding>.row .col-lg-2:nth-child(6n),.xilinx-bs3 .container-fluid.grid-padding>.row .col-lg-2:nth-child(6n){padding-right:20px}
.xilinx-bs3 .container.grid-padding>.row .col-lg-2:nth-child(6n+1),.xilinx-bs3 .container-fluid.grid-padding>.row .col-lg-2:nth-child(6n+1){padding-left:20px}
}
@media(max-width:767px){.xilinx-bs3 .container.grid-padding>.row .col-xs-3,.xilinx-bs3 .container-fluid.grid-padding>.row .col-xs-3{padding:0 10px}
.xilinx-bs3 .container.grid-padding>.row .col-xs-3:nth-child(4n),.xilinx-bs3 .container-fluid.grid-padding>.row .col-xs-3:nth-child(4n){padding-right:20px}
.xilinx-bs3 .container.grid-padding>.row .col-xs-3:nth-child(4n+1),.xilinx-bs3 .container-fluid.grid-padding>.row .col-xs-3:nth-child(4n+1){padding-left:20px}
}
@media(min-width:768px) and (max-width:991px){.xilinx-bs3 .container.grid-padding>.row .col-sm-3,.xilinx-bs3 .container-fluid.grid-padding>.row .col-sm-3{padding:0 10px}
.xilinx-bs3 .container.grid-padding>.row .col-sm-3:nth-child(4n),.xilinx-bs3 .container-fluid.grid-padding>.row .col-sm-3:nth-child(4n){padding-right:20px}
.xilinx-bs3 .container.grid-padding>.row .col-sm-3:nth-child(4n+1),.xilinx-bs3 .container-fluid.grid-padding>.row .col-sm-3:nth-child(4n+1){padding-left:20px}
}
@media(min-width:992px) and (max-width:1199px){.xilinx-bs3 .container.grid-padding>.row .col-md-3,.xilinx-bs3 .container-fluid.grid-padding>.row .col-md-3{padding:0 10px}
.xilinx-bs3 .container.grid-padding>.row .col-md-3:nth-child(4n),.xilinx-bs3 .container-fluid.grid-padding>.row .col-md-3:nth-child(4n){padding-right:20px}
.xilinx-bs3 .container.grid-padding>.row .col-md-3:nth-child(4n+1),.xilinx-bs3 .container-fluid.grid-padding>.row .col-md-3:nth-child(4n+1){padding-left:20px}
}
@media(min-width:1200px){.xilinx-bs3 .container.grid-padding>.row .col-lg-3,.xilinx-bs3 .container-fluid.grid-padding>.row .col-lg-3{padding:0 10px}
.xilinx-bs3 .container.grid-padding>.row .col-lg-3:nth-child(4n),.xilinx-bs3 .container-fluid.grid-padding>.row .col-lg-3:nth-child(4n){padding-right:20px}
.xilinx-bs3 .container.grid-padding>.row .col-lg-3:nth-child(4n+1),.xilinx-bs3 .container-fluid.grid-padding>.row .col-lg-3:nth-child(4n+1){padding-left:20px}
}
@media(max-width:767px){.xilinx-bs3 .container.grid-padding>.row .col-xs-4,.xilinx-bs3 .container-fluid.grid-padding>.row .col-xs-4{padding:0 10px}
.xilinx-bs3 .container.grid-padding>.row .col-xs-4:nth-child(3n),.xilinx-bs3 .container-fluid.grid-padding>.row .col-xs-4:nth-child(3n){padding-right:20px}
.xilinx-bs3 .container.grid-padding>.row .col-xs-4:nth-child(3n+1),.xilinx-bs3 .container-fluid.grid-padding>.row .col-xs-4:nth-child(3n+1){padding-left:20px}
}
@media(min-width:768px) and (max-width:991px){.xilinx-bs3 .container.grid-padding>.row .col-sm-4,.xilinx-bs3 .container-fluid.grid-padding>.row .col-sm-4{padding:0 10px}
.xilinx-bs3 .container.grid-padding>.row .col-sm-4:nth-child(3n),.xilinx-bs3 .container-fluid.grid-padding>.row .col-sm-4:nth-child(3n){padding-right:20px}
.xilinx-bs3 .container.grid-padding>.row .col-sm-4:nth-child(3n+1),.xilinx-bs3 .container-fluid.grid-padding>.row .col-sm-4:nth-child(3n+1){padding-left:20px}
}
@media(min-width:992px) and (max-width:1199px){.xilinx-bs3 .container.grid-padding>.row .col-md-4,.xilinx-bs3 .container-fluid.grid-padding>.row .col-md-4{padding:0 10px}
.xilinx-bs3 .container.grid-padding>.row .col-md-4:nth-child(3n),.xilinx-bs3 .container-fluid.grid-padding>.row .col-md-4:nth-child(3n){padding-right:20px}
.xilinx-bs3 .container.grid-padding>.row .col-md-4:nth-child(3n+1),.xilinx-bs3 .container-fluid.grid-padding>.row .col-md-4:nth-child(3n+1){padding-left:20px}
}
@media(min-width:1200px){.xilinx-bs3 .container.grid-padding>.row .col-lg-4,.xilinx-bs3 .container-fluid.grid-padding>.row .col-lg-4{padding:0 10px}
.xilinx-bs3 .container.grid-padding>.row .col-lg-4:nth-child(3n),.xilinx-bs3 .container-fluid.grid-padding>.row .col-lg-4:nth-child(3n){padding-right:20px}
.xilinx-bs3 .container.grid-padding>.row .col-lg-4:nth-child(3n+1),.xilinx-bs3 .container-fluid.grid-padding>.row .col-lg-4:nth-child(3n+1){padding-left:20px}
}
@media(max-width:767px){.xilinx-bs3 .container.grid-padding>.row .col-xs-6,.xilinx-bs3 .container-fluid.grid-padding>.row .col-xs-6{padding:0 10px}
.xilinx-bs3 .container.grid-padding>.row .col-xs-6:nth-child(2n),.xilinx-bs3 .container-fluid.grid-padding>.row .col-xs-6:nth-child(2n){padding-right:20px}
.xilinx-bs3 .container.grid-padding>.row .col-xs-6:nth-child(2n+1),.xilinx-bs3 .container-fluid.grid-padding>.row .col-xs-6:nth-child(2n+1){padding-left:20px}
}
@media(min-width:768px) and (max-width:991px){.xilinx-bs3 .container.grid-padding>.row .col-sm-6,.xilinx-bs3 .container-fluid.grid-padding>.row .col-sm-6{padding:0 10px}
.xilinx-bs3 .container.grid-padding>.row .col-sm-6:nth-child(2n),.xilinx-bs3 .container-fluid.grid-padding>.row .col-sm-6:nth-child(2n){padding-right:20px}
.xilinx-bs3 .container.grid-padding>.row .col-sm-6:nth-child(2n+1),.xilinx-bs3 .container-fluid.grid-padding>.row .col-sm-6:nth-child(2n+1){padding-left:20px}
}
@media(min-width:992px) and (max-width:1199px){.xilinx-bs3 .container.grid-padding>.row .col-md-6,.xilinx-bs3 .container-fluid.grid-padding>.row .col-md-6{padding:0 10px}
.xilinx-bs3 .container.grid-padding>.row .col-md-6:nth-child(2n),.xilinx-bs3 .container-fluid.grid-padding>.row .col-md-6:nth-child(2n){padding-right:20px}
.xilinx-bs3 .container.grid-padding>.row .col-md-6:nth-child(2n+1),.xilinx-bs3 .container-fluid.grid-padding>.row .col-md-6:nth-child(2n+1){padding-left:20px}
}
@media(min-width:1200px){.xilinx-bs3 .container.grid-padding>.row .col-lg-6,.xilinx-bs3 .container-fluid.grid-padding>.row .col-lg-6{padding:0 10px}
.xilinx-bs3 .container.grid-padding>.row .col-lg-6:nth-child(2n),.xilinx-bs3 .container-fluid.grid-padding>.row .col-lg-6:nth-child(2n){padding-right:20px}
.xilinx-bs3 .container.grid-padding>.row .col-lg-6:nth-child(2n+1),.xilinx-bs3 .container-fluid.grid-padding>.row .col-lg-6:nth-child(2n+1){padding-left:20px}
}
@media(max-width:767px){.xilinx-bs3 .container.grid-padding-narrow>.row .col-xs-1,.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-xs-1{padding:0 7.5px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-xs-1:nth-child(12n),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-xs-1:nth-child(12n){padding-right:15px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-xs-1:nth-child(12n+1),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-xs-1:nth-child(12n+1){padding-left:15px}
}
@media(min-width:768px) and (max-width:991px){.xilinx-bs3 .container.grid-padding-narrow>.row .col-sm-1,.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-sm-1{padding:0 7.5px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-sm-1:nth-child(12n),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-sm-1:nth-child(12n){padding-right:15px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-sm-1:nth-child(12n+1),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-sm-1:nth-child(12n+1){padding-left:15px}
}
@media(min-width:992px) and (max-width:1199px){.xilinx-bs3 .container.grid-padding-narrow>.row .col-md-1,.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-md-1{padding:0 7.5px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-md-1:nth-child(12n),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-md-1:nth-child(12n){padding-right:15px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-md-1:nth-child(12n+1),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-md-1:nth-child(12n+1){padding-left:15px}
}
@media(min-width:1200px){.xilinx-bs3 .container.grid-padding-narrow>.row .col-lg-1,.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-lg-1{padding:0 7.5px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-lg-1:nth-child(12n),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-lg-1:nth-child(12n){padding-right:15px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-lg-1:nth-child(12n+1),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-lg-1:nth-child(12n+1){padding-left:15px}
}
@media(max-width:767px){.xilinx-bs3 .container.grid-padding-narrow>.row .col-xs-2,.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-xs-2{padding:0 7.5px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-xs-2:nth-child(6n),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-xs-2:nth-child(6n){padding-right:15px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-xs-2:nth-child(6n+1),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-xs-2:nth-child(6n+1){padding-left:15px}
}
@media(min-width:768px) and (max-width:991px){.xilinx-bs3 .container.grid-padding-narrow>.row .col-sm-2,.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-sm-2{padding:0 7.5px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-sm-2:nth-child(6n),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-sm-2:nth-child(6n){padding-right:15px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-sm-2:nth-child(6n+1),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-sm-2:nth-child(6n+1){padding-left:15px}
}
@media(min-width:992px) and (max-width:1199px){.xilinx-bs3 .container.grid-padding-narrow>.row .col-md-2,.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-md-2{padding:0 7.5px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-md-2:nth-child(6n),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-md-2:nth-child(6n){padding-right:15px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-md-2:nth-child(6n+1),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-md-2:nth-child(6n+1){padding-left:15px}
}
@media(min-width:1200px){.xilinx-bs3 .container.grid-padding-narrow>.row .col-lg-2,.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-lg-2{padding:0 7.5px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-lg-2:nth-child(6n),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-lg-2:nth-child(6n){padding-right:15px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-lg-2:nth-child(6n+1),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-lg-2:nth-child(6n+1){padding-left:15px}
}
@media(max-width:767px){.xilinx-bs3 .container.grid-padding-narrow>.row .col-xs-3,.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-xs-3{padding:0 7.5px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-xs-3:nth-child(4n),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-xs-3:nth-child(4n){padding-right:15px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-xs-3:nth-child(4n+1),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-xs-3:nth-child(4n+1){padding-left:15px}
}
@media(min-width:768px) and (max-width:991px){.xilinx-bs3 .container.grid-padding-narrow>.row .col-sm-3,.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-sm-3{padding:0 7.5px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-sm-3:nth-child(4n),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-sm-3:nth-child(4n){padding-right:15px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-sm-3:nth-child(4n+1),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-sm-3:nth-child(4n+1){padding-left:15px}
}
@media(min-width:992px) and (max-width:1199px){.xilinx-bs3 .container.grid-padding-narrow>.row .col-md-3,.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-md-3{padding:0 7.5px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-md-3:nth-child(4n),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-md-3:nth-child(4n){padding-right:15px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-md-3:nth-child(4n+1),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-md-3:nth-child(4n+1){padding-left:15px}
}
@media(min-width:1200px){.xilinx-bs3 .container.grid-padding-narrow>.row .col-lg-3,.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-lg-3{padding:0 7.5px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-lg-3:nth-child(4n),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-lg-3:nth-child(4n){padding-right:15px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-lg-3:nth-child(4n+1),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-lg-3:nth-child(4n+1){padding-left:15px}
}
@media(max-width:767px){.xilinx-bs3 .container.grid-padding-narrow>.row .col-xs-4,.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-xs-4{padding:0 7.5px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-xs-4:nth-child(3n),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-xs-4:nth-child(3n){padding-right:15px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-xs-4:nth-child(3n+1),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-xs-4:nth-child(3n+1){padding-left:15px}
}
@media(min-width:768px) and (max-width:991px){.xilinx-bs3 .container.grid-padding-narrow>.row .col-sm-4,.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-sm-4{padding:0 7.5px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-sm-4:nth-child(3n),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-sm-4:nth-child(3n){padding-right:15px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-sm-4:nth-child(3n+1),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-sm-4:nth-child(3n+1){padding-left:15px}
}
@media(min-width:992px) and (max-width:1199px){.xilinx-bs3 .container.grid-padding-narrow>.row .col-md-4,.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-md-4{padding:0 7.5px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-md-4:nth-child(3n),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-md-4:nth-child(3n){padding-right:15px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-md-4:nth-child(3n+1),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-md-4:nth-child(3n+1){padding-left:15px}
}
@media(min-width:1200px){.xilinx-bs3 .container.grid-padding-narrow>.row .col-lg-4,.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-lg-4{padding:0 7.5px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-lg-4:nth-child(3n),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-lg-4:nth-child(3n){padding-right:15px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-lg-4:nth-child(3n+1),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-lg-4:nth-child(3n+1){padding-left:15px}
}
@media(max-width:767px){.xilinx-bs3 .container.grid-padding-narrow>.row .col-xs-6,.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-xs-6{padding:0 7.5px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-xs-6:nth-child(2n),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-xs-6:nth-child(2n){padding-right:15px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-xs-6:nth-child(2n+1),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-xs-6:nth-child(2n+1){padding-left:15px}
}
@media(min-width:768px) and (max-width:991px){.xilinx-bs3 .container.grid-padding-narrow>.row .col-sm-6,.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-sm-6{padding:0 7.5px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-sm-6:nth-child(2n),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-sm-6:nth-child(2n){padding-right:15px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-sm-6:nth-child(2n+1),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-sm-6:nth-child(2n+1){padding-left:15px}
}
@media(min-width:992px) and (max-width:1199px){.xilinx-bs3 .container.grid-padding-narrow>.row .col-md-6,.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-md-6{padding:0 7.5px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-md-6:nth-child(2n),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-md-6:nth-child(2n){padding-right:15px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-md-6:nth-child(2n+1),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-md-6:nth-child(2n+1){padding-left:15px}
}
@media(min-width:1200px){.xilinx-bs3 .container.grid-padding-narrow>.row .col-lg-6,.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-lg-6{padding:0 7.5px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-lg-6:nth-child(2n),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-lg-6:nth-child(2n){padding-right:15px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-lg-6:nth-child(2n+1),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-lg-6:nth-child(2n+1){padding-left:15px}
}
.xilinx-bs3 .title-three-buttons-template .right-title{text-align:center}
@media(min-width:768px){.xilinx-bs3 .title-three-buttons-template .right-title{padding:0 100px}
}
@media(min-width:992px){.xilinx-bs3 .title-three-buttons-template .right-title{padding:0 60px}
}
@media(min-width:1200px){.xilinx-bs3 .title-three-buttons-template .right-title{padding:0 115px}
}
@media(min-width:768px){.xilinx-bs3 .title-three-buttons-template .right-three-buttons{padding:0 75px}
}
@media(min-width:992px){.xilinx-bs3 .title-three-buttons-template .right-three-buttons{padding:0}
}
@media(min-width:1200px){.xilinx-bs3 .title-three-buttons-template .right-three-buttons{padding:0 60px}
}
@media(min-width:768px){.xilinx-bs3 .title-three-buttons-template .right-two-buttons{padding:0 175px}
}
@media(min-width:992px){.xilinx-bs3 .title-three-buttons-template .right-two-buttons{padding:0 90px}
}
@media(min-width:1200px){.xilinx-bs3 .title-three-buttons-template .right-two-buttons{padding:0 150px}
}
.xilinx-bs3 .title-three-buttons-template .right-three-buttons button,.xilinx-bs3 .title-three-buttons-template .right-two-buttons button,.xilinx-bs3 .title-three-buttons-template .right-three-buttons .btn,.xilinx-bs3 .title-three-buttons-template .right-two-buttons .btn{width:200px;margin:0 auto}
@media(min-width:768px){.xilinx-bs3 .title-three-buttons-template .right-three-buttons button,.xilinx-bs3 .title-three-buttons-template .right-two-buttons button,.xilinx-bs3 .title-three-buttons-template .right-three-buttons .btn,.xilinx-bs3 .title-three-buttons-template .right-two-buttons .btn{width:100%}
}
.xilinx-bs3 .title-three-buttons-template .right-three-buttons .xilinx-filter-dropdown,.xilinx-bs3 .title-three-buttons-template .right-two-buttons .xilinx-filter-dropdown{text-align:center}
.xilinx-bs3 .title-three-buttons-template .right-three-buttons .xilinx-filter-dropdown button,.xilinx-bs3 .title-three-buttons-template .right-two-buttons .xilinx-filter-dropdown button,.xilinx-bs3 .title-three-buttons-template .right-three-buttons .xilinx-filter-dropdown .btn,.xilinx-bs3 .title-three-buttons-template .right-two-buttons .xilinx-filter-dropdown .btn{float:none;text-align:center}
.xilinx-bs3 .panel-group .panel{-moz-border-radius:0;-webkit-border-radius:0;border-radius:0;-webkit-box-shadow:none;box-shadow:none;-webkit-box-shadow:0 0 0 0 none;box-shadow:0 0 0 0 none;margin-top:0;border:1px solid #d2d2d2;border-bottom:0}
.xilinx-bs3 .panel-group .panel .panel-heading{background-color:transparent;padding:0;border-color:#d2d2d2}
.xilinx-bs3 .panel-group .panel .panel-heading+.panel-collapse>.panel-body{border-top:1px solid #d2d2d2}
.xilinx-bs3 .panel-group .panel .panel-heading button{color:#262626;font-weight:600;display:block;width:100%;text-align:left;padding:15px 45px 15px 15px;background-color:#f2f2f2;-webkit-transition:background-color .4s ease;transition:background-color .4s ease;position:relative}
.xilinx-bs3 .panel-group .panel .panel-heading button span.fa{position:absolute;right:15px;top:50%;margin-top:-9px;font-size:16px;padding-top:2px;color:#262626}
.xilinx-bs3 .panel-group .panel .panel-heading button span.fa.fa-plus-circle{display:none}
.xilinx-bs3 .panel-group .panel .panel-heading button.collapsed span.fa.fa-plus-circle{display:block}
.xilinx-bs3 .panel-group .panel .panel-heading button.collapsed span.fa.fa-minus-circle{display:none}
.xilinx-bs3 .panel-group .panel:last-of-type{border-bottom:1px solid #d2d2d2}
.xilinx-bs3 .slick-slider .slick-dots li{width:auto;margin:0}
.xilinx-bs3 .slick-slider .slick-dots li button{background-color:#d2d2d2;height:5px;width:30px;padding:0}
@media(min-width:768px){.xilinx-bs3 .slick-slider .slick-dots li button{width:100px}
}
.xilinx-bs3 .slick-slider .slick-dots li button:hover{background-color:#d11414}
.xilinx-bs3 .slick-slider .slick-dots li button:before{content:none}
.xilinx-bs3 .slick-slider .slick-dots li.slick-active button{background-color:#d11414}
.xilinx-bs3 .slick-slider .slick-arrow{display:none !important;background-color:transparent;padding:0}
.xilinx-bs3 .slick-slider .slick-arrow:before{opacity:1;color:#4c4c4c;font:normal normal normal 18px/1 FontAwesome;font-weight:normal;font-size:24px}
.xilinx-bs3 .slick-slider .slick-arrow.slick-prev:before{content:"\f053"}
.xilinx-bs3 .slick-slider .slick-arrow.slick-next:before{content:"\f054"}
.xilinx-bs3 .slick-slider .slick-arrow.slick-disabled{display:none !important}
@media(min-width:992px){.xilinx-bs3 .slick-slider .slick-arrow{display:block !important}
}
.xilinx-bs3 .product-info{margin-bottom:30px}
.xilinx-bs3 .product-info ul{padding:0;list-style-type:none}
.xilinx-bs3 .product-info ul li>span{font-weight:bold}
.xilinx-bs3 .product-info img{margin:0 15px 10px 0;width:100px}
body{position:relative !important}
body.ie9 .xilinx-bs3 header .hidden-cart{display:none}
body.mobile-menu,body.search-menu{overflow-y:hidden}
@media(min-width:768px){body.mobile-menu,body.search-menu{overflow-y:auto}
}
body.mobile-menu .xilinx-bs3 header nav .top-nav .left-group button.navbar-toggle.collapsed span.open-menu{display:none}
body.mobile-menu .xilinx-bs3 header nav .top-nav .left-group button.navbar-toggle.collapsed span.close-menu{display:block}
body.mobile-menu .xilinx-bs3 header nav .main-nav #xilinx-main-menu{left:0}
body.search-menu .xilinx-bs3 header nav .top-nav .right-group ul li button[data-toggle="xilinx-search-menu"] span{color:#d11414}
body.search-menu .xilinx-bs3 header nav .main-nav .navbar-collapse#xilinx-search-menu{left:0}
@media(min-width:768px){body.search-menu .xilinx-bs3 header nav .main-nav .navbar-collapse#xilinx-search-menu{display:block}
}
body.search-menu .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav li button[data-toggle="xilinx-search-menu"]{color:#d11414}
body .xilinx-bs3 .header-author header nav{height:auto;color:#fff}
body .xilinx-bs3 .header-author header nav .main-nav .navbar-collapse ul.nav{padding:0}
body .xilinx-bs3 .header-author header nav .main-nav .navbar-collapse ul.nav>li{width:100%;float:left}
body .xilinx-bs3 .header-author header nav .main-nav .navbar-collapse ul.nav>li .dropdown{position:relative;height:auto !important;top:0;left:0}
body .xilinx-bs3 header{position:relative;z-index:1999;background-color:#262626}
body .xilinx-bs3 header a{color:#fff}
body .xilinx-bs3 header a:hover,body .xilinx-bs3 header a:focus{color:#d11414;text-decoration:none}
body .xilinx-bs3 header.signedIn nav .top-nav .right-group ul li ul.dropdown-menu li.signed-in{display:block}
body .xilinx-bs3 header.signedIn nav .top-nav .right-group ul li ul.dropdown-menu li.signed-out{display:none}
body .xilinx-bs3 header nav{position:static;margin-bottom:0;border:0;border-bottom:1px solid #4c4c4c;-moz-border-radius:0;-webkit-border-radius:0;border-radius:0}
body .xilinx-bs3 header nav .top-nav{padding-top:18px;padding-bottom:18px;background-color:#262626}
body .xilinx-bs3 header nav .top-nav .left-group{float:left;padding-right:0}
body .xilinx-bs3 header nav .top-nav .left-group #nav-toggle{width:25px;height:20px;position:relative;margin:6px 0 0;-webkit-transform:rotate(0);-ms-transform:rotate(0);transform:rotate(0);-webkit-transition:all .5s ease-in-out;transition:all .5s ease-in-out;cursor:pointer}
body .xilinx-bs3 header nav .top-nav .left-group #nav-toggle span{display:block;position:absolute;height:3px;width:100%;background:#fff;-moz-border-radius:3px;-webkit-border-radius:3px;border-radius:3px;opacity:1;left:0;-webkit-transform:rotate(0);-ms-transform:rotate(0);transform:rotate(0);-webkit-transition:all .25s ease-in-out;transition:all .25s ease-in-out}
body .xilinx-bs3 header nav .top-nav .left-group #nav-toggle span:nth-child(1){top:0}
body .xilinx-bs3 header nav .top-nav .left-group #nav-toggle span:nth-child(2),body .xilinx-bs3 header nav .top-nav .left-group #nav-toggle span:nth-child(3){top:8px}
body .xilinx-bs3 header nav .top-nav .left-group #nav-toggle span:nth-child(4){top:16px}
body .xilinx-bs3 header nav .top-nav .left-group #nav-toggle.open span:nth-child(1){top:8px;width:0;left:50%}
body .xilinx-bs3 header nav .top-nav .left-group #nav-toggle.open span:nth-child(2){-webkit-transform:rotate(45deg);-ms-transform:rotate(45deg);transform:rotate(45deg)}
body .xilinx-bs3 header nav .top-nav .left-group #nav-toggle.open span:nth-child(3){-webkit-transform:rotate(-45deg);-ms-transform:rotate(-45deg);transform:rotate(-45deg)}
body .xilinx-bs3 header nav .top-nav .left-group #nav-toggle.open span:nth-child(4){top:8px;width:0;left:50%}
body .xilinx-bs3 header nav .top-nav .left-group .navbar-toggle{padding:0;margin:0;background:transparent;float:left}
body .xilinx-bs3 header nav .top-nav .left-group .navbar-toggle.collapsed .open-menu,body .xilinx-bs3 header nav .top-nav .left-group .navbar-toggle.collapsed .close-menu{margin-top:7px}
body .xilinx-bs3 header nav .top-nav .left-group .navbar-toggle.collapsed .close-menu{display:none}
body .xilinx-bs3 header nav .top-nav .left-group .navbar-toggle.collapsed.open .open-menu{display:none}
body .xilinx-bs3 header nav .top-nav .left-group .navbar-toggle.collapsed.open .close-menu{display:block}
body .xilinx-bs3 header nav .top-nav .logo{width:100px;margin:0 auto}
body .xilinx-bs3 header nav .top-nav .right-group{padding-left:0;position:static}
body .xilinx-bs3 header nav .top-nav .right-group ul{margin:0;padding-left:0;float:right}
body .xilinx-bs3 header nav .top-nav .right-group ul li{margin-bottom:0;padding-bottom:3px}
body .xilinx-bs3 header nav .top-nav .right-group ul li.dropdown.open button .fa{-webkit-transform:rotate(0);-ms-transform:rotate(0);transform:rotate(0)}
body .xilinx-bs3 header nav .top-nav .right-group ul li button{padding:5px 2px 0;margin:0;background-color:transparent}
body .xilinx-bs3 header nav .top-nav .right-group ul li button span.fa{font-size:18px;padding:0}
body .xilinx-bs3 header nav .top-nav .right-group ul li button:hover span.fa{color:#d11414}
body .xilinx-bs3 header nav .top-nav .right-group ul li button:hover:after{color:#d11414}
body .xilinx-bs3 header nav .top-nav .right-group ul li.dropdown{position:static}
body .xilinx-bs3 header nav .top-nav .right-group ul li.dropdown.open{background-color:transparent}
body .xilinx-bs3 header nav .top-nav .right-group ul li.dropdown.open button span{color:#d11414}
body .xilinx-bs3 header nav .top-nav .right-group ul li ul.dropdown-menu{padding:0;margin:0;left:auto;right:0;background-color:#f2f2f2;width:100%}
body .xilinx-bs3 header nav .top-nav .right-group ul li ul.dropdown-menu li{padding-bottom:0}
body .xilinx-bs3 header nav .top-nav .right-group ul li ul.dropdown-menu li.signed-in{display:none}
body .xilinx-bs3 header nav .top-nav .right-group ul li ul.dropdown-menu li.signed-out{display:block}
body .xilinx-bs3 header nav .top-nav .right-group ul li ul.dropdown-menu li a{font-family:'Roboto',sans-serif;font-weight:500;font-size:14px;line-height:24px;color:#262626}
body .xilinx-bs3 header nav .top-nav .right-group ul li ul.dropdown-menu li.active a,body .xilinx-bs3 header nav .top-nav .right-group ul li ul.dropdown-menu li:hover a{background-color:#d2d2d2}
body .xilinx-bs3 header nav .top-nav .right-group ul li.open{background-color:#262626}
body .xilinx-bs3 header nav .main-nav .navbar-collapse{position:absolute;overflow:auto;z-index:1999;border:0;background-color:#262626;width:100%;height:100%;top:67px;left:-999px;padding:0 0 67px 0;-webkit-transition:left .4s ease;transition:left .4s ease}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav{padding-top:10px}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li>a{font-family:'Roboto',sans-serif;font-weight:500;font-size:18px;line-height:20px;color:#fff;text-align:left;padding:15px}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown{height:0;overflow:hidden;-webkit-transition:height .4s ease;transition:height .4s ease}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown h3{margin:15px 0 10px;color:#fff}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown h3 a{font-family:'Roboto',sans-serif;font-weight:500;color:#fff}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown h3 a:hover{color:#d11414}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown ul{padding:0;list-style:none}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown ul li a{font-family:'Open Sans',sans-serif;font-weight:400;font-size:14px;line-height:24px;color:#fff}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown ul li a:hover{color:#d11414;background:transparent}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .section:not(.xilinxList){display:none}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li.active>a{background-color:rgba(255,255,255,0.2)}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li:hover>a{background-color:rgba(255,255,255,0.2)}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li.accordion-toggle-icons a span.fa.fa-minus-circle,body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li.accordion-toggle-icons a span.fa.fa-plus-circle{float:right;font-size:20px;color:#d2d2d2}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li.accordion-toggle-icons a span.fa.fa-minus-circle{display:none}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li.accordion-toggle-icons.active a span.fa.fa-minus-circle{display:block}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li.accordion-toggle-icons.active a span.fa.fa-plus-circle{display:none}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav.mobile-nav{border-top:1px solid #4c4c4c;border-bottom:1px solid #4c4c4c;padding-top:0;margin-top:15px}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav.mobile-nav li a span.fa.mobile-icons{font-size:20px;margin-right:10px}
body .xilinx-bs3 header nav [data-function="toggle-shopping-cart"]:after{content:attr(data-content);font-family:'Roboto',sans-serif;font-weight:500;font-size:18px;line-height:20px;margin-left:5px}
@media(min-width:768px){body.affix{padding-top:144px}
body.affix .xilinx-bs3>noindex>header{position:fixed;z-index:1999;width:100%;left:0;top:-82px}
body.affix .xilinx-bs3>noindex>header nav .main-nav .navbar-collapse ul.nav>li.fixed-item a,body.affix .xilinx-bs3>noindex>header nav .main-nav .navbar-collapse ul.nav>li.fixed-item button{-webkit-transition:opacity .4s ease;transition:opacity .4s ease;opacity:1}
body.affix .xilinx-bs3>noindex>header nav .main-nav .navbar-collapse ul.nav>li.fixed-item a:hover,body.affix .xilinx-bs3>noindex>header nav .main-nav .navbar-collapse ul.nav>li.fixed-item button:hover{background:transparent}
body:not(.affix) .xilinx-bs3 header nav .main-nav .navbar-collapse#xilinx-search-menu{display:none !important}
body:not(.affix) .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li.fixed-item{visibility:hidden}
body .xilinx-bs3 header nav{height:144px;padding-bottom:0;background-color:#262626}
body .xilinx-bs3 header nav .top-nav{border-bottom:1px solid #4c4c4c}
body .xilinx-bs3 header nav .top-nav .logo{width:150px;margin:0}
body .xilinx-bs3 header nav .top-nav .right-group{margin-top:7px}
body .xilinx-bs3 header nav .top-nav .right-group ul li button{padding:5px 10px 0;display:block}
body .xilinx-bs3 header nav .top-nav .right-group ul li button[data-function="toggle-shopping-cart"]:after{font-family:'Open Sans',sans-serif;font-weight:400;font-size:16px;line-height:20px}
body .xilinx-bs3 header nav .top-nav .right-group ul li.dropdown{position:relative}
body .xilinx-bs3 header nav .top-nav .right-group ul li.dropdown.open{background-color:#262626}
body .xilinx-bs3 header nav .top-nav .right-group ul li.dropdown.open button span{color:#fff}
body .xilinx-bs3 header nav .top-nav .right-group ul li ul.dropdown-menu{width:auto;right:-1px}
body .xilinx-bs3 header nav .top-nav .search-group{margin-top:8px;max-height:30px}
body .xilinx-bs3 header nav .main-nav .navbar-collapse{position:static;overflow:visible;padding:0;background-color:transparent;height:auto !important}
body .xilinx-bs3 header nav .main-nav .navbar-collapse#xilinx-search-menu{position:absolute;width:100%;left:0;top:144px;background-color:rgba(0,0,0,0.75);display:none;padding:15px 0}
body .xilinx-bs3 header nav .main-nav .navbar-collapse#xilinx-search-menu .header-search-menu{width:700px;margin:0 auto;padding:0}
body .xilinx-bs3 header nav .main-nav .navbar-collapse#xilinx-search-menu .header-search-menu form{margin:0}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav{padding:0 15px;display:table}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li{float:none;position:static;padding:0 10px}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li.fixed-item{padding:0}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li.fixed-item a,body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li.fixed-item button{opacity:0;-webkit-transition:opacity .4s ease;transition:opacity .4s ease}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li.fixed-item a:hover span,body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li.fixed-item button:hover span{color:#d11414}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li.fixed-item.fixed-logo{margin-left:-55px}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li.fixed-item.fixed-logo a{padding:14px 0}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li.fixed-item.fixed-logo a img{padding-bottom:5px}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li.fixed-item.fixed-search{margin-right:-55px}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li.fixed-item.fixed-search button{padding:20px 21px;background-color:transparent;position:relative}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li.fixed-item.fixed-search button span.fa{top:-3px;position:relative}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li.accordion-toggle-icons{width:auto}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li.accordion-toggle-icons.active a span.fa.fa-minus-circle{display:none}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li>a{text-align:center;padding:15px 0;line-height:30px}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li>a span.fa{display:none}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown{-webkit-transition:height 0 ease;transition:height 0 ease;background-color:#262626;z-index:1999;position:absolute;width:100%;left:-9999px;top:144px}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown>.row>.container>.row{display:-webkit-box;display:-webkit-flex;display:-ms-flexbox;display:flex;padding:30px 0 30px}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown>.row>.container>.row>div{border-right:1px solid #4c4c4c}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown>.row>.container>.row>div:last-of-type{border-right:0}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown>.row>.container>.row>div h1,body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown>.row>.container>.row>div h2,body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown>.row>.container>.row>div h3,body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown>.row>.container>.row>div h4{margin-top:0;text-align:left;color:#fff}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown>.row>.container>.row>div .section:not(.xilinxList){display:block;margin-left:15px;margin-right:15px}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown>.row>.container>.row>div .section:not(.xilinxList) p{text-align:left;color:#fff}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown>.row>.container>.row>div .section:not(.xilinxList) a{color:#fff}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown>.row>.container>.row>div .section:not(.xilinxList) a:hover{color:#d11414}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown>.row>.container>.row>div .xilinxImage{border:1px solid #4c4c4c}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown>.row>.container>.row>div .xilinxButton a.btn{background-color:transparent;border:1px solid #4c4c4c;-moz-border-radius:5px;-webkit-border-radius:5px;border-radius:5px;-webkit-transition:background-color .4s ease;transition:background-color .4s ease}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown>.row>.container>.row>div .xilinxButton a.btn:hover{background-color:rgba(255,255,255,0.2);color:#fff}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li.active .dropdown{-webkit-transition:height .4s ease;transition:height .4s ease;left:0}
}
.xilinx-bs3 .footer-spacing{height:50px;width:100%;background:transparent}
.xilinx-bs3 footer{z-index:0;background:#262626;color:#fff}
.xilinx-bs3 footer .main-footer{padding-top:30px}
.xilinx-bs3 footer .main-footer .col-md-20p{position:relative;min-height:1px;padding-left:15px;padding-right:15px}
@media(min-width:992px){.xilinx-bs3 footer .main-footer .col-md-20p{float:left;width:20%}
.xilinx-bs3 footer .main-footer .col-md-20p .xilinxList div ul{height:auto !important}
}
.xilinx-bs3 footer h1,.xilinx-bs3 footer h2,.xilinx-bs3 footer h3,.xilinx-bs3 footer h4,.xilinx-bs3 footer h5,.xilinx-bs3 footer h6{color:#fff}
.xilinx-bs3 footer a{color:#fff}
.xilinx-bs3 footer a:hover,.xilinx-bs3 footer a:focus{color:#d11414;text-decoration:none}
.xilinx-bs3 footer ul{list-style:none;padding-left:0}
@media(min-width:992px){.xilinx-bs3 footer .copyright-footer{border-top:1px solid #4c4c4c}
}
.xilinx-bs3 footer .copyright-footer .copyright-wrapper{text-align:center}
@media(min-width:992px){.xilinx-bs3 footer .copyright-footer .copyright-wrapper{text-align:left}
}
.xilinx-bs3 footer .copyright-footer .copyright-wrapper span{display:block;font-size:12px;margin:15px 0 0;text-transform:uppercase}
.xilinx-bs3 footer .copyright-footer ul{display:inline-block;margin:0 0 15px;float:right;width:100%;text-align:center}
@media(min-width:992px){.xilinx-bs3 footer .copyright-footer ul{width:auto;margin-top:15px}
}
.xilinx-bs3 footer .copyright-footer ul>li{margin-left:0;padding:0}
.xilinx-bs3 footer .copyright-footer ul>li a{text-transform:uppercase;font-size:12px}
.xilinx-bs3 footer .copyright-footer ul>li:before{content:"|";display:inline-block}
.xilinx-bs3 footer .copyright-footer ul>li:first-child:before{content:""}
@media(min-width:992px){.xilinx-bs3 .social-footer{border-top:1px solid #4c4c4c}
}
.xilinx-bs3 .social-footer .xilinx-go-wrapper{text-align:center}
@media(min-width:992px){.xilinx-bs3 .social-footer .xilinx-go-wrapper{text-align:left}
}
@media(min-width:992px){.xilinx-bs3 .social-footer .xilinx-go-wrapper .xilinx-go-app{margin:11px 0}
}
.xilinx-bs3 .social-footer .social-menu{margin:0;width:100%;text-align:center}
@media(min-width:992px){.xilinx-bs3 .social-footer .social-menu{width:auto;margin:12px 0}
}
.xilinx-bs3 .social-footer .social-menu>li a:hover,.xilinx-bs3 .social-footer .social-menu>li a:focus{color:#fff}
.xilinx-bs3 .social-footer .social-menu>li a .icon{display:inline-block;vertical-align:middle;height:32px;width:32px;font:normal normal normal 15px/2 FontAwesome;background-color:#4c4c4c;-webkit-transition:background-color .4s ease;transition:background-color .4s ease}
.xilinx-bs3 .social-footer .social-menu>li a .icon:before{position:relative;top:2px}
.xilinx-bs3 .social-footer .social-menu>li a .linkedin:before{content:"\f0e1"}
.xilinx-bs3 .social-footer .social-menu>li a .linkedin:hover{background-color:#0077b5}
.xilinx-bs3 .social-footer .social-menu>li a .twitter:before{content:"\f099"}
.xilinx-bs3 .social-footer .social-menu>li a .twitter:hover{background-color:#55acee}
.xilinx-bs3 .social-footer .social-menu>li a .facebook:before{content:"\f09a"}
.xilinx-bs3 .social-footer .social-menu>li a .facebook:hover{background-color:#3b5998}
.xilinx-bs3 .social-footer .social-menu>li a .googleplus:before{content:"\f0d5"}
.xilinx-bs3 .social-footer .social-menu>li a .googleplus:hover{background-color:#d34836}
.xilinx-bs3 .social-footer .social-menu>li a .youtube:before{content:"\f16a"}
.xilinx-bs3 .social-footer .social-menu>li a .youtube:hover{background-color:#cd201f}
.xilinx-bs3 .social-footer .social-menu>li a .newsletter:before{content:"\f0e0"}
.xilinx-bs3 .social-footer .social-menu>li a .newsletter:hover{background-color:#23b363}
.xilinx-bs3 .social-footer .social-menu>li a .supportforums:before{content:"\f044"}
.xilinx-bs3 .social-footer .social-menu>li a .supportforums:hover{background-color:#f87f14}
.xilinx-bs3 .social-footer .social-menu>li a .weibo:before{content:"\f18a"}
.xilinx-bs3 .social-footer .social-menu>li a .weibo:hover{background-color:#d52729}
.xilinx-bs3 .social-footer .social-menu>li a .youku{line-height:2.5}
.xilinx-bs3 .social-footer .social-menu>li a .youku:hover{background-color:#01ace2}
.xilinx-bs3 .social-footer .social-menu>li a .eetrend{line-height:2.5}
.xilinx-bs3 .social-footer .social-menu>li a .eetrend:hover{background-color:#cf1f1f}
.xilinx-bs3 .social-footer .social-menu>li a .eetop{line-height:2.5}
.xilinx-bs3 .social-footer .social-menu>li a .eetop:hover{background-color:#1824db}
.xilinx-bs3 .social-footer .social-menu>li:last-child{margin-right:0}
@media(max-width:991px){.xilinx-bs3 footer .main-footer{padding:0}
.xilinx-bs3 footer .main-footer>.row{margin:0}
.xilinx-bs3 footer .main-footer .col-md-20p{padding:0}
.xilinx-bs3 footer .main-footer .col-md-20p .xilinxListAccordion .panel-group{margin-bottom:0}
.xilinx-bs3 footer .main-footer .col-md-20p .xilinxListAccordion .panel-group .panel{border:0}
.xilinx-bs3 footer .main-footer .col-md-20p .xilinxListAccordion .panel-group .panel .panel-heading{border-bottom:1px solid #4c4c4c;background-color:transparent}
.xilinx-bs3 footer .main-footer .col-md-20p .xilinxListAccordion .panel-group .panel .panel-heading button{padding:20px 15px;background-color:rgba(255,255,255,0.3);-webkit-transition:background-color .4s ease;transition:background-color .4s ease}
.xilinx-bs3 footer .main-footer .col-md-20p .xilinxListAccordion .panel-group .panel .panel-heading button span.fa{color:#fff;-webkit-transition:color .4s ease;transition:color .4s ease}
.xilinx-bs3 footer .main-footer .col-md-20p .xilinxListAccordion .panel-group .panel .panel-heading button h3{padding-top:0}
.xilinx-bs3 footer .main-footer .col-md-20p .xilinxListAccordion .panel-group .panel .panel-heading button.collapsed{background-color:transparent}
.xilinx-bs3 footer .main-footer .col-md-20p .xilinxListAccordion .panel-group .panel .panel-heading button,.xilinx-bs3 footer .main-footer .col-md-20p .xilinxListAccordion .panel-group .panel .panel-heading button h3{color:#fff;font-family:'Roboto',sans-serif;font-weight:500;font-size:18px}
.xilinx-bs3 footer .main-footer .col-md-20p .xilinxListAccordion .panel-group .panel .panel-collapse .panel-body{border:0}
.xilinx-bs3 footer .main-footer .col-md-20p .xilinxListAccordion .panel-group .panel .panel-collapse.in,.xilinx-bs3 footer .main-footer .col-md-20p .xilinxListAccordion .panel-group .panel .panel-collapse.collapsing{border-bottom:1px solid #4c4c4c}
}
.xilinx-bs3 .headerSearch form{padding:0;background:transparent;position:relative}
.xilinx-bs3 .headerSearch form input[name="q"]{background:transparent;border:1px solid #4c4c4c;width:100%;height:30px;padding-top:6px;padding-bottom:6px;padding-right:40px;-moz-border-radius:5px;-webkit-border-radius:5px;border-radius:5px;color:#fff}
.xilinx-bs3 .headerSearch form input[name="q"]::-ms-clear{display:none}
.xilinx-bs3 .headerSearch form a.dropdown-toggle{position:absolute;top:0;left:0;height:30px;background:transparent;border-right:1px solid #4c4c4c;padding:6px 15px;color:#fff;-moz-border-top-left-radius:5px;-webkit-border-top-left-radius:5px;border-top-left-radius:5px;-moz-border-bottom-left-radius:5px;-webkit-border-bottom-left-radius:5px;border-bottom-left-radius:5px}
.xilinx-bs3 .headerSearch form a.dropdown-toggle .fa.fa-chevron-down{font-size:8px;position:relative;top:-2px;left:5px}
.xilinx-bs3 .headerSearch form a.dropdown-toggle:after{display:none}
.xilinx-bs3 .headerSearch form a.dropdown-toggle:hover{color:#d11414}
.xilinx-bs3 .headerSearch form button[type="submit"]{position:absolute;background:transparent;border-left:1px solid #4c4c4c;padding:6px 10px;top:0;right:0;height:30px;-moz-border-top-right-radius:5px;-webkit-border-top-right-radius:5px;border-top-right-radius:5px;-moz-border-bottom-right-radius:5px;-webkit-border-bottom-right-radius:5px;border-bottom-right-radius:5px}
.xilinx-bs3 .headerSearch form button[type="submit"] span{color:#fff;margin-top:-1px}
.xilinx-bs3 .headerSearch form button[type="submit"]:hover span{color:#d11414}
.xilinx-bs3 .headerSearch form ul.dropdown-menu{z-index:2000}
.xilinx-bs3 .headerSearch form ul.dropdown-menu li>a{display:block;font-family:'Open Sans',sans-serif;font-weight:400;font-size:12px;line-height:24px;padding:3px 20px;color:#262626}
.xilinx-bs3 .headerSearch form ul.dropdown-menu li>a:hover{background-color:#f2f2f2}
.xilinx-bs3 .headerSearch form ul.dropdown-menu li ul li a{padding-left:30px}
.xilinx-bs3 .headerSearch form ul.dropdown-menu li.active>a{background-color:#d2d2d2}
.xilinx-bs3 .header-search-menu{padding:21px 15px}
.xilinx-bs3 .header-search-menu .headerSearch form input[name="q"]{height:34px;-moz-border-radius:0;-webkit-border-radius:0;border-radius:0}
.xilinx-bs3 .header-search-menu .headerSearch form a.dropdown-toggle{height:34px;padding:7px 14px}
.xilinx-bs3 .header-search-menu .headerSearch form button[type="submit"]{height:34px;-moz-border-top-right-radius:0;-webkit-border-top-right-radius:0;border-top-right-radius:0;-moz-border-bottom-right-radius:0;-webkit-border-bottom-right-radius:0;border-bottom-right-radius:0}
.xilinx-bs3 .header-search-menu .headerSearch form button[type="reset"]{position:absolute;background:transparent;padding:8px 8px;top:1px;right:34px;height:34px;-moz-border-top-right-radius:0;-webkit-border-top-right-radius:0;border-top-right-radius:0;-moz-border-bottom-right-radius:0;-webkit-border-bottom-right-radius:0;border-bottom-right-radius:0;display:none}
.xilinx-bs3 .header-search-menu .headerSearch form button[type="reset"].active{display:block}
.xilinx-bs3 .header-search-menu .headerSearch form button[type="reset"] span{color:#4c4c4c;margin-top:-1px;font-size:20px}
@media(min-width:768px){.xilinx-bs3 .headerSearch form button[type="reset"]{display:none !important}
}
.xilinx-bs3 .cookie-banner{position:fixed;bottom:0;width:100%;background:#4c4c4c;padding:15px 50px 15px 15px;display:none}
.xilinx-bs3 .cookie-banner p{text-align:center;margin:0;color:#fff}
.xilinx-bs3 .cookie-banner p a{color:#fff;text-decoration:underline}
.xilinx-bs3 .cookie-banner .dismiss{text-align:center}
.xilinx-bs3 .cookie-banner .dismiss button{background:transparent;padding:0;margin:0}
.xilinx-bs3 .cookie-banner .dismiss button span{margin-right:5px}
body .xilinx-bs3 .quickLinks{z-index:999;-moz-border-radius:4px;-webkit-border-radius:4px;border-radius:4px;position:fixed;bottom:-175px;right:10px;-webkit-transition:bottom .4s ease;transition:bottom .4s ease}
body .xilinx-bs3 .quickLinks #bookmarkConfirmation{position:absolute;top:0;left:-160px;background:#fff;padding:10px;display:none;-webkit-box-shadow:0 2px 10px 2px rgba(0,0,0,0.35);box-shadow:0 2px 10px 2px rgba(0,0,0,0.35)}
body .xilinx-bs3 .quickLinks #bookmarkConfirmation.bookmark-animation{display:block}
body .xilinx-bs3 .quickLinks #bookmarkConfirmation:after{content:'';position:absolute;width:0;height:0;bottom:15px;right:-10px;box-sizing:border-box;border:5px solid #d2d2d2;border-color:#fff #fff transparent transparent;transform-origin:0 0;-webkit-transform:rotate(45deg);-ms-transform:rotate(45deg);transform:rotate(45deg);-webkit-box-shadow:2px -2px 2px 1px rgba(0,0,0,0.25);box-shadow:2px -2px 2px 1px rgba(0,0,0,0.25)}
body .xilinx-bs3 .quickLinks ul{list-style-type:none;padding:0;margin:0}
body .xilinx-bs3 .quickLinks ul li{margin-bottom:15px}
body .xilinx-bs3 .quickLinks ul li form{background-color:transparent;padding:0;margin:0}
body .xilinx-bs3 .quickLinks ul li button,body .xilinx-bs3 .quickLinks ul li .btn{background-color:#f2f2f2;border:1px solid #d2d2d2;-moz-border-radius:5px;-webkit-border-radius:5px;border-radius:5px;padding:7px}
body .xilinx-bs3 .quickLinks ul li button span.fa,body .xilinx-bs3 .quickLinks ul li .btn span.fa{color:rgba(0,0,0,0.75);width:24px;height:24px;line-height:24px;font-size:20px}
body .xilinx-bs3 .quickLinks ul li .btn{background-color:#fff}
body .xilinx-bs3 .quickLinks.loaded{bottom:-65px}
@media(min-width:992px){body .xilinx-bs3 .share-modal .modal-dialog{min-width:800px}
}
body .xilinx-bs3 .share-modal .modal-dialog .modal-content{background-color:#f2f2f2}
body .xilinx-bs3 .share-modal .modal-dialog .modal-content .modal-header{border-bottom:0;padding:15px 20px 0 30px;height:50px}
body .xilinx-bs3 .share-modal .modal-dialog .modal-content .modal-header button span{font-size:45px}
body .xilinx-bs3 .share-modal .modal-dialog .modal-content .modal-body{text-align:center;padding:50px 15px 75px}
body .xilinx-bs3 .share-modal .modal-dialog .modal-content .modal-body h1{color:#262626;font-family:'Open Sans',sans-serif;font-weight:400;font-size:30px;margin-bottom:30px;text-transform:uppercase}
@media(max-width:480px){body .xilinx-bs3 .share-modal .modal-dialog .modal-content .modal-body .at-share-btn-elements{width:101px;margin:0 auto}
}
body .xilinx-bs3 .share-modal .modal-dialog .modal-content .modal-body .at-share-btn-elements a{border-radius:50% !important;margin-right:30px;margin-bottom:15px;-webkit-transform:translateY(0);-ms-transform:translateY(0);transform:translateY(0)}
body .xilinx-bs3 .share-modal .modal-dialog .modal-content .modal-body .at-share-btn-elements a .at-icon-wrapper{height:80px !important;width:80px !important;padding-top:10px !important}
body .xilinx-bs3 .share-modal .modal-dialog .modal-content .modal-body .at-share-btn-elements a .at-icon-wrapper svg{width:auto !important;height:65px !important}
body .xilinx-bs3 .share-modal .modal-dialog .modal-content .modal-body .at-share-btn-elements a.at-svc-google_plusone_share{background-color:#d34836 !important}
body .xilinx-bs3 .share-modal .modal-dialog .modal-content .modal-body .at-share-btn-elements a.at-svc-google_plusone_share .at-icon-wrapper{padding-top:0 !important;padding-left:0 !important}
body .xilinx-bs3 .share-modal .modal-dialog .modal-content .modal-body .at-share-btn-elements a.at-svc-google_plusone_share .at-icon-wrapper svg{width:auto !important;height:85px !important}
body .xilinx-bs3 .share-modal .modal-dialog .modal-content .modal-body .at-share-btn-elements a.at-svc-email{background-color:#f6a623 !important}
body .xilinx-bs3 .share-modal .modal-dialog .modal-content .modal-body .at-share-btn-elements a.at-svc-facebook{background-color:#33549f !important}
body .xilinx-bs3 .share-modal .modal-dialog .modal-content .modal-body .at-share-btn-elements a.at-svc-twitter{background-color:#1c9ef4 !important}
body .xilinx-bs3 .share-modal .modal-dialog .modal-content .modal-body .at-share-btn-elements a.at-svc-linkedin{background-color:#0075b7 !important}
body .xilinx-bs3 .share-modal .modal-dialog .modal-content .modal-body .at-share-btn-elements a:hover{-webkit-transform:translateY(0);-ms-transform:translateY(0);transform:translateY(0)}
body .xilinx-bs3 .share-modal .modal-dialog .modal-content .modal-body .at-share-btn-elements a:last-of-type{margin-right:0}
body.affix .xilinx-bs3 .quickLinks{bottom:8px}
.bookmark-animation{animation:animationFrames ease 5s;animation-iteration-count:1;transform-origin:50% 50%;transform:translate(-9999px,0);-webkit-animation:animationFrames ease 5s;-webkit-animation-iteration-count:1;-webkit-transform-origin:50% 50%;-webkit-transform:translate(-9999px,0);-moz-animation:animationFrames ease 5s;-moz-animation-iteration-count:1;-moz-transform-origin:50% 50%;-moz-transform:translate(-9999px,0);-o-animation:animationFrames ease 5s;-o-animation-iteration-count:1;-o-transform-origin:50% 50%;-o-transform:translate(-9999px,0);-ms-animation:animationFrames ease 5s;-ms-animation-iteration-count:1;-ms-transform-origin:50% 50%;-ms-transform:translate(-9999px,0)}
@keyframes animationFrames{0{opacity:0;transform:translate(300px,0)}
15%{opacity:0;transform:translate(300px,0)}
35%{opacity:1;transform:translate(0,0)}
90%{opacity:1;transform:translate(0,0)}
99%{opacity:0;transform:translate(0,0)}
100%{opacity:0;transform:translate(-9999px,0)}
}
@-moz-keyframes animationFrames{0{opacity:0;-moz-transform:translate(300px,0)}
15%{opacity:0;-moz-transform:translate(300px,0)}
35%{opacity:1;-moz-transform:translate(0,0)}
90%{opacity:1;-moz-transform:translate(0,0)}
99%{opacity:0;-moz-transform:translate(0,0)}
100%{opacity:0;-moz-transform:translate(-9999px,0)}
}
@-webkit-keyframes animationFrames{0{opacity:0;-webkit-transform:translate(300px,0)}
15%{opacity:0;-webkit-transform:translate(300px,0)}
35%{opacity:1;-webkit-transform:translate(0,0)}
90%{opacity:1;-webkit-transform:translate(0,0)}
99%{opacity:0;-webkit-transform:translate(0,0)}
100%{opacity:0;-webkit-transform:translate(-9999px,0)}
}
@-ms-keyframes animationFrames{0{opacity:0;-ms-transform:translate(300px,0)}
15%{opacity:0;-ms-transform:translate(300px,0)}
35%{opacity:1;-ms-transform:translate(0,0)}
90%{opacity:1;-ms-transform:translate(0,0)}
99%{opacity:0;-ms-transform:translate(0,0)}
100%{opacity:0;-ms-transform:translate(-9999px,0)}
}
.xilinx-bs3 .xilinxLoginModal .modal-dialog{width:300px;margin:50px auto}
.xilinx-bs3 .xilinxLoginModal .modal-dialog .modal-content{background-color:#f2f2f2}
.xilinx-bs3 .xilinxLoginModal .modal-dialog .modal-content .modal-header{padding:20px 20px 0;border-bottom:0}
.xilinx-bs3 .xilinxLoginModal .modal-dialog .modal-content .modal-header button{background-color:transparent}
.xilinx-bs3 .xilinxLoginModal .modal-dialog .modal-content .modal-header button span,.xilinx-bs3 .xilinxLoginModal .modal-dialog .modal-content .modal-header button h4{font-size:20px;color:#262626;margin-bottom:10px;font-family:'Open Sans',sans-serif;font-weight:400}
.xilinx-bs3 .xilinxLoginModal .modal-dialog .modal-content .modal-body{padding:20px}
.xilinx-bs3 .xilinxLoginModal .modal-dialog .modal-content .modal-body form{padding:0}
.xilinx-bs3 .xilinxLoginModal .modal-dialog .modal-content .modal-body form input[type=submit]{width:100%}
body .xilinx-bs3 header nav .main-nav .navbar-collapse .visible-xs-block .xilinx-guide{margin:0}
body .xilinx-bs3 header nav .main-nav .navbar-collapse .visible-xs-block .xilinx-guide .left-section,body .xilinx-bs3 header nav .main-nav .navbar-collapse .visible-xs-block .xilinx-guide .center-section,body .xilinx-bs3 header nav .main-nav .navbar-collapse .visible-xs-block .xilinx-guide .right-section{padding:15px 0}
body .xilinx-bs3 header nav .main-nav .navbar-collapse .xilinx-guide span,body .xilinx-bs3 header nav .main-nav .navbar-collapse .xilinx-guide a{display:block;color:#fff}
body .xilinx-bs3 header nav .main-nav .navbar-collapse .xilinx-guide img{float:left;padding:5px 15px 0 15px}
body .xilinx-bs3 header nav .main-nav .navbar-collapse .xilinx-guide a{font-weight:bold}
body .xilinx-bs3 header nav .main-nav .navbar-collapse .xilinx-guide a:hover{color:#d11414}
body .xilinx-bs3 header nav .main-nav .navbar-collapse .xilinx-guide .left-section{background-color:rgba(216,216,216,0.2);padding:15px;text-align:center}
body .xilinx-bs3 header nav .main-nav .navbar-collapse .xilinx-guide .left-section span{text-align:center;margin-bottom:10px}
body .xilinx-bs3 header nav .main-nav .navbar-collapse .xilinx-guide .left-section a{background-color:transparent;border-radius:5px;border:1px solid #fff;padding:13px 20px 13px 20px;width:200px;margin:0 auto}
body .xilinx-bs3 header nav .main-nav .navbar-collapse .xilinx-guide .center-section img{padding:5px 20px 0 15px}
body .xilinx-bs3 header nav .main-nav .navbar-collapse .xilinx-guide .right-section img{padding:5px 9.75px 0 15px}
body .xilinx-bs3 header nav .main-nav .navbar-collapse .xilinx-guide .center-section,body .xilinx-bs3 header nav .main-nav .navbar-collapse .xilinx-guide .right-section{padding-top:15px}
body .xilinx-bs3 header nav .main-nav .navbar-collapse .xilinx-guide .center-section img,body .xilinx-bs3 header nav .main-nav .navbar-collapse .xilinx-guide .right-section img{max-height:34px}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide{padding-bottom:15px}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide>div{border-right:0}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide .left-section span{display:block;text-align:center}
@media(min-width:768px){body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide{position:relative;background-image:-webkit-linear-gradient(left,rgba(192,3,0,0.8) 13%,rgba(162,9,12,0.8) 26%,rgba(40,13,103,0.8) 100%);background-image:-o-linear-gradient(left,rgba(192,3,0,0.8) 13%,rgba(162,9,12,0.8) 26%,rgba(40,13,103,0.8) 100%);background-image:linear-gradient(to right,rgba(192,3,0,0.8) 13%,rgba(162,9,12,0.8) 26%,rgba(40,13,103,0.8) 100%);background-repeat:repeat-x;filter:progid:DXImageTransform.Microsoft.gradient(startColorstr='#ccc00300',endColorstr='#cc280d67',GradientType=1)}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide:before{content:'';display:block;position:absolute;top:0;left:0;opacity:.1;width:100%;height:100%;background-image:-webkit-linear-gradient(top,#d8d8d8 0,#d8d8d8 66%,transparent 66%);background-image:-o-linear-gradient(top,#d8d8d8 0,#d8d8d8 66%,transparent 66%);background-image:linear-gradient(to bottom,#d8d8d8 0,#d8d8d8 66%,transparent 66%);background-repeat:repeat-x;filter:progid:DXImageTransform.Microsoft.gradient(startColorstr='#ffd8d8d8',endColorstr='#00000000',GradientType=1)}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide{display:block !important}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide span,body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide a{display:inline-block;color:#fff}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide img{padding:5px 10px 0 0}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide a:hover{color:#d11414}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide .left-section{background-color:transparent;padding:0;text-align:center}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide .left-section a{margin:0 0 30px 0;background-color:transparent;-webkit-transition:background-color .4s ease;transition:background-color .4s ease}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide .left-section a:hover{background-color:rgba(255,255,255,0.2);color:#fff}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide .center-section,body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide .right-section{padding-top:0}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide .center-section img,body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide .right-section img{padding:5px 15px 0 15px}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide .center-section a,body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide .right-section a{font-weight:bold}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide .center-section span,body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide .right-section span,body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide .center-section a,body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide .right-section a{display:block}
}
@media(min-width:992px){body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide .center-section{padding-left:80px}
}
@media(min-width:1200px){body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide:before{content:'';display:block;position:absolute;top:0;left:0;opacity:.1;width:100%;height:100%;background-image:-webkit-linear-gradient(left,#d8d8d8 0,#d8d8d8 50%,transparent 50%);background-image:-o-linear-gradient(left,#d8d8d8 0,#d8d8d8 50%,transparent 50%);background-image:linear-gradient(to right,#d8d8d8 0,#d8d8d8 50%,transparent 50%);background-repeat:repeat-x;filter:progid:DXImageTransform.Microsoft.gradient(startColorstr='#ffd8d8d8',endColorstr='#00000000',GradientType=1)}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide{padding:20px 0}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide .left-section{text-align:right}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide .left-section span{display:inline-block}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide .left-section a{margin:0 35px 0 20px}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide .center-section,body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide .right-section{padding-top:5px}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide .center-section{padding-left:20px}
}
.xilinx-bs3 .application-parent .stripParsys>div:first-child{margin-top:30px}
.xilinx-bs3 .application-parent .stripParsys>div:last-child{margin-bottom:30px}
body.modal-open{padding-right:0 !important}
#shopping-cart-modal .modal-dialog{margin-top:200px}
#shopping-cart-modal .cart-logo{font-size:1.43em}
#shopping-cart-modal .modal-header{padding:10px 10px 8px;background-color:#f2f2f2}
#shopping-cart-modal .modal-body{padding:20px}
#shopping-cart-modal .title{margin-left:10px;font-weight:bolder}
#shopping-cart-modal .close{margin-top:10px;margin-right:10px;font-size:16px;opacity:1}
#shopping-cart-modal .modal-dialog{width:760px}
#oms-cart-body{padding:0}
#oms-cart-body hr{background-color:#f2f2f2;margin:10px -10px}
#oms-cart-body td{vertical-align:top}
#oms-cart-item{width:100%}
#oms-cart-item>tbody{border-bottom:1px solid #f2f2f2}
#oms-cart-item tr td{padding:5px}
#oms-cart-item thead tr th{padding:5px;padding-top:0}
#oms-cart-item thead th{color:#ed1c24}
#oms-cart-item th,#oms-cart-item td{font-size:14px}
#oms-cart-item a{color:#000}
#oms-cart-body tfoot th{text-align:right;font-weight:normal}
#oms-cart-alert .alert{border-radius:0}
#oms-cart-item .input-group{width:100px;margin-right:10px}
#oms-cart-footer .btn{border-radius:0}
#oms-cart-footer .right{text-align:right;padding-right:0}
#oms-cart-footer .left{float:left;padding-left:0}
#continue-shopping{color:#444;background-color:#f2f2f2}
#check-out-now{width:165px;color:#fff;background-color:#ed1c24;white-space:normal}
#continue-shopping i{float:left;margin-top:3px}
#check-out-now i{float:right;margin-top:3px}
#oms-cart-footer{padding:10px 15px 0 15px}
@media(max-width:767px){#shopping-cart-modal .modal-dialog{margin:10px;width:auto}
#shopping-cart-modal .modal-body{padding:15px 5px}
#oms-cart-body{padding:0}
#oms-cart-body tbody tr td:nth-child(1){color:#ed1c24;width:30%}
#oms-cart-item tr td,#oms-cart-item tfoot tr th{padding:10px}
#oms-cart-item .last-line{border-bottom:1px solid #f2f2f2}
#oms-cart-item select{width:50%;height:26px}
#oms-cart-body tfoot th{text-align:left}
#oms-cart-footer{padding:0;margin-left:-5px;margin-right:-5px}
#oms-cart-footer button{width:100%}
#oms-cart-footer>div:nth-child(1){margin-bottom:10px}
#oms-cart-footer .left{float:none;width:100%;padding-left:15px}
#oms-cart-footer .right{padding-right:15px}
}
.xilinx-bs3 .partner-tier{padding:0 0 0 5px}
.xilinx-bs3 .partner-tier.premier{color:#fbce22}
.xilinx-bs3 .partner-tier.certified{color:#a1a3a2}
.xilinx-bs3 .partner-tier.member{color:#98291d}
.xilinx-bs3 .partner-tier.associate{display:none}
.xilinx-bs3 .device-support ul{display:inline-block}
.xilinx-bs3 .device-support ul li{display:inline-block}
.xilinx-bs3 .device-support ul li:after{content:", "}
.xilinx-bs3 .device-support ul li:last-of-type:after{content:""}
.xilinx-bs3 .image-preview .main-image-container{padding:20px;text-align:center}
.xilinx-bs3 .image-preview .zoom{text-align:center;margin:10px 0 15px;color:#4c4c4c;font-size:12px}
.xilinx-bs3 .image-preview .zoom span{font-size:12px;margin-right:5px}
.xilinx-bs3 .image-preview .image-selector{text-align:center;margin-bottom:15px}
.xilinx-bs3 .image-preview .image-selector ul{list-style-type:none;padding:0;margin:0 35px;max-width:225px}
@media(max-width:991px){.xilinx-bs3 .image-preview .image-selector ul{width:225px;margin:0 auto}
}
@media(min-width:1200px){.xilinx-bs3 .image-preview .image-selector ul{width:290px;max-width:290px}
}
.xilinx-bs3 .image-preview .image-selector ul .slick-arrow{background-color:#f2f2f2;border:solid 1px #d2d2d2;height:49px;width:33px}
@media(min-width:480px){.xilinx-bs3 .image-preview .image-selector ul .slick-arrow{display:block !important}
}
.xilinx-bs3 .image-preview .image-selector ul .slick-arrow:before{color:rgba(0,0,0,0.35);font-size:14px;margin:0 11px}
.xilinx-bs3 .image-preview .image-selector ul .slick-prev{left:-35px}
.xilinx-bs3 .image-preview .image-selector ul .slick-next{right:-35px}
.xilinx-bs3 .image-preview .image-selector ul li{text-align:center;margin:0 5px;border:1px solid #d2d2d2}
.xilinx-bs3 .image-preview .image-selector ul li button{padding:0;height:40px;background-color:#fff}
.xilinx-bs3 .image-preview .image-selector ul li button img{max-height:40px}
.xilinx-bs3 .image-preview .image-selector ul li.active{border:2px solid #d2d2d2}
.xilinx-bs3 .image-preview .image-selector ul:not(.slick-slider){margin:0;max-width:none;width:auto}
.xilinx-bs3 .image-preview .image-selector ul:not(.slick-slider) li{display:inline-block;width:20%;margin:0}
.xilinx-bs3 .image-preview .image-picker-modal .modal-body [data-function="main-image"]{border:1px solid #d2d2d2;background-color:#fff}
.xilinx-bs3 .image-preview .image-picker-modal .modal-body .image-selector ul{max-width:100%;width:100%;padding:30px;background-color:#fff;border:1px solid #d2d2d2;margin-bottom:20px}
.xilinx-bs3 .image-preview .image-picker-modal .modal-body .image-selector ul li{display:inline-block;margin-bottom:0;width:65px;margin-right:5px}
@media(min-width:992px){.xilinx-bs3 .image-preview .image-picker-modal .modal-body .image-selector ul{margin-bottom:0}
.xilinx-bs3 .image-preview .image-picker-modal .modal-body .image-selector ul li{display:block;width:100%;margin:0;margin-bottom:20px}
.xilinx-bs3 .image-preview .image-picker-modal .modal-body .image-selector ul li:last-of-type{margin-bottom:0}
}
.xilinx-bs3 .xilinxPress .flag{border-top-color:#4f94a9;border-left-color:#4f94a9;border-right-color:#4f94a9}
.xilinx-bs3 .xilinxPress .flag:before{border-right-color:#386977;border-bottom-color:#386977}
.xilinx-bs3 .xilinxMediaKits .flag{border-top-color:#8c5878;border-left-color:#8c5878;border-right-color:#8c5878}
.xilinx-bs3 .xilinxMediaKits .flag:before{border-right-color:#634155;border-bottom-color:#634155}
.xilinx-bs3 .xilinxPress,.xilinx-bs3 .xilinxMediaKits{margin-bottom:15px}
.xilinx-bs3 .xilinxPress .press-content,.xilinx-bs3 .xilinxMediaKits .press-content{overflow-y:auto}
.xilinx-bs3 .xilinxPress ul,.xilinx-bs3 .xilinxMediaKits ul{padding-left:0;list-style:none}
.xilinx-bs3 .xilinxPress ul li,.xilinx-bs3 .xilinxMediaKits ul li{line-height:20px}
.xilinx-bs3 .xilinxPress ul li.info,.xilinx-bs3 .xilinxMediaKits ul li.info{font-size:12px;display:inline-block}
.xilinx-bs3 .xilinxPress ul li span.fa,.xilinx-bs3 .xilinxMediaKits ul li span.fa{margin-right:7px}
.xilinx-bs3 .xilinxPress ul li ul,.xilinx-bs3 .xilinxMediaKits ul li ul{margin-bottom:10px}
.xilinx-bs3 .xilinxPress a.viewMore,.xilinx-bs3 .xilinxMediaKits a.viewMore{font-family:'Roboto',sans-serif;font-weight:400}
.xilinx-bs3 .xilinxVideoTagCarousel{margin-bottom:40px}
@media(min-width:768px){.xilinx-bs3 .xilinxVideoTagCarousel{margin-bottom:80px}
}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-dots{bottom:-60px}
.xilinx-bs3 .xilinxVideoTagCarousel .view-more-videos{margin-top:15px}
.xilinx-bs3 .xilinxVideoTagCarousel .view-more-videos a{width:288px;margin:0 auto;display:block;padding:8px 25px}
.xilinx-bs3 .xilinxVideoTagCarousel .view-more-videos span{margin-left:10px}
@media(min-width:768px){.xilinx-bs3 .xilinxVideoTagCarousel .view-more-videos{float:right;margin-bottom:0;position:relative}
.xilinx-bs3 .xilinxVideoTagCarousel .view-more-videos a{width:auto}
}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-arrow.slick-prev{left:-28px}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-arrow.slick-next{right:-30px}
@media(max-width:767px){.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider{width:288px;margin:40px auto 0}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-arrow{top:-25px;width:auto;font-family:'Roboto',sans-serif;font-weight:400;font-size:12px;display:block !important;width:43px;height:22px;-moz-border-radius:5px;-webkit-border-radius:5px;border-radius:5px;background-color:#4c4c4c}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-arrow.slick-prev{left:96px}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-arrow.slick-next{left:149px}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-arrow:before{display:none}
}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide{background-color:#d2d2d2;padding:15px 0 0 0;height:815px}
@media(min-width:768px){.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide{height:824px}
}
@media(min-width:992px){.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide{height:284px}
}
@media(min-width:1200px){.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide{height:340px}
}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .video-item{text-decoration:none;display:block;position:relative;z-index:1;margin-bottom:15px}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .video-item p{margin:0;font-size:14px;display:inline}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .video-item p.title{white-space:nowrap;overflow:hidden;text-overflow:ellipsis;display:block}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .video-item p.views{margin-left:15px}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .video-item p.views span{margin-right:5px}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .video-item figure{height:100%;width:100%;position:relative}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .video-item figure img{height:100%;width:100%}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .video-item figure figcaption{position:absolute;width:100%;bottom:0;color:#fff;padding:10px;z-index:10}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .video-item:after{content:"";position:absolute;height:100%;width:100%;left:0;top:0;opacity:.5;filter:alpha(opacity=0.5);-webkit-transition:opacity .4s ease;transition:opacity .4s ease;background:black}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .video-item:hover:after{color:#fff;opacity:.8;filter:alpha(opacity=0.8)}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item{height:145px;position:relative}
@media(min-width:768px){.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item{height:386px}
}
@media(min-width:992px){.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item{height:254px}
}
@media(min-width:1200px){.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item{height:310px}
}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item p{opacity:1;filter:alpha(opacity=1);-webkit-transition:opacity .4s ease;transition:opacity .4s ease}
@media(min-width:768px){.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item p.title{font-size:18px;margin-bottom:8px}
}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item .overlay{position:absolute;top:0;left:0;width:100%;height:100%;opacity:0;filter:alpha(opacity=0);background:#262626;padding:15px;-webkit-transition:opacity .4s ease;transition:opacity .4s ease;overflow:hidden}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item .overlay p{opacity:1;filter:alpha(opacity=1);color:#fff}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item .overlay p.title{margin-bottom:15px}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item .overlay p.description{display:block;max-height:292px}
@media(min-width:992px){.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item .overlay p.description{max-height:160px}
}
@media(min-width:1200px){.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item .overlay p.description{max-height:216px}
}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item .overlay hr{border-top:1px solid rgba(255,255,255,0.4);margin:5px 0}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item .overlay .view-more-wrapper{position:absolute;bottom:0;left:0;width:100%;min-height:100px;background-image:-webkit-linear-gradient(top,rgba(0,0,0,0) 0,#000 50%);background-image:-o-linear-gradient(top,rgba(0,0,0,0) 0,#000 50%);background-image:linear-gradient(to bottom,rgba(0,0,0,0) 0,#000 50%);background-repeat:repeat-x;filter:progid:DXImageTransform.Microsoft.gradient(startColorstr='#00000000',endColorstr='#ff000000',GradientType=0)}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item .overlay .view-more-wrapper button{bottom:0;position:absolute;margin:15px;background:transparent;border:2px solid #d2d2d2;-moz-border-radius:5px;-webkit-border-radius:5px;border-radius:5px;padding:5px 15px}
@media(max-width:767px){.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item:after{content:"\f144";font-family:'FontAwesome';font-style:normal;font-weight:400;line-height:1;display:inline-block;font-size:45px;text-rendering:auto;text-align:center;color:rgba(255,255,255,0);padding-top:25px}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item:hover:after{color:#fff;opacity:.8;filter:alpha(opacity=0.8)}
}
@media(max-width:767px) and (min-width:768px){.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item:after{padding-top:65px}
}
@media(max-width:767px) and (min-width:992px){.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item:after{padding-top:15px}
}
@media(max-width:767px) and (min-width:1200px){.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item:after{padding-top:30px}
}
@media(min-width:768px){.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item:hover figure figcaption p{opacity:0;filter:alpha(opacity=0)}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item:hover .overlay{opacity:.8;filter:alpha(opacity=0.8)}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item:hover:after{opacity:0;filter:alpha(opacity=0)}
}
@media(min-width:768px) and (max-width:991px){.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .video-groups:nth-child(2n){padding-left:15px;padding-right:7.5px}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .video-groups:nth-child(2n+1){padding-left:7.5px;padding-right:15px}
}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .video-groups:last-of-type{padding-right:15px}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .video-groups .video-item{height:145px}
@media(min-width:768px){.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .video-groups .video-item{height:189px}
}
@media(min-width:992px){.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .video-groups .video-item{height:119.5px}
}
@media(min-width:1200px){.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .video-groups .video-item{height:147.5px}
}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .video-groups .video-item:after{content:"\f144";font-family:'FontAwesome';font-style:normal;font-weight:400;line-height:1;display:inline-block;font-size:45px;text-rendering:auto;text-align:center;color:rgba(255,255,255,0);padding-top:45px}
@media(min-width:768px){.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .video-groups .video-item:after{font-size:55px;padding-top:65px}
}
@media(min-width:992px){.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .video-groups .video-item:after{font-size:35px;padding-top:35px}
}
@media(min-width:1200px){.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .video-groups .video-item:after{font-size:45px;padding-top:50px}
}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .video-groups .video-item:hover:after{color:#fff;opacity:.8;filter:alpha(opacity=0.8)}
.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper{top:0;margin-bottom:0;position:relative}
@media(min-width:768px){.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper{top:-57px;margin-bottom:-57px}
}
.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .button-container-outter{position:relative;height:0;min-height:0}
.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .button-container-outter .button-container-inner{position:absolute;bottom:-230px;width:100%}
.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .button-container-outter .button-container-inner .slick-arrow{display:none !important;background-color:transparent;padding:0;z-index:998}
.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .button-container-outter .button-container-inner .slick-arrow:before{opacity:1;color:#4c4c4c;font:normal normal normal 18px/1 FontAwesome;font-weight:normal;font-size:24px}
.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .button-container-outter .button-container-inner .slick-arrow.slick-prev:before{content:"\f053"}
.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .button-container-outter .button-container-inner .slick-arrow.slick-next:before{content:"\f054"}
.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .button-container-outter .button-container-inner .slick-arrow.slick-disabled{display:none !important}
@media(min-width:992px){.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .button-container-outter .button-container-inner .slick-arrow{display:block !important}
}
.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .button-container-outter .button-container-inner .slick-arrow:before{color:#fff;opacity:.7;filter:alpha(opacity=0.7)}
.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .button-container-outter .button-container-inner .slick-arrow.slick-next{right:0}
.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .slick-slider{z-index:99;margin-bottom:0}
.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .slick-slider .slick-slide{background-size:cover;padding:40px 0 40px}
@media(min-width:768px){.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .slick-slider .slick-slide{padding:40px 0 128px}
}
@media(min-width:1200px){.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .slick-slider .slick-slide{padding:40px 0 88px}
}
.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .slick-slider .slick-list{width:100%;z-index:9}
@media(min-width:768px){.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .slick-slider .slick-slide{padding-top:90px}
}
.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .slick-slider .center{height:auto;padding-top:20px}
.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .slick-slider .center .row{height:100%}
.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .slick-slider .center h4{color:#fff;text-align:center}
.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .slick-slider .center p{color:#fff;text-align:center}
.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .slick-slider .center .learn-more{width:120px;margin:0 auto;background-color:transparent;border:1px solid #d2d2d2;-moz-border-radius:5px;-webkit-border-radius:5px;border-radius:5px;-webkit-transition:background-color .4s ease;transition:background-color .4s ease}
@media(min-width:992px){.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .slick-slider .center .learn-more{margin:0}
}
.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .slick-slider .center .learn-more:hover{background-color:rgba(255,255,255,0.2)}
@media(min-width:992px){.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .slick-slider .center{height:210px;padding-top:0}
.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .slick-slider .center h4{text-align:left}
.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .slick-slider .center p{text-align:left}
}
@media(min-width:1200px){.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .slick-slider .center{height:257px}
}
.xilinx-bs3 .xilinxVideoGoBar{margin-bottom:30px}
.xilinx-bs3 .xilinxVideoGoBar .wrapper{position:relative;top:0;margin-bottom:0;z-index:99}
@media(min-width:768px){.xilinx-bs3 .xilinxVideoGoBar .wrapper{top:-86px;margin-bottom:-86px}
}
@media(min-width:1200px){.xilinx-bs3 .xilinxVideoGoBar .wrapper{top:-48px;margin-bottom:-48px}
}
.xilinx-bs3 .xilinxVideoGoBar .wrapper .gobar-wrapper{padding:10px 0;background-color:rgba(0,0,0,0.5)}
@media(max-width:767px){.xilinx-bs3 .xilinxVideoGoBar .wrapper .gobar-wrapper{background-color:rgba(0,0,0,0.75)}
}
.xilinx-bs3 .xilinxVideoGoBar .wrapper.author-mode{top:0;margin-bottom:0}
.xilinx-bs3 .xilinxVideoGoBar .wrapper .title-wrapper{text-align:center}
@media(min-width:1200px){.xilinx-bs3 .xilinxVideoGoBar .wrapper .title-wrapper{text-align:left}
}
.xilinx-bs3 .xilinxVideoGoBar .wrapper .title-wrapper .video-go-title{color:#fff;font-family:'Roboto',sans-serif;font-weight:400;font-size:20px;text-transform:uppercase;padding-right:15px}
.xilinx-bs3 .xilinxVideoGoBar .wrapper .title-wrapper .video-go-title span{color:#d11414}
.xilinx-bs3 .xilinxVideoGoBar .wrapper .search-wrapper{text-align:center}
.xilinx-bs3 .xilinxVideoGoBar .wrapper .search-wrapper form{padding:10px 0 0;margin-bottom:0;background-color:transparent}
@media(min-width:1200px){.xilinx-bs3 .xilinxVideoGoBar .wrapper .search-wrapper form{padding-top:0;float:right}
}
.xilinx-bs3 .xilinxVideoGoBar .wrapper .search-wrapper form input{-moz-border-radius:6px;-webkit-border-radius:6px;border-radius:6px;border:0;height:28px;margin:0 10px 0 0;width:300px;padding:0 10px}
@media(max-width:480px){.xilinx-bs3 .xilinxVideoGoBar .wrapper .search-wrapper form input{width:200px}
}
.xilinx-bs3 .xilinxVideoGoBar .wrapper .search-wrapper form button{padding:2px;margin-top:-3px;background:0}
.xilinx-bs3 .xilinxVideoGoBar .wrapper .search-wrapper form button span{font-size:18px;margin-top:4px}
.xilinx-bs3 .xilinxVendorBox{border:1px solid #d2d2d2;padding:15px;margin-bottom:15px;text-align:center}
.xilinx-bs3 .xilinxVendorBox h3{margin-bottom:0}
.xilinx-bs3 .xilinxVendorBox img{margin:0 auto 10px}
.xilinx-bs3 .xilinxVendorBox .profile-link{display:block}
.xilinx-bs3 .xilinxToolsDeviceSupport ul>li>ul{list-style-type:none;padding:0}
.xilinx-bs3 .xilinxToolsDeviceSupport ul>li>ul>li{display:inline-block}
.xilinx-bs3 .xilinxToolsDeviceSupport ul>li>ul>li:after{content:','}
.xilinx-bs3 .xilinxToolsDeviceSupport ul>li>ul>li:last-of-type:after{content:''}
.xilinx-bs3 .xilinxTitle .align-left{text-align:left}
.xilinx-bs3 .xilinxTitle .align-center{text-align:center}
.xilinx-bs3 .xilinxTitle .align-right{text-align:right}
.xilinx-bs3 .xilinxTextModal{margin-bottom:15px}
.xilinxTextImage .image{float:none !important}
.xilinx-bs3 .xilinxText ul{margin-bottom:10px}
.xilinx-bs3 .xilinxText ul ul{margin-bottom:0}
.xilinx-bs3 .xilinxTeasers{margin-bottom:15px}
.xilinx-bs3 .xilinxTeasers figure{padding:15px;border:1px solid #d2d2d2}
.xilinx-bs3 .xilinxTeasers figure img{width:100%;height:auto}
.xilinx-bs3 .xilinxTeasers figure figcaption{margin-top:20px}
.xilinx-bs3 .xilinxTabs2{margin-bottom:30px}
.xilinx-bs3 .xilinxTabs2 ul.nav.nav-tabs.nav-stacked img{width:100%}
.xilinx-bs3 .xilinxTabs2 ul.nav.nav-tabs li{display:block;width:100%}
.xilinx-bs3 .xilinxTabs2 ul.nav.nav-tabs li:last-of-type a{border-bottom:1px solid #d2d2d2}
.xilinx-bs3 .xilinxTabs2 ul.nav.nav-tabs li a{color:#262626;margin-right:0;border:0;-moz-border-radius:0;-webkit-border-radius:0;border-radius:0;padding-left:17px;border-left:1px solid #d2d2d2;border-right:1px solid #d2d2d2;border-top:1px solid #d2d2d2}
.xilinx-bs3 .xilinxTabs2 ul.nav.nav-tabs li.active a{padding-left:15px;border-left:3px solid #d11414}
@media(min-width:992px){.xilinx-bs3 .xilinxTabs2 ul.nav.nav-tabs:not(.nav-stacked){display:-webkit-box;display:-webkit-flex;display:-ms-flexbox;display:flex;margin-bottom:30px;border-bottom:3px solid #d2d2d2}
.xilinx-bs3 .xilinxTabs2 ul.nav.nav-tabs:not(.nav-stacked) li{display:-webkit-box;display:-webkit-flex;display:-ms-flexbox;display:flex;width:16.66666667%;margin-bottom:-3px}
.xilinx-bs3 .xilinxTabs2 ul.nav.nav-tabs:not(.nav-stacked) li a{display:-webkit-box;display:-webkit-flex;display:-ms-flexbox;display:flex;width:100%;border-left:0;border-right:0;border-top:0;padding-left:15px;border-bottom:3px solid transparent}
.xilinx-bs3 .xilinxTabs2 ul.nav.nav-tabs:not(.nav-stacked) li a span{width:100%;display:-webkit-box;display:-webkit-flex;display:-ms-flexbox;display:flex;justify-content:center;align-items:flex-end;text-align:center}
.xilinx-bs3 .xilinxTabs2 ul.nav.nav-tabs:not(.nav-stacked) li a:hover{background-color:transparent;color:#d11414}
.xilinx-bs3 .xilinxTabs2 ul.nav.nav-tabs:not(.nav-stacked) li.active a{border-bottom:3px solid #d11414}
}
.xilinx-bs3 .xilinxTabs2 .tab-content{position:relative}
@media(max-width:991px){.xilinx-bs3 .xilinxTabs2 .tab-content{margin-top:15px}
}
.xilinx-bs3 .xilinxTabs2 .tab-content .tab-pane{display:block !important;position:absolute;left:-9999px;height:0;overflow:hidden}
.xilinx-bs3 .xilinxTabs2 .tab-content .tab-pane.active{position:relative;left:0;height:auto;overflow:inherit}
.xilinx-bs3 .xilinxTable table thead tr th .mobile-header,.xilinx-bs3 .xilinxTable table tbody tr th .mobile-header,.xilinx-bs3 .xilinxTable table tfoot tr th .mobile-header,.xilinx-bs3 .xilinxTable table thead tr td .mobile-header,.xilinx-bs3 .xilinxTable table tbody tr td .mobile-header,.xilinx-bs3 .xilinxTable table tfoot tr td .mobile-header{display:none}
.xilinx-bs3 .xilinxTable .gray-table table{border-color:white}
.xilinx-bs3 .xilinxTable .gray-table table thead,.xilinx-bs3 .xilinxTable .gray-table table tbody,.xilinx-bs3 .xilinxTable .gray-table table tfoot{border-color:white}
.xilinx-bs3 .xilinxTable .gray-table table thead tr,.xilinx-bs3 .xilinxTable .gray-table table tbody tr,.xilinx-bs3 .xilinxTable .gray-table table tfoot tr{border-color:white}
.xilinx-bs3 .xilinxTable .gray-table table thead tr td,.xilinx-bs3 .xilinxTable .gray-table table tbody tr td,.xilinx-bs3 .xilinxTable .gray-table table tfoot tr td{border-color:white;background-color:#f2f2f2;color:#262626}
.xilinx-bs3 .xilinxTable .gray-table table thead tr th,.xilinx-bs3 .xilinxTable .gray-table table tbody tr th,.xilinx-bs3 .xilinxTable .gray-table table tfoot tr th{border-right-width:10px;border-color:white}
@media(min-width:992px){.xilinx-bs3 .xilinxTable .table-fat-bordered table{border:6px solid #d2d2d2}
.xilinx-bs3 .xilinxTable .table-fat-bordered table thead tr th:first-child,.xilinx-bs3 .xilinxTable .table-fat-bordered table tbody tr th:first-child,.xilinx-bs3 .xilinxTable .table-fat-bordered table tfoot tr th:first-child,.xilinx-bs3 .xilinxTable .table-fat-bordered table thead tr td:first-child,.xilinx-bs3 .xilinxTable .table-fat-bordered table tbody tr td:first-child,.xilinx-bs3 .xilinxTable .table-fat-bordered table tfoot tr td:first-child{border-right:8px solid #d2d2d2}
}
@media(max-width:991px){.xilinx-bs3 .xilinxTable .table-fat-bordered table{border:1px solid #d2d2d2}
}
@media(max-width:767px){.xilinx-bs3 .xilinxTable table.tableHeadersForEachItem tbody tr:nth-child(2n) td{background-color:#f2f2f2}
.xilinx-bs3 .xilinxTable table.tableHeadersForEachItem thead tr:first-of-type,.xilinx-bs3 .xilinxTable table.tableHeadersForEachItem tbody tr:first-of-type,.xilinx-bs3 .xilinxTable table.tableHeadersForEachItem tfoot tr:first-of-type{display:none}
.xilinx-bs3 .xilinxTable table.tableHeadersForEachItem thead tr td,.xilinx-bs3 .xilinxTable table.tableHeadersForEachItem tbody tr td,.xilinx-bs3 .xilinxTable table.tableHeadersForEachItem tfoot tr td,.xilinx-bs3 .xilinxTable table.tableHeadersForEachItem thead tr th,.xilinx-bs3 .xilinxTable table.tableHeadersForEachItem tbody tr th,.xilinx-bs3 .xilinxTable table.tableHeadersForEachItem tfoot tr th{display:block;border-bottom:0;border-top:0}
.xilinx-bs3 .xilinxTable table.tableHeadersForEachItem thead tr td .mobile-header,.xilinx-bs3 .xilinxTable table.tableHeadersForEachItem tbody tr td .mobile-header,.xilinx-bs3 .xilinxTable table.tableHeadersForEachItem tfoot tr td .mobile-header,.xilinx-bs3 .xilinxTable table.tableHeadersForEachItem thead tr th .mobile-header,.xilinx-bs3 .xilinxTable table.tableHeadersForEachItem tbody tr th .mobile-header,.xilinx-bs3 .xilinxTable table.tableHeadersForEachItem tfoot tr th .mobile-header{display:block;font-weight:bold}
}
.xilinx-bs3 .xilinxSubHeader h3{font-family:'Open Sans',sans-serif;font-weight:400;text-align:center;font-size:14px;line-height:1.45}
@media(max-width:767px){.xilinx-bs3 .xilinxSubHeader h3 br{display:none}
}
@media(min-width:768px){.xilinx-bs3 .xilinxSubHeader h3{font-size:16px}
}
@media(min-width:1200px){.xilinx-bs3 .xilinxSubHeader h3{font-size:20px}
}
.xilinx-bs3 .xilinxSingleVideo{padding-bottom:30px;width:100%}
@media(max-width:991px){.xilinx-bs3 .xilinxSingleVideo{max-width:400px;margin:0 auto 15px}
}
@media(max-width:767px){.xilinx-bs3 .xilinxSingleVideo{max-width:320px}
}
.xilinx-bs3 .xilinxSearchResultsTable .rt-wizard span.rt-wizard-label,.xilinx-bs3 .xilinxBKDocWizard .rt-wizard span.rt-wizard-label{display:block;font-family:'Open Sans',sans-serif;font-weight:600;font-size:18px;width:100%;margin-bottom:5px}
.xilinx-bs3 .xilinxSearchResultsTable .rt-wizard button,.xilinx-bs3 .xilinxBKDocWizard .rt-wizard button{width:100%}
.xilinx-bs3 .xilinxSearchResultsTable .rt-wizard button[type="submit"],.xilinx-bs3 .xilinxBKDocWizard .rt-wizard button[type="submit"]{background-color:#d11414;color:#fff}
.xilinx-bs3 .xilinxSearchResultsTable .rt-wizard button[type="submit"]:hover,.xilinx-bs3 .xilinxBKDocWizard .rt-wizard button[type="submit"]:hover{background-color:rgba(209,20,20,0.75)}
.xilinx-bs3 .xilinxSearchResultsTable .rt-wizard .fa,.xilinx-bs3 .xilinxBKDocWizard .rt-wizard .fa{font-size:18px}
.xilinx-bs3 .xilinxSearchResultsTable ul.pagination,.xilinx-bs3 .xilinxBKDocWizard ul.pagination{display:inline-block}
.xilinx-bs3 .xilinxSearchResultsTable .pagination-centered,.xilinx-bs3 .xilinxBKDocWizard .pagination-centered{text-align:center}
.xilinx-bs3 .xilinxSearchResultsTable .results #main,.xilinx-bs3 .xilinxBKDocWizard .results #main{position:static !important}
.xilinx-bs3 .xilinxSearchResultsTable .results .spellingWrapper,.xilinx-bs3 .xilinxBKDocWizard .results .spellingWrapper{font-family:'Open Sans',sans-serif;font-weight:600;padding-left:35px;padding-bottom:15px;display:block}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav{margin-bottom:15px}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav #dyn_nav_col .dn-hdr,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav #dyn_nav_col .dn-hdr{margin-bottom:24px}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav #dyn_nav_col>div,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav #dyn_nav_col>div{clear:both}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div{border:1px solid #d2d2d2;padding:15px;padding:10px 15px 15px 15px;width:100%}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div ul,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div ul{padding-left:0;list-style:none;display:block;width:100%;margin-top:20px;margin-bottom:0}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div ul li,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div ul li{width:100%;display:block;margin-left:15px}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div ul li label,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div ul li label{padding-left:10px;margin-bottom:5px}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div ul li label span,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div ul li label span{margin-left:5px}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div ul li input,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div ul li input{margin-left:-15px}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div ul li.selectable,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div ul li.selectable,.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div ul li.preselected,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div ul li.preselected{margin-left:0;position:relative}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div ul li.selectable .dn-img.dn-r-img,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div ul li.selectable .dn-img.dn-r-img,.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div ul li.preselected .dn-img.dn-r-img,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div ul li.preselected .dn-img.dn-r-img{position:absolute;right:0;top:3px;width:15px;height:15px;color:#167fa2;font-family:'FontAwesome';font-style:normal;font-weight:400;line-height:1;display:inline-block;-webkit-font-smoothing:antialiased;-moz-osx-font-smoothing:grayscale;text-decoration:none}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div ul li.selectable .dn-img.dn-r-img:hover,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div ul li.selectable .dn-img.dn-r-img:hover,.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div ul li.preselected .dn-img.dn-r-img:hover,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div ul li.preselected .dn-img.dn-r-img:hover{color:#d11414}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div ul li.selectable .dn-img.dn-r-img:before,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div ul li.selectable .dn-img.dn-r-img:before,.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div ul li.preselected .dn-img.dn-r-img:before,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div ul li.preselected .dn-img.dn-r-img:before{content:"\f057";top:1px;position:relative}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div ul li.dn-attr-hdr,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div ul li.dn-attr-hdr{background:#f2f2f2;margin-bottom:5px;margin-top:-15px;padding:5px 15px;margin-left:-15px;box-sizing:content-box}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div ul li.dn-attr-hdr .dn-zippy-hdr-img,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div ul li.dn-attr-hdr .dn-zippy-hdr-img{cursor:pointer;float:right;margin-top:3px;font-size:12px;position:relative;top:1px;font-family:'FontAwesome';font-style:normal;font-weight:400;line-height:1;display:inline-block;-webkit-font-smoothing:antialiased;-moz-osx-font-smoothing:grayscale}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div ul li.dn-attr-hdr .dn-zippy-hdr-img:before,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div ul li.dn-attr-hdr .dn-zippy-hdr-img:before{content:"\f002"}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div ul li.dn-attr-hdr .dn-zippy-input-wrapper .dn-zippy-input,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div ul li.dn-attr-hdr .dn-zippy-input-wrapper .dn-zippy-input{margin-left:0;width:100%;margin-top:5px;padding:3px 5px}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div ul li .dn-attr-txt,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div ul li .dn-attr-txt,.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div ul li .dn-attr-txt-active,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div ul li .dn-attr-txt-active{display:inline-block;width:100%;margin-bottom:5px;font-weight:bold}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div ul li .dn-attr-txt span,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div ul li .dn-attr-txt span,.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div ul li .dn-attr-txt-active span,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div ul li .dn-attr-txt-active span{margin-left:5px}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div ul li .dn-attr-txt-active,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div ul li .dn-attr-txt-active{padding-right:20px}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div .dn-link.more:before,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div .dn-link.more:before,.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div .dn-link.less:before,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div .dn-link.less:before{position:relative;font-family:'FontAwesome';font-style:normal;font-weight:400;line-height:1;display:inline-block;-webkit-font-smoothing:antialiased;-moz-osx-font-smoothing:grayscale;margin-right:5px}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div .dn-link.more:before,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div .dn-link.more:before{content:"\f078"}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div .dn-link.less:before,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div .dn-link.less:before{content:"\f077"}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div #reset,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div #reset{cursor:pointer;padding-bottom:15px;display:block}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div #reset.disabled,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div #reset.disabled{cursor:default;opacity:.6;filter:alpha(opacity=0.6)}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div #reset.disabled:hover,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div #reset.disabled:hover{color:#167fa2}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div #reset.disabled:focus,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div #reset.disabled:focus{color:#167fa2}
.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTableWrap table,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTableWrap table,.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTable table,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTable table{width:99%}
.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTableWrap table thead th.header,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTableWrap table thead th.header,.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTable table thead th.header,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTable table thead th.header{white-space:nowrap}
.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTableWrap table thead th.sortBy,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTableWrap table thead th.sortBy,.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTable table thead th.sortBy,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTable table thead th.sortBy{visibility:collapse;width:0;min-width:0;display:block;padding:0;border:0}
.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTableWrap table tbody td.sortByCell,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTableWrap table tbody td.sortByCell,.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTable table tbody td.sortByCell,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTable table tbody td.sortByCell{visibility:collapse;width:0;display:block;padding:0;border:0}
.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTableWrap table tbody td .icons,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTableWrap table tbody td .icons,.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTable table tbody td .icons,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTable table tbody td .icons{font-size:14px;color:#262626;margin-top:15px}
.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTableWrap table tbody td .icons span,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTableWrap table tbody td .icons span,.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTable table tbody td .icons span,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTable table tbody td .icons span{font-size:inherit;color:#262626;margin:0 10px 0 15px}
.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTableWrap table tbody td .icons span:first-of-type,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTableWrap table tbody td .icons span:first-of-type,.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTable table tbody td .icons span:first-of-type,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTable table tbody td .icons span:first-of-type{margin-left:0}
.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTableWrap table tbody td .g .fa-eye,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTableWrap table tbody td .g .fa-eye,.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTable table tbody td .g .fa-eye,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTable table tbody td .g .fa-eye{margin-left:7px;margin-right:7px}
.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTableWrap table tbody td .g a,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTableWrap table tbody td .g a,.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTable table tbody td .g a,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTable table tbody td .g a{display:inline}
.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTableWrap table tbody td .g .currentVersion,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTableWrap table tbody td .g .currentVersion,.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTable table tbody td .g .currentVersion,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTable table tbody td .g .currentVersion{color:#d11414}
.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTableWrap table tbody td .g .toggle-preview,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTableWrap table tbody td .g .toggle-preview,.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTable table tbody td .g .toggle-preview,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTable table tbody td .g .toggle-preview{background-image:none !important;font:normal normal normal 11px/1 FontAwesome;color:#262626 !important}
.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTableWrap table tbody td .g .toggle-preview::before,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTableWrap table tbody td .g .toggle-preview::before,.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTable table tbody td .g .toggle-preview::before,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTable table tbody td .g .toggle-preview::before{content:"\f002"}
.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTableWrap table tbody td .g .updatedVersion,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTableWrap table tbody td .g .updatedVersion,.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTable table tbody td .g .updatedVersion,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTable table tbody td .g .updatedVersion{color:#d11414;font-weight:600;text-transform:uppercase;font-size:12px}
.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTableWrap table tbody td .g img,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTableWrap table tbody td .g img,.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTable table tbody td .g img,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTable table tbody td .g img{padding-right:15px}
.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTableWrap table tbody td a,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTableWrap table tbody td a,.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTable table tbody td a,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTable table tbody td a{margin-bottom:5px;display:block}
.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTableWrap table tbody td a.btn,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTableWrap table tbody td a.btn,.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTable table tbody td a.btn,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTable table tbody td a.btn{display:inline-block;margin-top:15px}
.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTableWrap table tbody td .designFile,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTableWrap table tbody td .designFile,.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTable table tbody td .designFile,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTable table tbody td .designFile{margin-top:15px}
.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTableWrap table tbody td .designFile ul,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTableWrap table tbody td .designFile ul,.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTable table tbody td .designFile ul,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTable table tbody td .designFile ul{list-style:disc}
.xilinx-bs3 .xilinxSearch{margin-bottom:25px}
.xilinx-bs3 .xilinxSearch button{width:100%}
.xilinx-bs3 .xilinxSearch button[type="submit"]{background-color:#d11414;border:0;color:#fff}
.xilinx-bs3 .xilinxSearch button[type="submit"]:hover{background-color:rgba(209,20,20,0.75)}
.xilinx-bs3 .xilinxSearch form{padding:0;background-color:transparent;margin:0}
.xilinx-bs3 .xilinxSearch form .dropdown .dropdown-toggle{height:40px}
.xilinx-bs3 .xilinxSearch form .dropdown .dropdown-toggle:after{padding:15px 0}
.xilinx-bs3 .xilinxSearch .input-container input{width:100%;height:40px;padding-left:10px;padding-right:60px}
.xilinx-bs3 .xilinxSearch .input-container button{position:absolute;width:50px;height:40px;top:0;right:15px}
.xilinx-bs3 .xilinxReference .reference-authorMode{border:dotted blue 2px;padding:5px;margin-bottom:10px;position:relative}
.xilinx-bs3 .xilinxReference .reference-authorMode:after{content:"Reference Component";top:-10px;left:5px;position:absolute;background:white;padding:0 5px}
.xilinx-bs3 .xilinxRawHtml{margin-bottom:15px}
.xilinx-bs3 .xilinxQuote blockquote{border-left:0;padding:15px 0 0 0}
.xilinx-bs3 .xilinxQuote blockquote p{position:relative;float:left;padding:0 40px}
.xilinx-bs3 .xilinxQuote blockquote footer{background:transparent;clear:both}
.xilinx-bs3 .xilinxQuote blockquote footer:before{content:""}
.xilinx-bs3 .xilinxQuote blockquote footer cite{font-style:italic;color:#262626}
.xilinx-bs3 .xilinxPromo{background-color:#fff;padding:15px;margin:30px 0}
.xilinx-bs3 .xilinxPromo:hover{-webkit-box-shadow:0 0 15px 0 rgba(0,0,0,0.25);box-shadow:0 0 15px 0 rgba(0,0,0,0.25)}
.xilinx-bs3 .xilinxPromo a img{width:100%;height:auto}
.xilinx-bs3 .xilinxPromo a span{display:block;font-family:'Open Sans',sans-serif;font-weight:400;font-size:16px;line-height:24px;text-align:center;margin-top:0;color:#262626}
.xilinx-bs3 .xilinxPromo a span:hover{color:#262626}
.xilinx-bs3 .xilinxPromo a span:last-of-type{color:#167fa2}
.xilinx-bs3 .xilinxPromo a span:first-of-type{padding-top:10px}
.xilinx-bs3 .xilinxProductTable{position:relative}
.xilinx-bs3 .xilinxProductTable .arrow-wrapper{position:absolute}
.xilinx-bs3 .xilinxProductTable .arrow-wrapper.left{left:160px}
@media(min-width:992px){.xilinx-bs3 .xilinxProductTable .arrow-wrapper.left{left:130px}
}
@media(min-width:1200px){.xilinx-bs3 .xilinxProductTable .arrow-wrapper.left{left:210px}
}
.xilinx-bs3 .xilinxProductTable .arrow-wrapper.right{right:-5px}
.xilinx-bs3 .xilinxProductTable .arrow-wrapper span.fa{position:absolute;color:#262626}
.xilinx-bs3 .xilinxProductTable .product-table-wrapper{overflow-x:hidden;overflow-y:visible;width:100%}
.xilinx-bs3 .xilinxProductTable .product-table-wrapper a.btn{float:right}
.xilinx-bs3 .xilinxProductTable .product-table-wrapper ul li{padding:0 0 3px 3px}
.xilinx-bs3 .xilinxProductTable .product-table-wrapper ul li button{-webkit-transition:all .4s ease;transition:all .4s ease;background-color:#f2f2f2;border:1px solid #d2d2d2;padding:2px 10px;font-family:'Open Sans',sans-serif;font-weight:400;color:#262626}
.xilinx-bs3 .xilinxProductTable .product-table-wrapper ul li.active button{background-color:#d11414;color:#fff;cursor:initial}
@media(max-width:767px){.xilinx-bs3 .xilinxProductTable .product-table-wrapper ul{position:relative;left:3px;margin-bottom:10px}
}
.xilinx-bs3 .xilinxProductTable .product-table-wrapper table{-webkit-transition:margin .4s ease;transition:margin .4s ease;border-spacing:0;border-collapse:collapse;border:0;background-color:transparent;font-family:'Open Sans',sans-serif;font-weight:400;font-size:15px;line-height:24px;margin-bottom:10px}
@media(max-width:767px){.xilinx-bs3 .xilinxProductTable .product-table-wrapper table{font-size:14px;line-height:16px}
}
.xilinx-bs3 .xilinxProductTable .product-table-wrapper table tr td{border:0;background-color:transparent;padding:0 0 0 10px}
.xilinx-bs3 .xilinxProductTable .product-table-wrapper table tr td div{padding:10px;border-bottom:1px solid #fff;background-color:#f2f2f2}
.xilinx-bs3 .xilinxProductTable .product-table-wrapper table tr td:first-child{position:absolute;left:0;top:auto;background:#fff;padding-right:0;padding-left:0}
@media(max-width:767px){.xilinx-bs3 .xilinxProductTable .product-table-wrapper table tr td:first-child{left:0}
}
.xilinx-bs3 .xilinxProductTable .product-table-wrapper table tr td:first-child div{background-color:#262626;color:#fff}
.xilinx-bs3 .xilinxProductTable .product-table-wrapper table tr td.active div{background-color:#d11414 !important}
.xilinx-bs3 .xilinxProductTable .product-table-wrapper table tr:first-child td{padding-top:10px;padding-bottom:0}
.xilinx-bs3 .xilinxProductTable .product-table-wrapper table tr:first-child td div{-webkit-transition:background .4s ease;transition:background .4s ease;background-color:#262626;color:#fff;border-bottom:2px solid #d11414}
.xilinx-bs3 .xilinxProductTable .product-table-wrapper table tr:first-child td div input{float:right}
@media(max-width:767px){.xilinx-bs3 .xilinxProductTable .product-table-wrapper table tr:first-child td div input{display:none}
}
.xilinx-bs3 .xilinxProductTable .product-table-wrapper table tr:first-child td:first-child{min-height:100px}
.xilinx-bs3 .xilinxProductTable .product-table-wrapper table tr:first-child td:first-child div{border:1px solid #fff;background-color:#fff}
.xilinx-bs3 .xilinxProductTable .product-table-wrapper table tr:last-child td{padding-bottom:10px}
.xilinx-bs3 .xilinxProductTable button.compare,.xilinx-bs3 .xilinxProductTable button.reset{position:relative;top:8px}
@media(max-width:767px){.xilinx-bs3 .xilinxProductTable button.compare,.xilinx-bs3 .xilinxProductTable button.reset{display:none}
}
.xilinx-bs3 .xilinxProductTable button.compare{margin-right:15px;padding:2px 25px;background-color:transparent;color:#262626;text-transform:uppercase;border:1px solid #262626}
.xilinx-bs3 .xilinxProductTable button.compare:hover{background-color:#f2f2f2;color:#262626}
@media(max-width:1199px){.xilinx-bs3 .xilinxProductTable button.compare{padding:2px 8px}
}
.xilinx-bs3 .xilinxProductTable button.reset{background:transparent;color:#262626;padding:0}
.xilinx-bs3 .xilinxProductTable button.reset::before{content:"\f021";font-family:'FontAwesome';font-style:normal;font-weight:400;line-height:1;display:inline-block;margin-right:6px}
.xilinx-bs3 .xilinxProductTable button.reset:hover{color:#d11414;background-color:transparent}
@media(max-width:1199px){.xilinx-bs3 .xilinxProductTable button.reset{visibility:hidden}
.xilinx-bs3 .xilinxProductTable button.reset::before{visibility:visible}
}
.xilinx-bs3 .xilinxPoweredByXilinx{position:relative;margin:30px auto 0}
.xilinx-bs3 .xilinxPoweredByXilinx .controls{display:none;position:absolute;right:-40px;width:25px;height:25px}
@media(min-width:992px){.xilinx-bs3 .xilinxPoweredByXilinx .controls{display:block}
}
.xilinx-bs3 .xilinxPoweredByXilinx .controls.up{top:230px}
@media(min-width:1200px){.xilinx-bs3 .xilinxPoweredByXilinx .controls.up{top:255px}
}
.xilinx-bs3 .xilinxPoweredByXilinx .controls.up button span{position:relative;top:-1px}
.xilinx-bs3 .xilinxPoweredByXilinx .controls.down{top:280px}
@media(min-width:1200px){.xilinx-bs3 .xilinxPoweredByXilinx .controls.down{top:305px}
}
.xilinx-bs3 .xilinxPoweredByXilinx .controls button{padding:3px 6px;background:#262626;-moz-border-radius:50%;-webkit-border-radius:50%;border-radius:50%}
.xilinx-bs3 .xilinxPoweredByXilinx .controls button:disabled{background:#4c4c4c}
.xilinx-bs3 .xilinxPoweredByXilinx .title-container figure img{display:block;margin:0 auto 20px}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container{width:100%;height:530px;overflow-x:hidden;position:relative;max-width:400px;float:none;margin:0 auto 30px}
@media(min-width:768px){.xilinx-bs3 .xilinxPoweredByXilinx .slide-container{float:left;height:540px;max-width:none}
}
@media(min-width:992px){.xilinx-bs3 .xilinxPoweredByXilinx .slide-container{height:385px;overflow:hidden}
}
@media(min-width:1200px){.xilinx-bs3 .xilinxPoweredByXilinx .slide-container{height:425px}
}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container{width:100%;position:absolute;top:10px;-webkit-transition:top .4s ease;transition:top .4s ease}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .view-all{display:block;background-color:#fff;margin-bottom:20px;-webkit-box-shadow:0 2px 4px 0 #d2d2d2;box-shadow:0 2px 4px 0 #d2d2d2;width:100%;padding:50px 0}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .view-all span{display:block;font-size:16px;text-align:center;color:#262626}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .view-all span span{display:block;font-size:50px;padding-top:15px;color:#d2d2d2}
@media(min-width:768px){.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .view-all{height:386px;padding:152px 0}
}
@media(min-width:992px){.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .view-all{height:362px;padding:140px 0}
}
@media(min-width:1200px){.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .view-all{height:400px;padding:165px 0}
}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper{display:block;background-color:#fff;margin-bottom:20px;color:#262626;position:relative;overflow:hidden;-webkit-box-shadow:0 2px 4px 0 #d2d2d2;box-shadow:0 2px 4px 0 #d2d2d2}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .learn-more a.btn,.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .learn-more button{position:relative;display:block;height:45px;padding:12px 15px;width:100%;text-align:left;background:transparent;color:#262626;font-size:14px;font-weight:600;color:#d11414}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .learn-more a.btn span,.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .learn-more button span{color:#262626}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .learn-more a.btn span.fa.fa-eye,.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .learn-more button span.fa.fa-eye{margin-right:5px}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .learn-more a.btn span.fa.fa-info-circle,.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .learn-more button span.fa.fa-info-circle{position:absolute;display:block;right:0;top:0;font-size:21px;padding:12px 15px;color:#4c4c4c}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .overlay{position:absolute;top:100%;left:0;height:100%;width:100%;background:rgba(0,0,0,0.85);-webkit-transition:top .4s ease;transition:top .4s ease}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .overlay button.close{display:block;float:right;background:transparent;padding:16px;opacity:1;filter:alpha(opacity=1)}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .overlay button.close span{color:white;font-size:20px}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .overlay .learn-more a.btn{position:absolute;bottom:0;right:0;width:auto;border-top:solid 2px #d11414;padding:12px 2px;margin:6px 15px 0;color:#fff;font-weight:400}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .overlay p{padding:0 15px;color:#fff}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .overlay h4{font-family:'Open Sans',sans-serif;font-weight:400;color:#fff;margin-top:40px;padding:0 15px}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .post figure img{width:100%}
@media(min-width:768px){.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .post figure img{height:185px}
}
@media(min-width:992px){.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .post figure img{height:160px}
}
@media(min-width:1200px){.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .post figure img{height:200px}
}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .post figure figcaption{padding:15px 15px 0 15px;font-size:16px;line-height:20px}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .post figure figcaption p{height:66px;overflow:hidden;font-size:16px;line-height:22px;margin-bottom:20px;color:#4c4c4c}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .post figure figcaption p:hover{color:#d11414}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .post figure figcaption span.link-label{display:block;margin-top:7px;height:20px;font-style:italic;font-size:14px;color:#4c4c4c}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .post.videoType figure{position:relative}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .post.videoType figure:after{content:"\f144";font-family:'FontAwesome';font-style:normal;font-weight:400;line-height:1;display:inline-block;font-size:90px;text-rendering:auto;text-align:center;color:rgba(255,255,255,0.7);padding-top:55px;position:absolute;top:0;width:100%}
@media(min-width:768px){.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .post.videoType figure:after{padding-top:50px}
}
@media(min-width:992px){.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .post.videoType figure:after{padding-top:35px}
}
@media(min-width:1200px){.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .post.videoType figure:after{padding-top:55px}
}
.xilinx-bs3 .xilinxPoweredByXilinxLanding .slide-container{margin-bottom:0;height:auto;overflow-x:visible}
.xilinx-bs3 .xilinxPoweredByXilinxLanding .slide-container .slider-container{position:relative;top:0}
.xilinx-bs3 .xilinxPoweredByXilinxLanding .slide-container .slider-container .post-col{opacity:0;height:0;overflow:hidden;-webkit-transform:translate(0,-30px);-ms-transform:translate(0,-30px);transform:translate(0,-30px)}
.xilinx-bs3 .xilinxPoweredByXilinxLanding .slide-container .slider-container .post-col.show{opacity:1;height:auto;overflow:visible;-webkit-transition:opacity .6s ease,-webkit-transform .8s ease;transition:opacity .6s ease,transform .8s ease,-webkit-transform 1s ease;-webkit-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0)}
.xilinx-bs3 .xilinxPoweredByXilinxLanding .slide-container .slider-container .post-col.delay-0{-webkit-transition-delay:0;transition-delay:0}
.xilinx-bs3 .xilinxPoweredByXilinxLanding .slide-container .slider-container .post-col.delay-1{-webkit-transition-delay:.18s;transition-delay:.18s}
.xilinx-bs3 .xilinxPoweredByXilinxLanding .slide-container .slider-container .post-col.delay-2{-webkit-transition-delay:.36s;transition-delay:.36s}
.xilinx-bs3 .xilinxPoweredByXilinxLanding .slide-container .slider-container .post-col.delay-3{-webkit-transition-delay:.54s;transition-delay:.54s}
.xilinx-bs3 .xilinxPoweredByXilinxLanding .slide-container .slider-container .post-col.delay-4{-webkit-transition-delay:.72s;transition-delay:.72s}
.xilinx-bs3 .xilinxPoweredByXilinxLanding .slide-container .slider-container .post-col.delay-5{-webkit-transition-delay:.9s;transition-delay:.9s}
.xilinx-bs3 .xilinxPoweredByXilinxLanding .slide-container .slider-container .post-col.delay-6{-webkit-transition-delay:1.08s;transition-delay:1.08s}
.xilinx-bs3 .xilinxPoweredByXilinxLanding .slide-container .slider-container .post-col.delay-7{-webkit-transition-delay:1.26s;transition-delay:1.26s}
.xilinx-bs3 .xilinxPoweredByXilinxLanding .slide-container .slider-container .post-col.delay-8{-webkit-transition-delay:1.44s;transition-delay:1.44s}
.xilinx-bs3 .xilinxPoweredByXilinxLanding .slide-container .slider-container .post-col.delay-9{-webkit-transition-delay:1.62s;transition-delay:1.62s}
.xilinx-bs3 .xilinxPoweredByXilinxLanding .slide-container .slider-container .post-col.delay-10{-webkit-transition-delay:1.8s;transition-delay:1.8s}
.xilinx-bs3 .xilinxPoweredByXilinxLanding .slide-container .slider-container .post-col.delay-11{-webkit-transition-delay:1.98s;transition-delay:1.98s}
.xilinx-bs3 .xilinxPoweredByXilinxLanding .slide-container .slider-container .post-col.delay-12{-webkit-transition-delay:2.16s;transition-delay:2.16s}
.xilinx-bs3 .xilinxPoweredByXilinxLanding .slide-container .slider-container .post-col.delay-13{-webkit-transition-delay:2.34s;transition-delay:2.34s}
.xilinx-bs3 .xilinxPoweredByXilinxLanding .slide-container .slider-container .post-col.delay-14{-webkit-transition-delay:2.52s;transition-delay:2.52s}
.xilinx-bs3 .xilinxPoweredByXilinxLanding .slide-container .slider-container .post-col.delay-15{-webkit-transition-delay:2.7s;transition-delay:2.7s}
.xilinx-bs3 .xilinxPoweredByXilinxLanding .slide-container .slider-container .post-wrapper{margin-bottom:30px}
.xilinx-bs3 .xilinxPillboxes{position:relative;margin-bottom:15px}
.xilinx-bs3 .xilinxPillboxes ul{list-style:none}
.xilinx-bs3 .xilinxPillboxes ul.with-image{margin-left:100px}
.xilinx-bs3 .xilinxPillboxes ul li{padding:2px}
.xilinx-bs3 .xilinxPillboxes ul li a{font-weight:normal;background:#f2f2f2;padding:8px 12px;margin-bottom:2px;color:#262626;-webkit-transition:background-color .4s ease;transition:background-color .4s ease}
.xilinx-bs3 .xilinxPillboxes ul li a:hover{background-color:#d2d2d2;color:#d11414}
.xilinx-bs3 .xilinxPillboxes ul li a .fa{margin-right:5px}
.xilinx-bs3 .xilinxPillboxes .image-wrapper{border:1px solid #d2d2d2;padding:15px;position:absolute;width:90px;height:100%}
.xilinx-bs3 .xilinxPillboxes .image-wrapper img{position:relative;top:50%;-webkit-transform:translateY(-50%);-ms-transform:translateY(-50%);transform:translateY(-50%)}
.xilinx-bs3 .xilinxPdfCarousel{margin-bottom:15px}
.xilinx-bs3 .xilinxPdfCarousel a .pdf{border:1px solid #d2d2d2;margin:10px auto;text-align:center;padding:15px;height:312px;position:relative;max-width:255px}
.xilinx-bs3 .xilinxPdfCarousel a .pdf:hover{-webkit-box-shadow:0 0 15px 0 rgba(0,0,0,0.25);box-shadow:0 0 15px 0 rgba(0,0,0,0.25)}
.xilinx-bs3 .xilinxPdfCarousel a .pdf .pdfImage{border:1px solid #d2d2d2;max-height:170px;overflow-y:hidden;margin-bottom:10px}
.xilinx-bs3 .xilinxPdfCarousel a .pdf .pdfImage img{margin:0 auto}
.xilinx-bs3 .xilinxPdfCarousel a .pdf h4{margin-bottom:10px}
.xilinx-bs3 .xilinxPdfCarousel a .pdf span{font-size:18px;color:#d11414;position:absolute;top:auto;bottom:15px;left:50%;margin-left:-9px}
@media(min-width:768px){.xilinx-bs3 .xilinxPdfCarousel a .pdf{margin:10px 15px}
}
.xilinx-bs3 .xilinxNewsroomTile{margin-bottom:30px}
.xilinx-bs3 .xilinxNewsroomTile .wrapper{position:relative;height:355px;background-size:cover;background-repeat:no-repeat;background-position:center}
.xilinx-bs3 .xilinxNewsroomTile .wrapper.video>a:after{content:"\f144";color:rgba(255,255,255,0.5);font:normal 400 100px/1 'FontAwesome';text-align:center;position:absolute;top:50%;margin-top:-50px;width:100%}
.xilinx-bs3 .xilinxNewsroomTile .wrapper a{text-decoration:none}
.xilinx-bs3 .xilinxNewsroomTile .wrapper>a{display:block;float:left;position:relative;height:355px;width:100%;background-image:-webkit-linear-gradient(top,rgba(0,0,0,0.15) 0,rgba(0,0,0,0.35) 100%);background-image:-o-linear-gradient(top,rgba(0,0,0,0.15) 0,rgba(0,0,0,0.35) 100%);background-image:linear-gradient(to bottom,rgba(0,0,0,0.15) 0,rgba(0,0,0,0.35) 100%);background-repeat:repeat-x;filter:progid:DXImageTransform.Microsoft.gradient(startColorstr='#26000000',endColorstr='#59000000',GradientType=0);background-color:transparent}
.xilinx-bs3 .xilinxNewsroomTile .wrapper>a:before{content:'';display:block;position:absolute;width:100%;height:100%;left:0;top:0;background-color:transparent;-webkit-transition:all .4s ease;transition:all .4s ease}
.xilinx-bs3 .xilinxNewsroomTile .wrapper>a .date{position:absolute;top:20px;left:20px;background-color:rgba(0,0,0,0.35);border:1px solid #fff;color:#fff}
.xilinx-bs3 .xilinxNewsroomTile .wrapper>a .date .day{font-size:24px;font-weight:600;width:50px;text-align:center;line-height:38px;float:left;border-right:1px solid #fff}
.xilinx-bs3 .xilinxNewsroomTile .wrapper>a .date .month-year{float:right;width:50px;text-align:center;line-height:17px;padding:2px;text-transform:uppercase}
.xilinx-bs3 .xilinxNewsroomTile .wrapper .info{position:absolute;bottom:20px;left:0;padding:0 20px;width:100%}
.xilinx-bs3 .xilinxNewsroomTile .wrapper .info h3{display:block;color:#fff;font-family:'Open Sans',sans-serif;font-weight:600;font-size:14px}
.xilinx-bs3 .xilinxNewsroomTile .wrapper .info .tag{display:inline-block;padding:5px 10px;border:1px solid #fff;text-aling:center;background-color:transparent;color:#fff;-webkit-transition:background-color .4s ease;transition:background-color .4s ease;font-size:12px;text-transform:capitalize;margin-right:10px}
.xilinx-bs3 .xilinxNewsroomTile .wrapper .info .tag:hover{background-color:rgba(255,255,255,0.2)}
.xilinx-bs3 .xilinxNewsroomTile .wrapper .info .tag.main{border:0;padding:6px 11px}
.xilinx-bs3 .xilinxNewsroomTile .wrapper .info .tag.video{background-color:rgba(245,166,35,0.6)}
.xilinx-bs3 .xilinxNewsroomTile .wrapper .info .tag.video:hover{background-color:rgba(245,166,35,0.8)}
.xilinx-bs3 .xilinxNewsroomTile .wrapper .info .tag.blog{background-color:rgba(79,148,169,0.6)}
.xilinx-bs3 .xilinxNewsroomTile .wrapper .info .tag.blog:hover{background-color:rgba(79,148,169,0.8)}
.xilinx-bs3 .xilinxNewsroomTile .wrapper .info .tag.press{background-color:rgba(237,28,36,0.6)}
.xilinx-bs3 .xilinxNewsroomTile .wrapper .info .tag.press:hover{background-color:rgba(237,28,36,0.8)}
.xilinx-bs3 .xilinxNewsroomTile .wrapper.featured .info h3{font-family:'Open Sans',sans-serif;font-weight:400;font-size:20px}
.xilinx-bs3 .xilinxNewsroomTile .wrapper:hover>a:before{background-color:rgba(0,0,0,0.35)}
.xilinx-bs3 .xilinxNavigation{background:#f2f2f2;padding:15px;border:1px solid #d2d2d2;padding:0;margin-bottom:15px}
.xilinx-bs3 .xilinxNavigation h3{padding:5px 15px;margin:0;border-bottom:1px solid #d2d2d2}
.xilinx-bs3 .xilinxNavigation ul li{border-bottom:1px solid #d2d2d2}
.xilinx-bs3 .xilinxNavigation ul li a{padding:5px 15px;background-color:transparent}
.xilinx-bs3 .xilinxNavigation ul li a:hover,.xilinx-bs3 .xilinxNavigation ul li a:focus{background-color:#4c4c4c;color:#fff}
.xilinx-bs3 .xilinxNavigation ul li:last-child{border-bottom:0}
.xilinx-bs3 .xilinxNavigation ul li.active a{background-color:#262626;color:#fff}
.modal{padding:0 !important}
.modal .modal-dialog .modal-content{-moz-border-radius:0;-webkit-border-radius:0;border-radius:0}
.modal .modal-dialog .modal-content .modal-header h4{margin:0}
.modal .modal-dialog .modal-content .modal-footer{background:#f2f2f2}
.xilinx-bs3 .xilinxMegaBanner .big-banner{height:200px}
.xilinx-bs3 .xilinxMegaBanner .big-banner .banner-text{height:200px;background-repeat:no-repeat;position:relative;background-position:center bottom 65px;background-size:auto 70px}
.xilinx-bs3 .xilinxMegaBanner .big-banner .banner-text.align-left h1{text-align:center;bottom:0}
.xilinx-bs3 .xilinxMegaBanner .big-banner .banner-text.align-center h1{text-align:center}
.xilinx-bs3 .xilinxMegaBanner .big-banner .banner-text.align-right h1{text-align:center;bottom:0}
.xilinx-bs3 .xilinxMegaBanner .big-banner .banner-text h1{color:#fff;font-style:italic;width:100%;position:absolute;text-shadow:2px 3px 0 #262626;font-size:18px;line-height:24px}
.xilinx-bs3 .xilinxMegaBanner .big-banner .banner-text .watermark{width:100%;height:100%;background-repeat:no-repeat;background-position:bottom left 10px;background-size:200px auto}
@media(min-width:480px){.xilinx-bs3 .xilinxMegaBanner .big-banner .banner-text h1{font-size:26px;line-height:30px}
.xilinx-bs3 .xilinxMegaBanner .big-banner .banner-text .watermark{background-position:bottom left 75px}
}
@media(min-width:768px){.xilinx-bs3 .xilinxMegaBanner .big-banner .banner-text h1{font-size:30px;line-height:36px}
.xilinx-bs3 .xilinxMegaBanner .big-banner .banner-text .watermark{background-position:bottom left 75px;background-size:270px auto}
}
@media(min-width:992px){.xilinx-bs3 .xilinxMegaBanner .big-banner .banner-text{background-size:auto auto}
.xilinx-bs3 .xilinxMegaBanner .big-banner .banner-text h1{font-size:36px;line-height:40px}
.xilinx-bs3 .xilinxMegaBanner .big-banner .banner-text .watermark{background-size:initial;background-position:bottom right 125px}
.xilinx-bs3 .xilinxMegaBanner .big-banner .banner-text.align-left{background-position:right bottom 36px}
.xilinx-bs3 .xilinxMegaBanner .big-banner .banner-text.align-left h1{text-align:left;bottom:21px}
.xilinx-bs3 .xilinxMegaBanner .big-banner .banner-text.align-center{background-position:center bottom 55px}
.xilinx-bs3 .xilinxMegaBanner .big-banner .banner-text.align-center h1{text-align:center;bottom:0}
.xilinx-bs3 .xilinxMegaBanner .big-banner .banner-text.align-right{background-position:left bottom 36px}
.xilinx-bs3 .xilinxMegaBanner .big-banner .banner-text.align-right h1{text-align:right;bottom:21px}
}
@media(min-width:1200px){.xilinx-bs3 .xilinxMegaBanner .big-banner .banner-text h1{font-size:40px}
}
.xilinx-bs3 .xilinxListWithBackground>div{padding-bottom:250px}
@media(max-width:767px){.xilinx-bs3 .xilinxListWithBackground>div>div.container{max-width:400px}
}
.xilinx-bs3 .xilinxListWithBackground>div>div.container h1{color:#fff;margin:30px 0;text-shadow:2px 3px 0 #000}
.xilinx-bs3 .xilinxListWithBackground>div>div.container ul{list-style:none;padding-left:0}
.xilinx-bs3 .xilinxListWithBackground>div>div.container ul li{margin-bottom:10px}
@media(min-width:768px){.xilinx-bs3 .xilinxListWithBackground>div>div.container ul li{margin-bottom:30px}
}
@media(min-width:768px) and (max-width:991px){.xilinx-bs3 .xilinxListWithBackground>div>div.container ul li:nth-child(2n+1){clear:both}
}
@media(min-width:992px){.xilinx-bs3 .xilinxListWithBackground>div>div.container ul li:nth-child(3n+1){clear:both}
}
.xilinx-bs3 .xilinxListWithBackground>div>div.container ul li a{display:block;background-color:rgba(242,242,242,0.7);padding:10px 16px;-moz-border-radius:5px;-webkit-border-radius:5px;border-radius:5px;-webkit-transition:background-color .4s ease;transition:background-color .4s ease;color:#262626}
.xilinx-bs3 .xilinxListWithBackground>div>div.container ul li a:hover h2{color:#d11414}
@media(min-width:768px){.xilinx-bs3 .xilinxListWithBackground>div>div.container ul li a{min-height:130px}
}
.xilinx-bs3 .xilinxListWithBackground>div>div.container ul li a h3{margin:0 0 5px}
.xilinx-bs3 .xilinxListWithBackground>div>div.container ul li:hover div{background-color:#f2f2f2}
.xilinx-bs3 .xilinxListAccordion .xilinx-dark-border-box{padding:0}
@media(max-width:991px){.xilinx-bs3 .xilinxListAccordion .xilinx-dark-border-box{background-color:transparent;border:0}
}
@media(min-width:992px){.xilinx-bs3 .xilinxListAccordion .border-box .panel-group{border:1px solid #d2d2d2}
}
.xilinx-bs3 .xilinxListAccordion .xilinx-dark-border-box .panel-group .panel.panel-default .panel-heading h3,.xilinx-bs3 .xilinxListAccordion .border-box .panel-group .panel.panel-default .panel-heading h3{padding:10px 15px}
.xilinx-bs3 .xilinxListAccordion .xilinx-dark-border-box .panel-group .panel.panel-default .panel-collapse .panel-body,.xilinx-bs3 .xilinxListAccordion .border-box .panel-group .panel.panel-default .panel-collapse .panel-body{padding:5px 15px 0}
.xilinx-bs3 .xilinxListAccordion .panel-group .panel.panel-default{background-color:transparent}
.xilinx-bs3 .xilinxListAccordion .panel-group .panel.panel-default .panel-heading h3{padding:10px 0;display:none;margin:0}
@media(min-width:992px){.xilinx-bs3 .xilinxListAccordion .panel-group .panel.panel-default{border:0;box-shadow:none}
.xilinx-bs3 .xilinxListAccordion .panel-group .panel.panel-default .panel-heading{background:0}
.xilinx-bs3 .xilinxListAccordion .panel-group .panel.panel-default .panel-heading button{display:none}
.xilinx-bs3 .xilinxListAccordion .panel-group .panel.panel-default .panel-heading h3{display:block}
.xilinx-bs3 .xilinxListAccordion .panel-group .panel.panel-default .panel-collapse{height:auto !important;display:block !important;background-color:transparent}
.xilinx-bs3 .xilinxListAccordion .panel-group .panel.panel-default .panel-collapse .panel-body{padding:5px 0 0;border:0}
}
.xilinx-bs3 .xilinxList{margin-bottom:15px}
.xilinx-bs3 .xilinxList ul.expandable li.expandable{display:none}
.xilinx-bs3 .xilinxList ul li{line-height:18px;padding:4px 0}
.xilinx-bs3 .xilinxList a.expandable-toggle .fa{margin-right:5px}
.xilinx-bs3 .xilinxList a.expandable-toggle[data-list-toggle="less"]{display:none}
.xilinx-bs3 .xilinxList .background-gw{border:1px solid #d2d2d2;padding:15px}
.xilinx-bs3 .xilinxList .background-bb{background:#f2f2f2;padding:15px}
.xilinx-bs3 .xilinxInfoBox{margin-bottom:15px}
.xilinx-bs3 .xilinxInfoBox h4{margin-bottom:5px}
.xilinx-bs3 .xilinxInfoBox .background-gw{border:1px solid #d2d2d2;padding:15px}
.xilinx-bs3 .xilinxInfoBox .background-bb{background:#f2f2f2;padding:15px}
@media(max-width:767px){.xilinx-bs3 .xilinxInfoBox .min-height-container{min-height:auto !important}
}
.xilinx-bs3 .xilinxInfoBox span{margin-right:4px}
.xilinx-bs3 .xilinxInfoBox figure img{display:block;margin:0 auto}
.xilinx-bs3 .xilinxInfoBox figure figcaption{text-align:center}
.xilinx-bs3 .xilinxIncludedProductTile{margin-bottom:15px}
.xilinx-bs3 .xilinxIncludedProductTile button{background-color:transparent;padding:0}
.xilinx-bs3 .xilinxIncludedProductTile button.thumbnail{width:100%}
.xilinx-bs3 .xilinxIncludedProductTile img{border:1px solid #d2d2d2}
.xilinx-bs3 .xilinxIncludedProductTile h4{font-size:16px;font-family:'Open Sans',sans-serif;font-weight:400;margin-bottom:5px}
.xilinx-bs3 .xilinxIncludedProductTile p{color:#262626}
@media(min-width:768px){.xilinx-bs3 .xilinxIncludedProductTile h4{margin-bottom:15px}
}
.xilinx-bs3 .xilinxImageModal{border:1px solid #d2d2d2;padding:15px;padding:0;margin-bottom:15px}
.xilinx-bs3 .xilinxImageModal>a{display:block;cursor:pointer}
.xilinx-bs3 .xilinxImageModal>a img{display:block;margin:0 auto;max-width:100%;height:auto;padding:15px}
.xilinx-bs3 .xilinxImageModal>a>span{display:block;width:100%;background:#f2f2f2;border-top:1px solid #d2d2d2;padding:4px 0;text-align:center}
.xilinx-bs3 .xilinxImageModal .modal .modal-dialog .modal-content .modal-body{text-align:center}
.xilinx-bs3 .xilinxImageModal .modal .modal-dialog .modal-content .modal-body img{margin:0 auto;height:auto;max-width:100%}
.xilinx-bs3 .xilinxImage figure img{display:block}
.xilinx-bs3 .xilinxImage figure figcaption{display:block;float:left;width:100%;font-size:85%}
.xilinx-bs3 .xilinxImage .align-left figure img{float:left}
.xilinx-bs3 .xilinxImage .align-left figure figcaption{text-align:left}
.xilinx-bs3 .xilinxImage .align-center figure img{margin:0 auto}
.xilinx-bs3 .xilinxImage .align-center figure figcaption{text-align:center}
.xilinx-bs3 .xilinxImage .align-right figure img{float:right}
.xilinx-bs3 .xilinxImage .align-right figure figcaption{text-align:right}
.xilinx-bs3 .xilinxHub{max-width:270px;margin:0 auto 20px;border:1px solid #d2d2d2}
.xilinx-bs3 .xilinxHub .img-wrapper{position:relative;background-color:black;overflow:hidden}
.xilinx-bs3 .xilinxHub .img-wrapper img{width:100%;height:auto;-webkit-transition:all .4s ease;transition:all .4s ease}
.xilinx-bs3 .xilinxHub .img-wrapper>span{position:absolute;top:0;left:0;width:100%;padding:20px 20px 0 20px;text-align:center;font-size:15px;line-height:22px;color:#fff}
.xilinx-bs3 .xilinxHub .img-wrapper .links{position:absolute;bottom:20px;text-align:center;color:#fff;width:100%}
.xilinx-bs3 .xilinxHub .img-wrapper .links span{color:#fff}
.xilinx-bs3 .xilinxHub .img-wrapper .links span.fa-chevron-right{font-size:13px;border:3px solid #d2d2d2;-moz-border-radius:50%;-webkit-border-radius:50%;border-radius:50%;width:25px;height:25px;padding-top:4px;padding-left:1px;color:#fff}
.xilinx-bs3 .xilinxHub:hover .img-wrapper img{opacity:.5;filter:alpha(opacity=0.5);-webkit-transform:scale(1.1);-moz-transform:scale(1.1);-ms-transform:scale(1.1);-o-transform:scale(1.1);transform:scale(1.1)}
.xilinx-bs3 .xilinxHub a>span{display:block;font-family:'Roboto',sans-serif;font-weight:400;font-size:18px;line-height:22px;text-align:center;padding:9px 0;background:#fff;color:#262626}
.xilinx-bs3 .xilinxHub a>span:hover{color:#d11414}
.xilinx-bs3 .xilinxHr hr{margin:30px 0}
.xilinx-bs3 form .section.password .form_rightcol meter{width:70% !important}
.xilinx-bs3 form .section.password .form_rightcol .noMatch{color:red}
.xilinx-bs3 form .section.password .form_rightcol .match{color:#09b162}
.xilinx-bs3 input[type="text"].input-square{background-color:#fff;filter:none;-moz-border-radius:0;-webkit-border-radius:0;border-radius:0;padding:7px 20px;color:#4c4c4c;font-size:14px}
.xilinx-bs3 form{padding:20px;background-color:#f2f2f2;margin-bottom:15px}
.xilinx-bs3 form label{padding-left:0}
.xilinx-bs3 form .dropdown .form_field_select{padding:5px}
.xilinx-bs3 form .form_row{font-size:14px}
.xilinx-bs3 form .section:not(.end){margin-bottom:15px;padding-bottom:0}
.xilinx-bs3 form .section:not(.end) .form_row{width:100%}
.xilinx-bs3 form .section:not(.end) .form_row .form_leftcol .form_leftcollabel label{color:#262626;font-weight:bold}
.xilinx-bs3 form .section:not(.end) .form_row .form_rightcol{width:100%}
.xilinx-bs3 form .section:not(.end) .form_row .form_rightcol input{width:100% !important;padding:7px 15px;border:1px solid #d2d2d2;background:0;background-color:white;-moz-border-radius:0;-webkit-border-radius:0;border-radius:0;margin-bottom:0;color:#262626}
.xilinx-bs3 form .section:not(.end) .form_row .form_rightcol input[readonly]{background-color:#d2d2d2;font-style:italic}
.xilinx-bs3 form .section:not(.end) .hidden{display:block !important}
.xilinx-bs3 form .section:not(.end) .checkbox,.xilinx-bs3 form .section:not(.end).checkbox{padding:9px 0}
.xilinx-bs3 form .section:not(.end) .checkbox .form_rightcol input,.xilinx-bs3 form .section:not(.end).checkbox .form_rightcol input{position:relative;margin-left:0;width:auto !important}
.xilinx-bs3 form .section:not(.end) .radio .form_row,.xilinx-bs3 form .section:not(.end).radio .form_row{width:auto;margin-left:0;margin-right:25px;display:inline-block}
.xilinx-bs3 form .section:not(.end) .radio .form_row:first-of-type,.xilinx-bs3 form .section:not(.end).radio .form_row:first-of-type{float:left;width:100%;margin-left:0}
.xilinx-bs3 form .section:not(.end) .radio .form_row .form_rightcol input,.xilinx-bs3 form .section:not(.end).radio .form_row .form_rightcol input{width:auto !important;display:block;float:left;position:relative;margin:8px 5px 0 0}
.xilinx-bs3 form .section:not(.end) .radio .form_row .form_rightcol input{margin:6px 5px 0 0}
.xilinx-bs3 form .end{padding:0}
.xilinx-bs3 form .form_field{width:100%}
.xilinx-bs3 form .form_button_submit,.xilinx-bs3 form .form_button_reset{filter:none;padding:8px 20px;color:#fff;white-space:normal;border:0;-moz-border-radius:5px;-webkit-border-radius:5px;border-radius:5px;-webkit-transition:background-color .4s ease;transition:background-color .4s ease}
.xilinx-bs3 form .form_button_submit:focus,.xilinx-bs3 form .form_button_reset:focus{color:#fff}
.xilinx-bs3 form .form_button_reset{color:#167fa2;background-color:transparent}
.xilinx-bs3 form .form_button_reset:hover{color:#d11414;background-color:transparent}
.xilinx-bs3 form .form_button_submit{background-color:#d11414}
.xilinx-bs3 form .form_button_submit:hover{background-color:rgba(209,20,20,0.75)}
.xilinx-bs3 form .form_button_submit[disabled]{background-color:rgba(209,20,20,0.45)}
.xilinx-bs3 form .section.agreement .form_row .form_rightcol{padding:5px 0}
.xilinx-bs3 form .section.agreement .form_row .form_rightcol input.agreement-checkbox{width:auto !important;float:left;margin:5px 0 0 0}
.xilinx-bs3 form .section.agreement .form_row .form_rightcol span.agreement-label{font-family:'Open Sans',sans-serif;font-weight:600;color:#262626;padding-left:10px}
.xilinx-bs3 form .section.agreement .textarea{display:block;background:white;padding:7px 15px;overflow-y:scroll;max-height:200px;border:1px solid #d2d2d2}
.xilinx-bs3 .xilinxFeedbackDropdown{background:#f2f2f2;padding:15px;padding:10px;margin:25px 0}
.xilinx-bs3 .xilinxFeedbackDropdown.feedbackShadow{-webkit-box-shadow:0 3px 7px 0 rgba(0,0,0,0.25);box-shadow:0 3px 7px 0 rgba(0,0,0,0.25)}
.xilinx-bs3 .xilinxFeedbackDropdown .feedbackQuestion{line-height:34px}
.xilinx-bs3 .xilinxFeedbackDropdown button,.xilinx-bs3 .xilinxFeedbackDropdown input{margin-right:10px;padding:7px 25px;background-color:#262626;border-color:#262626;-moz-border-radius:0;-webkit-border-radius:0;border-radius:0;color:#fff;-webkit-transition:all .4s ease;transition:all .4s ease}
.xilinx-bs3 .xilinxFeedbackDropdown button:hover,.xilinx-bs3 .xilinxFeedbackDropdown input:hover{background-color:#4c4c4c;border-color:#4c4c4c}
.xilinx-bs3 .xilinxFeedbackDropdown .btnWrapper{float:right}
.xilinx-bs3 .xilinxFeedbackDropdown .btnWrapper .btn .fa{padding-left:10px}
.xilinx-bs3 .xilinxFeedbackDropdown .btnWrapper .btn.selected[data-feedback="no"]{background-color:red}
.xilinx-bs3 .xilinxFeedbackDropdown .btnWrapper .btn.selected[data-feedback="yes"]{background-color:#09b162}
.xilinx-bs3 .xilinxFeedbackDropdown .btnWrapper .btn[data-feedback="no"]{margin-right:0}
.xilinx-bs3 .xilinxFeedbackDropdown form{display:none;padding-top:10px}
.xilinx-bs3 .xilinxFeedbackDropdown form textarea{margin:10px 0 7px;padding:10px;resize:vertical}
@media(max-width:767px){.xilinx-bs3 .xilinxFeedbackDropdown .feedbackQuestion{text-align:center;width:100%;display:inline-block;margin-top:-8px}
.xilinx-bs3 .xilinxFeedbackDropdown .btnWrapper{float:none;margin:15px auto 0;width:200px;padding-left:15px}
.xilinx-bs3 .xilinxFeedbackDropdown .btn{height:30px;margin-right:10px;padding:6px 12px}
}
.xilinx-bs3 .xilinxFeaturedVideoGrid .grid-container{padding:0;background-color:transparent}
.xilinx-bs3 .xilinxFeaturedVideoGrid .grid-container .video-grid-item figure figcaption{border:1px solid #d2d2d2}
.xilinx-bs3 .xilinxFeaturedVideo2 .xilinxFeaturedVideoGrid .grid-container{padding:0;background-color:transparent}
.xilinx-bs3 .xilinxFeaturedVideo2 .xilinxFeaturedVideoGrid .grid-container .video-grid-item figure{border:1px solid #d2d2d2}
.xilinx-bs3 .xilinxFeaturedVideo2 .xilinxFeaturedVideoGrid .grid-container .video-grid-item figure figcaption{border:0;border-top:1px solid #d2d2d2}
.xilinx-bs3 .xilinxFeaturedVideo2 .feature-video-dark{padding:15px;margin-bottom:15px;background-color:#f2f2f2}
.xilinx-bs3 .xilinxFeaturedVideo2 .feature-video-dark .fa-play-circle{font-size:18px}
.xilinx-bs3 .xilinxFeaturedVideo2 .feature-video-dark a{display:block;font-size:13px}
@media(min-width:768px){.xilinx-bs3 .xilinxFeaturedVideo2 .feature-video-dark a{font-size:14px}
}
.xilinx-bs3 .xilinxFeaturedVideo2 .feature-video-dark a:hover span:not(.fa){text-decoration:underline}
.xilinx-bs3 .xilinxFeaturedVideo2 .feature-video-dark a.featured-video-container{background-color:#fff;padding:15px 0;margin-bottom:15px}
@media(max-width:767px){.xilinx-bs3 .xilinxFeaturedVideo2 .feature-video-dark a.featured-video-container .img-wrapper{text-align:center}
}
.xilinx-bs3 .xilinxFeaturedVideo2 .feature-video-dark a.featured-video-container .img-wrapper img{padding:0;margin-bottom:10px;max-width:170px}
@media(min-width:768px){.xilinx-bs3 .xilinxFeaturedVideo2 .feature-video-dark a.featured-video-container .img-wrapper img{width:100%;max-width:100%}
}
@media(min-width:1200px){.xilinx-bs3 .xilinxFeaturedVideo2 .feature-video-dark a.featured-video-container .img-wrapper img{padding:0 15px}
}
.xilinx-bs3 .xilinxFeaturedVideo2 .feature-video-dark a.featured-video-container ul{padding:0;list-style:none;font-size:12px}
.xilinx-bs3 .xilinxFeaturedVideo2 .feature-video-dark a.featured-video-container ul li{display:inline-block;margin-right:10px;color:#262626}
.xilinx-bs3 .xilinxFeaturedVideo2 .feature-video-dark a.featured-video-container ul li:last-child{margin-right:0}
.xilinx-bs3 .xilinxFeaturedVideo2 .feature-video-dark a.featured-video-container ul li span{margin-right:5px}
@media(min-width:768px){.xilinx-bs3 .xilinxFeaturedVideo2 .feature-video-dark a.featured-video-container ul{font-size:13px}
}
.xilinx-bs3 .xilinxFeaturedVideo2 .feature-video-dark .wide-view a.featured-video-container .img-wrapper{text-align:center}
.xilinx-bs3 .xilinxFeaturedVideo2 .feature-video-dark .wide-view a.featured-video-container .img-wrapper img{max-width:170px;padding:0}
@media(min-width:992px){.xilinx-bs3 .xilinxFeaturedVideo2 .feature-video-dark .wide-view a.featured-video-container .img-wrapper img{max-width:100%}
}
.xilinx-bs3 .xilinxFeaturedProductTile{margin-bottom:30px}
.xilinx-bs3 .xilinxFeaturedProductTile a{display:block;-webkit-box-shadow:0 2px 4px 0 rgba(0,0,0,0.25);box-shadow:0 2px 4px 0 rgba(0,0,0,0.25);background-color:#fff;text-decoration:none}
.xilinx-bs3 .xilinxFeaturedProductTile a figure{overflow:hidden}
.xilinx-bs3 .xilinxFeaturedProductTile a figure img{border-bottom:1px solid #d2d2d2}
.xilinx-bs3 .xilinxFeaturedProductTile a figure figcaption{padding:15px;height:135px}
.xilinx-bs3 .xilinxFeaturedProductTile a figure figcaption h4{color:#262626;font-family:'Open Sans',sans-serif;font-weight:400;font-size:14px;line-height:20px;margin-bottom:5px}
.xilinx-bs3 .xilinxFeaturedProductTile a:hover figure figcaption p{text-decoration:underline}
.xilinx-bs3 .xilinxFeaturedProductCarousel{margin-bottom:15px}
.xilinx-bs3 .xilinxFeaturedProductCarousel .slick-arrow{top:37%}
.xilinx-bs3 .xilinxFeaturedProductCarousel a .featured{margin:10px auto;text-align:center;max-width:255px}
.xilinx-bs3 .xilinxFeaturedProductCarousel a .featured .featuredImage{margin-bottom:15px;background-color:#f2f2f2}
.xilinx-bs3 .xilinxFeaturedProductCarousel a .featured .featuredImage img{margin:0 auto;max-height:196px}
@media(min-width:768px){.xilinx-bs3 .xilinxFeaturedProductCarousel a .featured{margin:10px 15px;max-width:284px}
}
.xilinx-bs3 .xilinxFeaturedCarousel{margin-bottom:60px}
.xilinx-bs3 .xilinxFeaturedCarousel .slider .slide a{display:block;position:relative;margin:0 7px}
.xilinx-bs3 .xilinxFeaturedCarousel .slider .slide a img{width:100%}
.xilinx-bs3 .xilinxFeaturedCarousel .slider .slide a h4{position:absolute;bottom:0;padding:0 25px;line-height:1.42;font-family:'Open Sans',sans-serif;font-weight:400;color:transparent;-webkit-transition:color .4s ease;transition:color .4s ease;z-index:9;font-size:16px}
@media(min-width:768px){.xilinx-bs3 .xilinxFeaturedCarousel .slider .slide a h4{font-size:18px}
}
@media(min-width:1200px){.xilinx-bs3 .xilinxFeaturedCarousel .slider .slide a h4{font-size:24px}
}
.xilinx-bs3 .xilinxFeaturedCarousel .slider .slide a:after{content:'';position:absolute;left:0;top:0;width:100%;height:100%;background-color:rgba(0,0,0,0.75)}
.xilinx-bs3 .xilinxFeaturedCarousel .slider .slide.slick-current a h4{color:#fff}
.xilinx-bs3 .xilinxFeaturedCarousel .slider .slide.slick-current a:after{background-color:rgba(0,0,0,0);background-image:linear-gradient(to bottom,rgba(255,255,255,0) 35%,#262626);-webkit-transition:all 1s ease;transition:all 1s ease}
.xilinx-bs3 .xilinxFeaturedCarousel .slider button.slick-arrow{color:transparent;z-index:9;height:64px;width:40px}
.xilinx-bs3 .xilinxFeaturedCarousel .slider button.slick-arrow:before{display:block;padding:24px 0;width:40px;height:64px;-moz-border-radius:5px;-webkit-border-radius:5px;border-radius:5px;background-color:rgba(0,0,0,0.7);color:#fff;font-size:16px}
.xilinx-bs3 .xilinxFeaturedCarousel .slider button.slick-arrow.slick-next{right:-22px}
.xilinx-bs3 .xilinxFeaturedCarousel .slider button.slick-arrow.slick-prev{left:-22px}
.xilinx-bs3 .xilinxFeaturedCarousel .slider ul{bottom:-45px}
.xilinx-bs3 .xilinxEvent{border:1px solid #d2d2d2;padding:30px 15px;margin-bottom:15px;color:rgba(0,0,0,0.7)}
@media(min-width:1200px){.xilinx-bs3 .xilinxEvent .col-lg-1{width:10%}
}
.xilinx-bs3 .xilinxEvent img{-moz-border-radius:15%;-webkit-border-radius:15%;border-radius:15%;width:80px;height:80px}
.xilinx-bs3 .xilinxEvent a h4{color:#167fa2}
.xilinx-bs3 .xilinxEvent a:hover h4{color:#d11414}
.xilinx-bs3 .xilinxEvent p{color:#262626}
.xilinx-bs3 .xilinxEvent span{margin-right:5px}
@media(max-width:991px){.xilinx-bs3 .xilinxEvent span{width:15px}
}
.xilinx-bs3 .xilinxEvent hr{margin-top:10px;margin-bottom:10px}
.xilinx-bs3 .xilinxDropdownNav{margin-bottom:25px}
.xilinx-bs3 .xilinxDropdownNav .dropdown button,.xilinx-bs3 .xilinxDropdownNav .dropdown ul>li>a{background-color:#f2f2f2;color:#4c4c4c;height:42px;width:100%;line-height:42px;text-align:left;padding:0 0 0 63px;background-size:38px 30px;border-top-width:0 !important;border-bottom-width:0 !important;border-right-width:0 !important;background-repeat:no-repeat;background-position:15px center}
.xilinx-bs3 .xilinxDropdownNav .dropdown button span.fa,.xilinx-bs3 .xilinxDropdownNav .dropdown ul>li>a span.fa{float:right;display:block;position:absolute;right:15px;top:16px;font-size:12px;padding:0}
.xilinx-bs3 .xilinxDropdownNav .dropdown button:hover,.xilinx-bs3 .xilinxDropdownNav .dropdown ul>li>a:hover{background-color:#d2d2d2}
.xilinx-bs3 .xilinxDropdownNav .dropdown.open ul li a span.fa{-webkit-transform:rotate(180deg);-ms-transform:rotate(180deg);transform:rotate(180deg)}
.xilinx-bs3 .xilinxDropdownNav .dropdown ul{border:0;padding:0;margin:-42px 0 0}
.xilinx-bs3 .xilinxDropdownNav .dropdown ul li{border-bottom:1px solid #d2d2d2}
.xilinx-bs3 .xilinxDownloadNavigation .tabs-left ul li{padding:0;width:100%}
.xilinx-bs3 .xilinxDownloadNavigation .tabs-left ul li a{margin:0;padding:0;border:0;padding:4px}
.xilinx-bs3 .xilinxDownloadNavigation .tabs-left ul li a:hover{background-color:transparent;border:0}
.xilinx-bs3 .xilinxDownloadNavigation .tabs-left ul li.active a{background-color:#262626;-moz-border-radius:0;-webkit-border-radius:0;border-radius:0;color:#fff}
.xilinx-bs3 .xilinxDCDownloadGroup{margin:15px 0;border:1px solid #d2d2d2;padding:15px;background-color:#f2f2f2}
.xilinx-bs3 .xilinxDCDownloadGroup h2 span{font-size:18px;color:#4c4c4c;line-height:1}
.xilinx-bs3 .xilinxDCDownloadGroup .alert{padding:10px 15px;background-color:#fff}
.xilinx-bs3 .xilinxDCDownloadGroup .alert ul{list-style-type:disc;padding-left:40px}
.xilinx-bs3 .xilinxDCDownloadGroup .alert h3{color:#d11414}
.xilinx-bs3 .xilinxDCDownloadGroup .alert h3 span{padding-right:6px;color:#262626}
.xilinx-bs3 .xilinxDCDownloadGroup .alert h3 span.fa-warning{font-size:20px}
.xilinx-bs3 .xilinxDCDownloadGroup ul{list-style:none;padding-left:0}
.xilinx-bs3 .xilinxDCDownloadGroup ul li{padding:0}
.xilinx-bs3 .xilinxDCDownloadGroup ul li.download-links{margin:0 0 5px 0;background-color:#fff;border:0;padding:9px;font-size:14px;-moz-border-radius:0;-webkit-border-radius:0;border-radius:0}
.xilinx-bs3 .xilinxDCDownloadGroup ul li.download-links .fa{margin-right:4px}
.xilinx-bs3 .subdued{color:#4c4c4c}
.xilinx-bs3 .xilinxDCArchive .panel-group{background:#f2f2f2;margin-bottom:2px}
.xilinx-bs3 .xilinxDCArchive .accordion-toggle{padding:8px 15px;display:block;cursor:pointer}
.xilinx-bs3 .xilinxDAMList{padding:0;margin-bottom:0}
.xilinx-bs3 .xilinxCourseOutline>.row{padding-top:20px;padding-bottom:10px;border-top:1px solid #d2d2d2}
.xilinx-bs3 .xilinxCourseOutline .list-wrapper{padding:0}
.xilinx-bs3 .xilinxCourseOutline ol{padding:0;list-style:none}
.xilinx-bs3 .xilinxCourseOutline ol li{border-bottom:1px solid #d2d2d2;position:relative;padding:20px 15px 15px 60px;float:left;width:100%}
.xilinx-bs3 .xilinxCourseOutline ol li .section{position:absolute;top:20px;left:15px}
.xilinx-bs3 .xilinxCourseOutline ol li .title{font-weight:bold;display:block;margin-bottom:5px}
.xilinx-bs3 .xilinxCourseOutline ol li .icons{display:block;padding-top:5px;color:#262626}
.xilinx-bs3 .xilinxCourseOutline ol li .icons .class-icon{display:inline-block;width:30px;text-align:left;float:left}
.xilinx-bs3 .xilinxCourseOutline ol li:first-of-type{padding-top:0}
.xilinx-bs3 .xilinxCourseOutline ol li:first-of-type .section{top:0}
.xilinx-bs3 .xilinxCourseOutline ol li:first-of-type .icons{top:0}
.xilinx-bs3 .xilinxCourseOutline ol li:last-of-type{border-bottom:0}
@media(min-width:768px){.xilinx-bs3 .xilinxCourseOutline ol li{padding-right:150px}
.xilinx-bs3 .xilinxCourseOutline ol li .icons{position:absolute;top:20px;right:15px;padding-top:0}
.xilinx-bs3 .xilinxCourseOutline ol li .icons .class-icon{float:none;text-align:center}
}
.xilinx-bs3 .xilinxCarousel{border:1px solid #d2d2d2;padding:15px;margin-bottom:15px}
.xilinx-bs3 .xilinxCarousel>h3{text-align:center}
.xilinx-bs3 .xilinxCarousel .carousel .carousel-inner .item .carousel-image{width:100%;height:100%;float:left;text-align:center}
.xilinx-bs3 .xilinxCarousel .carousel .carousel-inner .item .carousel-image figure{height:80%}
.xilinx-bs3 .xilinxCarousel .carousel .carousel-inner .item .carousel-image figure a img{margin:0 auto;max-height:100%}
.xilinx-bs3 .xilinxCarousel .carousel .carousel-inner .item .carousel-caption{width:100%;float:left;position:relative;left:0;right:0;bottom:0;padding:0;text-shadow:none;text-align:left;color:#262626}
.xilinx-bs3 .xilinxCarousel .carousel .carousel-inner .item .carousel-caption h4{margin-bottom:5px}
.xilinx-bs3 .xilinxCarousel .carousel.carousel-horiz .carousel-inner .item .carousel-image{width:50%}
.xilinx-bs3 .xilinxCarousel .carousel.carousel-horiz .carousel-inner .item .carousel-image.full-width{width:100%}
.xilinx-bs3 .xilinxCarousel .carousel.carousel-horiz .carousel-inner .item .carousel-image figure{height:100%}
.xilinx-bs3 .xilinxCarousel .carousel.carousel-horiz .carousel-inner .item .carousel-image figure a img{max-height:80%}
.xilinx-bs3 .xilinxCarousel .carousel.carousel-horiz .carousel-inner .item .carousel-caption{margin-top:0;width:50%;padding-left:10px;height:100%;overflow:hidden}
.xilinx-bs3 .xilinxCarousel .carousel.carousel-horiz .carousel-inner .item.align-right .carousel-image{float:right}
.xilinx-bs3 .xilinxCarousel .carousel.carousel-horiz .carousel-inner .item.align-right .carousel-caption{float:left}
.xilinx-bs3 .xilinxCarousel .carousel.carousel-stacked .carousel-inner .item .carousel-image{height:60%}
.xilinx-bs3 .xilinxCarousel .carousel.carousel-stacked .carousel-inner .item .carousel-caption{padding-top:10px;height:40%;box-sizing:border-box;min-height:50px}
.xilinx-bs3 .xilinxCarousel .carousel-control{background-image:none;background:#4c4c4c;filter:none;width:22px;height:22px;-moz-border-radius:50%;-webkit-border-radius:50%;border-radius:50%;top:35%}
.xilinx-bs3 .xilinxCarousel .carousel-control span.fa{color:#fff;position:absolute;top:4px;left:4px}
.xilinx-bs3 .xilinxCarousel .carousel-control.left{left:-25px}
.xilinx-bs3 .xilinxCarousel .carousel-control.right{right:-25px}
.xilinx-bs3 .xilinxCarousel .carousel-control.right span.fa{left:8px}
.xilinx-bs3 .xilinxCallToAction{background:#f2f2f2;padding:15px;margin-bottom:15px}
.xilinx-bs3 .xilinxCallToAction ul{margin-top:10px;padding-left:0;list-style:none}
.xilinx-bs3 .xilinxCallToAction ul li span{font-weight:bold}
.xilinx-bs3 .xilinxCallToAction ul li span.strike{font-weight:normal;text-decoration:line-through}
.xilinx-bs3 .xilinxCallToAction .btn-group ul{width:100%}
.xilinx-bs3 .xilinxBuyBox{border:1px solid #d2d2d2;padding:15px;margin-bottom:15px}
.xilinx-bs3 .xilinxBuyBox h4{display:inline-block;width:100%;text-align:center;background:#f2f2f2;border:1px dotted #d2d2d2;border-width:1px 0;font-size:12px;margin:8px 0 5px 0;padding:0;line-height:24px;font-weight:bold}
.xilinx-bs3 .xilinxBuyBox span{font-weight:bold}
.xilinx-bs3 .xilinxBuyBox span.fa{padding-right:10px}
.xilinx-bs3 .xilinxBuyBox ul{padding-left:0;list-style:none}
.xilinx-bs3 .xilinxBuyBox ul li ul{margin-left:22px}
.xilinx-bs3 .xilinxBuyBox hr{border:medium solid #d2d2d2;clear:both;display:block;float:left;margin:2px;width:100%}
.xilinx-bs3 .xilinxButtonTabs ul.nav{border-bottom:0;margin-bottom:10px}
.xilinx-bs3 .xilinxButtonTabs ul.nav li{border:0;margin-right:5px;margin-bottom:5px;float:none;display:inline-block}
@media(min-width:768px){.xilinx-bs3 .xilinxButtonTabs ul.nav li{margin-right:10px}
}
.xilinx-bs3 .xilinxButtonTabs ul.nav li a{padding:4px 17px;background:0;-moz-border-radius:5px;-webkit-border-radius:5px;border-radius:5px}
.xilinx-bs3 .xilinxButtonTabs ul.nav li a span{font-size:14px}
.xilinx-bs3 .xilinxButton{margin-bottom:15px}
.xilinx-bs3 .xilinxBreadcrumb .breadcrumb{padding:15px 0 10px 0;font-size:12px;background-color:transparent;margin-bottom:5px}
.xilinx-bs3 .xilinxBreadcrumb .breadcrumb li.active{color:#262626}
.xilinx-bs3 .xilinxBreadcrumb .breadcrumb li:before{content:"\f054";color:#4c4c4c;font:normal normal normal 8px/1 FontAwesome}
.xilinx-bs3 .xilinxBreadcrumb .breadcrumb li:first-child:before{content:"";display:none}
.xilinx-bs3 .xilinxBlog{margin-bottom:15px}
.xilinx-bs3 .xilinxBlog>ul{padding-left:10px}
.xilinx-bs3 .xilinxBlog ul{padding-left:0;list-style:none}
.xilinx-bs3 .xilinxBlog ul li{font-size:14px;line-height:20px}
.xilinx-bs3 .xilinxBlog ul li.info{font-size:12px;display:inline-block;margin-right:20px;margin-left:1px}
.xilinx-bs3 .xilinxBlog ul li span.fa{margin-right:7px}
.xilinx-bs3 .xilinxBlog ul li span.fa-eye{margin-left:10px}
.xilinx-bs3 .xilinxBlog ul li ul{margin-bottom:10px}
.xilinx-bs3 .xilinxBlog a.viewMore{font-family:'Roboto',sans-serif;font-weight:400}
.xilinx-bs3 .xilinxAlert .alert{border:1px solid #d2d2d2;padding:15px;-moz-border-radius:0;-webkit-border-radius:0;border-radius:0;margin-bottom:15px}
.xilinx-bs3 .xilinxAlert .alert h3{color:#d11414}
.xilinx-bs3 .xilinxARActionBox{border:1px solid #d2d2d2;padding:15px;margin-bottom:15px}
.xilinx-bs3 .xilinxARActionBox ul{list-style:none;padding-left:0}
.xilinx-bs3 .myProfileContainer>.row>.col-xs-12{min-height:0}
.xilinx-bs3 .myProfileContainer>.row>.col-xs-12>.mainParsys>*:first-child{margin-top:20px}
.xilinx-bs3 .myProfileContainer>.row>.col-xs-12>.mainParsys>*:last-child{margin-bottom:50px}
@media(min-width:992px){.xilinx-bs3 .profile-banner{border-bottom:1px solid #262626}
}
@media(min-width:992px){.xilinx-bs3 .profile-banner{height:390px;padding-bottom:0}
}
@media(max-width:991px){.xilinx-bs3 .profile-banner>.container{width:100%}
}
@media(max-width:991px){.xilinx-bs3 .profile-banner>.container .profile-summary-col{padding:0;width:100%}
}
.xilinx-bs3 .profile-banner>.container .profile-summary-col .profile-summary{height:390px;background:rgba(209,20,20,0.45)}
.xilinx-bs3 .profile-banner>.container .profile-summary-col .profile-summary h1{text-transform:uppercase;text-align:center;padding-top:45px;color:#fff}
.xilinx-bs3 .profile-banner>.container .profile-summary-col .profile-summary img{display:block;height:150px;width:150px;margin:10px auto}
.xilinx-bs3 .profile-banner>.container .profile-summary-col .profile-summary span{display:block;text-align:center;font-size:16px;font-weight:bold;color:#fff;margin:5px}
.xilinx-bs3 .profile-banner>.container .profile-summary-col .profile-summary a{display:block;text-align:center;font-size:14px;color:#fff}
.xilinx-bs3 .profile-banner>.container .center{height:auto}
@media(min-width:992px){.xilinx-bs3 .profile-banner>.container .center{height:390px}
}
@media(max-width:991px){.xilinx-bs3 .profile-banner>.container .center{padding:60px 15px}
}
.xilinx-bs3 .profile-banner>.container .center .row{height:100%}
.xilinx-bs3 .profile-banner>.container .center .row ul{padding:0;width:304px;margin:0 auto}
@media(min-width:768px){.xilinx-bs3 .profile-banner>.container .center .row ul{width:606px}
}
.xilinx-bs3 .profile-banner>.container .center .row ul li{display:block;float:left;box-sizing:content-box;border-top:1px solid #4c4c4c;border-left:1px solid #4c4c4c;border-bottom:1px solid #4c4c4c;-webkit-transition:background-color .4s ease;transition:background-color .4s ease}
@media(max-width:767px){.xilinx-bs3 .profile-banner>.container .center .row ul li:nth-child(2n){border-right:1px solid #4c4c4c}
.xilinx-bs3 .profile-banner>.container .center .row ul li:nth-child(n+3){border-top:0}
}
@media(min-width:768px){.xilinx-bs3 .profile-banner>.container .center .row ul li:nth-child(4n){border-right:1px solid #4c4c4c}
.xilinx-bs3 .profile-banner>.container .center .row ul li:nth-child(n+5){border-top:0}
}
.xilinx-bs3 .profile-banner>.container .center .row ul li:last-child{border-right:1px solid #4c4c4c}
.xilinx-bs3 .profile-banner>.container .center .row ul li.active{background-color:rgba(209,20,20,0.45)}
.xilinx-bs3 .profile-banner>.container .center .row ul li:hover{background-color:rgba(209,20,20,0.45)}
.xilinx-bs3 .profile-banner>.container .center .row ul li a{color:#fff;width:150px;height:150px;display:block;text-align:center}
.xilinx-bs3 .profile-banner>.container .center .row ul li a span{font-size:50px;display:block;padding-top:45px;padding-bottom:5px}
.xilinx-bs3 .xilinxCommunityFeed{background:#f2f2f2;padding:15px;margin-bottom:40px}
.xilinx-bs3 .xilinxCommunityFeed .seeAll{margin-left:10px;font-family:'Open Sans',sans-serif;font-weight:400;font-size:14px}
.xilinx-bs3 .xilinxCommunityFeed button{float:right;background-color:transparent;color:#262626;padding:0 5px}
.xilinx-bs3 .xilinxCommunityFeed button .fa{padding:0 5px}
.xilinx-bs3 .xilinxCommunityFeed ul{list-style-type:none;padding-left:0}
.xilinx-bs3 .xilinxCommunityFeed ul>li{display:block;width:100%;float:left;overflow:hidden;margin-bottom:10px}
.xilinx-bs3 .xilinxCommunityFeed ul>li>ol{float:left;list-style:none;padding-left:0;margin-bottom:6px}
.xilinx-bs3 .xilinxCommunityFeed ul>li>ol>li{display:block;float:left;padding-right:10px;position:relative}
.xilinx-bs3 .xilinxCommunityFeed ul>li>ol>li:after{font-family:'FontAwesome';font-style:normal;font-weight:400;line-height:1;display:inline-block;content:"\f054";width:20px;position:relative;left:10px;color:#4c4c4c}
.xilinx-bs3 .xilinxCommunityFeed ul>li>ol>li:first-child,.xilinx-bs3 .xilinxCommunityFeed ul>li>ol>li:nth-child(2){line-height:16px}
.xilinx-bs3 .xilinxCommunityFeed ul>li>ol>li:first-child a span,.xilinx-bs3 .xilinxCommunityFeed ul>li>ol>li:nth-child(2) a span{font-size:12px;color:#4c4c4c}
.xilinx-bs3 .xilinxCommunityFeed ul>li>ol>li:nth-child(3){float:none;clear:both}
.xilinx-bs3 .xilinxCommunityFeed ul>li>ol>li:last-child:after{display:none}
.xilinx-bs3 .xilinxCommunityFeed ul>li>ol>li>a{padding:0}
.xilinx-bs3 .xilinxBrowseDocumentation{margin-bottom:40px}
.xilinx-bs3 .xilinxBrowseDocumentation .panel{background:#f2f2f2;padding:15px}
.xilinx-bs3 .xilinxBrowseDocumentation .panel ul{height:250px;overflow-y:auto;list-style:none;padding:0;margin:0 -15px 10px}
.xilinx-bs3 .xilinxBrowseDocumentation .panel ul li a{padding:5px 15px;display:block}
.xilinx-bs3 .xilinxBrowseDocumentation .panel ul li.active a{background-color:#262626;color:#fff}
.xilinx-bs3 .xilinxBrowseDocumentation .panel ul li:hover a{background-color:#4c4c4c;color:#fff}
.xilinx-bs3 .xilinxBrowseAnswerRecords{margin-bottom:40px}
.xilinx-bs3 .xilinxBrowseAnswerRecords .categories{background:#f2f2f2;padding:15px;height:320px;overflow-y:auto}
.xilinx-bs3 .xilinxBrowseAnswerRecords .categories ul{padding-left:0;list-style:none;margin:0 -15px 10px}
.xilinx-bs3 .xilinxBrowseAnswerRecords .categories ul li a{padding:5px 15px;display:block}
.xilinx-bs3 .xilinxBrowseAnswerRecords .categories ul li.active a{background-color:#262626;color:#fff}
.xilinx-bs3 .xilinxBrowseAnswerRecords .categories ul li:hover a{background-color:#4c4c4c;color:#fff}
.xilinx-bs3 .xilinxBrowseAnswerRecords .subcategories{background:#f2f2f2;padding:15px;height:320px;overflow-y:auto}
.xilinx-bs3 .xilinxBrowseAnswerRecords .subcategories .tab-content ul{-moz-column-count:3;-moz-column-gap:20px;-webkit-column-count:3;-webkit-column-gap:20px;column-count:3;column-gap:20px;padding-left:0;margin-bottom:0;list-style:none}
.xilinx-bs3 .xilinxBrowseAnswerRecords .subcategories .tab-content ul li a{padding:5px 15px;display:inline-block}
.xilinx-bs3 .xilinxBrowseAnswerRecords h3{margin-bottom:5px}
.xilinx-bs3 .xilinxSingleButtonSlab .slabs .image-container{margin-bottom:60px}
.xilinx-bs3 .xilinxSingleButtonSlab .slabs .image-container img{max-width:300px}
.xilinx-bs3 .xilinxMultipleVideosSlab .slabs a.btn{margin-bottom:60px}
.xilinx-bs3 .xilinxMultipleVideosSlab .slabs .col-md-4 .video-container{max-width:550px;margin:30px auto}
@media(min-width:992px){.xilinx-bs3 .xilinxMultipleVideosSlab .slabs .col-md-4 .video-container{margin-bottom:0}
}
@media(max-width:991px){.xilinx-bs3 .xilinxMultipleButtonsSlab .slabs p{margin-bottom:60px}
}
@media(min-width:992px){.xilinx-bs3 .xilinxMultipleButtonsSlab .slabs{text-align:left}
.xilinx-bs3 .xilinxMultipleButtonsSlab .slabs .col-md-pull-5{left:auto}
.xilinx-bs3 .xilinxMultipleButtonsSlab .slabs .align{display:flex;align-items:center}
.xilinx-bs3 .xilinxMultipleButtonsSlab .slabs p{margin-bottom:0}
}
.xilinx-bs3 .xilinxMultipleButtonsSlab .slabs a.btn{margin-bottom:10px}
.xilinx-bs3 .xilinxDoubleButtonSlab{position:relative}
@media(min-width:768px){.xilinx-bs3 .xilinxDoubleButtonSlab .overlay{position:absolute;background:rgba(0,0,0,0.35);width:50%;height:100%;right:0}
}
.xilinx-bs3 .xilinxDoubleButtonSlab .slabs img{margin:0 0 30px 0}
@media(min-width:992px){.xilinx-bs3 .xilinxDoubleButtonSlab .slabs img{margin:0 0 30px 0}
}
.xilinx-bs3 .xilinxDoubleButtonSlab .slabs .video-wrapper{margin:0 auto 30px;height:auto;width:100%}
@media(min-width:768px){.xilinx-bs3 .xilinxDoubleButtonSlab .slabs .video-wrapper{height:158px;width:282.5px}
}
@media(min-width:992px){.xilinx-bs3 .xilinxDoubleButtonSlab .slabs .video-wrapper{height:210px;width:375px;margin:0 auto 30px}
}
@media(max-width:767px){.xilinx-bs3 .xilinxDoubleButtonSlab .slabs a.btn{margin-bottom:30px}
.xilinx-bs3 .xilinxDoubleButtonSlab .slabs a.btn.spacer{margin-bottom:90px}
}
.xilinx-bs3 .xilinxButtonVideoImageSlab .slabs{position:relative}
.xilinx-bs3 .xilinxButtonVideoImageSlab .slabs .overlay{position:absolute;width:100%;height:100%;top:0;left:0;background-color:rgba(255,255,255,0.95);-webkit-transition:background-color .4s ease;transition:background-color .4s ease}
.xilinx-bs3 .xilinxButtonVideoImageSlab .slabs:hover .overlay{background-color:rgba(255,255,255,0.85)}
@media(min-width:992px){.xilinx-bs3 .xilinxButtonVideoImageSlab .slabs{text-align:left}
.xilinx-bs3 .xilinxButtonVideoImageSlab .slabs .col-md-pull-5{left:auto}
.xilinx-bs3 .xilinxButtonVideoImageSlab .slabs .align{display:flex;align-items:center}
}
@media(max-width:991px){.xilinx-bs3 .xilinxButtonVideoImageSlab .slabs .video-wrapper,.xilinx-bs3 .xilinxButtonVideoImageSlab .slabs .image-container{margin-top:50px}
}
.xilinx-bs3 .slabs{text-align:center;padding:90px 0;background-color:#fff;background-size:cover;background-repeat:no-repeat}
@media(min-width:768px){.xilinx-bs3 .slabs{padding:120px 0}
}
.xilinx-bs3 .slabs .section-header{margin-top:-30px;margin-bottom:60px}
.xilinx-bs3 .slabs .section-header hr{width:55px;border-color:#d11414;margin-top:0;margin-bottom:20px}
.xilinx-bs3 .slabs .section-header span{font-size:16px;letter-spacing:2px;text-transform:uppercase}
.xilinx-bs3 .slabs a.btn,.xilinx-bs3 .slabs button.btn{padding:12px 30px;-moz-border-radius:0;-webkit-border-radius:0;border-radius:0;border:1px solid #262626;background-color:transparent;color:inherit;-webkit-transition:all .4s ease;transition:all .4s ease}
.xilinx-bs3 .slabs a.btn>span,.xilinx-bs3 .slabs button.btn>span{margin-left:10px}
.xilinx-bs3 .slabs a.btn:hover,.xilinx-bs3 .slabs button.btn:hover{background-color:rgba(255,255,255,0.2)}
.xilinx-bs3 .slabs.background-grey{background-color:#f2f2f2}
.xilinx-bs3 .slabs.color-grey a.btn:hover,.xilinx-bs3 .slabs.color-grey button.btn:hover{background-color:#262626;color:#fff}
.xilinx-bs3 .slabs.color-white{color:#fff}
.xilinx-bs3 .slabs.color-white h1,.xilinx-bs3 .slabs.color-white h2{color:inherit}
.xilinx-bs3 .slabs.color-white a.btn{border:1px solid #fff}
.xilinx-bs3 .slabs p{margin-bottom:30px}
.xilinx-bs3 .productOverview .subcategories ul{-moz-column-count:2;-moz-column-gap:40px;-webkit-column-count:2;-webkit-column-gap:40px;column-count:2;column-gap:40px}
.xilinx-bs3 .productOverview .subcategories ul li{break-inside:avoid-column}
.xilinx-bs3 .subscriptions form{padding:0;background-color:transparent}
.xilinx-bs3 .subscriptions form .panel .panel-body .form-inline label input[type=radio]{margin:10px 6px 0 15px}
.xilinx-bs3 .subscriptions form .panel .panel-body .form-inline label:first-of-type input[type=radio]{margin:10px 6px 0 0}
.xilinx-bs3 .subscriptions form .panel .panel-body .checkbox-wrapper{border-bottom:1px solid #d2d2d2;padding-bottom:5px;margin-bottom:10px}
.xilinx-bs3 .subscriptions form .panel .panel-body .checkbox-wrapper input[type=checkbox]{margin:10px 6px 0 0}
.xilinx-bs3 .subscriptions form .panel .panel-body .checkbox-wrapper input[type=checkbox]:checked+label{color:#262626}
.xilinx-bs3 .subscriptions form .panel .panel-body ul{list-style-type:none;padding-left:0;-moz-column-count:1;-moz-column-gap:20px;-webkit-column-count:1;-webkit-column-gap:20px;column-count:1;column-gap:20px}
@media(min-width:768px){.xilinx-bs3 .subscriptions form .panel .panel-body ul{-moz-column-count:2;-moz-column-gap:20px;-webkit-column-count:2;-webkit-column-gap:20px;column-count:2;column-gap:20px}
}
@media(min-width:992px){.xilinx-bs3 .subscriptions form .panel .panel-body ul{-moz-column-count:3;-moz-column-gap:20px;-webkit-column-count:3;-webkit-column-gap:20px;column-count:3;column-gap:20px}
}
@media(min-width:1200px){.xilinx-bs3 .subscriptions form .panel .panel-body ul{padding-right:150px}
}
.xilinx-bs3 .subscriptions form .panel .panel-body ul li label{color:#262626}
.xilinx-bs3 .subscriptions form .panel .panel-body ul li input[type=checkbox]{margin:10px 6px 0 0}
.xilinx-bs3 .subscriptions form .panel .panel-body ul li input[type=checkbox]:checked+label{color:#262626}
.xilinx-bs3 .lounges ul{list-style-type:none;padding:0;float:left;width:100%;margin-bottom:30px}
.xilinx-bs3 .lounges ul>li{background-color:#f2f2f2;padding:10px 15px;margin-bottom:1px;width:100%;float:left}
.xilinx-bs3 .lounges ul>li>ol{list-style-type:none;padding:0}
.xilinx-bs3 .lounges ul>li>ol>li{display:inline-block}
.xilinx-bs3 .lounges ul>li>ol>li:nth-child(1){width:100%}
@media(min-width:768px){.xilinx-bs3 .lounges ul>li>ol>li:nth-child(1){width:70%}
}
@media(min-width:992px){.xilinx-bs3 .lounges ul>li>ol>li:nth-child(1){width:75%}
}
@media(min-width:1200px){.xilinx-bs3 .lounges ul>li>ol>li:nth-child(1){width:80%}
}
.xilinx-bs3 .lounges ul>li>ol>li:nth-child(2){color:#d11414;font-style:italic}
@media(min-width:768px){.xilinx-bs3 .lounges ul>li>ol>li:nth-child(3){float:right}
}
.xilinx-bs3 .lounges ul>li>ol>li:nth-child(3) a{font-weight:bold;padding-left:35px}
@media(min-width:768px){.xilinx-bs3 .lounges ul>li>ol>li:nth-child(3) a{padding-left:0}
}
.xilinx-bs3 .docalerts form{padding:0;background-color:transparent}
.xilinx-bs3 .docalerts form .panel .panel-body .input-group.filter{width:100%;margin-bottom:15px}
.xilinx-bs3 .docalerts form .panel .panel-body .input-group.filter span{border:0;position:absolute;top:8px;left:0;z-index:99;background:transparent;color:#d2d2d2}
.xilinx-bs3 .docalerts form .panel .panel-body .input-group.filter input{width:100%;box-shadow:none;border-radius:0;padding:5px 5px 5px 40px;height:42px}
.xilinx-bs3 .docalerts form .panel .panel-body span{font-size:14px;color:#262626}
.xilinx-bs3 .docalerts form .panel .panel-body .checkbox{padding-left:20px;margin-top:0;margin-bottom:25px}
.xilinx-bs3 .docalerts form .panel .panel-body .checkbox label{font-weight:400}
.xilinx-bs3 .docalerts form .panel .panel-body select{width:100%;border-bottom:0;padding:15px 0;height:300px}
.xilinx-bs3 .docalerts form .panel .panel-body select option{padding:0 20px}
.xilinx-bs3 .docalerts form .panel .panel-body button{width:100%;margin-top:-1px;margin-bottom:15px}
.xilinx-bs3 .docalerts form .panel .panel-body button[data-function="remove-selected"] span{color:#fff;margin-right:10px}
.xilinx-bs3 .docalerts form .panel .panel-body button[data-function="add-selected"] span{color:#fff;margin-left:10px}
.xilinx-bs3 .docalerts form .panel .panel-body button.select-all{display:inline;width:auto;background-color:transparent;padding:0;color:#167fa2;margin-bottom:10px;margin-top:2px}
.xilinx-bs3 .docalerts form .panel .panel-body button.select-all:hover{color:#d11414}
.xilinx-bs3 .docalerts form .panel .panel-body button.select-all:first-of-type{padding-right:10px}
.xilinx-bs3 .docalerts form .panel .panel-body button.select-all:last-of-type{padding-left:10px}
.xilinx-bs3 .docalerts form .panel:last-of-type{border-bottom:1px solid #d2d2d2}
.xilinx-bs3 .bookmarks .bookmark-container{display:none}
.xilinx-bs3 .bookmarks .bookmark-container .gray{color:#4c4c4c}
.xilinx-bs3 .bookmarks form{background-color:transparent;padding:0}
.xilinx-bs3 .bookmarks form table thead tr th button{padding:0;background-color:transparent;min-width:80px;color:#fff}
.xilinx-bs3 .bookmarks form table thead tr th button span{margin-right:5px}
.xilinx-bs3 .bookmarks form table thead tr th button:hover{color:#d11414}
.xilinx-bs3 .bookmarks form table tbody tr td:last-of-type{text-align:center}
.xilinx-bs3 .avatarSelect ul{list-style:none;padding:0}
.xilinx-bs3 .avatarSelect ul li{text-align:center;padding:0;margin-bottom:10px}
.xilinx-bs3 .avatarSelect ul li button{background-color:transparent;padding:20px;-moz-border-radius:10px;-webkit-border-radius:10px;border-radius:10px}
.xilinx-bs3 .avatarSelect ul li input[type="radio"]{display:none}
.xilinx-bs3 .avatarSelect ul li.active button{background-color:#d2d2d2}
@media print{body.modal-open{overflow:hidden !important;height:100%}
body.modal-open .modal-backdrop{background:white !important;opacity:1 !important}
.xilinx-bs3 header .top-nav,.xilinx-bs3 header .main-nav{display:none}
.xilinx-bs3 footer .main-footer{display:none}
.xilinx-bs3 footer .sub-footer .copyright-menu{display:none}
.xilinx-bs3 footer .sub-footer .social-menu{display:none}
.xilinx-bs3 .backToTop{display:none}
.xilinx-bs3 .tab-pane{position:relative !important;left:0 !important;height:auto !important;opacity:1 !important}
.xilinx-bs3 .panel-collapse.collapse{display:block !important;height:auto !important}
.xilinx-bs3 [data-component="video-promo-carousel"],.xilinx-bs3 .xilinxCarousel,.xilinx-bs3 .carousel{display:none}
.xilinx-bs3 a:after{display:none}
.xilinx-bs3 .xilinxSearch{display:none}
.xilinx-bs3 ul li.active a{background:black !important;color:white !important}
.xilinx-bs3 ul li.active a span{color:white !important}
.xilinx-bs3 form .agreement .form_row .form_rightcol .textarea{overflow:visible;max-height:none}
.xilinx-bs3 .quickLinks{display:none}
}
.xilinx-bs3 .video-js .vjs-big-play-button,.xilinx-bs3 .video-js .vjs-loading-spinner{display:none}
.xilinx-bs3 .video-js .vjs-overlay.vjs-overlay-cover,.xilinx-bs3 .video-js .vjs-overlay.vjs-overlay-pause-cover{width:100%;height:100%;top:0;left:0;background:rgba(0,0,0,0.4);-webkit-transition:background .4s ease;transition:background .4s ease;cursor:pointer}
.xilinx-bs3 .video-js .vjs-overlay.vjs-overlay-cover h3,.xilinx-bs3 .video-js .vjs-overlay.vjs-overlay-pause-cover h3{position:absolute;bottom:5px;left:0;background:#262626;color:rgba(255,255,255,0.7);padding:10px 15px;max-width:85%;text-align:left;font-family:'Open Sans',sans-serif;font-weight:400;font-size:14px;line-height:20px;-webkit-transition:color .4s ease;transition:color .4s ease}
.xilinx-bs3 .video-js .vjs-overlay.vjs-overlay-cover:after,.xilinx-bs3 .video-js .vjs-overlay.vjs-overlay-pause-cover:after{content:"\f144";position:absolute;width:100%;font:normal normal normal 14px/1 FontAwesome;font-size:90px;text-rendering:auto;left:50%;top:50%;width:90px;height:90px;opacity:.6;-webkit-transform:translate(-50%,-50%);-ms-transform:translate(-50%,-50%);transform:translate(-50%,-50%);-webkit-transition:opacity .4s ease;transition:opacity .4s ease}
.xilinx-bs3 .video-js .vjs-overlay.vjs-overlay-cover:hover,.xilinx-bs3 .video-js .vjs-overlay.vjs-overlay-pause-cover:hover{background:rgba(0,0,0,0.7)}
.xilinx-bs3 .video-js .vjs-overlay.vjs-overlay-cover:hover h3,.xilinx-bs3 .video-js .vjs-overlay.vjs-overlay-pause-cover:hover h3{color:rgba(255,255,255,0.4)}
.xilinx-bs3 .video-js .vjs-overlay.vjs-overlay-cover:hover:after,.xilinx-bs3 .video-js .vjs-overlay.vjs-overlay-pause-cover:hover:after{opacity:.7;color:rgba(255,255,255,0.7)}
.xilinx-bs3 .video-js.loading-waiting .vjs-overlay.vjs-overlay-cover:after{content:"\f110";margin-left:-45px;margin-top:-45px;-webkit-animation:fa-spin 1s infinite steps(8);animation:fa-spin 1s infinite steps(8)}
.xilinx-bs3 .video-js button{background:none !important}
.xilinx-bs3 .video-js form{background-color:rgba(0,0,0,0.75)}
.xilinx-bs3 .video-js .vjs-social-overlay,.xilinx-bs3 .video-js .vjs-social-title,.xilinx-bs3 .video-js .vjs-social-share-links{color:#fff}
.xilinx-bs3 .video-js .vjs-social-overlay a,.xilinx-bs3 .video-js .vjs-social-title a,.xilinx-bs3 .video-js .vjs-social-share-links a{color:#fff !important}
.xilinx-bs3 .video-js .vjs-social-overlay a:hover,.xilinx-bs3 .video-js .vjs-social-title a:hover,.xilinx-bs3 .video-js .vjs-social-share-links a:hover{color:#fff}
.xilinx-bs3 .video-js .vjs-social-overlay .vjs-social-direct-link,.xilinx-bs3 .video-js .vjs-social-overlay .vjs-social-embed-code,.xilinx-bs3 .video-js .vjs-social-overlay .vjs-social-start-from{float:none}
.xilinx-bs3 .video-js .vjs-social-description{display:none}
.xilinx-bs3 .video-js .vjs-close-button{background:transparent}
.xilinx-bs3 .video-js .vjs-close-button:hover{background:transparent}
.xilinx-bs3 .video-js .vjs-control:before{font-size:18px}
.xilinx-bs3 .video-wrapper{position:relative;width:100%;padding-bottom:56.25%}
.xilinx-bs3 .video-wrapper .video-js{position:absolute;width:100%;height:100%}
.xilinx-bs3 .video-wrapper .video-js video::-webkit-media-controls{display:none !important}
.xilinx-bs3 .video-wrapper .video-js.vjs-fullscreen{position:relative}
.smartbanner-show{margin-top:80px}
.smartbanner-show .smartbanner{display:block}
.smartbanner{position:absolute;left:0;top:-80px;display:none;width:100%;height:80px;line-height:80px;font-family:'Helvetica Neue',sans-serif;background:#f4f4f4;z-index:9998;-webkit-font-smoothing:antialiased;overflow:hidden;-webkit-text-size-adjust:none}
.smartbanner-container{margin:0 auto;white-space:nowrap}
.smartbanner-close{display:inline-block;vertical-align:middle;margin:0 5px 0 5px;font-family:'ArialRoundedMTBold',Arial;font-size:20px;text-align:center;color:#888;text-decoration:none;border:0;border-radius:14px;-webkit-font-smoothing:subpixel-antialiased}
.smartbanner-close:active,.smartbanner-close:hover{color:#aaa}
.smartbanner-icon{display:inline-block;vertical-align:middle;width:57px;height:57px;margin-right:12px;background-size:cover;border-radius:10px}
.smartbanner-info{display:inline-block;vertical-align:middle;width:44%;font-size:11px;line-height:1.2em;font-weight:bold}
.smartbanner-title{font-size:13px;line-height:18px}
.smartbanner-button{position:absolute;right:20px;top:0;bottom:0;margin:auto 0;height:24px;font-size:14px;line-height:24px;text-align:center;font-weight:bold;color:#6a6a6a;text-transform:uppercase;text-decoration:none;text-shadow:0 1px 0 rgba(255,255,255,0.8)}
.smartbanner-button:active,.smartbanner-button:hover{color:#aaa}
.smartbanner-ios{background:#f4f4f4;background:linear-gradient(to bottom,#f4f4f4,#cdcdcd);box-shadow:0 1px 2px rgba(0,0,0,0.5);line-height:80px}
.smartbanner-ios .smartbanner-close{border:0;width:18px;height:18px;line-height:18px;color:#888;text-shadow:0 1px 0 white}
.smartbanner-ios .smartbanner-close:active,.smartbanner-ios .smartbanner-close:hover{color:#aaa}
.smartbanner-ios .smartbanner-icon{background:rgba(0,0,0,0.6);background-size:cover;box-shadow:0 1px 3px rgba(0,0,0,0.3)}
.smartbanner-ios .smartbanner-info{color:#6a6a6a;text-shadow:0 1px 0 rgba(255,255,255,0.8)}
.smartbanner-ios .smartbanner-title{color:#4d4d4d;font-weight:bold}
.smartbanner-ios .smartbanner-button{padding:0 10px;min-width:10%;color:#6a6a6a;background:#efefef;background:linear-gradient(to bottom,#efefef,#dcdcdc);border-radius:3px;box-shadow:inset 0 0 0 1px #bfbfbf,0 1px 0 rgba(255,255,255,0.6),0 2px 0 rgba(255,255,255,0.7) inset}
.smartbanner-ios .smartbanner-button:active,.smartbanner-ios .smartbanner-button:hover{background:#dcdcdc;background:linear-gradient(to bottom,#dcdcdc,#efefef)}
.smartbanner-android .smartbanner-close{border:0;width:17px;height:17px;line-height:17px;margin-right:7px;color:#b1b1b3;background:#1c1e21;text-shadow:0 1px 1px #000;box-shadow:0 1px 2px rgba(0,0,0,0.8) inset,0 1px 1px rgba(255,255,255,0.3)}
.smartbanner-android .smartbanner-close:active,.smartbanner-android .smartbanner-close:hover{color:#eee}
.smartbanner-android .smartbanner-icon{background-color:transparent;box-shadow:none}
.smartbanner-android .smartbanner-info{color:#ccc;text-shadow:0 1px 2px #000}
.smartbanner-android .smartbanner-title{color:#fff;font-weight:bold}
.smartbanner-android .smartbanner-button{min-width:12%;color:#d1d1d1;padding:0;background:0;border-radius:0;box-shadow:0 0 0 1px #333,0 0 0 2px #dddcdc}
.smartbanner-android .smartbanner-button:active,.smartbanner-android .smartbanner-button:hover{background:0}
.smartbanner-android .smartbanner-button-text{text-align:center;display:block;padding:0 10px;background:#42b6c9;background:linear-gradient(to bottom,#42b6c9,#39a9bb);text-transform:none;text-shadow:none;box-shadow:none}
.smartbanner-android .smartbanner-button-text:active,.smartbanner-android .smartbanner-button-text:hover{background:#2ac7e1}
.smartbanner-windows{background:#f4f4f4;background:linear-gradient(to bottom,#f4f4f4,#cdcdcd);box-shadow:0 1px 2px rgba(0,0,0,0.5);line-height:80px}
.smartbanner-windows .smartbanner-close{border:0;width:18px;height:18px;line-height:18px;color:#888;text-shadow:0 1px 0 white}
.smartbanner-windows .smartbanner-close:active,.smartbanner-windows .smartbanner-close:hover{color:#aaa}
.smartbanner-windows .smartbanner-icon{background:rgba(0,0,0,0.6);background-size:cover;box-shadow:0 1px 3px rgba(0,0,0,0.3)}
.smartbanner-windows .smartbanner-info{color:#6a6a6a;text-shadow:0 1px 0 rgba(255,255,255,0.8)}
.smartbanner-windows .smartbanner-title{color:#4d4d4d;font-weight:bold}
.smartbanner-windows .smartbanner-button{padding:0 10px;min-width:10%;color:#6a6a6a;background:#efefef;background:linear-gradient(to bottom,#efefef,#dcdcdc);border-radius:3px;box-shadow:inset 0 0 0 1px #bfbfbf,0 1px 0 rgba(255,255,255,0.6),0 2px 0 rgba(255,255,255,0.7) inset}
.smartbanner-windows .smartbanner-button:active,.smartbanner-windows .smartbanner-button:hover{background:#dcdcdc;background:linear-gradient(to bottom,#dcdcdc,#efefef)}
</style>
<script>
const getCellValue =(tr, idx) => tr.children[idx].innerText || tr.children[idx].textContent;

const comparer = (idx, asc) =>(a, b) =>((v1, v2) =>
  v1 !== '' && v2 !== '' && !isNaN(v1) && !isNaN(v2) ? v1 -v2: v1.toString().localeCompare(v2)
    ) (getCellValue(asc ? a: b, idx), getCellValue(asc ? b: a, idx));


function addSorting() {
  document.querySelectorAll('th').forEach(th => th.addEventListener('click', (() => {
  const table = th.closest('table');
  Array.from(table.querySelectorAll('tr:nth-child(n+2)'))
      .sort(comparer(Array.from(th.parentNode.children).indexOf(th), this.asc = !this.asc))
      .forEach(tr => table.appendChild(tr));
  })));
}


// From https://stackoverflow.com/questions/14267781/sorting-html-table-with-javascript
// which has info on how to change the above if you need to support IE11.

window.onload = function () { addSorting(); }
</script>
</head><body>
<center><h1>Design Guidance Report</h1></center><center><table class="header" border="0">
<tr><td><b>Copyright</b></td><td>Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.</td></tr>
<tr><td><b>Tool Version</b></td><td>xcd v.2023.1 (lin64) Build 0 </td></tr>
<tr><td><b>Date</b></td><td>Wed Jul 19 12:03:26 2023</td></tr>
<tr><td><b>Host</b></td><td>u50 running 64-bit Ubuntu 22.04.2 LTS</td></tr>
<tr><td><b>Command</b></td><td>/tools/Xilinx/Vitis/2023.1/bin/unwrapped/lnx64.o/v++  --vivado.prop "run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true --vivado.param project.writeIntermediateCheckpoints=1 --advanced.misc "report=type report_utilization name synth_report_utilization_summary steps {synth_design} runs {__KERNEL__} options {}" --advanced.misc "report=type report_utilization name impl_report_utilization_init_design_summary steps {init_design} runs {impl_1} options {}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_init_design_summary steps {init_design} runs {impl_1} options {-max_paths 10}" --advanced.param "compiler.reportFailfast=pre_opt_design {__KERNEL_NAMES__} post_opt_design {__OCL_TOP__} post_route_design {__SLR__}" --advanced.param "compiler.reportQorAssessment=pre_opt_design {} post_opt_design {} post_route_design {}" --advanced.misc "report=type report_io name impl_report_io_place_design_summary steps {place_design} runs {impl_1} options {}" --advanced.misc "report=type report_utilization name impl_report_utilization_place_design_summary steps {place_design} runs {impl_1} options {}" --advanced.misc "report=type report_control_sets name impl_report_control_sets_place_design_summary steps {place_design} runs {impl_1} options {-verbose}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_place_design_summary steps {place_design} runs {impl_1} options {-max_paths 10}" --advanced.misc "report=type report_drc name impl_report_drc_route_design_summary steps {route_design} runs {impl_1} options {}" --advanced.misc "report=type report_methodology name impl_report_methodology_route_design_summary steps {route_design} runs {impl_1} options {}" --advanced.misc "report=type report_power name impl_report_power_route_design_summary steps {route_design} runs {impl_1} options {}" --advanced.misc "report=type report_route_status name impl_report_route_status_route_design_summary steps {route_design} runs {impl_1} options {}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --advanced.misc "report=type report_clock_utilization name impl_report_clock_utilization_route_design_summary steps {route_design} runs {impl_1} options {}" --advanced.misc "report=type report_bus_skew name impl_report_bus_skew_route_design_summary steps {route_design} runs {impl_1} options {-warn_on_violation}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}" -l -t hw_emu --platform /opt/xilinx/platforms//xilinx_u50_gen3x16_xdma_5_202210_1/xilinx_u50_gen3x16_xdma_5_202210_1.xpfm --save-temps -D PARALLEL_BLOCK=1 -I /home/rourab/Vitis_Libraries/data_compression/L1/include/hw -I /home/rourab/Vitis_Libraries/data_compression/L2/include -I /home/rourab/Vitis_Libraries/data_compression/L2/src --temp_dir _x_temp.hw_emu.xilinx_u50_gen3x16_xdma_5_202210_1 --report_dir /home/rourab/Vitis_Libraries/data_compression/L2/tests/lz4_compress_parallelBlock1/reports/_build.hw_emu.xilinx_u50_gen3x16_xdma_5_202210_1/compress --optimize 2 -R 2 -o build_dir.hw_emu.xilinx_u50_gen3x16_xdma_5_202210_1/compress.xclbin _x_temp.hw_emu.xilinx_u50_gen3x16_xdma_5_202210_1/xilLz4Compress.xo </td></tr>
</table></center><br>
<table class="toc" border="1"><tr><td><b>Table of Contents</b></td></tr>
<tr><td><a href="#REPORT SUMMARY">1 REPORT SUMMARY</a></tr></td>
<tr><td><a href="#VIOLATION DETAILS">2 VIOLATION DETAILS</a></tr></td>
</table>
<a name="REPORT SUMMARY"></a><h1>1 REPORT SUMMARY</h1>
<pre>Violations found: 9
</pre>
<pre>Rule Specs Violated: 1
</pre>
<a name="VIOLATION DETAILS"></a><h1>2 VIOLATION DETAILS</h1>
<table border="1">
<caption>Items that may require attention</caption>
<tr class="ns-sort">
<th align="left">Id</th>
<th align="left">Name</th>
<th align="left">Severity</th>
<th align="left">Impact</th>
<th align="left" width="170">Full Name</th>
<th align="left">Categories</th>
<th align="left" width="350">Details</th>
<th align="left" width="380">Resolution</th>
</tr>
<tr>
<td align="left">1</td>
<td align="left">IP-LOCK-01</td>
<td align="left">WARNING</td>
<td align="left"><undefined></td>
<td align="left">IP - Locked IP</td>
<td align="left">System.Link.IP</td>
<td align="left">In your vivado project:prj for design:dr the IP pfm_top_axi_vip_0_0 is locked. The IP is locked for the following reason - * IP definition 'AXI Verification IP (1.1)' for IP 'pfm_top_axi_vip_0_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
.</td>
<td align="left">Check the IP and the install area for the latest version of the IPs. For additional information about designing with IP - refer to <a href="http:///www.xilinx.com/support/documentation/sw_manuals/xilinx2019_2/ug896-vivado-ip.pdf">UG896</a>. In vivado you can run the report_ip_status Tcl command for additional information. In addition, <a href="file:////home/rourab/Vitis_Libraries/data_compression/L2/tests/lz4_compress_parallelBlock1/_x_temp.hw_emu.xilinx_u50_gen3x16_xdma_5_202210_1/link/vivado/vpl/link_ip_guidance.txt">report_ip_status</a> the can be viewed.</td>
</tr>
<tr>
<td align="left">2</td>
<td align="left">IP-LOCK-01</td>
<td align="left">WARNING</td>
<td align="left"><undefined></td>
<td align="left">IP - Locked IP</td>
<td align="left">System.Link.IP</td>
<td align="left">In your vivado project:prj for design:dr the IP pfm_top_connect_to_es_cu_0 is locked. The IP is locked for the following reason - * IP definition 'AXI Interconnect (2.1)' for IP 'pfm_top_connect_to_es_cu_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
.</td>
<td align="left">Check the IP and the install area for the latest version of the IPs. For additional information about designing with IP - refer to <a href="http:///www.xilinx.com/support/documentation/sw_manuals/xilinx2019_2/ug896-vivado-ip.pdf">UG896</a>. In vivado you can run the report_ip_status Tcl command for additional information. In addition, <a href="file:////home/rourab/Vitis_Libraries/data_compression/L2/tests/lz4_compress_parallelBlock1/_x_temp.hw_emu.xilinx_u50_gen3x16_xdma_5_202210_1/link/vivado/vpl/link_ip_guidance.txt">report_ip_status</a> the can be viewed.</td>
</tr>
<tr>
<td align="left">3</td>
<td align="left">IP-LOCK-01</td>
<td align="left">WARNING</td>
<td align="left"><undefined></td>
<td align="left">IP - Locked IP</td>
<td align="left">System.Link.IP</td>
<td align="left">In your vivado project:prj for design:dr the IP pfm_top_smartconnect_0_0 is locked. The IP is locked for the following reason - * IP definition 'AXI SmartConnect (1.0)' for IP 'pfm_top_smartconnect_0_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
 * IP 'pfm_top_smartconnect_0_0' contains one or more locked subcores.* Target IP definition 'AXI SmartConnect (1.0)' requires a revision change. Please review the change log before upgrading the IP.
.</td>
<td align="left">Check the IP and the install area for the latest version of the IPs. For additional information about designing with IP - refer to <a href="http:///www.xilinx.com/support/documentation/sw_manuals/xilinx2019_2/ug896-vivado-ip.pdf">UG896</a>. In vivado you can run the report_ip_status Tcl command for additional information. In addition, <a href="file:////home/rourab/Vitis_Libraries/data_compression/L2/tests/lz4_compress_parallelBlock1/_x_temp.hw_emu.xilinx_u50_gen3x16_xdma_5_202210_1/link/vivado/vpl/link_ip_guidance.txt">report_ip_status</a> the can be viewed.</td>
</tr>
<tr>
<td align="left">4</td>
<td align="left">IP-LOCK-01</td>
<td align="left">WARNING</td>
<td align="left"><undefined></td>
<td align="left">IP - Locked IP</td>
<td align="left">System.Link.IP</td>
<td align="left">In your vivado project:prj for design:dr the IP pfm_top_xbar_0 is locked. The IP is locked for the following reason - * IP definition 'AXI Crossbar (2.1)' for IP 'pfm_top_xbar_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
.</td>
<td align="left">Check the IP and the install area for the latest version of the IPs. For additional information about designing with IP - refer to <a href="http:///www.xilinx.com/support/documentation/sw_manuals/xilinx2019_2/ug896-vivado-ip.pdf">UG896</a>. In vivado you can run the report_ip_status Tcl command for additional information. In addition, <a href="file:////home/rourab/Vitis_Libraries/data_compression/L2/tests/lz4_compress_parallelBlock1/_x_temp.hw_emu.xilinx_u50_gen3x16_xdma_5_202210_1/link/vivado/vpl/link_ip_guidance.txt">report_ip_status</a> the can be viewed.</td>
</tr>
<tr>
<td align="left">5</td>
<td align="left">IP-LOCK-01</td>
<td align="left">WARNING</td>
<td align="left"><undefined></td>
<td align="left">IP - Locked IP</td>
<td align="left">System.Link.IP</td>
<td align="left">In your vivado project:prj for design:dr the IP bd_387c_m00e_0 is locked. The IP is locked for the following reason - * IP definition 'SC EXIT (1.0)' for IP 'bd_387c_m00e_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
.</td>
<td align="left">Check the IP and the install area for the latest version of the IPs. For additional information about designing with IP - refer to <a href="http:///www.xilinx.com/support/documentation/sw_manuals/xilinx2019_2/ug896-vivado-ip.pdf">UG896</a>. In vivado you can run the report_ip_status Tcl command for additional information. In addition, <a href="file:////home/rourab/Vitis_Libraries/data_compression/L2/tests/lz4_compress_parallelBlock1/_x_temp.hw_emu.xilinx_u50_gen3x16_xdma_5_202210_1/link/vivado/vpl/link_ip_guidance.txt">report_ip_status</a> the can be viewed.</td>
</tr>
<tr>
<td align="left">6</td>
<td align="left">IP-LOCK-01</td>
<td align="left">WARNING</td>
<td align="left"><undefined></td>
<td align="left">IP - Locked IP</td>
<td align="left">System.Link.IP</td>
<td align="left">In your vivado project:prj for design:dr the IP bd_387c_m01e_0 is locked. The IP is locked for the following reason - * IP definition 'SC EXIT (1.0)' for IP 'bd_387c_m01e_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
.</td>
<td align="left">Check the IP and the install area for the latest version of the IPs. For additional information about designing with IP - refer to <a href="http:///www.xilinx.com/support/documentation/sw_manuals/xilinx2019_2/ug896-vivado-ip.pdf">UG896</a>. In vivado you can run the report_ip_status Tcl command for additional information. In addition, <a href="file:////home/rourab/Vitis_Libraries/data_compression/L2/tests/lz4_compress_parallelBlock1/_x_temp.hw_emu.xilinx_u50_gen3x16_xdma_5_202210_1/link/vivado/vpl/link_ip_guidance.txt">report_ip_status</a> the can be viewed.</td>
</tr>
<tr>
<td align="left">7</td>
<td align="left">IP-LOCK-01</td>
<td align="left">WARNING</td>
<td align="left"><undefined></td>
<td align="left">IP - Locked IP</td>
<td align="left">System.Link.IP</td>
<td align="left">In your vivado project:prj for design:dr the IP bd_387c_one_0 is locked. The IP is locked for the following reason - * The IP Data in the repository is incompatible with the current instance (despite having identical Version and Revision). You will need to upgrade the IP before viewing the customization and generating outputs.
.</td>
<td align="left">Check the IP and the install area for the latest version of the IPs. For additional information about designing with IP - refer to <a href="http:///www.xilinx.com/support/documentation/sw_manuals/xilinx2019_2/ug896-vivado-ip.pdf">UG896</a>. In vivado you can run the report_ip_status Tcl command for additional information. In addition, <a href="file:////home/rourab/Vitis_Libraries/data_compression/L2/tests/lz4_compress_parallelBlock1/_x_temp.hw_emu.xilinx_u50_gen3x16_xdma_5_202210_1/link/vivado/vpl/link_ip_guidance.txt">report_ip_status</a> the can be viewed.</td>
</tr>
<tr>
<td align="left">8</td>
<td align="left">IP-LOCK-01</td>
<td align="left">WARNING</td>
<td align="left"><undefined></td>
<td align="left">IP - Locked IP</td>
<td align="left">System.Link.IP</td>
<td align="left">In your vivado project:prj for design:dr the IP bd_387c_s00mmu_0 is locked. The IP is locked for the following reason - * IP definition 'SC MMU (1.0)' for IP 'bd_387c_s00mmu_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
.</td>
<td align="left">Check the IP and the install area for the latest version of the IPs. For additional information about designing with IP - refer to <a href="http:///www.xilinx.com/support/documentation/sw_manuals/xilinx2019_2/ug896-vivado-ip.pdf">UG896</a>. In vivado you can run the report_ip_status Tcl command for additional information. In addition, <a href="file:////home/rourab/Vitis_Libraries/data_compression/L2/tests/lz4_compress_parallelBlock1/_x_temp.hw_emu.xilinx_u50_gen3x16_xdma_5_202210_1/link/vivado/vpl/link_ip_guidance.txt">report_ip_status</a> the can be viewed.</td>
</tr>
<tr>
<td align="left">9</td>
<td align="left">IP-LOCK-01</td>
<td align="left">WARNING</td>
<td align="left"><undefined></td>
<td align="left">IP - Locked IP</td>
<td align="left">System.Link.IP</td>
<td align="left">In your vivado project:prj for design:dr the IP bd_387c_s00sic_0 is locked. The IP is locked for the following reason - * IP definition 'SC SI_CONVERTER (1.0)' for IP 'bd_387c_s00sic_0' (customized with software release 2022.1) has a different revision in the IP Catalog.
.</td>
<td align="left">Check the IP and the install area for the latest version of the IPs. For additional information about designing with IP - refer to <a href="http:///www.xilinx.com/support/documentation/sw_manuals/xilinx2019_2/ug896-vivado-ip.pdf">UG896</a>. In vivado you can run the report_ip_status Tcl command for additional information. In addition, <a href="file:////home/rourab/Vitis_Libraries/data_compression/L2/tests/lz4_compress_parallelBlock1/_x_temp.hw_emu.xilinx_u50_gen3x16_xdma_5_202210_1/link/vivado/vpl/link_ip_guidance.txt">report_ip_status</a> the can be viewed.</td>
</tr>
</table>
<br>
</body></html>
===============================================================================
Version:    v++ v2023.1 (64-bit)
Build:      SW Build 3860322 on 2023-05-04-06:32:48
Copyright:  Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
Created:    Wed Jul 19 13:54:52 2023
===============================================================================

-------------------------------------------------------------------------------
Design Name:             compress
Target Device:           xilinx:u50:gen3x16_xdma_5:202210.1
Target Clock:            300.000000MHz
Total number of kernels: 1
-------------------------------------------------------------------------------

Kernel Summary
Kernel Name     Type  Target              OpenCL Library  Compute Units
--------------  ----  ------------------  --------------  -------------
xilLz4Compress  c     fpga0:OCL_REGION_0  compress        1


-------------------------------------------------------------------------------
OpenCL Binary:     compress
Kernels mapped to: clc_region

Timing Information (MHz)
Compute Unit      Kernel Name     Module Name                                                     Target Frequency  Estimated Frequency
----------------  --------------  --------------------------------------------------------------  ----------------  -------------------
xilLz4Compress_1  xilLz4Compress  entry_proc8                                                     300.300293        821.692688
xilLz4Compress_1  xilLz4Compress  entry_proc9                                                     300.300293        821.692688
xilLz4Compress_1  xilLz4Compress  mm2multStreamSimple_1_512_16_Pipeline_gmem_read                 300.300293        411.015198
xilLz4Compress_1  xilLz4Compress  mm2multStreamSimple_1_512_16_s                                  300.300293        411.015198
xilLz4Compress_1  xilLz4Compress  mm2multStreamDownSizer_512_8_Pipeline_downsizer_assign          300.300293        693.000732
xilLz4Compress_1  xilLz4Compress  mm2multStreamDownSizer_512_8_s                                  300.300293        510.986206
xilLz4Compress_1  xilLz4Compress  mm2multStreamSize_8_1_512_16_s                                  300.300293        411.015198
xilLz4Compress_1  xilLz4Compress  lzCompress_6_4_65536_6_1_4096_64_Pipeline_dict_flush            300.300293        443.655731
xilLz4Compress_1  xilLz4Compress  lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_compress           300.300293        422.475677
xilLz4Compress_1  xilLz4Compress  lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_compress_leftover  300.300293        821.692688
xilLz4Compress_1  xilLz4Compress  lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_left_bytes         300.300293        411.015198
xilLz4Compress_1  xilLz4Compress  lzCompress_6_4_65536_6_1_4096_64_s                              300.300293        411.015198
xilLz4Compress_1  xilLz4Compress  lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter           300.300293        438.404236
xilLz4Compress_1  xilLz4Compress  lzBestMatchFilter_6_65536_s                                     300.300293        411.015198
xilLz4Compress_1  xilLz4Compress  lzBooster_255_16384_64_Pipeline_lz_booster                      300.300293        405.679535
xilLz4Compress_1  xilLz4Compress  lzBooster_255_16384_64_s                                        300.300293        405.679535
xilLz4Compress_1  xilLz4Compress  lz4CompressPart1_4096_1_6_Pipeline_lz4_divide                   300.300293        450.653412
xilLz4Compress_1  xilLz4Compress  lz4CompressPart1_4096_1_6                                       300.300293        411.015198
xilLz4Compress_1  xilLz4Compress  lz4CompressPart27_Pipeline_lz4_compress                         300.300293        298.775024
xilLz4Compress_1  xilLz4Compress  lz4CompressPart27                                               300.300293        298.775024
xilLz4Compress_1  xilLz4Compress  lz4Compress_4096_1_s                                            300.300293        298.775024
xilLz4Compress_1  xilLz4Compress  lz4Core                                                         300.300293        298.775024
xilLz4Compress_1  xilLz4Compress  entry_proc                                                      300.300293        411.015198
xilLz4Compress_1  xilLz4Compress  stream2mmUpsizer_8_512_16_Pipeline_stream_upsizer               300.300293        481.000488
xilLz4Compress_1  xilLz4Compress  stream2mmUpsizer_8_512_16_s                                     300.300293        476.871735
xilLz4Compress_1  xilLz4Compress  multStream2mmSize_16_512_1_Pipeline_gmem_write                  300.300293        411.015198
xilLz4Compress_1  xilLz4Compress  multStream2mmSize_16_512_1_s                                    300.300293        411.015198
xilLz4Compress_1  xilLz4Compress  multStream2MM_8_1_512_16_s                                      300.300293        411.015198
xilLz4Compress_1  xilLz4Compress  lz4                                                             300.300293        298.775024
xilLz4Compress_1  xilLz4Compress  xilLz4Compress                                                  300.300293        298.775024

Latency Information
Compute Unit      Kernel Name     Module Name                                                     Start Interval  Best (cycles)  Avg (cycles)  Worst (cycles)  Best (absolute)  Avg (absolute)  Worst (absolute)
----------------  --------------  --------------------------------------------------------------  --------------  -------------  ------------  --------------  ---------------  --------------  ----------------
xilLz4Compress_1  xilLz4Compress  entry_proc8                                                     0               0              0             0               0 ns             0 ns            0 ns
xilLz4Compress_1  xilLz4Compress  entry_proc9                                                     0               0              0             0               0 ns             0 ns            0 ns
xilLz4Compress_1  xilLz4Compress  mm2multStreamSimple_1_512_16_Pipeline_gmem_read                 4 ~ ?           4              undef         undef           13.332 ns        undef           undef
xilLz4Compress_1  xilLz4Compress  mm2multStreamSimple_1_512_16_s                                  undef           undef          undef         undef           undef            undef           undef
xilLz4Compress_1  xilLz4Compress  mm2multStreamDownSizer_512_8_Pipeline_downsizer_assign          2 ~ 65539       2              32771         65539           6.666 ns         0.109 ms        0.218 ms
xilLz4Compress_1  xilLz4Compress  mm2multStreamDownSizer_512_8_s                                  undef           undef          undef         undef           undef            undef           undef
xilLz4Compress_1  xilLz4Compress  mm2multStreamSize_8_1_512_16_s                                  undef           undef          undef         undef           undef            undef           undef
xilLz4Compress_1  xilLz4Compress  lzCompress_6_4_65536_6_1_4096_64_Pipeline_dict_flush            2050            2050           2050          2050            6.833 us         6.833 us        6.833 us
xilLz4Compress_1  xilLz4Compress  lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_compress           undef           undef          undef         undef           undef            undef           undef
xilLz4Compress_1  xilLz4Compress  lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_compress_leftover  7               7              7             7               23.331 ns        23.331 ns       23.331 ns
xilLz4Compress_1  xilLz4Compress  lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_left_bytes         66              66             66            66              0.220 us         0.220 us        0.220 us
xilLz4Compress_1  xilLz4Compress  lzCompress_6_4_65536_6_1_4096_64_s                              undef           undef          undef         undef           undef            undef           undef
xilLz4Compress_1  xilLz4Compress  lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter           undef           undef          undef         undef           undef            undef           undef
xilLz4Compress_1  xilLz4Compress  lzBestMatchFilter_6_65536_s                                     undef           undef          undef         undef           undef            undef           undef
xilLz4Compress_1  xilLz4Compress  lzBooster_255_16384_64_Pipeline_lz_booster                      undef           undef          undef         undef           undef            undef           undef
xilLz4Compress_1  xilLz4Compress  lzBooster_255_16384_64_s                                        undef           undef          undef         undef           undef            undef           undef
xilLz4Compress_1  xilLz4Compress  lz4CompressPart1_4096_1_6_Pipeline_lz4_divide                   undef           undef          undef         undef           undef            undef           undef
xilLz4Compress_1  xilLz4Compress  lz4CompressPart1_4096_1_6                                       undef           undef          undef         undef           undef            undef           undef
xilLz4Compress_1  xilLz4Compress  lz4CompressPart27_Pipeline_lz4_compress                         undef           undef          undef         undef           undef            undef           undef
xilLz4Compress_1  xilLz4Compress  lz4CompressPart27                                               undef           undef          undef         undef           undef            undef           undef
xilLz4Compress_1  xilLz4Compress  lz4Compress_4096_1_s                                            undef           undef          undef         undef           undef            undef           undef
xilLz4Compress_1  xilLz4Compress  lz4Core                                                         undef           undef          undef         undef           undef            undef           undef
xilLz4Compress_1  xilLz4Compress  entry_proc                                                      0               0              0             0               0 ns             0 ns            0 ns
xilLz4Compress_1  xilLz4Compress  stream2mmUpsizer_8_512_16_Pipeline_stream_upsizer               undef           undef          undef         undef           undef            undef           undef
xilLz4Compress_1  xilLz4Compress  stream2mmUpsizer_8_512_16_s                                     undef           undef          undef         undef           undef            undef           undef
xilLz4Compress_1  xilLz4Compress  multStream2mmSize_16_512_1_Pipeline_gmem_write                  4 ~ 1027        4              undef         1027            13.332 ns        undef           3.423 us
xilLz4Compress_1  xilLz4Compress  multStream2mmSize_16_512_1_s                                    undef           undef          undef         undef           undef            undef           undef
xilLz4Compress_1  xilLz4Compress  multStream2MM_8_1_512_16_s                                      undef           undef          undef         undef           undef            undef           undef
xilLz4Compress_1  xilLz4Compress  lz4                                                             undef           undef          undef         undef           undef            undef           undef
xilLz4Compress_1  xilLz4Compress  xilLz4Compress                                                  undef           undef          undef         undef           undef            undef           undef

Area Information
Compute Unit      Kernel Name     Module Name                                                     FF     LUT    DSP  BRAM  URAM
----------------  --------------  --------------------------------------------------------------  -----  -----  ---  ----  ----
xilLz4Compress_1  xilLz4Compress  entry_proc8                                                     3      38     0    0     0
xilLz4Compress_1  xilLz4Compress  entry_proc9                                                     34     29     0    0     0
xilLz4Compress_1  xilLz4Compress  mm2multStreamSimple_1_512_16_Pipeline_gmem_read                 545    128    0    0     0
xilLz4Compress_1  xilLz4Compress  mm2multStreamSimple_1_512_16_s                                  909    1465   0    0     0
xilLz4Compress_1  xilLz4Compress  mm2multStreamDownSizer_512_8_Pipeline_downsizer_assign          44     2299   0    0     0
xilLz4Compress_1  xilLz4Compress  mm2multStreamDownSizer_512_8_s                                  578    2395   0    0     0
xilLz4Compress_1  xilLz4Compress  mm2multStreamSize_8_1_512_16_s                                  1605   4521   0    0     0
xilLz4Compress_1  xilLz4Compress  lzCompress_6_4_65536_6_1_4096_64_Pipeline_dict_flush            15     59     0    0     0
xilLz4Compress_1  xilLz4Compress  lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_compress           2232   2675   0    0     0
xilLz4Compress_1  xilLz4Compress  lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_compress_leftover  14     100    0    0     0
xilLz4Compress_1  xilLz4Compress  lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_left_bytes         10     89     0    0     0
xilLz4Compress_1  xilLz4Compress  lzCompress_6_4_65536_6_1_4096_64_s                              2435   3287   0    0     8
xilLz4Compress_1  xilLz4Compress  lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter           262    421    0    0     0
xilLz4Compress_1  xilLz4Compress  lzBestMatchFilter_6_65536_s                                     504    682    0    0     0
xilLz4Compress_1  xilLz4Compress  lzBooster_255_16384_64_Pipeline_lz_booster                      390    686    0    4     0
xilLz4Compress_1  xilLz4Compress  lzBooster_255_16384_64_s                                        471    939    0    4     0
xilLz4Compress_1  xilLz4Compress  lz4CompressPart1_4096_1_6_Pipeline_lz4_divide                   167    320    0    0     0
xilLz4Compress_1  xilLz4Compress  lz4CompressPart1_4096_1_6                                       304    586    0    0     0
xilLz4Compress_1  xilLz4Compress  lz4CompressPart27_Pipeline_lz4_compress                         157    995    0    0     0
xilLz4Compress_1  xilLz4Compress  lz4CompressPart27                                               195    1134   0    0     0
xilLz4Compress_1  xilLz4Compress  lz4Compress_4096_1_s                                            622    1902   0    1     0
xilLz4Compress_1  xilLz4Compress  lz4Core                                                         4254   7019   0    5     8
xilLz4Compress_1  xilLz4Compress  entry_proc                                                      3      56     0    0     0
xilLz4Compress_1  xilLz4Compress  stream2mmUpsizer_8_512_16_Pipeline_stream_upsizer               582    6135   0    0     0
xilLz4Compress_1  xilLz4Compress  stream2mmUpsizer_8_512_16_s                                     608    6356   0    0     0
xilLz4Compress_1  xilLz4Compress  multStream2mmSize_16_512_1_Pipeline_gmem_write                  529    98     0    0     0
xilLz4Compress_1  xilLz4Compress  multStream2mmSize_16_512_1_s                                    846    942    0    0     0
xilLz4Compress_1  xilLz4Compress  multStream2MM_8_1_512_16_s                                      1513   8009   0    0     0
xilLz4Compress_1  xilLz4Compress  lz4                                                             7547   19831  0    5     8
xilLz4Compress_1  xilLz4Compress  xilLz4Compress                                                  13439  25761  0    37    8
-------------------------------------------------------------------------------
====================================================================
Version:    xcd v2023.1 (64-bit)
Copyright:  Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
Created:    Wed Jul 19 13:54:52 2023
====================================================================

1. Kernel and compute unit information
======================================

Compute Unit: xilLz4Compress_1
Kernel: xilLz4Compress
Base Address: 0x1400000
Clock Pin: ap_clk
Reset Pin: ap_rst_n

2. Interface Connections
========================

IP to Compute Unit
------------------
Source Pin: SLR0/M01_AXI
Destination Pin: xilLz4Compress_1/s_axi_control

Compute Unit to IP
------------------
Source Pin: xilLz4Compress_1/m_axi_gmem0
Destination Pin: hmss_0/S01_AXI

Source Pin: xilLz4Compress_1/m_axi_gmem1
Destination Pin: hmss_0/S02_AXI

3. Clock Connections
====================

Compute Unit: xilLz4Compress_1
Clock ID: 0
Platform Clock Frequency: 300.000000 MHz
Requested Kernel Clock Frequency: 300.000000 MHz
Achieved Kernel Clock Frequency: 300.000000 MHz
Source Pin: ulp_ucs/aclk_kernel_00
Destination Pin: xilLz4Compress_1/ap_clk

Clock Instance: ulp_ucs
Source Pin: ii_level0_wire/ulp_m_aclk_ctrl_00
Destination Pin: ulp_ucs/aclk_ctrl

Clock Instance: ulp_ucs
Source Pin: ii_level0_wire/ulp_m_aclk_freerun_ref_00
Destination Pin: ulp_ucs/aclk_freerun

Clock Instance: ulp_ucs
Source Pin: ii_level0_wire/ulp_m_aclk_freerun_ref_00
Destination Pin: ulp_ucs/aclk_hbm_refclk

Clock Instance: ulp_ucs
Source Pin: ii_level0_wire/ulp_m_aclk_pcie_00
Destination Pin: ulp_ucs/aclk_pcie

4. Reset Connections
====================

Compute Unit: xilLz4Compress_1
Source Pin: proc_sys_reset_kernel_slr0/peripheral_aresetn
Destination Pin: xilLz4Compress_1/ap_rst_n
Associated Clock Pin: xilLz4Compress_1/ap_clk

5. SLR Utilization per Compute Unit
===================================

Compute Unit: xilLz4Compress_1
+------------+-------+------+--------+--------+
| Site Type  |  SLR0 | SLR1 | SLR0 % | SLR1 % |
+------------+-------+------+--------+--------+
| LUT        |  9945 |    0 |   2.26 |   0.00 |
| LUTAsLogic |  7413 |    0 |   1.69 |   0.00 |
| LUTAsMem   |  2532 |    0 |   1.23 |   0.00 |
| REG        | 11712 |    0 |   1.33 |   0.00 |
| CARRY8     |   334 |    0 |   0.61 |   0.00 |
| F7MUX      |   353 |    0 |   0.16 |   0.00 |
| F8MUX      |    32 |    0 |   0.03 |   0.00 |
| F9MUX      |     0 |    0 |   0.00 |   0.00 |
| BRAM       |  21.5 |    0 |   3.20 |   0.00 |
| URAM       |     6 |    0 |   1.88 |   0.00 |
| DSPs       |     0 |    0 |   0.00 |   0.00 |
+------------+-------+------+--------+--------+

6. Compute Unit Utilization per SLR
===================================

SLR0
+------------+------------------+-----------+
| Site Type  | xilLz4Compress_1 | Available |
+------------+------------------+-----------+
| LUT        |             9945 |    439680 |
| LUTAsLogic |             7413 |    439680 |
| LUTAsMem   |             2532 |    205440 |
| REG        |            11712 |    879360 |
| CARRY8     |              334 |     54960 |
| F7MUX      |              353 |    219840 |
| F8MUX      |               32 |    109920 |
| F9MUX      |                0 |     54960 |
| BRAM       |             21.5 |       672 |
| URAM       |                6 |       320 |
| DSPs       |                0 |      2880 |
+------------+------------------+-----------+

SLR1
+------------+------------------+-----------+
| Site Type  | xilLz4Compress_1 | Available |
+------------+------------------+-----------+
| LUT        |                0 |    439680 |
| LUTAsLogic |                0 |    439680 |
| LUTAsMem   |                0 |    205440 |
| REG        |                0 |    879360 |
| CARRY8     |                0 |     54960 |
| F7MUX      |                0 |    219840 |
| F8MUX      |                0 |    109920 |
| F9MUX      |                0 |     54960 |
| BRAM       |                0 |       672 |
| URAM       |                0 |       320 |
| DSPs       |                0 |      2880 |
+------------+------------------+-----------+

====================================================================
Version:    xcd v2023.1 (64-bit)
Copyright:  Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
Created:    Wed Jul 19 12:10:28 2023
====================================================================

1. Kernel and compute unit information
======================================

Compute Unit: xilLz4Compress_1
Kernel: xilLz4Compress
Clock Pin: ap_clk
Reset Pin: ap_rst_n

2. Interface Connections
========================

IP to Compute Unit
------------------
Source Pin: SLR0/M01_AXI
Destination Pin: xilLz4Compress_1/s_axi_control

Compute Unit to IP
------------------
Source Pin: xilLz4Compress_1/m_axi_gmem0
Destination Pin: hmss_0/S01_AXI

Source Pin: xilLz4Compress_1/m_axi_gmem1
Destination Pin: hmss_0/S02_AXI

3. Clock Connections
====================

Compute Unit: xilLz4Compress_1
Clock ID: 0
Platform Clock Frequency: 300.000000 MHz
Source Pin: ulp_ucs/aclk_kernel_00
Destination Pin: xilLz4Compress_1/ap_clk

Clock Instance: ulp_ucs
Source Pin: ii_level0_wire/ulp_m_aclk_ctrl_00
Destination Pin: ulp_ucs/aclk_ctrl

Clock Instance: ulp_ucs
Source Pin: ii_level0_wire/ulp_m_aclk_freerun_ref_00
Destination Pin: ulp_ucs/aclk_freerun

Clock Instance: ulp_ucs
Source Pin: ii_level0_wire/ulp_m_aclk_freerun_ref_00
Destination Pin: ulp_ucs/aclk_hbm_refclk

Clock Instance: ulp_ucs
Source Pin: ii_level0_wire/ulp_m_aclk_pcie_00
Destination Pin: ulp_ucs/aclk_pcie

4. Reset Connections
====================

Compute Unit: xilLz4Compress_1
Source Pin: proc_sys_reset_kernel_slr0/peripheral_aresetn
Destination Pin: xilLz4Compress_1/ap_rst_n
Associated Clock Pin: xilLz4Compress_1/ap_clk

<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<html><head><meta content="text/html; charset=ISO-8859-1" http-equiv="content-type">
<title>Design Guidance Report</title>
<style>
/* Custom for rulecheck */
body {padding: 10px;}
table td,table th {padding: 5px;}
.ns-sort {cursor: ns-resize;}
/** 
 * The following is from xilinx.com/all.min.css 
 * NOTE: urls (images etc.) were removed 
 */
@charset "UTF-8";div.image{margin-bottom:20px;overflow:hidden}
div.image img{display:block}
div.image small{display:block}
div.textimage div.image{float:left;margin-bottom:8px !important}
div.textimage div.text .cq-placeholder{height:1.875rem}
div.textimage div.clear{clear:both}
div.search{padding:0 1px 0 0}
div.searchRight{border-left:1px solid #ddd;float:right;width:150px;padding-left:20px;padding-bottom:20px}
div.searchTrends{text-align:justify}
div.searchRight p{text-align:center;font-weight:bold;margin-bottom:5px}
div.search span.icon img{width:16px;height:16px}
#profile_view .form_leftcol{float:left;width:120px}
#profile_view .form_rightcol{float:left;clear:none}
#profile_view div.section{padding-bottom:0 !important}
ins.textAdded{color:#0c0}
del.textRemoved{color:#c00}
img.imageAdded{border:2px solid #0c0}
img.imageRemoved{border:2px solid #c00}
div.image{margin-bottom:20px;overflow:hidden}
div.image img{display:block}
div.image small{display:block}
div.download div.item{clear:both;margin:0 0 8px 0}
div.download span.icon img{width:16px;height:16px}
div.carousel{margin-top:7px;margin-bottom:7px}
.cq-carousel{position:relative;width:940px;height:270px;overflow:hidden}
.cq-carousel var{display:none}
.cq-carousel-banner-item{width:940px;height:270px;left:1000px;position:absolute;top:0;background-color:#eee;overflow:hidden}
.cq-carousel-banner-item img{width:940px;height:270px;background:no-repeat center center}
.par .cq-carousel-banner-item img{width:700px;height:245px;background:no-repeat center center}
.par .cq-carousel{width:700px;height:245px}
.par .cq-carousel-banner-item{width:700px;height:245px}
.cq-carousel-banner-item h3,.cq-carousel-banner-item p{padding:10px}
.cq-carousel-banner{position:absolute}
.cq-carousel-banner-switches,.cq-carousel-banner-switches-tl,.cq-carousel-banner-switches-tc,.cq-carousel-banner-switches-tr,.cq-carousel-banner-switches-bl,.cq-carousel-banner-switches-bc,.cq-carousel-banner-switches-br{position:absolute;width:100%;margin:0;padding:0}
.cq-carousel-banner-switches{display:none}
.cq-carousel-banner-switches-tl{top:0;left:0}
.cq-carousel-banner-switches-tc{top:0;left:0;text-align:center}
.cq-carousel-banner-switches-tr{top:0;left:0;text-align:right}
.cq-carousel-banner-switches-bl{bottom:0;left:0}
.cq-carousel-banner-switches-bc{bottom:0;left:0;text-align:center}
.cq-carousel-banner-switches-br{bottom:0;left:0;text-align:right}
.cq-carousel-banner-switch{display:inline-block;margin:8px;padding:0}
.cq-carousel-banner-switch-br{position:absolute;margin:0;padding:0;bottom:0;right:8px}
.cq-carousel-banner-switch-bl{position:absolute;margin:0;padding:0;bottom:0;left:8px}
.cq-carousel-controls a.cq-carousel-active{visibility:visible}
a.cq-carousel-control-prev{left:0;background-position:-24px 0}
a.cq-carousel-control-prev:hover{left:0;background-position:-72px 0}
a.cq-carousel-control-next{right:0}
a.cq-carousel-control-next:hover{right:0;background-position:-48px 0}
.cq-carousel-banner-switch a img{width:25px;height:25px;vertical-align:top}
.cq-carousel-banner-switch a.cq-carousel-active,.cq-carousel-banner-switch a:hover{background-position:-25px 0}
.cq-carousel-banner-switch li{background:none !important;display:inline-block;list-style:none;float:left}
.form_section{width:300px;float:none}
.form_section form{float:left;width:300px}
.form_section fieldset{width:300px;float:left}
.form_section input{width:175px;padding-left:5px;padding-right:5px;border:0;background:0;padding-top:4px;font-size:11px;color:#999}
form .form_row{display:block;font-size:13px;line-height:24px;color:#666;clear:both}
form .form_field_checkbox,form .form_field_radio{margin-left:20px}
form .form_field_textarea{width:698px}
form .form_row_description{font-size:11px;line-height:12px;clear:both;color:#666}
form .form_rightcol{clear:both}
form .form_rightcolnobr{clear:none;float:right;margin-bottom:15px}
form .form_rightcolnooverflow{overflow:hidden}
form .form_rightcolmark{color:red;font-weight:bold}
form .title{padding-top:10px}
form .form_leftcolmark{color:red}
form .form_leftcollabel{float:left;font-weight:bold}
form .form_leftcolmark{float:left;padding-left:2px;font-weight:bold}
form .form_leftcolnobr{float:left;margin-bottom:15px}
form .form_captcha_input{float:left;width:170px}
form .form_captcha_input input{width:170px}
form .form_captcha_img{float:left;padding-left:16px}
form .form_captcha_refresh{float:right}
form .form_captchatimer{float:left;border:1px solid #ccc}
form .form_captchatimer_bar{float:left;background-color:#ccc;height:8px}
form .customer_survey_submit{float:right;margin-top:28px}
form .form_field_text{width:334px;margin-bottom:4px}
form .form_field_text.form_field_multivalued{width:314px}
form .form_field_select{width:340px}
form .form_error{color:red;font-weight:bold}
form div.section{padding-bottom:10px}
form div.colctrl.section{padding-bottom:0 !important}
form SPAN.mr_write{display:inline-block;width:16px;text-align:right;vertical-align:top}
form div.address div.form_row{margin-bottom:12px}
form div.form_address_state{display:inline-block}
form input.form_address_state{width:204px}
form div.form_address_zip{display:inline-block;padding-left:20px}
form input.form_address_zip{width:80px}
form div.creditcard div.form_row{margin-bottom:12px}
form div.form_cc_expiry_month,form div.form_cc_expiry_year,form div.form_cc_security_code{display:inline-block}
form input.form_cc_expiry_month,form input.form_cc_expiry_year{width:40px}
form div.form_cc_expiry_separator{display:inline-block;font-size:150%;padding-right:6px}
form input.form_cc_ccv{width:70px}
.com{color:#93a1a1}
.lit{color:#195f91}
.pun,.opn,.clo{color:#93a1a1}
.fun{color:#dc322f}
.str,.atv{color:#D14}
.kwd,.linenums .tag{color:#1e347b}
.typ,.atn,.dec,.var{color:teal}
.pln{color:#48484c}
.prettyprint{padding:8px;background-color:#f7f7f9;border:1px solid #e1e1e8}
.prettyprint.linenums{-webkit-box-shadow:inset 40px 0 0 #fbfbfc,inset 41px 0 0 #ececf0;-moz-box-shadow:inset 40px 0 0 #fbfbfc,inset 41px 0 0 #ececf0;box-shadow:inset 40px 0 0 #fbfbfc,inset 41px 0 0 #ececf0}
ol.linenums{margin:0 0 0 33px}
ol.linenums li{padding-left:12px;color:#bebec5;line-height:18px;text-shadow:0 1px 0 #fff}
/*! normalize.css v3.0.2 | MIT License | git.io/normalize */html{font-family:sans-serif;-ms-text-size-adjust:100%;-webkit-text-size-adjust:100%}
body{margin:0}
article,aside,details,figcaption,figure,footer,header,hgroup,main,menu,nav,section,summary{display:block}
audio,canvas,progress,video{display:inline-block;vertical-align:baseline}
audio:not([controls]){display:none;height:0}
[hidden],template{display:none}
a{background-color:transparent}
a:active,a:hover{outline:0}
abbr[title]{border-bottom:1px dotted}
b,strong{font-weight:bold}
dfn{font-style:italic}
h1{font-size:2em;margin:.67em 0}
mark{background:#ff0;color:#000}
small{font-size:80%}
sub,sup{font-size:75%;line-height:0;position:relative;vertical-align:baseline}
sup{top:-0.5em}
sub{bottom:-0.25em}
img{border:0}
svg:not(:root){overflow:hidden}
figure{margin:1em 40px}
hr{-moz-box-sizing:content-box;box-sizing:content-box;height:0}
pre{overflow:auto}
code,kbd,pre,samp{font-family:monospace,monospace;font-size:1em}
button,input,optgroup,select,textarea{color:inherit;font:inherit;margin:0}
button{overflow:visible}
button,select{text-transform:none}
button,html input[type="button"],input[type="reset"],input[type="submit"]{-webkit-appearance:button;cursor:pointer}
button[disabled],html input[disabled]{cursor:default}
button::-moz-focus-inner,input::-moz-focus-inner{border:0;padding:0}
input{line-height:normal}
input[type="checkbox"],input[type="radio"]{box-sizing:border-box;padding:0}
input[type="number"]::-webkit-inner-spin-button,input[type="number"]::-webkit-outer-spin-button{height:auto}
input[type="search"]{-webkit-appearance:textfield;-moz-box-sizing:content-box;-webkit-box-sizing:content-box;box-sizing:content-box}
input[type="search"]::-webkit-search-cancel-button,input[type="search"]::-webkit-search-decoration{-webkit-appearance:none}
fieldset{border:1px solid silver;margin:0 2px;padding:.35em .625em .75em}
legend{border:0;padding:0}
textarea{overflow:auto}
optgroup{font-weight:bold}
table{border-collapse:collapse;border-spacing:0}
td,th{padding:0}
/*! Source: https://github.com/h5bp/html5-boilerplate/blob/master/src/css/main.css */@media print{*,*:before,*:after{background:transparent !important;color:#000 !important;box-shadow:none !important;text-shadow:none !important}
a,a:visited{text-decoration:underline}
a[href]:after{content:" (" attr(href) ")"}
abbr[title]:after{content:" (" attr(title) ")"}
a[href^="#"]:after,a[href^="javascript:"]:after{content:""}
pre,blockquote{border:1px solid #999;page-break-inside:avoid}
thead{display:table-header-group}
tr,img{page-break-inside:avoid}
img{max-width:100% !important}
p,h2,h3{orphans:3;widows:3}
h2,h3{page-break-after:avoid}
select{background:#fff !important}
.navbar{display:none}
.btn>.caret,.dropup>.btn>.caret{border-top-color:#000 !important}
.label{border:1px solid #000}
.table{border-collapse:collapse !important}
.table td,.table th{background-color:#fff !important}
.table-bordered th,.table-bordered td{border:1px solid #ddd !important}
}
*{-webkit-box-sizing:border-box;-moz-box-sizing:border-box;box-sizing:border-box}
*:before,*:after{-webkit-box-sizing:border-box;-moz-box-sizing:border-box;box-sizing:border-box}
html{font-size:10px;-webkit-tap-highlight-color:rgba(0,0,0,0)}
body{font-family:"Helvetica Neue",Helvetica,Arial,sans-serif;font-size:14px;line-height:1.42857143;color:#333;background-color:#fff}
input,button,select,textarea{font-family:inherit;font-size:inherit;line-height:inherit}
a{color:#337ab7;text-decoration:none}
a:hover,a:focus{color:#23527c;text-decoration:underline}
a:focus{outline:thin dotted;outline:5px auto -webkit-focus-ring-color;outline-offset:-2px}
figure{margin:0}
img{vertical-align:middle}
.img-responsive,.thumbnail>img,.thumbnail a>img,.carousel-inner>.item>img,.carousel-inner>.item>a>img{display:block;max-width:100%;height:auto}
.img-rounded{border-radius:6px}
.img-thumbnail{padding:4px;line-height:1.42857143;background-color:#fff;border:1px solid #ddd;border-radius:4px;-webkit-transition:all .2s ease-in-out;-o-transition:all .2s ease-in-out;transition:all .2s ease-in-out;display:inline-block;max-width:100%;height:auto}
.img-circle{border-radius:50%}
hr{margin-top:20px;margin-bottom:20px;border:0;border-top:1px solid #eee}
.sr-only{position:absolute;width:1px;height:1px;margin:-1px;padding:0;overflow:hidden;clip:rect(0,0,0,0);border:0}
.sr-only-focusable:active,.sr-only-focusable:focus{position:static;width:auto;height:auto;margin:0;overflow:visible;clip:auto}
[role="button"]{cursor:pointer}
h1,h2,h3,h4,h5,h6,.h1,.h2,.h3,.h4,.h5,.h6{font-family:inherit;font-weight:500;line-height:1.1;color:inherit}
h1 small,h2 small,h3 small,h4 small,h5 small,h6 small,.h1 small,.h2 small,.h3 small,.h4 small,.h5 small,.h6 small,h1 .small,h2 .small,h3 .small,h4 .small,h5 .small,h6 .small,.h1 .small,.h2 .small,.h3 .small,.h4 .small,.h5 .small,.h6 .small{font-weight:normal;line-height:1;color:#777}
h1,.h1,h2,.h2,h3,.h3{margin-top:20px;margin-bottom:10px}
h1 small,.h1 small,h2 small,.h2 small,h3 small,.h3 small,h1 .small,.h1 .small,h2 .small,.h2 .small,h3 .small,.h3 .small{font-size:65%}
h4,.h4,h5,.h5,h6,.h6{margin-top:10px;margin-bottom:10px}
h4 small,.h4 small,h5 small,.h5 small,h6 small,.h6 small,h4 .small,.h4 .small,h5 .small,.h5 .small,h6 .small,.h6 .small{font-size:75%}
h1,.h1{font-size:36px}
h2,.h2{font-size:30px}
h3,.h3{font-size:24px}
h4,.h4{font-size:18px}
h5,.h5{font-size:14px}
h6,.h6{font-size:12px}
p{margin:0 0 10px}
.lead{margin-bottom:20px;font-size:16px;font-weight:300;line-height:1.4}
@media(min-width:768px){.lead{font-size:21px}
}
small,.small{font-size:85%}
mark,.mark{background-color:#fcf8e3;padding:.2em}
.text-left{text-align:left}
.text-right{text-align:right}
.text-center{text-align:center}
.text-justify{text-align:justify}
.text-nowrap{white-space:nowrap}
.text-lowercase{text-transform:lowercase}
.text-uppercase{text-transform:uppercase}
.text-capitalize{text-transform:capitalize}
.text-muted{color:#777}
.text-primary{color:#337ab7}
a.text-primary:hover{color:#286090}
.text-success{color:#3c763d}
a.text-success:hover{color:#2b542c}
.text-info{color:#31708f}
a.text-info:hover{color:#245269}
.text-warning{color:#8a6d3b}
a.text-warning:hover{color:#66512c}
.text-danger{color:#a94442}
a.text-danger:hover{color:#843534}
.bg-primary{color:#fff;background-color:#337ab7}
a.bg-primary:hover{background-color:#286090}
.bg-success{background-color:#dff0d8}
a.bg-success:hover{background-color:#c1e2b3}
.bg-info{background-color:#d9edf7}
a.bg-info:hover{background-color:#afd9ee}
.bg-warning{background-color:#fcf8e3}
a.bg-warning:hover{background-color:#f7ecb5}
.bg-danger{background-color:#f2dede}
a.bg-danger:hover{background-color:#e4b9b9}
.page-header{padding-bottom:9px;margin:40px 0 20px;border-bottom:1px solid #eee}
ul,ol{margin-top:0;margin-bottom:10px}
ul ul,ol ul,ul ol,ol ol{margin-bottom:0}
.list-unstyled{padding-left:0;list-style:none}
.list-inline{padding-left:0;list-style:none;margin-left:-5px}
.list-inline>li{display:inline-block;padding-left:5px;padding-right:5px}
dl{margin-top:0;margin-bottom:20px}
dt,dd{line-height:1.42857143}
dt{font-weight:bold}
dd{margin-left:0}
@media(min-width:768px){.dl-horizontal dt{float:left;width:160px;clear:left;text-align:right;overflow:hidden;text-overflow:ellipsis;white-space:nowrap}
.dl-horizontal dd{margin-left:180px}
}
abbr[title],abbr[data-original-title]{cursor:help;border-bottom:1px dotted #777}
.initialism{font-size:90%;text-transform:uppercase}
blockquote{padding:10px 20px;margin:0 0 20px;font-size:17.5px;border-left:5px solid #eee}
blockquote p:last-child,blockquote ul:last-child,blockquote ol:last-child{margin-bottom:0}
blockquote footer,blockquote small,blockquote .small{display:block;font-size:80%;line-height:1.42857143;color:#777}
blockquote footer:before,blockquote small:before,blockquote .small:before{content:'\2014 \00A0'}
.blockquote-reverse,blockquote.pull-right{padding-right:15px;padding-left:0;border-right:5px solid #eee;border-left:0;text-align:right}
.blockquote-reverse footer:before,blockquote.pull-right footer:before,.blockquote-reverse small:before,blockquote.pull-right small:before,.blockquote-reverse .small:before,blockquote.pull-right .small:before{content:''}
.blockquote-reverse footer:after,blockquote.pull-right footer:after,.blockquote-reverse small:after,blockquote.pull-right small:after,.blockquote-reverse .small:after,blockquote.pull-right .small:after{content:'\00A0 \2014'}
address{margin-bottom:20px;font-style:normal;line-height:1.42857143}
code,kbd,pre,samp{font-family:Menlo,Monaco,Consolas,"Courier New",monospace}
code{padding:2px 4px;font-size:90%;color:#c7254e;background-color:#f9f2f4;border-radius:4px}
kbd{padding:2px 4px;font-size:90%;color:#fff;background-color:#333;border-radius:3px;box-shadow:inset 0 -1px 0 rgba(0,0,0,0.25)}
kbd kbd{padding:0;font-size:100%;font-weight:bold;box-shadow:none}
pre{display:block;padding:9.5px;margin:0 0 10px;font-size:13px;line-height:1.42857143;word-break:break-all;word-wrap:break-word;color:#333;background-color:#f5f5f5;border:1px solid #ccc;border-radius:4px}
pre code{padding:0;font-size:inherit;color:inherit;white-space:pre-wrap;background-color:transparent;border-radius:0}
.pre-scrollable{max-height:340px;overflow-y:scroll}
.container{margin-right:auto;margin-left:auto;padding-left:15px;padding-right:15px}
@media(min-width:768px){.container{width:750px}
}
@media(min-width:992px){.container{width:970px}
}
@media(min-width:1200px){.container{width:1170px}
}
.container-fluid{margin-right:auto;margin-left:auto;padding-left:15px;padding-right:15px}
.row{margin-left:-15px;margin-right:-15px}
.col-xs-1,.col-sm-1,.col-md-1,.col-lg-1,.col-xs-2,.col-sm-2,.col-md-2,.col-lg-2,.col-xs-3,.col-sm-3,.col-md-3,.col-lg-3,.col-xs-4,.col-sm-4,.col-md-4,.col-lg-4,.col-xs-5,.col-sm-5,.col-md-5,.col-lg-5,.col-xs-6,.col-sm-6,.col-md-6,.col-lg-6,.col-xs-7,.col-sm-7,.col-md-7,.col-lg-7,.col-xs-8,.col-sm-8,.col-md-8,.col-lg-8,.col-xs-9,.col-sm-9,.col-md-9,.col-lg-9,.col-xs-10,.col-sm-10,.col-md-10,.col-lg-10,.col-xs-11,.col-sm-11,.col-md-11,.col-lg-11,.col-xs-12,.col-sm-12,.col-md-12,.col-lg-12{position:relative;min-height:1px;padding-left:15px;padding-right:15px}
.col-xs-1,.col-xs-2,.col-xs-3,.col-xs-4,.col-xs-5,.col-xs-6,.col-xs-7,.col-xs-8,.col-xs-9,.col-xs-10,.col-xs-11,.col-xs-12{float:left}
.col-xs-12{width:100%}
.col-xs-11{width:91.66666667%}
.col-xs-10{width:83.33333333%}
.col-xs-9{width:75%}
.col-xs-8{width:66.66666667%}
.col-xs-7{width:58.33333333%}
.col-xs-6{width:50%}
.col-xs-5{width:41.66666667%}
.col-xs-4{width:33.33333333%}
.col-xs-3{width:25%}
.col-xs-2{width:16.66666667%}
.col-xs-1{width:8.33333333%}
.col-xs-pull-12{right:100%}
.col-xs-pull-11{right:91.66666667%}
.col-xs-pull-10{right:83.33333333%}
.col-xs-pull-9{right:75%}
.col-xs-pull-8{right:66.66666667%}
.col-xs-pull-7{right:58.33333333%}
.col-xs-pull-6{right:50%}
.col-xs-pull-5{right:41.66666667%}
.col-xs-pull-4{right:33.33333333%}
.col-xs-pull-3{right:25%}
.col-xs-pull-2{right:16.66666667%}
.col-xs-pull-1{right:8.33333333%}
.col-xs-pull-0{right:auto}
.col-xs-push-12{left:100%}
.col-xs-push-11{left:91.66666667%}
.col-xs-push-10{left:83.33333333%}
.col-xs-push-9{left:75%}
.col-xs-push-8{left:66.66666667%}
.col-xs-push-7{left:58.33333333%}
.col-xs-push-6{left:50%}
.col-xs-push-5{left:41.66666667%}
.col-xs-push-4{left:33.33333333%}
.col-xs-push-3{left:25%}
.col-xs-push-2{left:16.66666667%}
.col-xs-push-1{left:8.33333333%}
.col-xs-push-0{left:auto}
.col-xs-offset-12{margin-left:100%}
.col-xs-offset-11{margin-left:91.66666667%}
.col-xs-offset-10{margin-left:83.33333333%}
.col-xs-offset-9{margin-left:75%}
.col-xs-offset-8{margin-left:66.66666667%}
.col-xs-offset-7{margin-left:58.33333333%}
.col-xs-offset-6{margin-left:50%}
.col-xs-offset-5{margin-left:41.66666667%}
.col-xs-offset-4{margin-left:33.33333333%}
.col-xs-offset-3{margin-left:25%}
.col-xs-offset-2{margin-left:16.66666667%}
.col-xs-offset-1{margin-left:8.33333333%}
.col-xs-offset-0{margin-left:0}
@media(min-width:768px){.col-sm-1,.col-sm-2,.col-sm-3,.col-sm-4,.col-sm-5,.col-sm-6,.col-sm-7,.col-sm-8,.col-sm-9,.col-sm-10,.col-sm-11,.col-sm-12{float:left}
.col-sm-12{width:100%}
.col-sm-11{width:91.66666667%}
.col-sm-10{width:83.33333333%}
.col-sm-9{width:75%}
.col-sm-8{width:66.66666667%}
.col-sm-7{width:58.33333333%}
.col-sm-6{width:50%}
.col-sm-5{width:41.66666667%}
.col-sm-4{width:33.33333333%}
.col-sm-3{width:25%}
.col-sm-2{width:16.66666667%}
.col-sm-1{width:8.33333333%}
.col-sm-pull-12{right:100%}
.col-sm-pull-11{right:91.66666667%}
.col-sm-pull-10{right:83.33333333%}
.col-sm-pull-9{right:75%}
.col-sm-pull-8{right:66.66666667%}
.col-sm-pull-7{right:58.33333333%}
.col-sm-pull-6{right:50%}
.col-sm-pull-5{right:41.66666667%}
.col-sm-pull-4{right:33.33333333%}
.col-sm-pull-3{right:25%}
.col-sm-pull-2{right:16.66666667%}
.col-sm-pull-1{right:8.33333333%}
.col-sm-pull-0{right:auto}
.col-sm-push-12{left:100%}
.col-sm-push-11{left:91.66666667%}
.col-sm-push-10{left:83.33333333%}
.col-sm-push-9{left:75%}
.col-sm-push-8{left:66.66666667%}
.col-sm-push-7{left:58.33333333%}
.col-sm-push-6{left:50%}
.col-sm-push-5{left:41.66666667%}
.col-sm-push-4{left:33.33333333%}
.col-sm-push-3{left:25%}
.col-sm-push-2{left:16.66666667%}
.col-sm-push-1{left:8.33333333%}
.col-sm-push-0{left:auto}
.col-sm-offset-12{margin-left:100%}
.col-sm-offset-11{margin-left:91.66666667%}
.col-sm-offset-10{margin-left:83.33333333%}
.col-sm-offset-9{margin-left:75%}
.col-sm-offset-8{margin-left:66.66666667%}
.col-sm-offset-7{margin-left:58.33333333%}
.col-sm-offset-6{margin-left:50%}
.col-sm-offset-5{margin-left:41.66666667%}
.col-sm-offset-4{margin-left:33.33333333%}
.col-sm-offset-3{margin-left:25%}
.col-sm-offset-2{margin-left:16.66666667%}
.col-sm-offset-1{margin-left:8.33333333%}
.col-sm-offset-0{margin-left:0}
}
@media(min-width:992px){.col-md-1,.col-md-2,.col-md-3,.col-md-4,.col-md-5,.col-md-6,.col-md-7,.col-md-8,.col-md-9,.col-md-10,.col-md-11,.col-md-12{float:left}
.col-md-12{width:100%}
.col-md-11{width:91.66666667%}
.col-md-10{width:83.33333333%}
.col-md-9{width:75%}
.col-md-8{width:66.66666667%}
.col-md-7{width:58.33333333%}
.col-md-6{width:50%}
.col-md-5{width:41.66666667%}
.col-md-4{width:33.33333333%}
.col-md-3{width:25%}
.col-md-2{width:16.66666667%}
.col-md-1{width:8.33333333%}
.col-md-pull-12{right:100%}
.col-md-pull-11{right:91.66666667%}
.col-md-pull-10{right:83.33333333%}
.col-md-pull-9{right:75%}
.col-md-pull-8{right:66.66666667%}
.col-md-pull-7{right:58.33333333%}
.col-md-pull-6{right:50%}
.col-md-pull-5{right:41.66666667%}
.col-md-pull-4{right:33.33333333%}
.col-md-pull-3{right:25%}
.col-md-pull-2{right:16.66666667%}
.col-md-pull-1{right:8.33333333%}
.col-md-pull-0{right:auto}
.col-md-push-12{left:100%}
.col-md-push-11{left:91.66666667%}
.col-md-push-10{left:83.33333333%}
.col-md-push-9{left:75%}
.col-md-push-8{left:66.66666667%}
.col-md-push-7{left:58.33333333%}
.col-md-push-6{left:50%}
.col-md-push-5{left:41.66666667%}
.col-md-push-4{left:33.33333333%}
.col-md-push-3{left:25%}
.col-md-push-2{left:16.66666667%}
.col-md-push-1{left:8.33333333%}
.col-md-push-0{left:auto}
.col-md-offset-12{margin-left:100%}
.col-md-offset-11{margin-left:91.66666667%}
.col-md-offset-10{margin-left:83.33333333%}
.col-md-offset-9{margin-left:75%}
.col-md-offset-8{margin-left:66.66666667%}
.col-md-offset-7{margin-left:58.33333333%}
.col-md-offset-6{margin-left:50%}
.col-md-offset-5{margin-left:41.66666667%}
.col-md-offset-4{margin-left:33.33333333%}
.col-md-offset-3{margin-left:25%}
.col-md-offset-2{margin-left:16.66666667%}
.col-md-offset-1{margin-left:8.33333333%}
.col-md-offset-0{margin-left:0}
}
@media(min-width:1200px){.col-lg-1,.col-lg-2,.col-lg-3,.col-lg-4,.col-lg-5,.col-lg-6,.col-lg-7,.col-lg-8,.col-lg-9,.col-lg-10,.col-lg-11,.col-lg-12{float:left}
.col-lg-12{width:100%}
.col-lg-11{width:91.66666667%}
.col-lg-10{width:83.33333333%}
.col-lg-9{width:75%}
.col-lg-8{width:66.66666667%}
.col-lg-7{width:58.33333333%}
.col-lg-6{width:50%}
.col-lg-5{width:41.66666667%}
.col-lg-4{width:33.33333333%}
.col-lg-3{width:25%}
.col-lg-2{width:16.66666667%}
.col-lg-1{width:8.33333333%}
.col-lg-pull-12{right:100%}
.col-lg-pull-11{right:91.66666667%}
.col-lg-pull-10{right:83.33333333%}
.col-lg-pull-9{right:75%}
.col-lg-pull-8{right:66.66666667%}
.col-lg-pull-7{right:58.33333333%}
.col-lg-pull-6{right:50%}
.col-lg-pull-5{right:41.66666667%}
.col-lg-pull-4{right:33.33333333%}
.col-lg-pull-3{right:25%}
.col-lg-pull-2{right:16.66666667%}
.col-lg-pull-1{right:8.33333333%}
.col-lg-pull-0{right:auto}
.col-lg-push-12{left:100%}
.col-lg-push-11{left:91.66666667%}
.col-lg-push-10{left:83.33333333%}
.col-lg-push-9{left:75%}
.col-lg-push-8{left:66.66666667%}
.col-lg-push-7{left:58.33333333%}
.col-lg-push-6{left:50%}
.col-lg-push-5{left:41.66666667%}
.col-lg-push-4{left:33.33333333%}
.col-lg-push-3{left:25%}
.col-lg-push-2{left:16.66666667%}
.col-lg-push-1{left:8.33333333%}
.col-lg-push-0{left:auto}
.col-lg-offset-12{margin-left:100%}
.col-lg-offset-11{margin-left:91.66666667%}
.col-lg-offset-10{margin-left:83.33333333%}
.col-lg-offset-9{margin-left:75%}
.col-lg-offset-8{margin-left:66.66666667%}
.col-lg-offset-7{margin-left:58.33333333%}
.col-lg-offset-6{margin-left:50%}
.col-lg-offset-5{margin-left:41.66666667%}
.col-lg-offset-4{margin-left:33.33333333%}
.col-lg-offset-3{margin-left:25%}
.col-lg-offset-2{margin-left:16.66666667%}
.col-lg-offset-1{margin-left:8.33333333%}
.col-lg-offset-0{margin-left:0}
}
table{background-color:transparent}
caption{padding-top:8px;padding-bottom:8px;color:#777;text-align:left}
th{text-align:left}
.table{width:100%;max-width:100%;margin-bottom:20px}
.table>thead>tr>th,.table>tbody>tr>th,.table>tfoot>tr>th,.table>thead>tr>td,.table>tbody>tr>td,.table>tfoot>tr>td{padding:8px;line-height:1.42857143;vertical-align:top;border-top:1px solid #ddd}
.table>thead>tr>th{vertical-align:bottom;border-bottom:2px solid #ddd}
.table>caption+thead>tr:first-child>th,.table>colgroup+thead>tr:first-child>th,.table>thead:first-child>tr:first-child>th,.table>caption+thead>tr:first-child>td,.table>colgroup+thead>tr:first-child>td,.table>thead:first-child>tr:first-child>td{border-top:0}
.table>tbody+tbody{border-top:2px solid #ddd}
.table .table{background-color:#fff}
.table-condensed>thead>tr>th,.table-condensed>tbody>tr>th,.table-condensed>tfoot>tr>th,.table-condensed>thead>tr>td,.table-condensed>tbody>tr>td,.table-condensed>tfoot>tr>td{padding:5px}
.table-bordered{border:1px solid #ddd}
.table-bordered>thead>tr>th,.table-bordered>tbody>tr>th,.table-bordered>tfoot>tr>th,.table-bordered>thead>tr>td,.table-bordered>tbody>tr>td,.table-bordered>tfoot>tr>td{border:1px solid #ddd}
.table-bordered>thead>tr>th,.table-bordered>thead>tr>td{border-bottom-width:2px}
.table-striped>tbody>tr:nth-of-type(odd){background-color:#f9f9f9}
.table-hover>tbody>tr:hover{background-color:#f5f5f5}
table col[class*="col-"]{position:static;float:none;display:table-column}
table td[class*="col-"],table th[class*="col-"]{position:static;float:none;display:table-cell}
.table>thead>tr>td.active,.table>tbody>tr>td.active,.table>tfoot>tr>td.active,.table>thead>tr>th.active,.table>tbody>tr>th.active,.table>tfoot>tr>th.active,.table>thead>tr.active>td,.table>tbody>tr.active>td,.table>tfoot>tr.active>td,.table>thead>tr.active>th,.table>tbody>tr.active>th,.table>tfoot>tr.active>th{background-color:#f5f5f5}
.table-hover>tbody>tr>td.active:hover,.table-hover>tbody>tr>th.active:hover,.table-hover>tbody>tr.active:hover>td,.table-hover>tbody>tr:hover>.active,.table-hover>tbody>tr.active:hover>th{background-color:#e8e8e8}
.table>thead>tr>td.success,.table>tbody>tr>td.success,.table>tfoot>tr>td.success,.table>thead>tr>th.success,.table>tbody>tr>th.success,.table>tfoot>tr>th.success,.table>thead>tr.success>td,.table>tbody>tr.success>td,.table>tfoot>tr.success>td,.table>thead>tr.success>th,.table>tbody>tr.success>th,.table>tfoot>tr.success>th{background-color:#dff0d8}
.table-hover>tbody>tr>td.success:hover,.table-hover>tbody>tr>th.success:hover,.table-hover>tbody>tr.success:hover>td,.table-hover>tbody>tr:hover>.success,.table-hover>tbody>tr.success:hover>th{background-color:#d0e9c6}
.table>thead>tr>td.info,.table>tbody>tr>td.info,.table>tfoot>tr>td.info,.table>thead>tr>th.info,.table>tbody>tr>th.info,.table>tfoot>tr>th.info,.table>thead>tr.info>td,.table>tbody>tr.info>td,.table>tfoot>tr.info>td,.table>thead>tr.info>th,.table>tbody>tr.info>th,.table>tfoot>tr.info>th{background-color:#d9edf7}
.table-hover>tbody>tr>td.info:hover,.table-hover>tbody>tr>th.info:hover,.table-hover>tbody>tr.info:hover>td,.table-hover>tbody>tr:hover>.info,.table-hover>tbody>tr.info:hover>th{background-color:#c4e3f3}
.table>thead>tr>td.warning,.table>tbody>tr>td.warning,.table>tfoot>tr>td.warning,.table>thead>tr>th.warning,.table>tbody>tr>th.warning,.table>tfoot>tr>th.warning,.table>thead>tr.warning>td,.table>tbody>tr.warning>td,.table>tfoot>tr.warning>td,.table>thead>tr.warning>th,.table>tbody>tr.warning>th,.table>tfoot>tr.warning>th{background-color:#fcf8e3}
.table-hover>tbody>tr>td.warning:hover,.table-hover>tbody>tr>th.warning:hover,.table-hover>tbody>tr.warning:hover>td,.table-hover>tbody>tr:hover>.warning,.table-hover>tbody>tr.warning:hover>th{background-color:#faf2cc}
.table>thead>tr>td.danger,.table>tbody>tr>td.danger,.table>tfoot>tr>td.danger,.table>thead>tr>th.danger,.table>tbody>tr>th.danger,.table>tfoot>tr>th.danger,.table>thead>tr.danger>td,.table>tbody>tr.danger>td,.table>tfoot>tr.danger>td,.table>thead>tr.danger>th,.table>tbody>tr.danger>th,.table>tfoot>tr.danger>th{background-color:#f2dede}
.table-hover>tbody>tr>td.danger:hover,.table-hover>tbody>tr>th.danger:hover,.table-hover>tbody>tr.danger:hover>td,.table-hover>tbody>tr:hover>.danger,.table-hover>tbody>tr.danger:hover>th{background-color:#ebcccc}
.table-responsive{overflow-x:auto;min-height:.01%}
@media screen and (max-width:767px){.table-responsive{width:100%;margin-bottom:15px;overflow-y:hidden;-ms-overflow-style:-ms-autohiding-scrollbar;border:1px solid #ddd}
.table-responsive>.table{margin-bottom:0}
.table-responsive>.table>thead>tr>th,.table-responsive>.table>tbody>tr>th,.table-responsive>.table>tfoot>tr>th,.table-responsive>.table>thead>tr>td,.table-responsive>.table>tbody>tr>td,.table-responsive>.table>tfoot>tr>td{white-space:nowrap}
.table-responsive>.table-bordered{border:0}
.table-responsive>.table-bordered>thead>tr>th:first-child,.table-responsive>.table-bordered>tbody>tr>th:first-child,.table-responsive>.table-bordered>tfoot>tr>th:first-child,.table-responsive>.table-bordered>thead>tr>td:first-child,.table-responsive>.table-bordered>tbody>tr>td:first-child,.table-responsive>.table-bordered>tfoot>tr>td:first-child{border-left:0}
.table-responsive>.table-bordered>thead>tr>th:last-child,.table-responsive>.table-bordered>tbody>tr>th:last-child,.table-responsive>.table-bordered>tfoot>tr>th:last-child,.table-responsive>.table-bordered>thead>tr>td:last-child,.table-responsive>.table-bordered>tbody>tr>td:last-child,.table-responsive>.table-bordered>tfoot>tr>td:last-child{border-right:0}
.table-responsive>.table-bordered>tbody>tr:last-child>th,.table-responsive>.table-bordered>tfoot>tr:last-child>th,.table-responsive>.table-bordered>tbody>tr:last-child>td,.table-responsive>.table-bordered>tfoot>tr:last-child>td{border-bottom:0}
}
fieldset{padding:0;margin:0;border:0;min-width:0}
legend{display:block;width:100%;padding:0;margin-bottom:20px;font-size:21px;line-height:inherit;color:#333;border:0;border-bottom:1px solid #e5e5e5}
label{display:inline-block;max-width:100%;margin-bottom:5px;font-weight:bold}
input[type="search"]{-webkit-box-sizing:border-box;-moz-box-sizing:border-box;box-sizing:border-box}
input[type="radio"],input[type="checkbox"]{margin:4px 0 0;margin-top:1px \9;line-height:normal}
input[type="file"]{display:block}
input[type="range"]{display:block;width:100%}
select[multiple],select[size]{height:auto}
input[type="file"]:focus,input[type="radio"]:focus,input[type="checkbox"]:focus{outline:thin dotted;outline:5px auto -webkit-focus-ring-color;outline-offset:-2px}
output{display:block;padding-top:7px;font-size:14px;line-height:1.42857143;color:#555}
.form-control{display:block;width:100%;height:34px;padding:6px 12px;font-size:14px;line-height:1.42857143;color:#555;background-color:#fff;background-image:none;border:1px solid #ccc;border-radius:4px;-webkit-box-shadow:inset 0 1px 1px rgba(0,0,0,0.075);box-shadow:inset 0 1px 1px rgba(0,0,0,0.075);-webkit-transition:border-color ease-in-out .15s,box-shadow ease-in-out .15s;-o-transition:border-color ease-in-out .15s,box-shadow ease-in-out .15s;transition:border-color ease-in-out .15s,box-shadow ease-in-out .15s}
.form-control:focus{border-color:#66afe9;outline:0;-webkit-box-shadow:inset 0 1px 1px rgba(0,0,0,.075),0 0 8px rgba(102,175,233,0.6);box-shadow:inset 0 1px 1px rgba(0,0,0,.075),0 0 8px rgba(102,175,233,0.6)}
.form-control::-moz-placeholder{color:#999;opacity:1}
.form-control:-ms-input-placeholder{color:#999}
.form-control::-webkit-input-placeholder{color:#999}
.form-control[disabled],.form-control[readonly],fieldset[disabled] .form-control{background-color:#eee;opacity:1}
.form-control[disabled],fieldset[disabled] .form-control{cursor:not-allowed}
textarea.form-control{height:auto}
input[type="search"]{-webkit-appearance:none}
@media screen and (-webkit-min-device-pixel-ratio:0){input[type="date"],input[type="time"],input[type="datetime-local"],input[type="month"]{line-height:34px}
input[type="date"].input-sm,input[type="time"].input-sm,input[type="datetime-local"].input-sm,input[type="month"].input-sm,.input-group-sm input[type="date"],.input-group-sm input[type="time"],.input-group-sm input[type="datetime-local"],.input-group-sm input[type="month"]{line-height:30px}
input[type="date"].input-lg,input[type="time"].input-lg,input[type="datetime-local"].input-lg,input[type="month"].input-lg,.input-group-lg input[type="date"],.input-group-lg input[type="time"],.input-group-lg input[type="datetime-local"],.input-group-lg input[type="month"]{line-height:46px}
}
.form-group{margin-bottom:15px}
.radio,.checkbox{position:relative;display:block;margin-top:10px;margin-bottom:10px}
.radio label,.checkbox label{min-height:20px;padding-left:20px;margin-bottom:0;font-weight:normal;cursor:pointer}
.radio input[type="radio"],.radio-inline input[type="radio"],.checkbox input[type="checkbox"],.checkbox-inline input[type="checkbox"]{position:absolute;margin-left:-20px;margin-top:4px \9}
.radio+.radio,.checkbox+.checkbox{margin-top:-5px}
.radio-inline,.checkbox-inline{position:relative;display:inline-block;padding-left:20px;margin-bottom:0;vertical-align:middle;font-weight:normal;cursor:pointer}
.radio-inline+.radio-inline,.checkbox-inline+.checkbox-inline{margin-top:0;margin-left:10px}
input[type="radio"][disabled],input[type="checkbox"][disabled],input[type="radio"].disabled,input[type="checkbox"].disabled,fieldset[disabled] input[type="radio"],fieldset[disabled] input[type="checkbox"]{cursor:not-allowed}
.radio-inline.disabled,.checkbox-inline.disabled,fieldset[disabled] .radio-inline,fieldset[disabled] .checkbox-inline{cursor:not-allowed}
.radio.disabled label,.checkbox.disabled label,fieldset[disabled] .radio label,fieldset[disabled] .checkbox label{cursor:not-allowed}
.form-control-static{padding-top:7px;padding-bottom:7px;margin-bottom:0;min-height:34px}
.form-control-static.input-lg,.form-control-static.input-sm{padding-left:0;padding-right:0}
.input-sm{height:30px;padding:5px 10px;font-size:12px;line-height:1.5;border-radius:3px}
select.input-sm{height:30px;line-height:30px}
textarea.input-sm,select[multiple].input-sm{height:auto}
.form-group-sm .form-control{height:30px;padding:5px 10px;font-size:12px;line-height:1.5;border-radius:3px}
select.form-group-sm .form-control{height:30px;line-height:30px}
textarea.form-group-sm .form-control,select[multiple].form-group-sm .form-control{height:auto}
.form-group-sm .form-control-static{height:30px;padding:5px 10px;font-size:12px;line-height:1.5;min-height:32px}
.input-lg{height:46px;padding:10px 16px;font-size:18px;line-height:1.3333333;border-radius:6px}
select.input-lg{height:46px;line-height:46px}
textarea.input-lg,select[multiple].input-lg{height:auto}
.form-group-lg .form-control{height:46px;padding:10px 16px;font-size:18px;line-height:1.3333333;border-radius:6px}
select.form-group-lg .form-control{height:46px;line-height:46px}
textarea.form-group-lg .form-control,select[multiple].form-group-lg .form-control{height:auto}
.form-group-lg .form-control-static{height:46px;padding:10px 16px;font-size:18px;line-height:1.3333333;min-height:38px}
.has-feedback{position:relative}
.has-feedback .form-control{padding-right:42.5px}
.form-control-feedback{position:absolute;top:0;right:0;z-index:2;display:block;width:34px;height:34px;line-height:34px;text-align:center;pointer-events:none}
.input-lg+.form-control-feedback{width:46px;height:46px;line-height:46px}
.input-sm+.form-control-feedback{width:30px;height:30px;line-height:30px}
.has-success .help-block,.has-success .control-label,.has-success .radio,.has-success .checkbox,.has-success .radio-inline,.has-success .checkbox-inline,.has-success.radio label,.has-success.checkbox label,.has-success.radio-inline label,.has-success.checkbox-inline label{color:#3c763d}
.has-success .form-control{border-color:#3c763d;-webkit-box-shadow:inset 0 1px 1px rgba(0,0,0,0.075);box-shadow:inset 0 1px 1px rgba(0,0,0,0.075)}
.has-success .form-control:focus{border-color:#2b542c;-webkit-box-shadow:inset 0 1px 1px rgba(0,0,0,0.075),0 0 6px #67b168;box-shadow:inset 0 1px 1px rgba(0,0,0,0.075),0 0 6px #67b168}
.has-success .input-group-addon{color:#3c763d;border-color:#3c763d;background-color:#dff0d8}
.has-success .form-control-feedback{color:#3c763d}
.has-warning .help-block,.has-warning .control-label,.has-warning .radio,.has-warning .checkbox,.has-warning .radio-inline,.has-warning .checkbox-inline,.has-warning.radio label,.has-warning.checkbox label,.has-warning.radio-inline label,.has-warning.checkbox-inline label{color:#8a6d3b}
.has-warning .form-control{border-color:#8a6d3b;-webkit-box-shadow:inset 0 1px 1px rgba(0,0,0,0.075);box-shadow:inset 0 1px 1px rgba(0,0,0,0.075)}
.has-warning .form-control:focus{border-color:#66512c;-webkit-box-shadow:inset 0 1px 1px rgba(0,0,0,0.075),0 0 6px #c0a16b;box-shadow:inset 0 1px 1px rgba(0,0,0,0.075),0 0 6px #c0a16b}
.has-warning .input-group-addon{color:#8a6d3b;border-color:#8a6d3b;background-color:#fcf8e3}
.has-warning .form-control-feedback{color:#8a6d3b}
.has-error .help-block,.has-error .control-label,.has-error .radio,.has-error .checkbox,.has-error .radio-inline,.has-error .checkbox-inline,.has-error.radio label,.has-error.checkbox label,.has-error.radio-inline label,.has-error.checkbox-inline label{color:#a94442}
.has-error .form-control{border-color:#a94442;-webkit-box-shadow:inset 0 1px 1px rgba(0,0,0,0.075);box-shadow:inset 0 1px 1px rgba(0,0,0,0.075)}
.has-error .form-control:focus{border-color:#843534;-webkit-box-shadow:inset 0 1px 1px rgba(0,0,0,0.075),0 0 6px #ce8483;box-shadow:inset 0 1px 1px rgba(0,0,0,0.075),0 0 6px #ce8483}
.has-error .input-group-addon{color:#a94442;border-color:#a94442;background-color:#f2dede}
.has-error .form-control-feedback{color:#a94442}
.has-feedback label ~ .form-control-feedback{top:25px}
.has-feedback label.sr-only ~ .form-control-feedback{top:0}
.help-block{display:block;margin-top:5px;margin-bottom:10px;color:#737373}
@media(min-width:768px){.form-inline .form-group{display:inline-block;margin-bottom:0;vertical-align:middle}
.form-inline .form-control{display:inline-block;width:auto;vertical-align:middle}
.form-inline .form-control-static{display:inline-block}
.form-inline .input-group{display:inline-table;vertical-align:middle}
.form-inline .input-group .input-group-addon,.form-inline .input-group .input-group-btn,.form-inline .input-group .form-control{width:auto}
.form-inline .input-group>.form-control{width:100%}
.form-inline .control-label{margin-bottom:0;vertical-align:middle}
.form-inline .radio,.form-inline .checkbox{display:inline-block;margin-top:0;margin-bottom:0;vertical-align:middle}
.form-inline .radio label,.form-inline .checkbox label{padding-left:0}
.form-inline .radio input[type="radio"],.form-inline .checkbox input[type="checkbox"]{position:relative;margin-left:0}
.form-inline .has-feedback .form-control-feedback{top:0}
}
.form-horizontal .radio,.form-horizontal .checkbox,.form-horizontal .radio-inline,.form-horizontal .checkbox-inline{margin-top:0;margin-bottom:0;padding-top:7px}
.form-horizontal .radio,.form-horizontal .checkbox{min-height:27px}
.form-horizontal .form-group{margin-left:-15px;margin-right:-15px}
@media(min-width:768px){.form-horizontal .control-label{text-align:right;margin-bottom:0;padding-top:7px}
}
.form-horizontal .has-feedback .form-control-feedback{right:15px}
@media(min-width:768px){.form-horizontal .form-group-lg .control-label{padding-top:14.333333px}
}
@media(min-width:768px){.form-horizontal .form-group-sm .control-label{padding-top:6px}
}
.btn{display:inline-block;margin-bottom:0;font-weight:normal;text-align:center;vertical-align:middle;touch-action:manipulation;cursor:pointer;background-image:none;border:1px solid transparent;white-space:nowrap;padding:6px 12px;font-size:14px;line-height:1.42857143;border-radius:4px;-webkit-user-select:none;-moz-user-select:none;-ms-user-select:none;user-select:none}
.btn:focus,.btn:active:focus,.btn.active:focus,.btn.focus,.btn:active.focus,.btn.active.focus{outline:thin dotted;outline:5px auto -webkit-focus-ring-color;outline-offset:-2px}
.btn:hover,.btn:focus,.btn.focus{color:#333;text-decoration:none}
.btn:active,.btn.active{outline:0;background-image:none;-webkit-box-shadow:inset 0 3px 5px rgba(0,0,0,0.125);box-shadow:inset 0 3px 5px rgba(0,0,0,0.125)}
.btn.disabled,.btn[disabled],fieldset[disabled] .btn{cursor:not-allowed;pointer-events:none;opacity:.65;filter:alpha(opacity=65);-webkit-box-shadow:none;box-shadow:none}
.btn-default{color:#333;background-color:#fff;border-color:#ccc}
.btn-default:hover,.btn-default:focus,.btn-default.focus,.btn-default:active,.btn-default.active,.open>.dropdown-toggle.btn-default{color:#333;background-color:#e6e6e6;border-color:#adadad}
.btn-default:active,.btn-default.active,.open>.dropdown-toggle.btn-default{background-image:none}
.btn-default.disabled,.btn-default[disabled],fieldset[disabled] .btn-default,.btn-default.disabled:hover,.btn-default[disabled]:hover,fieldset[disabled] .btn-default:hover,.btn-default.disabled:focus,.btn-default[disabled]:focus,fieldset[disabled] .btn-default:focus,.btn-default.disabled.focus,.btn-default[disabled].focus,fieldset[disabled] .btn-default.focus,.btn-default.disabled:active,.btn-default[disabled]:active,fieldset[disabled] .btn-default:active,.btn-default.disabled.active,.btn-default[disabled].active,fieldset[disabled] .btn-default.active{background-color:#fff;border-color:#ccc}
.btn-default .badge{color:#fff;background-color:#333}
.btn-primary{color:#fff;background-color:#337ab7;border-color:#2e6da4}
.btn-primary:hover,.btn-primary:focus,.btn-primary.focus,.btn-primary:active,.btn-primary.active,.open>.dropdown-toggle.btn-primary{color:#fff;background-color:#286090;border-color:#204d74}
.btn-primary:active,.btn-primary.active,.open>.dropdown-toggle.btn-primary{background-image:none}
.btn-primary.disabled,.btn-primary[disabled],fieldset[disabled] .btn-primary,.btn-primary.disabled:hover,.btn-primary[disabled]:hover,fieldset[disabled] .btn-primary:hover,.btn-primary.disabled:focus,.btn-primary[disabled]:focus,fieldset[disabled] .btn-primary:focus,.btn-primary.disabled.focus,.btn-primary[disabled].focus,fieldset[disabled] .btn-primary.focus,.btn-primary.disabled:active,.btn-primary[disabled]:active,fieldset[disabled] .btn-primary:active,.btn-primary.disabled.active,.btn-primary[disabled].active,fieldset[disabled] .btn-primary.active{background-color:#337ab7;border-color:#2e6da4}
.btn-primary .badge{color:#337ab7;background-color:#fff}
.btn-success{color:#fff;background-color:#5cb85c;border-color:#4cae4c}
.btn-success:hover,.btn-success:focus,.btn-success.focus,.btn-success:active,.btn-success.active,.open>.dropdown-toggle.btn-success{color:#fff;background-color:#449d44;border-color:#398439}
.btn-success:active,.btn-success.active,.open>.dropdown-toggle.btn-success{background-image:none}
.btn-success.disabled,.btn-success[disabled],fieldset[disabled] .btn-success,.btn-success.disabled:hover,.btn-success[disabled]:hover,fieldset[disabled] .btn-success:hover,.btn-success.disabled:focus,.btn-success[disabled]:focus,fieldset[disabled] .btn-success:focus,.btn-success.disabled.focus,.btn-success[disabled].focus,fieldset[disabled] .btn-success.focus,.btn-success.disabled:active,.btn-success[disabled]:active,fieldset[disabled] .btn-success:active,.btn-success.disabled.active,.btn-success[disabled].active,fieldset[disabled] .btn-success.active{background-color:#5cb85c;border-color:#4cae4c}
.btn-success .badge{color:#5cb85c;background-color:#fff}
.btn-info{color:#fff;background-color:#5bc0de;border-color:#46b8da}
.btn-info:hover,.btn-info:focus,.btn-info.focus,.btn-info:active,.btn-info.active,.open>.dropdown-toggle.btn-info{color:#fff;background-color:#31b0d5;border-color:#269abc}
.btn-info:active,.btn-info.active,.open>.dropdown-toggle.btn-info{background-image:none}
.btn-info.disabled,.btn-info[disabled],fieldset[disabled] .btn-info,.btn-info.disabled:hover,.btn-info[disabled]:hover,fieldset[disabled] .btn-info:hover,.btn-info.disabled:focus,.btn-info[disabled]:focus,fieldset[disabled] .btn-info:focus,.btn-info.disabled.focus,.btn-info[disabled].focus,fieldset[disabled] .btn-info.focus,.btn-info.disabled:active,.btn-info[disabled]:active,fieldset[disabled] .btn-info:active,.btn-info.disabled.active,.btn-info[disabled].active,fieldset[disabled] .btn-info.active{background-color:#5bc0de;border-color:#46b8da}
.btn-info .badge{color:#5bc0de;background-color:#fff}
.btn-warning{color:#fff;background-color:#f0ad4e;border-color:#eea236}
.btn-warning:hover,.btn-warning:focus,.btn-warning.focus,.btn-warning:active,.btn-warning.active,.open>.dropdown-toggle.btn-warning{color:#fff;background-color:#ec971f;border-color:#d58512}
.btn-warning:active,.btn-warning.active,.open>.dropdown-toggle.btn-warning{background-image:none}
.btn-warning.disabled,.btn-warning[disabled],fieldset[disabled] .btn-warning,.btn-warning.disabled:hover,.btn-warning[disabled]:hover,fieldset[disabled] .btn-warning:hover,.btn-warning.disabled:focus,.btn-warning[disabled]:focus,fieldset[disabled] .btn-warning:focus,.btn-warning.disabled.focus,.btn-warning[disabled].focus,fieldset[disabled] .btn-warning.focus,.btn-warning.disabled:active,.btn-warning[disabled]:active,fieldset[disabled] .btn-warning:active,.btn-warning.disabled.active,.btn-warning[disabled].active,fieldset[disabled] .btn-warning.active{background-color:#f0ad4e;border-color:#eea236}
.btn-warning .badge{color:#f0ad4e;background-color:#fff}
.btn-danger{color:#fff;background-color:#d9534f;border-color:#d43f3a}
.btn-danger:hover,.btn-danger:focus,.btn-danger.focus,.btn-danger:active,.btn-danger.active,.open>.dropdown-toggle.btn-danger{color:#fff;background-color:#c9302c;border-color:#ac2925}
.btn-danger:active,.btn-danger.active,.open>.dropdown-toggle.btn-danger{background-image:none}
.btn-danger.disabled,.btn-danger[disabled],fieldset[disabled] .btn-danger,.btn-danger.disabled:hover,.btn-danger[disabled]:hover,fieldset[disabled] .btn-danger:hover,.btn-danger.disabled:focus,.btn-danger[disabled]:focus,fieldset[disabled] .btn-danger:focus,.btn-danger.disabled.focus,.btn-danger[disabled].focus,fieldset[disabled] .btn-danger.focus,.btn-danger.disabled:active,.btn-danger[disabled]:active,fieldset[disabled] .btn-danger:active,.btn-danger.disabled.active,.btn-danger[disabled].active,fieldset[disabled] .btn-danger.active{background-color:#d9534f;border-color:#d43f3a}
.btn-danger .badge{color:#d9534f;background-color:#fff}
.btn-link{color:#337ab7;font-weight:normal;border-radius:0}
.btn-link,.btn-link:active,.btn-link.active,.btn-link[disabled],fieldset[disabled] .btn-link{background-color:transparent;-webkit-box-shadow:none;box-shadow:none}
.btn-link,.btn-link:hover,.btn-link:focus,.btn-link:active{border-color:transparent}
.btn-link:hover,.btn-link:focus{color:#23527c;text-decoration:underline;background-color:transparent}
.btn-link[disabled]:hover,fieldset[disabled] .btn-link:hover,.btn-link[disabled]:focus,fieldset[disabled] .btn-link:focus{color:#777;text-decoration:none}
.btn-lg,.btn-group-lg>.btn{padding:10px 16px;font-size:18px;line-height:1.3333333;border-radius:6px}
.btn-sm,.btn-group-sm>.btn{padding:5px 10px;font-size:12px;line-height:1.5;border-radius:3px}
.btn-xs,.btn-group-xs>.btn{padding:1px 5px;font-size:12px;line-height:1.5;border-radius:3px}
.btn-block{display:block;width:100%}
.btn-block+.btn-block{margin-top:5px}
input[type="submit"].btn-block,input[type="reset"].btn-block,input[type="button"].btn-block{width:100%}
.fade{opacity:0;-webkit-transition:opacity .15s linear;-o-transition:opacity .15s linear;transition:opacity .15s linear}
.fade.in{opacity:1}
.collapse{display:none}
.collapse.in{display:block}
tr.collapse.in{display:table-row}
tbody.collapse.in{display:table-row-group}
.collapsing{position:relative;height:0;overflow:hidden;-webkit-transition-property:height,visibility;transition-property:height,visibility;-webkit-transition-duration:.35s;transition-duration:.35s;-webkit-transition-timing-function:ease;transition-timing-function:ease}
.caret{display:inline-block;width:0;height:0;margin-left:2px;vertical-align:middle;border-top:4px dashed;border-right:4px solid transparent;border-left:4px solid transparent}
.dropup,.dropdown{position:relative}
.dropdown-toggle:focus{outline:0}
.dropdown-menu{position:absolute;top:100%;left:0;z-index:1000;display:none;float:left;min-width:160px;padding:5px 0;margin:2px 0 0;list-style:none;font-size:14px;text-align:left;background-color:#fff;border:1px solid #ccc;border:1px solid rgba(0,0,0,0.15);border-radius:4px;-webkit-box-shadow:0 6px 12px rgba(0,0,0,0.175);box-shadow:0 6px 12px rgba(0,0,0,0.175);background-clip:padding-box}
.dropdown-menu.pull-right{right:0;left:auto}
.dropdown-menu .divider{height:1px;margin:9px 0;overflow:hidden;background-color:#e5e5e5}
.dropdown-menu>li>a{display:block;padding:3px 20px;clear:both;font-weight:normal;line-height:1.42857143;color:#333;white-space:nowrap}
.dropdown-menu>li>a:hover,.dropdown-menu>li>a:focus{text-decoration:none;color:#262626;background-color:#f5f5f5}
.dropdown-menu>.active>a,.dropdown-menu>.active>a:hover,.dropdown-menu>.active>a:focus{color:#fff;text-decoration:none;outline:0;background-color:#337ab7}
.dropdown-menu>.disabled>a,.dropdown-menu>.disabled>a:hover,.dropdown-menu>.disabled>a:focus{color:#777}
.dropdown-menu>.disabled>a:hover,.dropdown-menu>.disabled>a:focus{text-decoration:none;background-color:transparent;background-image:none;filter:progid:DXImageTransform.Microsoft.gradient(enabled = false);cursor:not-allowed}
.open>.dropdown-menu{display:block}
.open>a{outline:0}
.dropdown-menu-right{left:auto;right:0}
.dropdown-menu-left{left:0;right:auto}
.dropdown-header{display:block;padding:3px 20px;font-size:12px;line-height:1.42857143;color:#777;white-space:nowrap}
.dropdown-backdrop{position:fixed;left:0;right:0;bottom:0;top:0;z-index:990}
.pull-right>.dropdown-menu{right:0;left:auto}
.dropup .caret,.navbar-fixed-bottom .dropdown .caret{border-top:0;border-bottom:4px solid;content:""}
.dropup .dropdown-menu,.navbar-fixed-bottom .dropdown .dropdown-menu{top:auto;bottom:100%;margin-bottom:2px}
@media(min-width:768px){.navbar-right .dropdown-menu{left:auto;right:0}
.navbar-right .dropdown-menu-left{left:0;right:auto}
}
.btn-group,.btn-group-vertical{position:relative;display:inline-block;vertical-align:middle}
.btn-group>.btn,.btn-group-vertical>.btn{position:relative;float:left}
.btn-group>.btn:hover,.btn-group-vertical>.btn:hover,.btn-group>.btn:focus,.btn-group-vertical>.btn:focus,.btn-group>.btn:active,.btn-group-vertical>.btn:active,.btn-group>.btn.active,.btn-group-vertical>.btn.active{z-index:2}
.btn-group .btn+.btn,.btn-group .btn+.btn-group,.btn-group .btn-group+.btn,.btn-group .btn-group+.btn-group{margin-left:-1px}
.btn-toolbar{margin-left:-5px}
.btn-toolbar .btn-group,.btn-toolbar .input-group{float:left}
.btn-toolbar>.btn,.btn-toolbar>.btn-group,.btn-toolbar>.input-group{margin-left:5px}
.btn-group>.btn:not(:first-child):not(:last-child):not(.dropdown-toggle){border-radius:0}
.btn-group>.btn:first-child{margin-left:0}
.btn-group>.btn:first-child:not(:last-child):not(.dropdown-toggle){border-bottom-right-radius:0;border-top-right-radius:0}
.btn-group>.btn:last-child:not(:first-child),.btn-group>.dropdown-toggle:not(:first-child){border-bottom-left-radius:0;border-top-left-radius:0}
.btn-group>.btn-group{float:left}
.btn-group>.btn-group:not(:first-child):not(:last-child)>.btn{border-radius:0}
.btn-group>.btn-group:first-child:not(:last-child)>.btn:last-child,.btn-group>.btn-group:first-child:not(:last-child)>.dropdown-toggle{border-bottom-right-radius:0;border-top-right-radius:0}
.btn-group>.btn-group:last-child:not(:first-child)>.btn:first-child{border-bottom-left-radius:0;border-top-left-radius:0}
.btn-group .dropdown-toggle:active,.btn-group.open .dropdown-toggle{outline:0}
.btn-group>.btn+.dropdown-toggle{padding-left:8px;padding-right:8px}
.btn-group>.btn-lg+.dropdown-toggle{padding-left:12px;padding-right:12px}
.btn-group.open .dropdown-toggle{-webkit-box-shadow:inset 0 3px 5px rgba(0,0,0,0.125);box-shadow:inset 0 3px 5px rgba(0,0,0,0.125)}
.btn-group.open .dropdown-toggle.btn-link{-webkit-box-shadow:none;box-shadow:none}
.btn .caret{margin-left:0}
.btn-lg .caret{border-width:5px 5px 0;border-bottom-width:0}
.dropup .btn-lg .caret{border-width:0 5px 5px}
.btn-group-vertical>.btn,.btn-group-vertical>.btn-group,.btn-group-vertical>.btn-group>.btn{display:block;float:none;width:100%;max-width:100%}
.btn-group-vertical>.btn-group>.btn{float:none}
.btn-group-vertical>.btn+.btn,.btn-group-vertical>.btn+.btn-group,.btn-group-vertical>.btn-group+.btn,.btn-group-vertical>.btn-group+.btn-group{margin-top:-1px;margin-left:0}
.btn-group-vertical>.btn:not(:first-child):not(:last-child){border-radius:0}
.btn-group-vertical>.btn:first-child:not(:last-child){border-top-right-radius:4px;border-bottom-right-radius:0;border-bottom-left-radius:0}
.btn-group-vertical>.btn:last-child:not(:first-child){border-bottom-left-radius:4px;border-top-right-radius:0;border-top-left-radius:0}
.btn-group-vertical>.btn-group:not(:first-child):not(:last-child)>.btn{border-radius:0}
.btn-group-vertical>.btn-group:first-child:not(:last-child)>.btn:last-child,.btn-group-vertical>.btn-group:first-child:not(:last-child)>.dropdown-toggle{border-bottom-right-radius:0;border-bottom-left-radius:0}
.btn-group-vertical>.btn-group:last-child:not(:first-child)>.btn:first-child{border-top-right-radius:0;border-top-left-radius:0}
.btn-group-justified{display:table;width:100%;table-layout:fixed;border-collapse:separate}
.btn-group-justified>.btn,.btn-group-justified>.btn-group{float:none;display:table-cell;width:1%}
.btn-group-justified>.btn-group .btn{width:100%}
.btn-group-justified>.btn-group .dropdown-menu{left:auto}
[data-toggle="buttons"]>.btn input[type="radio"],[data-toggle="buttons"]>.btn-group>.btn input[type="radio"],[data-toggle="buttons"]>.btn input[type="checkbox"],[data-toggle="buttons"]>.btn-group>.btn input[type="checkbox"]{position:absolute;clip:rect(0,0,0,0);pointer-events:none}
.input-group{position:relative;display:table;border-collapse:separate}
.input-group[class*="col-"]{float:none;padding-left:0;padding-right:0}
.input-group .form-control{position:relative;z-index:2;float:left;width:100%;margin-bottom:0}
.input-group-lg>.form-control,.input-group-lg>.input-group-addon,.input-group-lg>.input-group-btn>.btn{height:46px;padding:10px 16px;font-size:18px;line-height:1.3333333;border-radius:6px}
select.input-group-lg>.form-control,select.input-group-lg>.input-group-addon,select.input-group-lg>.input-group-btn>.btn{height:46px;line-height:46px}
textarea.input-group-lg>.form-control,textarea.input-group-lg>.input-group-addon,textarea.input-group-lg>.input-group-btn>.btn,select[multiple].input-group-lg>.form-control,select[multiple].input-group-lg>.input-group-addon,select[multiple].input-group-lg>.input-group-btn>.btn{height:auto}
.input-group-sm>.form-control,.input-group-sm>.input-group-addon,.input-group-sm>.input-group-btn>.btn{height:30px;padding:5px 10px;font-size:12px;line-height:1.5;border-radius:3px}
select.input-group-sm>.form-control,select.input-group-sm>.input-group-addon,select.input-group-sm>.input-group-btn>.btn{height:30px;line-height:30px}
textarea.input-group-sm>.form-control,textarea.input-group-sm>.input-group-addon,textarea.input-group-sm>.input-group-btn>.btn,select[multiple].input-group-sm>.form-control,select[multiple].input-group-sm>.input-group-addon,select[multiple].input-group-sm>.input-group-btn>.btn{height:auto}
.input-group-addon,.input-group-btn,.input-group .form-control{display:table-cell}
.input-group-addon:not(:first-child):not(:last-child),.input-group-btn:not(:first-child):not(:last-child),.input-group .form-control:not(:first-child):not(:last-child){border-radius:0}
.input-group-addon,.input-group-btn{width:1%;white-space:nowrap;vertical-align:middle}
.input-group-addon{padding:6px 12px;font-size:14px;font-weight:normal;line-height:1;color:#555;text-align:center;background-color:#eee;border:1px solid #ccc;border-radius:4px}
.input-group-addon.input-sm{padding:5px 10px;font-size:12px;border-radius:3px}
.input-group-addon.input-lg{padding:10px 16px;font-size:18px;border-radius:6px}
.input-group-addon input[type="radio"],.input-group-addon input[type="checkbox"]{margin-top:0}
.input-group .form-control:first-child,.input-group-addon:first-child,.input-group-btn:first-child>.btn,.input-group-btn:first-child>.btn-group>.btn,.input-group-btn:first-child>.dropdown-toggle,.input-group-btn:last-child>.btn:not(:last-child):not(.dropdown-toggle),.input-group-btn:last-child>.btn-group:not(:last-child)>.btn{border-bottom-right-radius:0;border-top-right-radius:0}
.input-group-addon:first-child{border-right:0}
.input-group .form-control:last-child,.input-group-addon:last-child,.input-group-btn:last-child>.btn,.input-group-btn:last-child>.btn-group>.btn,.input-group-btn:last-child>.dropdown-toggle,.input-group-btn:first-child>.btn:not(:first-child),.input-group-btn:first-child>.btn-group:not(:first-child)>.btn{border-bottom-left-radius:0;border-top-left-radius:0}
.input-group-addon:last-child{border-left:0}
.input-group-btn{position:relative;font-size:0;white-space:nowrap}
.input-group-btn>.btn{position:relative}
.input-group-btn>.btn+.btn{margin-left:-1px}
.input-group-btn>.btn:hover,.input-group-btn>.btn:focus,.input-group-btn>.btn:active{z-index:2}
.input-group-btn:first-child>.btn,.input-group-btn:first-child>.btn-group{margin-right:-1px}
.input-group-btn:last-child>.btn,.input-group-btn:last-child>.btn-group{margin-left:-1px}
.nav{margin-bottom:0;padding-left:0;list-style:none}
.nav>li{position:relative;display:block}
.nav>li>a{position:relative;display:block;padding:10px 15px}
.nav>li>a:hover,.nav>li>a:focus{text-decoration:none;background-color:#eee}
.nav>li.disabled>a{color:#777}
.nav>li.disabled>a:hover,.nav>li.disabled>a:focus{color:#777;text-decoration:none;background-color:transparent;cursor:not-allowed}
.nav .open>a,.nav .open>a:hover,.nav .open>a:focus{background-color:#eee;border-color:#337ab7}
.nav .nav-divider{height:1px;margin:9px 0;overflow:hidden;background-color:#e5e5e5}
.nav>li>a>img{max-width:none}
.nav-tabs{border-bottom:1px solid #ddd}
.nav-tabs>li{float:left;margin-bottom:-1px}
.nav-tabs>li>a{margin-right:2px;line-height:1.42857143;border:1px solid transparent;border-radius:4px 4px 0 0}
.nav-tabs>li>a:hover{border-color:#eee #eee #ddd}
.nav-tabs>li.active>a,.nav-tabs>li.active>a:hover,.nav-tabs>li.active>a:focus{color:#555;background-color:#fff;border:1px solid #ddd;border-bottom-color:transparent;cursor:default}
.nav-tabs.nav-justified{width:100%;border-bottom:0}
.nav-tabs.nav-justified>li{float:none}
.nav-tabs.nav-justified>li>a{text-align:center;margin-bottom:5px}
.nav-tabs.nav-justified>.dropdown .dropdown-menu{top:auto;left:auto}
@media(min-width:768px){.nav-tabs.nav-justified>li{display:table-cell;width:1%}
.nav-tabs.nav-justified>li>a{margin-bottom:0}
}
.nav-tabs.nav-justified>li>a{margin-right:0;border-radius:4px}
.nav-tabs.nav-justified>.active>a,.nav-tabs.nav-justified>.active>a:hover,.nav-tabs.nav-justified>.active>a:focus{border:1px solid #ddd}
@media(min-width:768px){.nav-tabs.nav-justified>li>a{border-bottom:1px solid #ddd;border-radius:4px 4px 0 0}
.nav-tabs.nav-justified>.active>a,.nav-tabs.nav-justified>.active>a:hover,.nav-tabs.nav-justified>.active>a:focus{border-bottom-color:#fff}
}
.nav-pills>li{float:left}
.nav-pills>li>a{border-radius:4px}
.nav-pills>li+li{margin-left:2px}
.nav-pills>li.active>a,.nav-pills>li.active>a:hover,.nav-pills>li.active>a:focus{color:#fff;background-color:#337ab7}
.nav-stacked>li{float:none}
.nav-stacked>li+li{margin-top:2px;margin-left:0}
.nav-justified{width:100%}
.nav-justified>li{float:none}
.nav-justified>li>a{text-align:center;margin-bottom:5px}
.nav-justified>.dropdown .dropdown-menu{top:auto;left:auto}
@media(min-width:768px){.nav-justified>li{display:table-cell;width:1%}
.nav-justified>li>a{margin-bottom:0}
}
.nav-tabs-justified{border-bottom:0}
.nav-tabs-justified>li>a{margin-right:0;border-radius:4px}
.nav-tabs-justified>.active>a,.nav-tabs-justified>.active>a:hover,.nav-tabs-justified>.active>a:focus{border:1px solid #ddd}
@media(min-width:768px){.nav-tabs-justified>li>a{border-bottom:1px solid #ddd;border-radius:4px 4px 0 0}
.nav-tabs-justified>.active>a,.nav-tabs-justified>.active>a:hover,.nav-tabs-justified>.active>a:focus{border-bottom-color:#fff}
}
.tab-content>.tab-pane{display:none}
.tab-content>.active{display:block}
.nav-tabs .dropdown-menu{margin-top:-1px;border-top-right-radius:0;border-top-left-radius:0}
.navbar{position:relative;min-height:50px;margin-bottom:20px;border:1px solid transparent}
@media(min-width:768px){.navbar{border-radius:4px}
}
@media(min-width:768px){.navbar-header{float:left}
}
.navbar-collapse{overflow-x:visible;padding-right:15px;padding-left:15px;border-top:1px solid transparent;box-shadow:inset 0 1px 0 rgba(255,255,255,0.1);-webkit-overflow-scrolling:touch}
.navbar-collapse.in{overflow-y:auto}
@media(min-width:768px){.navbar-collapse{width:auto;border-top:0;box-shadow:none}
.navbar-collapse.collapse{display:block !important;height:auto !important;padding-bottom:0;overflow:visible !important}
.navbar-collapse.in{overflow-y:visible}
.navbar-fixed-top .navbar-collapse,.navbar-static-top .navbar-collapse,.navbar-fixed-bottom .navbar-collapse{padding-left:0;padding-right:0}
}
.navbar-fixed-top .navbar-collapse,.navbar-fixed-bottom .navbar-collapse{max-height:340px}
@media(max-device-width:480px) and (orientation:landscape){.navbar-fixed-top .navbar-collapse,.navbar-fixed-bottom .navbar-collapse{max-height:200px}
}
.container>.navbar-header,.container-fluid>.navbar-header,.container>.navbar-collapse,.container-fluid>.navbar-collapse{margin-right:-15px;margin-left:-15px}
@media(min-width:768px){.container>.navbar-header,.container-fluid>.navbar-header,.container>.navbar-collapse,.container-fluid>.navbar-collapse{margin-right:0;margin-left:0}
}
.navbar-static-top{z-index:1000;border-width:0 0 1px}
@media(min-width:768px){.navbar-static-top{border-radius:0}
}
.navbar-fixed-top,.navbar-fixed-bottom{position:fixed;right:0;left:0;z-index:1030}
@media(min-width:768px){.navbar-fixed-top,.navbar-fixed-bottom{border-radius:0}
}
.navbar-fixed-top{top:0;border-width:0 0 1px}
.navbar-fixed-bottom{bottom:0;margin-bottom:0;border-width:1px 0 0}
.navbar-brand{float:left;padding:15px 15px;font-size:18px;line-height:20px;height:50px}
.navbar-brand:hover,.navbar-brand:focus{text-decoration:none}
.navbar-brand>img{display:block}
@media(min-width:768px){.navbar>.container .navbar-brand,.navbar>.container-fluid .navbar-brand{margin-left:-15px}
}
.navbar-toggle{position:relative;float:right;margin-right:15px;padding:9px 10px;margin-top:8px;margin-bottom:8px;background-color:transparent;background-image:none;border:1px solid transparent;border-radius:4px}
.navbar-toggle:focus{outline:0}
.navbar-toggle .icon-bar{display:block;width:22px;height:2px;border-radius:1px}
.navbar-toggle .icon-bar+.icon-bar{margin-top:4px}
@media(min-width:768px){.navbar-toggle{display:none}
}
.navbar-nav{margin:7.5px -15px}
.navbar-nav>li>a{padding-top:10px;padding-bottom:10px;line-height:20px}
@media(max-width:767px){.navbar-nav .open .dropdown-menu{position:static;float:none;width:auto;margin-top:0;background-color:transparent;border:0;box-shadow:none}
.navbar-nav .open .dropdown-menu>li>a,.navbar-nav .open .dropdown-menu .dropdown-header{padding:5px 15px 5px 25px}
.navbar-nav .open .dropdown-menu>li>a{line-height:20px}
.navbar-nav .open .dropdown-menu>li>a:hover,.navbar-nav .open .dropdown-menu>li>a:focus{background-image:none}
}
@media(min-width:768px){.navbar-nav{float:left;margin:0}
.navbar-nav>li{float:left}
.navbar-nav>li>a{padding-top:15px;padding-bottom:15px}
}
.navbar-form{margin-left:-15px;margin-right:-15px;padding:10px 15px;border-top:1px solid transparent;border-bottom:1px solid transparent;-webkit-box-shadow:inset 0 1px 0 rgba(255,255,255,0.1),0 1px 0 rgba(255,255,255,0.1);box-shadow:inset 0 1px 0 rgba(255,255,255,0.1),0 1px 0 rgba(255,255,255,0.1);margin-top:8px;margin-bottom:8px}
@media(min-width:768px){.navbar-form .form-group{display:inline-block;margin-bottom:0;vertical-align:middle}
.navbar-form .form-control{display:inline-block;width:auto;vertical-align:middle}
.navbar-form .form-control-static{display:inline-block}
.navbar-form .input-group{display:inline-table;vertical-align:middle}
.navbar-form .input-group .input-group-addon,.navbar-form .input-group .input-group-btn,.navbar-form .input-group .form-control{width:auto}
.navbar-form .input-group>.form-control{width:100%}
.navbar-form .control-label{margin-bottom:0;vertical-align:middle}
.navbar-form .radio,.navbar-form .checkbox{display:inline-block;margin-top:0;margin-bottom:0;vertical-align:middle}
.navbar-form .radio label,.navbar-form .checkbox label{padding-left:0}
.navbar-form .radio input[type="radio"],.navbar-form .checkbox input[type="checkbox"]{position:relative;margin-left:0}
.navbar-form .has-feedback .form-control-feedback{top:0}
}
@media(max-width:767px){.navbar-form .form-group{margin-bottom:5px}
.navbar-form .form-group:last-child{margin-bottom:0}
}
@media(min-width:768px){.navbar-form{width:auto;border:0;margin-left:0;margin-right:0;padding-top:0;padding-bottom:0;-webkit-box-shadow:none;box-shadow:none}
}
.navbar-nav>li>.dropdown-menu{margin-top:0;border-top-right-radius:0;border-top-left-radius:0}
.navbar-fixed-bottom .navbar-nav>li>.dropdown-menu{margin-bottom:0;border-top-right-radius:4px;border-top-left-radius:4px;border-bottom-right-radius:0;border-bottom-left-radius:0}
.navbar-btn{margin-top:8px;margin-bottom:8px}
.navbar-btn.btn-sm{margin-top:10px;margin-bottom:10px}
.navbar-btn.btn-xs{margin-top:14px;margin-bottom:14px}
.navbar-text{margin-top:15px;margin-bottom:15px}
@media(min-width:768px){.navbar-text{float:left;margin-left:15px;margin-right:15px}
}
@media(min-width:768px){.navbar-left{float:left !important}
.navbar-right{float:right !important;margin-right:-15px}
.navbar-right ~ .navbar-right{margin-right:0}
}
.navbar-default{background-color:#f8f8f8;border-color:#e7e7e7}
.navbar-default .navbar-brand{color:#777}
.navbar-default .navbar-brand:hover,.navbar-default .navbar-brand:focus{color:#5e5e5e;background-color:transparent}
.navbar-default .navbar-text{color:#777}
.navbar-default .navbar-nav>li>a{color:#777}
.navbar-default .navbar-nav>li>a:hover,.navbar-default .navbar-nav>li>a:focus{color:#333;background-color:transparent}
.navbar-default .navbar-nav>.active>a,.navbar-default .navbar-nav>.active>a:hover,.navbar-default .navbar-nav>.active>a:focus{color:#555;background-color:#e7e7e7}
.navbar-default .navbar-nav>.disabled>a,.navbar-default .navbar-nav>.disabled>a:hover,.navbar-default .navbar-nav>.disabled>a:focus{color:#ccc;background-color:transparent}
.navbar-default .navbar-toggle{border-color:#ddd}
.navbar-default .navbar-toggle:hover,.navbar-default .navbar-toggle:focus{background-color:#ddd}
.navbar-default .navbar-toggle .icon-bar{background-color:#888}
.navbar-default .navbar-collapse,.navbar-default .navbar-form{border-color:#e7e7e7}
.navbar-default .navbar-nav>.open>a,.navbar-default .navbar-nav>.open>a:hover,.navbar-default .navbar-nav>.open>a:focus{background-color:#e7e7e7;color:#555}
@media(max-width:767px){.navbar-default .navbar-nav .open .dropdown-menu>li>a{color:#777}
.navbar-default .navbar-nav .open .dropdown-menu>li>a:hover,.navbar-default .navbar-nav .open .dropdown-menu>li>a:focus{color:#333;background-color:transparent}
.navbar-default .navbar-nav .open .dropdown-menu>.active>a,.navbar-default .navbar-nav .open .dropdown-menu>.active>a:hover,.navbar-default .navbar-nav .open .dropdown-menu>.active>a:focus{color:#555;background-color:#e7e7e7}
.navbar-default .navbar-nav .open .dropdown-menu>.disabled>a,.navbar-default .navbar-nav .open .dropdown-menu>.disabled>a:hover,.navbar-default .navbar-nav .open .dropdown-menu>.disabled>a:focus{color:#ccc;background-color:transparent}
}
.navbar-default .navbar-link{color:#777}
.navbar-default .navbar-link:hover{color:#333}
.navbar-default .btn-link{color:#777}
.navbar-default .btn-link:hover,.navbar-default .btn-link:focus{color:#333}
.navbar-default .btn-link[disabled]:hover,fieldset[disabled] .navbar-default .btn-link:hover,.navbar-default .btn-link[disabled]:focus,fieldset[disabled] .navbar-default .btn-link:focus{color:#ccc}
.navbar-inverse{background-color:#222;border-color:#080808}
.navbar-inverse .navbar-brand{color:#9d9d9d}
.navbar-inverse .navbar-brand:hover,.navbar-inverse .navbar-brand:focus{color:#fff;background-color:transparent}
.navbar-inverse .navbar-text{color:#9d9d9d}
.navbar-inverse .navbar-nav>li>a{color:#9d9d9d}
.navbar-inverse .navbar-nav>li>a:hover,.navbar-inverse .navbar-nav>li>a:focus{color:#fff;background-color:transparent}
.navbar-inverse .navbar-nav>.active>a,.navbar-inverse .navbar-nav>.active>a:hover,.navbar-inverse .navbar-nav>.active>a:focus{color:#fff;background-color:#080808}
.navbar-inverse .navbar-nav>.disabled>a,.navbar-inverse .navbar-nav>.disabled>a:hover,.navbar-inverse .navbar-nav>.disabled>a:focus{color:#444;background-color:transparent}
.navbar-inverse .navbar-toggle{border-color:#333}
.navbar-inverse .navbar-toggle:hover,.navbar-inverse .navbar-toggle:focus{background-color:#333}
.navbar-inverse .navbar-toggle .icon-bar{background-color:#fff}
.navbar-inverse .navbar-collapse,.navbar-inverse .navbar-form{border-color:#101010}
.navbar-inverse .navbar-nav>.open>a,.navbar-inverse .navbar-nav>.open>a:hover,.navbar-inverse .navbar-nav>.open>a:focus{background-color:#080808;color:#fff}
@media(max-width:767px){.navbar-inverse .navbar-nav .open .dropdown-menu>.dropdown-header{border-color:#080808}
.navbar-inverse .navbar-nav .open .dropdown-menu .divider{background-color:#080808}
.navbar-inverse .navbar-nav .open .dropdown-menu>li>a{color:#9d9d9d}
.navbar-inverse .navbar-nav .open .dropdown-menu>li>a:hover,.navbar-inverse .navbar-nav .open .dropdown-menu>li>a:focus{color:#fff;background-color:transparent}
.navbar-inverse .navbar-nav .open .dropdown-menu>.active>a,.navbar-inverse .navbar-nav .open .dropdown-menu>.active>a:hover,.navbar-inverse .navbar-nav .open .dropdown-menu>.active>a:focus{color:#fff;background-color:#080808}
.navbar-inverse .navbar-nav .open .dropdown-menu>.disabled>a,.navbar-inverse .navbar-nav .open .dropdown-menu>.disabled>a:hover,.navbar-inverse .navbar-nav .open .dropdown-menu>.disabled>a:focus{color:#444;background-color:transparent}
}
.navbar-inverse .navbar-link{color:#9d9d9d}
.navbar-inverse .navbar-link:hover{color:#fff}
.navbar-inverse .btn-link{color:#9d9d9d}
.navbar-inverse .btn-link:hover,.navbar-inverse .btn-link:focus{color:#fff}
.navbar-inverse .btn-link[disabled]:hover,fieldset[disabled] .navbar-inverse .btn-link:hover,.navbar-inverse .btn-link[disabled]:focus,fieldset[disabled] .navbar-inverse .btn-link:focus{color:#444}
.breadcrumb{padding:8px 15px;margin-bottom:20px;list-style:none;background-color:#f5f5f5;border-radius:4px}
.breadcrumb>li{display:inline-block}
.breadcrumb>li+li:before{content:"/\00a0";padding:0 5px;color:#ccc}
.breadcrumb>.active{color:#777}
.pagination{display:inline-block;padding-left:0;margin:20px 0;border-radius:4px}
.pagination>li{display:inline}
.pagination>li>a,.pagination>li>span{position:relative;float:left;padding:6px 12px;line-height:1.42857143;text-decoration:none;color:#337ab7;background-color:#fff;border:1px solid #ddd;margin-left:-1px}
.pagination>li:first-child>a,.pagination>li:first-child>span{margin-left:0;border-bottom-left-radius:4px;border-top-left-radius:4px}
.pagination>li:last-child>a,.pagination>li:last-child>span{border-bottom-right-radius:4px;border-top-right-radius:4px}
.pagination>li>a:hover,.pagination>li>span:hover,.pagination>li>a:focus,.pagination>li>span:focus{color:#23527c;background-color:#eee;border-color:#ddd}
.pagination>.active>a,.pagination>.active>span,.pagination>.active>a:hover,.pagination>.active>span:hover,.pagination>.active>a:focus,.pagination>.active>span:focus{z-index:2;color:#fff;background-color:#337ab7;border-color:#337ab7;cursor:default}
.pagination>.disabled>span,.pagination>.disabled>span:hover,.pagination>.disabled>span:focus,.pagination>.disabled>a,.pagination>.disabled>a:hover,.pagination>.disabled>a:focus{color:#777;background-color:#fff;border-color:#ddd;cursor:not-allowed}
.pagination-lg>li>a,.pagination-lg>li>span{padding:10px 16px;font-size:18px}
.pagination-lg>li:first-child>a,.pagination-lg>li:first-child>span{border-bottom-left-radius:6px;border-top-left-radius:6px}
.pagination-lg>li:last-child>a,.pagination-lg>li:last-child>span{border-bottom-right-radius:6px;border-top-right-radius:6px}
.pagination-sm>li>a,.pagination-sm>li>span{padding:5px 10px;font-size:12px}
.pagination-sm>li:first-child>a,.pagination-sm>li:first-child>span{border-bottom-left-radius:3px;border-top-left-radius:3px}
.pagination-sm>li:last-child>a,.pagination-sm>li:last-child>span{border-bottom-right-radius:3px;border-top-right-radius:3px}
.pager{padding-left:0;margin:20px 0;list-style:none;text-align:center}
.pager li{display:inline}
.pager li>a,.pager li>span{display:inline-block;padding:5px 14px;background-color:#fff;border:1px solid #ddd;border-radius:15px}
.pager li>a:hover,.pager li>a:focus{text-decoration:none;background-color:#eee}
.pager .next>a,.pager .next>span{float:right}
.pager .previous>a,.pager .previous>span{float:left}
.pager .disabled>a,.pager .disabled>a:hover,.pager .disabled>a:focus,.pager .disabled>span{color:#777;background-color:#fff;cursor:not-allowed}
.label{display:inline;padding:.2em .6em .3em;font-size:75%;font-weight:bold;line-height:1;color:#fff;text-align:center;white-space:nowrap;vertical-align:baseline;border-radius:.25em}
a.label:hover,a.label:focus{color:#fff;text-decoration:none;cursor:pointer}
.label:empty{display:none}
.btn .label{position:relative;top:-1px}
.label-default{background-color:#777}
.label-default[href]:hover,.label-default[href]:focus{background-color:#5e5e5e}
.label-primary{background-color:#337ab7}
.label-primary[href]:hover,.label-primary[href]:focus{background-color:#286090}
.label-success{background-color:#5cb85c}
.label-success[href]:hover,.label-success[href]:focus{background-color:#449d44}
.label-info{background-color:#5bc0de}
.label-info[href]:hover,.label-info[href]:focus{background-color:#31b0d5}
.label-warning{background-color:#f0ad4e}
.label-warning[href]:hover,.label-warning[href]:focus{background-color:#ec971f}
.label-danger{background-color:#d9534f}
.label-danger[href]:hover,.label-danger[href]:focus{background-color:#c9302c}
.badge{display:inline-block;min-width:10px;padding:3px 7px;font-size:12px;font-weight:bold;color:#fff;line-height:1;vertical-align:baseline;white-space:nowrap;text-align:center;background-color:#777;border-radius:10px}
.badge:empty{display:none}
.btn .badge{position:relative;top:-1px}
.btn-xs .badge,.btn-group-xs>.btn .badge{top:0;padding:1px 5px}
a.badge:hover,a.badge:focus{color:#fff;text-decoration:none;cursor:pointer}
.list-group-item.active>.badge,.nav-pills>.active>a>.badge{color:#337ab7;background-color:#fff}
.list-group-item>.badge{float:right}
.list-group-item>.badge+.badge{margin-right:5px}
.nav-pills>li>a>.badge{margin-left:3px}
.jumbotron{padding:30px 15px;margin-bottom:30px;color:inherit;background-color:#eee}
.jumbotron h1,.jumbotron .h1{color:inherit}
.jumbotron p{margin-bottom:15px;font-size:21px;font-weight:200}
.jumbotron>hr{border-top-color:#d5d5d5}
.container .jumbotron,.container-fluid .jumbotron{border-radius:6px}
.jumbotron .container{max-width:100%}
@media screen and (min-width:768px){.jumbotron{padding:48px 0}
.container .jumbotron,.container-fluid .jumbotron{padding-left:60px;padding-right:60px}
.jumbotron h1,.jumbotron .h1{font-size:63px}
}
.thumbnail{display:block;padding:4px;margin-bottom:20px;line-height:1.42857143;background-color:#fff;border:1px solid #ddd;border-radius:4px;-webkit-transition:border .2s ease-in-out;-o-transition:border .2s ease-in-out;transition:border .2s ease-in-out}
.thumbnail>img,.thumbnail a>img{margin-left:auto;margin-right:auto}
a.thumbnail:hover,a.thumbnail:focus,a.thumbnail.active{border-color:#337ab7}
.thumbnail .caption{padding:9px;color:#333}
.alert{padding:15px;margin-bottom:20px;border:1px solid transparent;border-radius:4px}
.alert h4{margin-top:0;color:inherit}
.alert .alert-link{font-weight:bold}
.alert>p,.alert>ul{margin-bottom:0}
.alert>p+p{margin-top:5px}
.alert-dismissable,.alert-dismissible{padding-right:35px}
.alert-dismissable .close,.alert-dismissible .close{position:relative;top:-2px;right:-21px;color:inherit}
.alert-success{background-color:#dff0d8;border-color:#d6e9c6;color:#3c763d}
.alert-success hr{border-top-color:#c9e2b3}
.alert-success .alert-link{color:#2b542c}
.alert-info{background-color:#d9edf7;border-color:#bce8f1;color:#31708f}
.alert-info hr{border-top-color:#a6e1ec}
.alert-info .alert-link{color:#245269}
.alert-warning{background-color:#fcf8e3;border-color:#faebcc;color:#8a6d3b}
.alert-warning hr{border-top-color:#f7e1b5}
.alert-warning .alert-link{color:#66512c}
.alert-danger{background-color:#f2dede;border-color:#ebccd1;color:#a94442}
.alert-danger hr{border-top-color:#e4b9c0}
.alert-danger .alert-link{color:#843534}
@-webkit-keyframes progress-bar-stripes{from{background-position:40px 0}
to{background-position:0 0}
}
@keyframes progress-bar-stripes{from{background-position:40px 0}
to{background-position:0 0}
}
.progress{overflow:hidden;height:20px;margin-bottom:20px;background-color:#f5f5f5;border-radius:4px;-webkit-box-shadow:inset 0 1px 2px rgba(0,0,0,0.1);box-shadow:inset 0 1px 2px rgba(0,0,0,0.1)}
.progress-bar{float:left;width:0;height:100%;font-size:12px;line-height:20px;color:#fff;text-align:center;background-color:#337ab7;-webkit-box-shadow:inset 0 -1px 0 rgba(0,0,0,0.15);box-shadow:inset 0 -1px 0 rgba(0,0,0,0.15);-webkit-transition:width .6s ease;-o-transition:width .6s ease;transition:width .6s ease}
.progress-striped .progress-bar,.progress-bar-striped{background-image:-webkit-linear-gradient(45deg,rgba(255,255,255,0.15) 25%,transparent 25%,transparent 50%,rgba(255,255,255,0.15) 50%,rgba(255,255,255,0.15) 75%,transparent 75%,transparent);background-image:-o-linear-gradient(45deg,rgba(255,255,255,0.15) 25%,transparent 25%,transparent 50%,rgba(255,255,255,0.15) 50%,rgba(255,255,255,0.15) 75%,transparent 75%,transparent);background-image:linear-gradient(45deg,rgba(255,255,255,0.15) 25%,transparent 25%,transparent 50%,rgba(255,255,255,0.15) 50%,rgba(255,255,255,0.15) 75%,transparent 75%,transparent);background-size:40px 40px}
.progress.active .progress-bar,.progress-bar.active{-webkit-animation:progress-bar-stripes 2s linear infinite;-o-animation:progress-bar-stripes 2s linear infinite;animation:progress-bar-stripes 2s linear infinite}
.progress-bar-success{background-color:#5cb85c}
.progress-striped .progress-bar-success{background-image:-webkit-linear-gradient(45deg,rgba(255,255,255,0.15) 25%,transparent 25%,transparent 50%,rgba(255,255,255,0.15) 50%,rgba(255,255,255,0.15) 75%,transparent 75%,transparent);background-image:-o-linear-gradient(45deg,rgba(255,255,255,0.15) 25%,transparent 25%,transparent 50%,rgba(255,255,255,0.15) 50%,rgba(255,255,255,0.15) 75%,transparent 75%,transparent);background-image:linear-gradient(45deg,rgba(255,255,255,0.15) 25%,transparent 25%,transparent 50%,rgba(255,255,255,0.15) 50%,rgba(255,255,255,0.15) 75%,transparent 75%,transparent)}
.progress-bar-info{background-color:#5bc0de}
.progress-striped .progress-bar-info{background-image:-webkit-linear-gradient(45deg,rgba(255,255,255,0.15) 25%,transparent 25%,transparent 50%,rgba(255,255,255,0.15) 50%,rgba(255,255,255,0.15) 75%,transparent 75%,transparent);background-image:-o-linear-gradient(45deg,rgba(255,255,255,0.15) 25%,transparent 25%,transparent 50%,rgba(255,255,255,0.15) 50%,rgba(255,255,255,0.15) 75%,transparent 75%,transparent);background-image:linear-gradient(45deg,rgba(255,255,255,0.15) 25%,transparent 25%,transparent 50%,rgba(255,255,255,0.15) 50%,rgba(255,255,255,0.15) 75%,transparent 75%,transparent)}
.progress-bar-warning{background-color:#f0ad4e}
.progress-striped .progress-bar-warning{background-image:-webkit-linear-gradient(45deg,rgba(255,255,255,0.15) 25%,transparent 25%,transparent 50%,rgba(255,255,255,0.15) 50%,rgba(255,255,255,0.15) 75%,transparent 75%,transparent);background-image:-o-linear-gradient(45deg,rgba(255,255,255,0.15) 25%,transparent 25%,transparent 50%,rgba(255,255,255,0.15) 50%,rgba(255,255,255,0.15) 75%,transparent 75%,transparent);background-image:linear-gradient(45deg,rgba(255,255,255,0.15) 25%,transparent 25%,transparent 50%,rgba(255,255,255,0.15) 50%,rgba(255,255,255,0.15) 75%,transparent 75%,transparent)}
.progress-bar-danger{background-color:#d9534f}
.progress-striped .progress-bar-danger{background-image:-webkit-linear-gradient(45deg,rgba(255,255,255,0.15) 25%,transparent 25%,transparent 50%,rgba(255,255,255,0.15) 50%,rgba(255,255,255,0.15) 75%,transparent 75%,transparent);background-image:-o-linear-gradient(45deg,rgba(255,255,255,0.15) 25%,transparent 25%,transparent 50%,rgba(255,255,255,0.15) 50%,rgba(255,255,255,0.15) 75%,transparent 75%,transparent);background-image:linear-gradient(45deg,rgba(255,255,255,0.15) 25%,transparent 25%,transparent 50%,rgba(255,255,255,0.15) 50%,rgba(255,255,255,0.15) 75%,transparent 75%,transparent)}
.media{margin-top:15px}
.media:first-child{margin-top:0}
.media,.media-body{zoom:1;overflow:hidden}
.media-body{width:10000px}
.media-object{display:block}
.media-right,.media>.pull-right{padding-left:10px}
.media-left,.media>.pull-left{padding-right:10px}
.media-left,.media-right,.media-body{display:table-cell;vertical-align:top}
.media-middle{vertical-align:middle}
.media-bottom{vertical-align:bottom}
.media-heading{margin-top:0;margin-bottom:5px}
.media-list{padding-left:0;list-style:none}
.list-group{margin-bottom:20px;padding-left:0}
.list-group-item{position:relative;display:block;padding:10px 15px;margin-bottom:-1px;background-color:#fff;border:1px solid #ddd}
.list-group-item:first-child{border-top-right-radius:4px;border-top-left-radius:4px}
.list-group-item:last-child{margin-bottom:0;border-bottom-right-radius:4px;border-bottom-left-radius:4px}
a.list-group-item{color:#555}
a.list-group-item .list-group-item-heading{color:#333}
a.list-group-item:hover,a.list-group-item:focus{text-decoration:none;color:#555;background-color:#f5f5f5}
.list-group-item.disabled,.list-group-item.disabled:hover,.list-group-item.disabled:focus{background-color:#eee;color:#777;cursor:not-allowed}
.list-group-item.disabled .list-group-item-heading,.list-group-item.disabled:hover .list-group-item-heading,.list-group-item.disabled:focus .list-group-item-heading{color:inherit}
.list-group-item.disabled .list-group-item-text,.list-group-item.disabled:hover .list-group-item-text,.list-group-item.disabled:focus .list-group-item-text{color:#777}
.list-group-item.active,.list-group-item.active:hover,.list-group-item.active:focus{z-index:2;color:#fff;background-color:#337ab7;border-color:#337ab7}
.list-group-item.active .list-group-item-heading,.list-group-item.active:hover .list-group-item-heading,.list-group-item.active:focus .list-group-item-heading,.list-group-item.active .list-group-item-heading>small,.list-group-item.active:hover .list-group-item-heading>small,.list-group-item.active:focus .list-group-item-heading>small,.list-group-item.active .list-group-item-heading>.small,.list-group-item.active:hover .list-group-item-heading>.small,.list-group-item.active:focus .list-group-item-heading>.small{color:inherit}
.list-group-item.active .list-group-item-text,.list-group-item.active:hover .list-group-item-text,.list-group-item.active:focus .list-group-item-text{color:#c7ddef}
.list-group-item-success{color:#3c763d;background-color:#dff0d8}
a.list-group-item-success{color:#3c763d}
a.list-group-item-success .list-group-item-heading{color:inherit}
a.list-group-item-success:hover,a.list-group-item-success:focus{color:#3c763d;background-color:#d0e9c6}
a.list-group-item-success.active,a.list-group-item-success.active:hover,a.list-group-item-success.active:focus{color:#fff;background-color:#3c763d;border-color:#3c763d}
.list-group-item-info{color:#31708f;background-color:#d9edf7}
a.list-group-item-info{color:#31708f}
a.list-group-item-info .list-group-item-heading{color:inherit}
a.list-group-item-info:hover,a.list-group-item-info:focus{color:#31708f;background-color:#c4e3f3}
a.list-group-item-info.active,a.list-group-item-info.active:hover,a.list-group-item-info.active:focus{color:#fff;background-color:#31708f;border-color:#31708f}
.list-group-item-warning{color:#8a6d3b;background-color:#fcf8e3}
a.list-group-item-warning{color:#8a6d3b}
a.list-group-item-warning .list-group-item-heading{color:inherit}
a.list-group-item-warning:hover,a.list-group-item-warning:focus{color:#8a6d3b;background-color:#faf2cc}
a.list-group-item-warning.active,a.list-group-item-warning.active:hover,a.list-group-item-warning.active:focus{color:#fff;background-color:#8a6d3b;border-color:#8a6d3b}
.list-group-item-danger{color:#a94442;background-color:#f2dede}
a.list-group-item-danger{color:#a94442}
a.list-group-item-danger .list-group-item-heading{color:inherit}
a.list-group-item-danger:hover,a.list-group-item-danger:focus{color:#a94442;background-color:#ebcccc}
a.list-group-item-danger.active,a.list-group-item-danger.active:hover,a.list-group-item-danger.active:focus{color:#fff;background-color:#a94442;border-color:#a94442}
.list-group-item-heading{margin-top:0;margin-bottom:5px}
.list-group-item-text{margin-bottom:0;line-height:1.3}
.panel{margin-bottom:20px;background-color:#fff;border:1px solid transparent;border-radius:4px;-webkit-box-shadow:0 1px 1px rgba(0,0,0,0.05);box-shadow:0 1px 1px rgba(0,0,0,0.05)}
.panel-body{padding:15px}
.panel-heading{padding:10px 15px;border-bottom:1px solid transparent;border-top-right-radius:3px;border-top-left-radius:3px}
.panel-heading>.dropdown .dropdown-toggle{color:inherit}
.panel-title{margin-top:0;margin-bottom:0;font-size:16px;color:inherit}
.panel-title>a,.panel-title>small,.panel-title>.small,.panel-title>small>a,.panel-title>.small>a{color:inherit}
.panel-footer{padding:10px 15px;background-color:#f5f5f5;border-top:1px solid #ddd;border-bottom-right-radius:3px;border-bottom-left-radius:3px}
.panel>.list-group,.panel>.panel-collapse>.list-group{margin-bottom:0}
.panel>.list-group .list-group-item,.panel>.panel-collapse>.list-group .list-group-item{border-width:1px 0;border-radius:0}
.panel>.list-group:first-child .list-group-item:first-child,.panel>.panel-collapse>.list-group:first-child .list-group-item:first-child{border-top:0;border-top-right-radius:3px;border-top-left-radius:3px}
.panel>.list-group:last-child .list-group-item:last-child,.panel>.panel-collapse>.list-group:last-child .list-group-item:last-child{border-bottom:0;border-bottom-right-radius:3px;border-bottom-left-radius:3px}
.panel-heading+.list-group .list-group-item:first-child{border-top-width:0}
.list-group+.panel-footer{border-top-width:0}
.panel>.table,.panel>.table-responsive>.table,.panel>.panel-collapse>.table{margin-bottom:0}
.panel>.table caption,.panel>.table-responsive>.table caption,.panel>.panel-collapse>.table caption{padding-left:15px;padding-right:15px}
.panel>.table:first-child,.panel>.table-responsive:first-child>.table:first-child{border-top-right-radius:3px;border-top-left-radius:3px}
.panel>.table:first-child>thead:first-child>tr:first-child,.panel>.table-responsive:first-child>.table:first-child>thead:first-child>tr:first-child,.panel>.table:first-child>tbody:first-child>tr:first-child,.panel>.table-responsive:first-child>.table:first-child>tbody:first-child>tr:first-child{border-top-left-radius:3px;border-top-right-radius:3px}
.panel>.table:first-child>thead:first-child>tr:first-child td:first-child,.panel>.table-responsive:first-child>.table:first-child>thead:first-child>tr:first-child td:first-child,.panel>.table:first-child>tbody:first-child>tr:first-child td:first-child,.panel>.table-responsive:first-child>.table:first-child>tbody:first-child>tr:first-child td:first-child,.panel>.table:first-child>thead:first-child>tr:first-child th:first-child,.panel>.table-responsive:first-child>.table:first-child>thead:first-child>tr:first-child th:first-child,.panel>.table:first-child>tbody:first-child>tr:first-child th:first-child,.panel>.table-responsive:first-child>.table:first-child>tbody:first-child>tr:first-child th:first-child{border-top-left-radius:3px}
.panel>.table:first-child>thead:first-child>tr:first-child td:last-child,.panel>.table-responsive:first-child>.table:first-child>thead:first-child>tr:first-child td:last-child,.panel>.table:first-child>tbody:first-child>tr:first-child td:last-child,.panel>.table-responsive:first-child>.table:first-child>tbody:first-child>tr:first-child td:last-child,.panel>.table:first-child>thead:first-child>tr:first-child th:last-child,.panel>.table-responsive:first-child>.table:first-child>thead:first-child>tr:first-child th:last-child,.panel>.table:first-child>tbody:first-child>tr:first-child th:last-child,.panel>.table-responsive:first-child>.table:first-child>tbody:first-child>tr:first-child th:last-child{border-top-right-radius:3px}
.panel>.table:last-child,.panel>.table-responsive:last-child>.table:last-child{border-bottom-right-radius:3px;border-bottom-left-radius:3px}
.panel>.table:last-child>tbody:last-child>tr:last-child,.panel>.table-responsive:last-child>.table:last-child>tbody:last-child>tr:last-child,.panel>.table:last-child>tfoot:last-child>tr:last-child,.panel>.table-responsive:last-child>.table:last-child>tfoot:last-child>tr:last-child{border-bottom-left-radius:3px;border-bottom-right-radius:3px}
.panel>.table:last-child>tbody:last-child>tr:last-child td:first-child,.panel>.table-responsive:last-child>.table:last-child>tbody:last-child>tr:last-child td:first-child,.panel>.table:last-child>tfoot:last-child>tr:last-child td:first-child,.panel>.table-responsive:last-child>.table:last-child>tfoot:last-child>tr:last-child td:first-child,.panel>.table:last-child>tbody:last-child>tr:last-child th:first-child,.panel>.table-responsive:last-child>.table:last-child>tbody:last-child>tr:last-child th:first-child,.panel>.table:last-child>tfoot:last-child>tr:last-child th:first-child,.panel>.table-responsive:last-child>.table:last-child>tfoot:last-child>tr:last-child th:first-child{border-bottom-left-radius:3px}
.panel>.table:last-child>tbody:last-child>tr:last-child td:last-child,.panel>.table-responsive:last-child>.table:last-child>tbody:last-child>tr:last-child td:last-child,.panel>.table:last-child>tfoot:last-child>tr:last-child td:last-child,.panel>.table-responsive:last-child>.table:last-child>tfoot:last-child>tr:last-child td:last-child,.panel>.table:last-child>tbody:last-child>tr:last-child th:last-child,.panel>.table-responsive:last-child>.table:last-child>tbody:last-child>tr:last-child th:last-child,.panel>.table:last-child>tfoot:last-child>tr:last-child th:last-child,.panel>.table-responsive:last-child>.table:last-child>tfoot:last-child>tr:last-child th:last-child{border-bottom-right-radius:3px}
.panel>.panel-body+.table,.panel>.panel-body+.table-responsive,.panel>.table+.panel-body,.panel>.table-responsive+.panel-body{border-top:1px solid #ddd}
.panel>.table>tbody:first-child>tr:first-child th,.panel>.table>tbody:first-child>tr:first-child td{border-top:0}
.panel>.table-bordered,.panel>.table-responsive>.table-bordered{border:0}
.panel>.table-bordered>thead>tr>th:first-child,.panel>.table-responsive>.table-bordered>thead>tr>th:first-child,.panel>.table-bordered>tbody>tr>th:first-child,.panel>.table-responsive>.table-bordered>tbody>tr>th:first-child,.panel>.table-bordered>tfoot>tr>th:first-child,.panel>.table-responsive>.table-bordered>tfoot>tr>th:first-child,.panel>.table-bordered>thead>tr>td:first-child,.panel>.table-responsive>.table-bordered>thead>tr>td:first-child,.panel>.table-bordered>tbody>tr>td:first-child,.panel>.table-responsive>.table-bordered>tbody>tr>td:first-child,.panel>.table-bordered>tfoot>tr>td:first-child,.panel>.table-responsive>.table-bordered>tfoot>tr>td:first-child{border-left:0}
.panel>.table-bordered>thead>tr>th:last-child,.panel>.table-responsive>.table-bordered>thead>tr>th:last-child,.panel>.table-bordered>tbody>tr>th:last-child,.panel>.table-responsive>.table-bordered>tbody>tr>th:last-child,.panel>.table-bordered>tfoot>tr>th:last-child,.panel>.table-responsive>.table-bordered>tfoot>tr>th:last-child,.panel>.table-bordered>thead>tr>td:last-child,.panel>.table-responsive>.table-bordered>thead>tr>td:last-child,.panel>.table-bordered>tbody>tr>td:last-child,.panel>.table-responsive>.table-bordered>tbody>tr>td:last-child,.panel>.table-bordered>tfoot>tr>td:last-child,.panel>.table-responsive>.table-bordered>tfoot>tr>td:last-child{border-right:0}
.panel>.table-bordered>thead>tr:first-child>td,.panel>.table-responsive>.table-bordered>thead>tr:first-child>td,.panel>.table-bordered>tbody>tr:first-child>td,.panel>.table-responsive>.table-bordered>tbody>tr:first-child>td,.panel>.table-bordered>thead>tr:first-child>th,.panel>.table-responsive>.table-bordered>thead>tr:first-child>th,.panel>.table-bordered>tbody>tr:first-child>th,.panel>.table-responsive>.table-bordered>tbody>tr:first-child>th{border-bottom:0}
.panel>.table-bordered>tbody>tr:last-child>td,.panel>.table-responsive>.table-bordered>tbody>tr:last-child>td,.panel>.table-bordered>tfoot>tr:last-child>td,.panel>.table-responsive>.table-bordered>tfoot>tr:last-child>td,.panel>.table-bordered>tbody>tr:last-child>th,.panel>.table-responsive>.table-bordered>tbody>tr:last-child>th,.panel>.table-bordered>tfoot>tr:last-child>th,.panel>.table-responsive>.table-bordered>tfoot>tr:last-child>th{border-bottom:0}
.panel>.table-responsive{border:0;margin-bottom:0}
.panel-group{margin-bottom:20px}
.panel-group .panel{margin-bottom:0;border-radius:4px}
.panel-group .panel+.panel{margin-top:5px}
.panel-group .panel-heading{border-bottom:0}
.panel-group .panel-heading+.panel-collapse>.panel-body,.panel-group .panel-heading+.panel-collapse>.list-group{border-top:1px solid #ddd}
.panel-group .panel-footer{border-top:0}
.panel-group .panel-footer+.panel-collapse .panel-body{border-bottom:1px solid #ddd}
.panel-default{border-color:#ddd}
.panel-default>.panel-heading{color:#333;background-color:#f5f5f5;border-color:#ddd}
.panel-default>.panel-heading+.panel-collapse>.panel-body{border-top-color:#ddd}
.panel-default>.panel-heading .badge{color:#f5f5f5;background-color:#333}
.panel-default>.panel-footer+.panel-collapse>.panel-body{border-bottom-color:#ddd}
.panel-primary{border-color:#337ab7}
.panel-primary>.panel-heading{color:#fff;background-color:#337ab7;border-color:#337ab7}
.panel-primary>.panel-heading+.panel-collapse>.panel-body{border-top-color:#337ab7}
.panel-primary>.panel-heading .badge{color:#337ab7;background-color:#fff}
.panel-primary>.panel-footer+.panel-collapse>.panel-body{border-bottom-color:#337ab7}
.panel-success{border-color:#d6e9c6}
.panel-success>.panel-heading{color:#3c763d;background-color:#dff0d8;border-color:#d6e9c6}
.panel-success>.panel-heading+.panel-collapse>.panel-body{border-top-color:#d6e9c6}
.panel-success>.panel-heading .badge{color:#dff0d8;background-color:#3c763d}
.panel-success>.panel-footer+.panel-collapse>.panel-body{border-bottom-color:#d6e9c6}
.panel-info{border-color:#bce8f1}
.panel-info>.panel-heading{color:#31708f;background-color:#d9edf7;border-color:#bce8f1}
.panel-info>.panel-heading+.panel-collapse>.panel-body{border-top-color:#bce8f1}
.panel-info>.panel-heading .badge{color:#d9edf7;background-color:#31708f}
.panel-info>.panel-footer+.panel-collapse>.panel-body{border-bottom-color:#bce8f1}
.panel-warning{border-color:#faebcc}
.panel-warning>.panel-heading{color:#8a6d3b;background-color:#fcf8e3;border-color:#faebcc}
.panel-warning>.panel-heading+.panel-collapse>.panel-body{border-top-color:#faebcc}
.panel-warning>.panel-heading .badge{color:#fcf8e3;background-color:#8a6d3b}
.panel-warning>.panel-footer+.panel-collapse>.panel-body{border-bottom-color:#faebcc}
.panel-danger{border-color:#ebccd1}
.panel-danger>.panel-heading{color:#a94442;background-color:#f2dede;border-color:#ebccd1}
.panel-danger>.panel-heading+.panel-collapse>.panel-body{border-top-color:#ebccd1}
.panel-danger>.panel-heading .badge{color:#f2dede;background-color:#a94442}
.panel-danger>.panel-footer+.panel-collapse>.panel-body{border-bottom-color:#ebccd1}
.embed-responsive{position:relative;display:block;height:0;padding:0;overflow:hidden}
.embed-responsive .embed-responsive-item,.embed-responsive iframe,.embed-responsive embed,.embed-responsive object,.embed-responsive video{position:absolute;top:0;left:0;bottom:0;height:100%;width:100%;border:0}
.embed-responsive-16by9{padding-bottom:56.25%}
.embed-responsive-4by3{padding-bottom:75%}
.well{min-height:20px;padding:19px;margin-bottom:20px;background-color:#f5f5f5;border:1px solid #e3e3e3;border-radius:4px;-webkit-box-shadow:inset 0 1px 1px rgba(0,0,0,0.05);box-shadow:inset 0 1px 1px rgba(0,0,0,0.05)}
.well blockquote{border-color:#ddd;border-color:rgba(0,0,0,0.15)}
.well-lg{padding:24px;border-radius:6px}
.well-sm{padding:9px;border-radius:3px}
.close{float:right;font-size:21px;font-weight:bold;line-height:1;color:#000;text-shadow:0 1px 0 #fff;opacity:.2;filter:alpha(opacity=20)}
.close:hover,.close:focus{color:#000;text-decoration:none;cursor:pointer;opacity:.5;filter:alpha(opacity=50)}
button.close{padding:0;cursor:pointer;background:transparent;border:0;-webkit-appearance:none}
.modal-open{overflow:hidden}
.modal{display:none;overflow:hidden;position:fixed;top:0;right:0;bottom:0;left:0;z-index:2050;-webkit-overflow-scrolling:touch;outline:0}
.modal.fade .modal-dialog{-webkit-transform:translate(0,-25%);-ms-transform:translate(0,-25%);-o-transform:translate(0,-25%);transform:translate(0,-25%);-webkit-transition:-webkit-transform .3s ease-out;-moz-transition:-moz-transform .3s ease-out;-o-transition:-o-transform .3s ease-out;transition:transform .3s ease-out}
.modal.in .modal-dialog{-webkit-transform:translate(0,0);-ms-transform:translate(0,0);-o-transform:translate(0,0);transform:translate(0,0)}
.modal-open .modal{overflow-x:hidden;overflow-y:auto}
.modal-dialog{position:relative;width:auto;margin:10px}
.modal-content{position:relative;background-color:#fff;border:1px solid #999;border:1px solid rgba(0,0,0,0.2);border-radius:6px;-webkit-box-shadow:0 3px 9px rgba(0,0,0,0.5);box-shadow:0 3px 9px rgba(0,0,0,0.5);background-clip:padding-box;outline:0}
.modal-backdrop{position:fixed;top:0;right:0;bottom:0;left:0;z-index:2040;background-color:#000}
.modal-backdrop.fade{opacity:0;filter:alpha(opacity=0)}
.modal-backdrop.in{opacity:.5;filter:alpha(opacity=50)}
.modal-header{padding:15px;border-bottom:1px solid #e5e5e5;min-height:16.42857143px}
.modal-header .close{margin-top:-2px}
.modal-title{margin:0;line-height:1.42857143}
.modal-body{position:relative;padding:15px}
.modal-footer{padding:15px;text-align:right;border-top:1px solid #e5e5e5}
.modal-footer .btn+.btn{margin-left:5px;margin-bottom:0}
.modal-footer .btn-group .btn+.btn{margin-left:-1px}
.modal-footer .btn-block+.btn-block{margin-left:0}
.modal-scrollbar-measure{position:absolute;top:-9999px;width:50px;height:50px;overflow:scroll}
@media(min-width:768px){.modal-dialog{width:600px;margin:30px auto}
.modal-content{-webkit-box-shadow:0 5px 15px rgba(0,0,0,0.5);box-shadow:0 5px 15px rgba(0,0,0,0.5)}
.modal-sm{width:300px}
}
@media(min-width:992px){.modal-lg{width:900px}
}
.tooltip{position:absolute;z-index:1070;display:block;font-family:"Helvetica Neue",Helvetica,Arial,sans-serif;font-size:12px;font-weight:normal;line-height:1.4;opacity:0;filter:alpha(opacity=0)}
.tooltip.in{opacity:.9;filter:alpha(opacity=90)}
.tooltip.top{margin-top:-3px;padding:5px 0}
.tooltip.right{margin-left:3px;padding:0 5px}
.tooltip.bottom{margin-top:3px;padding:5px 0}
.tooltip.left{margin-left:-3px;padding:0 5px}
.tooltip-inner{max-width:200px;padding:3px 8px;color:#fff;text-align:center;text-decoration:none;background-color:#000;border-radius:4px}
.tooltip-arrow{position:absolute;width:0;height:0;border-color:transparent;border-style:solid}
.tooltip.top .tooltip-arrow{bottom:0;left:50%;margin-left:-5px;border-width:5px 5px 0;border-top-color:#000}
.tooltip.top-left .tooltip-arrow{bottom:0;right:5px;margin-bottom:-5px;border-width:5px 5px 0;border-top-color:#000}
.tooltip.top-right .tooltip-arrow{bottom:0;left:5px;margin-bottom:-5px;border-width:5px 5px 0;border-top-color:#000}
.tooltip.right .tooltip-arrow{top:50%;left:0;margin-top:-5px;border-width:5px 5px 5px 0;border-right-color:#000}
.tooltip.left .tooltip-arrow{top:50%;right:0;margin-top:-5px;border-width:5px 0 5px 5px;border-left-color:#000}
.tooltip.bottom .tooltip-arrow{top:0;left:50%;margin-left:-5px;border-width:0 5px 5px;border-bottom-color:#000}
.tooltip.bottom-left .tooltip-arrow{top:0;right:5px;margin-top:-5px;border-width:0 5px 5px;border-bottom-color:#000}
.tooltip.bottom-right .tooltip-arrow{top:0;left:5px;margin-top:-5px;border-width:0 5px 5px;border-bottom-color:#000}
.popover{position:absolute;top:0;left:0;z-index:1060;display:none;max-width:276px;padding:1px;font-family:"Helvetica Neue",Helvetica,Arial,sans-serif;font-size:14px;font-weight:normal;line-height:1.42857143;text-align:left;background-color:#fff;background-clip:padding-box;border:1px solid #ccc;border:1px solid rgba(0,0,0,0.2);border-radius:6px;-webkit-box-shadow:0 5px 10px rgba(0,0,0,0.2);box-shadow:0 5px 10px rgba(0,0,0,0.2);white-space:normal}
.popover.top{margin-top:-10px}
.popover.right{margin-left:10px}
.popover.bottom{margin-top:10px}
.popover.left{margin-left:-10px}
.popover-title{margin:0;padding:8px 14px;font-size:14px;background-color:#f7f7f7;border-bottom:1px solid #ebebeb;border-radius:5px 5px 0 0}
.popover-content{padding:9px 14px}
.popover>.arrow,.popover>.arrow:after{position:absolute;display:block;width:0;height:0;border-color:transparent;border-style:solid}
.popover>.arrow{border-width:11px}
.popover>.arrow:after{border-width:10px;content:""}
.popover.top>.arrow{left:50%;margin-left:-11px;border-bottom-width:0;border-top-color:#999;border-top-color:rgba(0,0,0,0.25);bottom:-11px}
.popover.top>.arrow:after{content:" ";bottom:1px;margin-left:-10px;border-bottom-width:0;border-top-color:#fff}
.popover.right>.arrow{top:50%;left:-11px;margin-top:-11px;border-left-width:0;border-right-color:#999;border-right-color:rgba(0,0,0,0.25)}
.popover.right>.arrow:after{content:" ";left:1px;bottom:-10px;border-left-width:0;border-right-color:#fff}
.popover.bottom>.arrow{left:50%;margin-left:-11px;border-top-width:0;border-bottom-color:#999;border-bottom-color:rgba(0,0,0,0.25);top:-11px}
.popover.bottom>.arrow:after{content:" ";top:1px;margin-left:-10px;border-top-width:0;border-bottom-color:#fff}
.popover.left>.arrow{top:50%;right:-11px;margin-top:-11px;border-right-width:0;border-left-color:#999;border-left-color:rgba(0,0,0,0.25)}
.popover.left>.arrow:after{content:" ";right:1px;border-right-width:0;border-left-color:#fff;bottom:-10px}
.carousel{position:relative}
.carousel-inner{position:relative;overflow:hidden;width:100%}
.carousel-inner>.item{display:none;position:relative;-webkit-transition:.6s ease-in-out left;-o-transition:.6s ease-in-out left;transition:.6s ease-in-out left}
.carousel-inner>.item>img,.carousel-inner>.item>a>img{line-height:1}
@media all and (transform-3d),(-webkit-transform-3d){.carousel-inner>.item{-webkit-transition:-webkit-transform .6s ease-in-out;-moz-transition:-moz-transform .6s ease-in-out;-o-transition:-o-transform .6s ease-in-out;transition:transform .6s ease-in-out;-webkit-backface-visibility:hidden;-moz-backface-visibility:hidden;backface-visibility:hidden;-webkit-perspective:1000;-moz-perspective:1000;perspective:1000}
.carousel-inner>.item.next,.carousel-inner>.item.active.right{-webkit-transform:translate3d(100%,0,0);transform:translate3d(100%,0,0);left:0}
.carousel-inner>.item.prev,.carousel-inner>.item.active.left{-webkit-transform:translate3d(-100%,0,0);transform:translate3d(-100%,0,0);left:0}
.carousel-inner>.item.next.left,.carousel-inner>.item.prev.right,.carousel-inner>.item.active{-webkit-transform:translate3d(0,0,0);transform:translate3d(0,0,0);left:0}
}
.carousel-inner>.active,.carousel-inner>.next,.carousel-inner>.prev{display:block}
.carousel-inner>.active{left:0}
.carousel-inner>.next,.carousel-inner>.prev{position:absolute;top:0;width:100%}
.carousel-inner>.next{left:100%}
.carousel-inner>.prev{left:-100%}
.carousel-inner>.next.left,.carousel-inner>.prev.right{left:0}
.carousel-inner>.active.left{left:-100%}
.carousel-inner>.active.right{left:100%}
.carousel-control{position:absolute;top:0;left:0;bottom:0;width:15%;opacity:.5;filter:alpha(opacity=50);font-size:20px;color:#fff;text-align:center;text-shadow:0 1px 2px rgba(0,0,0,0.6)}
.carousel-control.left{background-image:-webkit-linear-gradient(left,rgba(0,0,0,0.5) 0,rgba(0,0,0,0.0001) 100%);background-image:-o-linear-gradient(left,rgba(0,0,0,0.5) 0,rgba(0,0,0,0.0001) 100%);background-image:linear-gradient(to right,rgba(0,0,0,0.5) 0,rgba(0,0,0,0.0001) 100%);background-repeat:repeat-x;filter:progid:DXImageTransform.Microsoft.gradient(startColorstr='#80000000',endColorstr='#00000000',GradientType=1)}
.carousel-control.right{left:auto;right:0;background-image:-webkit-linear-gradient(left,rgba(0,0,0,0.0001) 0,rgba(0,0,0,0.5) 100%);background-image:-o-linear-gradient(left,rgba(0,0,0,0.0001) 0,rgba(0,0,0,0.5) 100%);background-image:linear-gradient(to right,rgba(0,0,0,0.0001) 0,rgba(0,0,0,0.5) 100%);background-repeat:repeat-x;filter:progid:DXImageTransform.Microsoft.gradient(startColorstr='#00000000',endColorstr='#80000000',GradientType=1)}
.carousel-control:hover,.carousel-control:focus{outline:0;color:#fff;text-decoration:none;opacity:.9;filter:alpha(opacity=90)}
.carousel-control .icon-prev,.carousel-control .icon-next,.carousel-control .glyphicon-chevron-left,.carousel-control .glyphicon-chevron-right{position:absolute;top:50%;z-index:5;display:inline-block}
.carousel-control .icon-prev,.carousel-control .glyphicon-chevron-left{left:50%;margin-left:-10px}
.carousel-control .icon-next,.carousel-control .glyphicon-chevron-right{right:50%;margin-right:-10px}
.carousel-control .icon-prev,.carousel-control .icon-next{width:20px;height:20px;margin-top:-10px;line-height:1;font-family:serif}
.carousel-control .icon-prev:before{content:'\2039'}
.carousel-control .icon-next:before{content:'\203a'}
.carousel-indicators{position:absolute;bottom:10px;left:50%;z-index:15;width:60%;margin-left:-30%;padding-left:0;list-style:none;text-align:center}
.carousel-indicators li{display:inline-block;width:10px;height:10px;margin:1px;text-indent:-999px;border:1px solid #fff;border-radius:10px;cursor:pointer;background-color:#000 \9;background-color:rgba(0,0,0,0)}
.carousel-indicators .active{margin:0;width:12px;height:12px;background-color:#fff}
.carousel-caption{position:absolute;left:15%;right:15%;bottom:20px;z-index:10;padding-top:20px;padding-bottom:20px;color:#fff;text-align:center;text-shadow:0 1px 2px rgba(0,0,0,0.6)}
.carousel-caption .btn{text-shadow:none}
@media screen and (min-width:768px){.carousel-control .glyphicon-chevron-left,.carousel-control .glyphicon-chevron-right,.carousel-control .icon-prev,.carousel-control .icon-next{width:30px;height:30px;margin-top:-15px;font-size:30px}
.carousel-control .glyphicon-chevron-left,.carousel-control .icon-prev{margin-left:-15px}
.carousel-control .glyphicon-chevron-right,.carousel-control .icon-next{margin-right:-15px}
.carousel-caption{left:20%;right:20%;padding-bottom:30px}
.carousel-indicators{bottom:20px}
}
.clearfix:before,.clearfix:after,.dl-horizontal dd:before,.dl-horizontal dd:after,.container:before,.container:after,.container-fluid:before,.container-fluid:after,.row:before,.row:after,.form-horizontal .form-group:before,.form-horizontal .form-group:after,.btn-toolbar:before,.btn-toolbar:after,.btn-group-vertical>.btn-group:before,.btn-group-vertical>.btn-group:after,.nav:before,.nav:after,.navbar:before,.navbar:after,.navbar-header:before,.navbar-header:after,.navbar-collapse:before,.navbar-collapse:after,.pager:before,.pager:after,.panel-body:before,.panel-body:after,.modal-footer:before,.modal-footer:after{content:" ";display:table}
.clearfix:after,.dl-horizontal dd:after,.container:after,.container-fluid:after,.row:after,.form-horizontal .form-group:after,.btn-toolbar:after,.btn-group-vertical>.btn-group:after,.nav:after,.navbar:after,.navbar-header:after,.navbar-collapse:after,.pager:after,.panel-body:after,.modal-footer:after{clear:both}
.center-block{display:block;margin-left:auto;margin-right:auto}
.pull-right{float:right !important}
.pull-left{float:left !important}
.hide{display:none !important}
.show{display:block !important}
.invisible{visibility:hidden}
.text-hide{font:0/0 a;color:transparent;text-shadow:none;background-color:transparent;border:0}
.hidden{display:none !important}
.affix{position:fixed}
@-ms-viewport{width:device-width}
.visible-xs,.visible-sm,.visible-md,.visible-lg{display:none !important}
.visible-xs-block,.visible-xs-inline,.visible-xs-inline-block,.visible-sm-block,.visible-sm-inline,.visible-sm-inline-block,.visible-md-block,.visible-md-inline,.visible-md-inline-block,.visible-lg-block,.visible-lg-inline,.visible-lg-inline-block{display:none !important}
@media(max-width:767px){.visible-xs{display:block !important}
table.visible-xs{display:table}
tr.visible-xs{display:table-row !important}
th.visible-xs,td.visible-xs{display:table-cell !important}
}
@media(max-width:767px){.visible-xs-block{display:block !important}
}
@media(max-width:767px){.visible-xs-inline{display:inline !important}
}
@media(max-width:767px){.visible-xs-inline-block{display:inline-block !important}
}
@media(min-width:768px) and (max-width:991px){.visible-sm{display:block !important}
table.visible-sm{display:table}
tr.visible-sm{display:table-row !important}
th.visible-sm,td.visible-sm{display:table-cell !important}
}
@media(min-width:768px) and (max-width:991px){.visible-sm-block{display:block !important}
}
@media(min-width:768px) and (max-width:991px){.visible-sm-inline{display:inline !important}
}
@media(min-width:768px) and (max-width:991px){.visible-sm-inline-block{display:inline-block !important}
}
@media(min-width:992px) and (max-width:1199px){.visible-md{display:block !important}
table.visible-md{display:table}
tr.visible-md{display:table-row !important}
th.visible-md,td.visible-md{display:table-cell !important}
}
@media(min-width:992px) and (max-width:1199px){.visible-md-block{display:block !important}
}
@media(min-width:992px) and (max-width:1199px){.visible-md-inline{display:inline !important}
}
@media(min-width:992px) and (max-width:1199px){.visible-md-inline-block{display:inline-block !important}
}
@media(min-width:1200px){.visible-lg{display:block !important}
table.visible-lg{display:table}
tr.visible-lg{display:table-row !important}
th.visible-lg,td.visible-lg{display:table-cell !important}
}
@media(min-width:1200px){.visible-lg-block{display:block !important}
}
@media(min-width:1200px){.visible-lg-inline{display:inline !important}
}
@media(min-width:1200px){.visible-lg-inline-block{display:inline-block !important}
}
@media(max-width:767px){.hidden-xs{display:none !important}
}
@media(min-width:768px) and (max-width:991px){.hidden-sm{display:none !important}
}
@media(min-width:992px) and (max-width:1199px){.hidden-md{display:none !important}
}
@media(min-width:1200px){.hidden-lg{display:none !important}
}
.visible-print{display:none !important}
@media print{.visible-print{display:block !important}
table.visible-print{display:table}
tr.visible-print{display:table-row !important}
th.visible-print,td.visible-print{display:table-cell !important}
}
.visible-print-block{display:none !important}
@media print{.visible-print-block{display:block !important}
}
.visible-print-inline{display:none !important}
@media print{.visible-print-inline{display:inline !important}
}
.visible-print-inline-block{display:none !important}
@media print{.visible-print-inline-block{display:inline-block !important}
}
@media print{.hidden-print{display:none !important}
}
.slick-prev,.slick-next{position:absolute;display:block;height:20px;width:20px;line-height:0;font-size:0;cursor:pointer;background:transparent;color:transparent;top:50%;-webkit-transform:translate(0,-50%);-ms-transform:translate(0,-50%);transform:translate(0,-50%);padding:0;border:0;outline:0}
.slick-prev:hover,.slick-next:hover,.slick-prev:focus,.slick-next:focus{outline:0;background:transparent;color:transparent}
.slick-prev:hover:before,.slick-next:hover:before,.slick-prev:focus:before,.slick-next:focus:before{opacity:1}
.slick-prev.slick-disabled:before,.slick-next.slick-disabled:before{opacity:.25}
.slick-prev:before,.slick-next:before{font-family:"slick";font-size:20px;line-height:1;color:#fff;opacity:.75;-webkit-font-smoothing:antialiased;-moz-osx-font-smoothing:grayscale}
.slick-prev{left:-25px}
[dir="rtl"] .slick-prev{left:auto;right:-25px}
.slick-prev:before{content:""}
[dir="rtl"] .slick-prev:before{content:""}
.slick-next{right:-25px}
[dir="rtl"] .slick-next{left:-25px;right:auto}
.slick-next:before{content:""}
[dir="rtl"] .slick-next:before{content:""}
.slick-dotted .slick-slider{margin-bottom:30px}
.slick-dots{position:absolute;bottom:-25px;list-style:none;display:block;text-align:center;padding:0;margin:0;width:100%}
.slick-dots li{position:relative;display:inline-block;height:20px;width:20px;margin:0 5px;padding:0;cursor:pointer}
.slick-dots li button{border:0;background:transparent;display:block;height:20px;width:20px;outline:0;line-height:0;font-size:0;color:transparent;padding:5px;cursor:pointer}
.slick-dots li button:hover,.slick-dots li button:focus{outline:0}
.slick-dots li button:hover:before,.slick-dots li button:focus:before{opacity:1}
.slick-dots li button:before{position:absolute;top:0;left:0;content:"";width:20px;height:20px;font-family:"slick";font-size:6px;line-height:20px;text-align:center;color:#000;opacity:.25;-webkit-font-smoothing:antialiased;-moz-osx-font-smoothing:grayscale}
.slick-dots li.slick-active button:before{color:#000;opacity:.75}
.slick-slider{position:relative;display:block;box-sizing:border-box;-webkit-touch-callout:none;-webkit-user-select:none;-khtml-user-select:none;-moz-user-select:none;-ms-user-select:none;user-select:none;-ms-touch-action:pan-y;touch-action:pan-y;-webkit-tap-highlight-color:transparent}
.slick-list{position:relative;overflow:hidden;display:block;margin:0;padding:0}
.slick-list:focus{outline:0}
.slick-list.dragging{cursor:pointer;cursor:hand}
.slick-slider .slick-track,.slick-slider .slick-list{-webkit-transform:translate3d(0,0,0);-moz-transform:translate3d(0,0,0);-ms-transform:translate3d(0,0,0);-o-transform:translate3d(0,0,0);transform:translate3d(0,0,0)}
.slick-track{position:relative;left:0;top:0;display:block}
.slick-track:before,.slick-track:after{content:"";display:table}
.slick-track:after{clear:both}
.slick-loading .slick-track{visibility:hidden}
.slick-slide{float:left;height:100%;min-height:1px;display:none}
[dir="rtl"] .slick-slide{float:right}
.slick-slide img{display:block}
.slick-slide.slick-loading img{display:none}
.slick-slide.dragging img{pointer-events:none}
.slick-initialized .slick-slide{display:block}
.slick-loading .slick-slide{visibility:hidden}
.slick-vertical .slick-slide{display:block;height:auto;border:1px solid transparent}
.slick-arrow.slick-hidden{display:none}
.xilinx-bs3 .xilinx-filter-dropdown{width:100%;margin-bottom:10px}
.xilinx-bs3 .xilinx-filter-dropdown.checkboxes{margin-bottom:30px}
.xilinx-bs3 .xilinx-filter-dropdown.checkboxes button{max-width:200px}
.xilinx-bs3 .xilinx-filter-dropdown.checkboxes .dropdown-menu ul{padding:0 15px}
.xilinx-bs3 .xilinx-filter-dropdown.checkboxes .dropdown-menu ul label{padding:5px 0 0;font-weight:normal}
.xilinx-bs3 .xilinx-filter-dropdown.checkboxes .dropdown-menu ul label span{margin-left:5px}
.xilinx-bs3 .xilinx-filter-dropdown.checkboxes .dropdown-menu ul:last-of-type{border-bottom:1px solid #d2d2d2;margin-bottom:0}
.xilinx-bs3 .xilinx-filter-dropdown.checkboxes .dropdown-menu button{background:transparent;color:#d11414;font-weight:normal;width:auto;-webkit-box-shadow:none;box-shadow:none;-webkit-box-shadow:0 0 0 0 none;box-shadow:0 0 0 0 none;padding:13px 18px}
.xilinx-bs3 .xilinx-filter-dropdown.checkboxes .dropdown-menu button[data-function="cancel"]{color:#262626;float:right}
.xilinx-bs3 .xilinx-filter-dropdown button{text-align:left;width:100%;padding:12px 30px 12px 15px;-webkit-box-shadow:none;box-shadow:none;-webkit-box-shadow:0 0 0 0 none;box-shadow:0 0 0 0 none;margin-bottom:0}
.xilinx-bs3 .xilinx-filter-dropdown button span{font-size:12px;position:absolute;right:10px;top:50%;margin-top:-6px;-webkit-transition:all .4s ease;transition:all .4s ease}
.xilinx-bs3 .xilinx-filter-dropdown.open button{-webkit-box-shadow:0 2px 4px 0 rgba(0,0,0,0.15);box-shadow:0 2px 4px 0 rgba(0,0,0,0.15)}
.xilinx-bs3 .xilinx-filter-dropdown.open button span{-webkit-transform:rotate(-180deg);-ms-transform:rotate(-180deg);transform:rotate(-180deg)}
.xilinx-bs3 .xilinx-filter-dropdown ul.dropdown-menu li a{white-space:normal;padding:10px 15px}
.xilinx-bs3 .xilinx-filter-dropdown ul.dropdown-menu li.bordered{border-top:1px solid #f2f2f2}
.xilinx-bs3 .xilinx-filter-dropdown ul.dropdown-menu li.bordered a{color:#d11414}
.xilinx-bs3 .xilinx-filter-dropdown ul.dropdown-menu li.learn-more{border-top:0}
.xilinx-bs3 .xilinx-filter-dropdown .dropdown-menu{width:100%;top:100%;margin-top:10px;padding:0;-webkit-box-shadow:0 2px 4px 0 rgba(0,0,0,0.15);box-shadow:0 2px 4px 0 rgba(0,0,0,0.15)}
.xilinx-bs3 .xilinx-filter-dropdown .dropdown-menu h4{padding:15px 15px;margin-bottom:0}
@media(min-width:768px){.xilinx-bs3 .xilinx-filter-dropdown .dropdown-menu ul{columns:2;-webkit-columns:2;-moz-columns:2}
}
.xilinx-bs3 .xilinx-filter-dropdown .dropdown-menu ul:last-of-type{padding-bottom:10px}
.xilinx-bs3 .xilinx-filter-dropdown .dropdown-menu ul li a{padding:10px 15px}
.xilinx-bs3 .responsive-carousel-4slide .slick-track{margin:0 auto}
.xilinx-bs3 .responsive-carousel-4slide .slick-arrow{top:45%}
.xilinx-bs3 .responsive-carousel-4slide .slick-arrow.slick-prev{left:-15px}
.xilinx-bs3 .responsive-carousel-4slide .slick-arrow.slick-next{right:-15px}
.xilinx-bs3 .responsive-carousel-4slide .slick-dots{bottom:auto;position:relative}
.xilinx-bs3 .xilinxVideoGridHeader{margin-top:15px}
@media(min-width:768px){.xilinx-bs3 .xilinxVideoGridHeader .pull-sm-right{float:right !important}
}
@media(max-width:767px){.xilinx-bs3 .xilinxVideoGridHeader .pull-sm-right{margin-bottom:10px}
.xilinx-bs3 .xilinxVideoGridHeader .pull-sm-right button.filter-by-newest{padding-left:0}
}
.xilinx-bs3 .xilinxVideoGridHeader button{background-color:transparent;color:#262626}
.xilinx-bs3 .xilinxVideoGridHeader button.filter-by-views,.xilinx-bs3 .xilinxVideoGridHeader button.filter-by-newest{padding-top:0;font-size:16px}
.xilinx-bs3 .xilinxVideoGridHeader button.view-more-videos{width:100%}
.xilinx-bs3 .xilinxVideoGridHeader button:focus{color:#262626}
.xilinx-bs3 .xilinxVideoGridHeader button:hover{background-color:transparent;color:#d11414}
.xilinx-bs3 .xilinxVideoGrid .grid-container{background-color:#d2d2d2;padding:15px 15px 0}
@media(max-width:767px){.xilinx-bs3 .xilinxVideoGrid .grid-container{max-width:288px}
}
.xilinx-bs3 .xilinxVideoGrid .grid-container .video-grid-item{margin-bottom:15px;overflow:hidden}
@media(max-width:767px){.xilinx-bs3 .xilinxVideoGrid .grid-container .video-grid-item:nth-child(2n+1){clear:both}
}
.xilinx-bs3 .xilinxVideoGrid .grid-container .video-grid-item.hidden{height:0}
.xilinx-bs3 .xilinxVideoGrid .grid-container .video-grid-item figure{background:#fff}
.xilinx-bs3 .xilinxVideoGrid .grid-container .video-grid-item figure img{width:100%}
@media(min-width:768px){.xilinx-bs3 .xilinxVideoGrid .grid-container .video-grid-item figure img{height:190px}
}
@media(min-width:992px){.xilinx-bs3 .xilinxVideoGrid .grid-container .video-grid-item figure img{height:164px}
}
@media(min-width:1200px){.xilinx-bs3 .xilinxVideoGrid .grid-container .video-grid-item figure img{height:148px}
}
.xilinx-bs3 .xilinxVideoGrid .grid-container .video-grid-item figure figcaption{border-top:1px solid #d2d2d2;padding:5px 10px;color:#262626}
.xilinx-bs3 .xilinxVideoGrid .grid-container .video-grid-item figure figcaption span.title{display:block;overflow:hidden;height:65px;padding-bottom:5px;border-bottom:1px solid #d2d2d2;margin-bottom:5px}
.xilinx-bs3 .xilinxVideoGrid .grid-container .video-grid-item figure figcaption span.title:hover{color:#d11414}
.xilinx-bs3 .xilinxVideoGrid .grid-container .video-grid-item figure figcaption span.meta{display:inline;padding-right:10px}
.xilinx-bs3 .xilinxVideoGrid .grid-container .video-grid-item figure figcaption span.meta span{padding-right:5px}
.xilinx-bs3 .childVideoTopVideo .topVideo{padding-top:20px}
.xilinx-bs3 .childVideoTopVideo .topVideo h2{color:#fff;margin-top:10px}
.xilinx-bs3 .childVideoTopVideo .topVideo ul.list-inline{float:left;margin-bottom:0}
.xilinx-bs3 .childVideoTopVideo .topVideo ul li{padding-right:30px}
.xilinx-bs3 .childVideoTopVideo .topVideo ul li a{color:#fff}
.xilinx-bs3 .childVideoTopVideo .topVideo ul li a:hover{color:#d11414}
.xilinx-bs3 .childVideoTopVideo .topVideo span{color:#fff}
.xilinx-bs3 .childVideoTopVideo .topVideo .views{padding-bottom:20px}
.xilinx-bs3 .childVideoTopVideo .topVideo .tab-pane{color:#fff}
.xilinx-bs3 .childVideoTopVideo .topVideo .tab-pane .info-panel{margin-bottom:15px;color:inherit}
.xilinx-bs3 .childVideoTopVideo .topVideo .tab-pane .info-panel p{color:inherit}
.xilinx-bs3 .childVideoTopVideo .topVideo .fa{padding-right:10px}
.xilinx-bs3 .infoTags{margin-top:15px}
.xilinx-bs3 .infoTags ul{display:inline-block;padding-left:10px}
.xilinx-bs3 .infoTags ul li{display:inline;margin-right:10px}
.xilinx-bs3 .infoTags ul li a{padding:5px;background-color:#f2f2f2}
.xilinx-bs3 .infoTags ul li:hover a{background-color:#d2d2d2}
.xilinx-bs3 .xilinxVideoList .xilinxVideoListWrappper{padding:15px 0 0;background-color:#d2d2d2}
.xilinx-bs3 .xilinxVideoList .xilinxVideoListWrappper .video-list-item{margin-bottom:15px}
.xilinx-bs3 .xilinxVideoList .xilinxVideoListWrappper .video-list-item.hidden{display:block}
.xilinx-bs3 .xilinxVideoList .xilinxVideoListWrappper .video-list-item a figure{background:#fff}
.xilinx-bs3 .xilinxVideoList .xilinxVideoListWrappper .video-list-item a figure img{width:100%}
.xilinx-bs3 .xilinxVideoList .xilinxVideoListWrappper .video-list-item a figure figcaption{padding:10px;color:#262626}
@media(min-width:768px){.xilinx-bs3 .xilinxVideoList .xilinxVideoListWrappper .video-list-item a figure figcaption{padding:10px 10px 10px 0}
}
.xilinx-bs3 .xilinxVideoList .xilinxVideoListWrappper .video-list-item a figure figcaption h4{margin-bottom:5px}
.xilinx-bs3 .xilinxVideoList .xilinxVideoListWrappper .video-list-item a figure:hover{-webkit-box-shadow:0 0 15px 0 rgba(0,0,0,0.25);box-shadow:0 0 15px 0 rgba(0,0,0,0.25)}
.xilinx-bs3 .press-landing-page ul,.xilinx-bs3 .media-kits-landing-page ul{border-bottom:1px solid #f2f2f2;padding:0;list-style:none;margin-bottom:20px}
.xilinx-bs3 .press-landing-page ul.press-year-list li,.xilinx-bs3 .media-kits-landing-page ul.press-year-list li{display:inline-block;padding:5px 0;margin-right:28px;position:relative;top:1px}
.xilinx-bs3 .press-landing-page ul.press-year-list li:last-of-type,.xilinx-bs3 .media-kits-landing-page ul.press-year-list li:last-of-type{margin-right:0}
.xilinx-bs3 .press-landing-page ul.press-year-list li a,.xilinx-bs3 .media-kits-landing-page ul.press-year-list li a{font-size:14px;color:#262626}
.xilinx-bs3 .press-landing-page ul.press-year-list li.active,.xilinx-bs3 .media-kits-landing-page ul.press-year-list li.active{border-bottom:1px solid #d11414}
.xilinx-bs3 .press-landing-page ul.press-year-list li.active a,.xilinx-bs3 .media-kits-landing-page ul.press-year-list li.active a{font-weight:bold}
.xilinx-bs3 .press-landing-page ul.press-year-list li:hover a,.xilinx-bs3 .media-kits-landing-page ul.press-year-list li:hover a{color:#d11414}
.xilinx-bs3 .press-landing-page .press-preview .press-item,.xilinx-bs3 .media-kits-landing-page .press-preview .press-item{margin-bottom:15px}
.xilinx-bs3 .press-landing-page .press-preview .press-item.hidden,.xilinx-bs3 .media-kits-landing-page .press-preview .press-item.hidden{display:none}
.xilinx-bs3 .press-landing-page .press-preview .press-item figure,.xilinx-bs3 .media-kits-landing-page .press-preview .press-item figure{position:relative;margin-bottom:15px}
.xilinx-bs3 .press-landing-page .press-preview .press-item figure img,.xilinx-bs3 .media-kits-landing-page .press-preview .press-item figure img{width:100%;height:auto}
.xilinx-bs3 .press-landing-page .press-preview .press-item figure span.category,.xilinx-bs3 .media-kits-landing-page .press-preview .press-item figure span.category{color:#fff;position:absolute;bottom:10px;left:15px}
.xilinx-bs3 .press-landing-page .press-preview .press-item figure span.category>span,.xilinx-bs3 .media-kits-landing-page .press-preview .press-item figure span.category>span{margin-right:10px}
.xilinx-bs3 .press-landing-page .press-preview .press-item figure figcaption,.xilinx-bs3 .media-kits-landing-page .press-preview .press-item figure figcaption{position:absolute;top:15px;left:15px;background-color:rgba(0,0,0,0.35);border:1px solid #d2d2d2;z-index:99}
.xilinx-bs3 .press-landing-page .press-preview .press-item figure figcaption span,.xilinx-bs3 .media-kits-landing-page .press-preview .press-item figure figcaption span{font-size:12px;color:white}
.xilinx-bs3 .press-landing-page .press-preview .press-item figure figcaption span.day,.xilinx-bs3 .media-kits-landing-page .press-preview .press-item figure figcaption span.day{float:left;font-size:24px;font-weight:bold;line-height:26px;border-right:1px solid white;padding:0 10px;margin:7px 0}
.xilinx-bs3 .press-landing-page .press-preview .press-item figure figcaption span.month-year,.xilinx-bs3 .media-kits-landing-page .press-preview .press-item figure figcaption span.month-year{float:right;margin:5px 9px;font-family:'Roboto',sans-serif;font-weight:400;text-align:center;text-transform:uppercase;line-height:15px}
.xilinx-bs3 .press-landing-page a:hover h4,.xilinx-bs3 .media-kits-landing-page a:hover h4{color:#d11414}
.xilinx-bs3 .press-landing-page .media-kits,.xilinx-bs3 .media-kits-landing-page .media-kits{background:#f2f2f2;padding:15px;padding:15px 0;margin-top:30px}
.xilinx-bs3 .press-landing-page .media-kits .media-kits-title,.xilinx-bs3 .media-kits-landing-page .media-kits .media-kits-title{display:block;font-weight:bold}
.xilinx-bs3 .press-landing-page .media-kits .col-xs-12,.xilinx-bs3 .media-kits-landing-page .media-kits .col-xs-12{padding-top:15px}
.xilinx-bs3 .press-landing-page .media-kits .col-xs-12 p,.xilinx-bs3 .media-kits-landing-page .media-kits .col-xs-12 p{margin:0}
.xilinx-bs3 .press-landing-page .media-kits .col-xs-12 p a,.xilinx-bs3 .media-kits-landing-page .media-kits .col-xs-12 p a{color:#262626}
.xilinx-bs3 .press-landing-page .media-kits .col-xs-12 p a:hover,.xilinx-bs3 .media-kits-landing-page .media-kits .col-xs-12 p a:hover{color:#d11414}
@media(min-width:768px){.xilinx-bs3 .press-landing-page .searchiParsys .xilinxSearch,.xilinx-bs3 .media-kits-landing-page .searchiParsys .xilinxSearch{margin-bottom:0}
}
.xilinx-bs3 .press-landing-page .rightiParsysTop .xilinxText,.xilinx-bs3 .media-kits-landing-page .rightiParsysTop .xilinxText{margin-top:30px}
.xilinx-bs3 .press-landing-page .rightiParsysTop .xilinxText,.xilinx-bs3 .media-kits-landing-page .rightiParsysTop .xilinxText,.xilinx-bs3 .press-landing-page .rightiParsysBottom .xilinxText,.xilinx-bs3 .media-kits-landing-page .rightiParsysBottom .xilinxText{padding:15px 15px 1px 15px;background-color:#f2f2f2}
.xilinx-bs3 .press-landing-page .rightiParsysTop .xilinxPromo,.xilinx-bs3 .media-kits-landing-page .rightiParsysTop .xilinxPromo,.xilinx-bs3 .press-landing-page .rightiParsysBottom .xilinxPromo,.xilinx-bs3 .media-kits-landing-page .rightiParsysBottom .xilinxPromo{background-color:#f2f2f2}
.xilinx-bs3 .pbx-page .pbxStrip{margin-bottom:0}
.xilinx-bs3 .partner-profile .partner-profile-info .partner-profile-left{border:1px solid #d2d2d2;padding:15px;margin-bottom:15px}
.xilinx-bs3 .partner-profile .partner-profile-info .partner-profile-left .partner-tier{margin-bottom:15px}
.xilinx-bs3 .partner-profile .partner-profile-info .partner-profile-right{background:#f2f2f2;padding:15px}
@media(min-width:992px){.xilinx-bs3 .partner-profile .partner-profile-info .partner-profile-left{height:392px;margin-bottom:0}
.xilinx-bs3 .partner-profile .partner-profile-info .partner-profile-right{height:392px;overflow-y:scroll}
}
.xilinx-bs3 .partner-profile .strip-gray-background{padding:15px;text-align:center;background:#d2d2d2}
.xilinx-bs3 .partner-profile .strip-background{margin-bottom:0}
.xilinx-bs3 .partner-ip .strip-background{margin-bottom:0}
.xilinx-bs3 .one-column-shaded{background-color:#f2f2f2}
.xilinx-bs3 .office-info-landing-page{background-color:#f2f2f2}
.xilinx-bs3 .office-info-landing-page .dropdown{margin-bottom:30px}
.xilinx-bs3 .office-info-landing-page .dropdown button{width:100%;text-align:left}
.xilinx-bs3 .office-info-landing-page .dropdown button span{position:absolute;right:0;top:16px}
.xilinx-bs3 .office-info-landing-page .dropdown.disabled button{background-color:#4c4c4c}
.xilinx-bs3 .office-info-landing-page .dropdown ul{padding-top:0;padding-bottom:0;margin-top:10px}
.xilinx-bs3 .office-info-landing-page .dropdown ul li button{background:transparent;color:#262626;text-align:left}
.xilinx-bs3 .office-info-landing-page .dropdown ul li button span.fa{-webkit-transform:rotate(0);-ms-transform:rotate(0);transform:rotate(0);display:none;float:left;margin-top:4px;margin-right:5px;font-size:12px}
.xilinx-bs3 .office-info-landing-page [data-function="categories-dropdown"] .col-md-6{width:100%;padding:0}
.xilinx-bs3 .office-info-landing-page [data-function="categories-dropdown"] .col-md-6 .xilinx-filter-dropdown button{max-width:100%}
.xilinx-bs3 .office-info-landing-page .hidden{display:none}
.xilinx-bs3 .office-info-landing-page .office-info{position:relative;height:330px;background-color:#fff;border:1px solid #d2d2d2;padding:15px;margin-bottom:30px}
.xilinx-bs3 .office-info-landing-page .office-info .icon{position:absolute;top:20px;right:15px}
.xilinx-bs3 .office-info-landing-page .office-info .type{font-size:12px;color:#4c4c4c}
.xilinx-bs3 .office-info-landing-page .office-info h4{margin:15px 0}
.xilinx-bs3 .office-info-landing-page .office-info a h4{color:#167fa2}
.xilinx-bs3 .office-info-landing-page .office-info a :hover h4{color:#d11414}
.xilinx-bs3 .media-kits-landing-page h1{margin-bottom:0}
.xilinx-bs3 .media-kits-landing-page hr{margin-top:0}
@media(min-width:768px){.xilinx-bs3 .media-kits-landing-page hr{margin-top:20px}
}
.xilinx-bs3 .media-kits-landing-page .xilinxSearch{padding-top:10px;margin-bottom:0}
@media(min-width:768px){.xilinx-bs3 .media-kits-landing-page .xilinxSearch{padding-top:0}
}
.xilinx-bs3 .media-kits-landing-page .rightParsys .xilinxText{padding:15px 15px 1px 15px;background-color:#f2f2f2}
.xilinx-bs3 .media-kits-landing-page .rightParsys .xilinxPromo{background-color:#f2f2f2}
.xilinx-bs3 .media-kits-landing-page .rightParsys .section:first-of-type{margin-top:20px}
.xilinx-bs3 .landing-page .stripRow2Parsys>div:first-child{margin-top:25px}
.xilinx-bs3 .landing-page .strip-background.strip-no-margin-bottom{margin-bottom:0}
.xilinx-bs3 .course-description-template .course-description-info{background-color:#262626;padding:15px 20px;color:#fff;float:left;width:100%}
.xilinx-bs3 .course-description-template .course-description-info .info-group{display:block;padding:5px 0;float:left;width:100%}
@media(min-width:768px){.xilinx-bs3 .course-description-template .course-description-info .info-group{display:inline-block;float:none;width:auto}
}
.xilinx-bs3 .course-description-template .course-description-info .info-group span.title{display:inline-block;float:left;font-weight:bold}
@media(max-width:767px){.xilinx-bs3 .course-description-template .course-description-info .info-group span.title{width:50%}
}
.xilinx-bs3 .course-description-template .course-description-info .info-group .value{float:left;padding-left:10px;padding-right:25px}
@media(max-width:767px){.xilinx-bs3 .course-description-template .course-description-info .info-group .value{width:50%}
}
.xilinx-bs3 .course-description-template .course-description-box{border-left:1px solid #d2d2d2;border-bottom:1px solid #d2d2d2;border-right:1px solid #d2d2d2;float:left}
.xilinx-bs3 .course-description-template .course-description-box .leftGeneralParsys,.xilinx-bs3 .course-description-template .course-description-box .rightGeneralParsys{padding-top:20px}
.xilinx-bs3 .course-description-template .course-description-box .leftGeneralParsys .leftgeneralParsys,.xilinx-bs3 .course-description-template .course-description-box .rightGeneralParsys .leftgeneralParsys{padding-bottom:30px}
.xilinx-bs3 .course-description-template .course-description-box .registration{padding:40px 0;border-top:1px solid #d2d2d2;border-bottom:1px solid #d2d2d2;margin-bottom:0}
.xilinx-bs3 .course-description-template .course-description-box .registration a.btn{padding:10px 15px;margin-top:25px}
.xilinx-bs3 .course-description-template .course-description-box .descriptionParsys{padding-top:15px;margin-bottom:30px}
.xilinx-bs3 .course-description-template .course-description-box .courseOutline{padding:20px 0;border-top:1px solid #d2d2d2;margin-bottom:0}
.xilinx-bs3 .course-description-template .course-description-box .courseOutline h3{margin:0}
.xilinx-bs3 .course-description-template .course-description-box .courseOutline .icons{padding-top:10px}
@media(min-width:768px){.xilinx-bs3 .course-description-template .course-description-box .courseOutline .icons{padding-top:0;float:right}
}
.xilinx-bs3 .course-description-template .course-description-box .courseOutline .icons span{padding-left:20px;color:#262626}
.xilinx-bs3 .course-description-template .course-description-box .courseOutline .icons span:first-child{padding-left:0}
.xilinx-bs3 .course-description-template .course-description-box .courseOutline .icons span span{padding-right:10px}
.xilinx-bs3 .course-description-template .course-description-box .courseOutline .icons span span:before{color:#262626}
.xilinx-bs3 .boards-kits .strip-background{margin-bottom:0}
.xilinx-bs3 .boards-kits .strip-background .stripParsys>div:first-child{margin-top:30px}
.xilinx-bs3{font-family:'Open Sans',sans-serif;font-weight:400;color:#262626;-webkit-font-smoothing:antialiased;-moz-osx-font-smoothing:grayscale}
.xilinx-bs3 *{outline:none !important}
.xilinx-bs3 h1,.xilinx-bs3 h2,.xilinx-bs3 h3,.xilinx-bs3 h4,.xilinx-bs3 h5,.xilinx-bs3 h6{font-family:'Roboto',sans-serif;font-weight:400;padding:0;color:#262626;margin:0 0 15px 0;line-height:1.2}
.xilinx-bs3 h1{font-size:22px}
.xilinx-bs3 h2{font-size:20px}
.xilinx-bs3 h2.sub-title{margin-top:0;color:#4c4c4c}
.xilinx-bs3 h3{font-size:18px}
.xilinx-bs3 h4{font-size:16px}
.xilinx-bs3 h5{font-size:12px}
.xilinx-bs3 h6{font-size:6px}
.xilinx-bs3 .italic{font-style:italic}
@media(min-width:768px){.xilinx-bs3 h1{font-size:28px}
.xilinx-bs3 h4{font-size:18px}
}
@media(min-width:992px){.xilinx-bs3 h1{font-size:30px}
.xilinx-bs3 h2{font-size:22px}
.xilinx-bs3 h3{font-size:20px}
}
@media(min-width:1200px){.xilinx-bs3 h1{font-size:32px}
.xilinx-bs3 h2{font-size:24px}
}
.xilinx-bs3 ul ul{list-style-type:initial}
.xilinx-bs3 .navbar-xilinx{min-height:40px;margin-bottom:15px;-moz-border-radius:0;-webkit-border-radius:0;border-radius:0;background-color:#f2f2f2}
.xilinx-bs3 .navbar-xilinx ul.nav>li{border-left:1px solid #d2d2d2}
.xilinx-bs3 .navbar-xilinx ul.nav>li:first-child{border-left:0}
.xilinx-bs3 .navbar-xilinx ul.nav>li>a{padding-top:10px;padding-bottom:10px;color:#167fa2}
.xilinx-bs3 .navbar-xilinx ul.nav>li>a:hover{color:#fff;background-color:#d11414}
.xilinx-bs3 section{margin-bottom:20px}
.xilinx-bs3 section h2{margin-top:0}
.xilinx-bs3 a{color:#167fa2}
.xilinx-bs3 a.disableHover:hover,.xilinx-bs3 a.disableHover:focus{text-decoration:none}
.xilinx-bs3 img{max-width:100%}
.xilinx-bs3 p{font-size:14px;margin-bottom:15px}
.xilinx-bs3 .btn-block+.btn-block{margin-top:10px}
.xilinx-bs3 .loader-spinner{text-align:center}
.xilinx-bs3 .loader-spinner span.fa{font-size:7em}
.xilinx-bs3 .fa{font-size:15px}
.xilinx-bs3 .flag{position:absolute;background-color:#d11414;width:0;height:0;border:10px solid #d11414;border-bottom:9px solid #f2f2f2;border-top-width:20px;right:30px;top:-6px}
.xilinx-bs3 .flag .fa{color:#fff;left:-4px;top:-20px;font-size:10px;position:relative}
.xilinx-bs3 .flag:before{content:"";border:3px solid transparent;border-right:3px solid #d11414;border-bottom:3px solid #d11414;position:absolute;left:-16px;top:-20px}
.xilinx-bs3 .strike{text-decoration:line-through}
.xilinx-bs3 .xilinx-well{border:0;background:#f2f2f2;padding:15px;position:relative}
.xilinx-bs3 .nav-stacked>li+li{margin-top:0}
.xilinx-bs3 .xilinx-border-box{border:1px solid #d2d2d2;padding:15px}
.xilinx-bs3 .xilinx-dark-border-box{background:#f2f2f2;padding:15px}
ul.ui-autocomplete{-moz-border-radius:0;-webkit-border-radius:0;border-radius:0;padding:0}
ul.ui-autocomplete li.ui-menu-item a.item{color:#167fa2;border:0;margin:0;font-family:'Open Sans',sans-serif;font-weight:400}
ul.ui-autocomplete li.ui-menu-item a.item.ui-state-focus{background-image:none;filter:none;background-color:#f2f2f2;color:#d11414}
ul.ui-autocomplete li.ui-menu-item a.item b{font-family:'Open Sans',sans-serif;font-weight:600}
@media(max-width:767px){body{padding:0}
.navbar-nav{margin:0}
}
@media(min-width:768px){body{overflow:auto !important}
}
.deprecated{display:none}
.ieold .deprecated{display:block;border:2px solid #d2d2d2;padding:10px}
.ieold .deprecated .title{color:#d11414}
.ieold .deprecated a:hover{color:#d11414}
.xilinx-bs3 button,.xilinx-bs3 a.btn{background-color:#262626;filter:none;padding:12px 15px;font-size:14px;color:#fff;white-space:normal;border:0;-moz-border-radius:0;-webkit-border-radius:0;border-radius:0;-webkit-transition:background-color .4s ease;transition:background-color .4s ease}
.xilinx-bs3 button.btn-red,.xilinx-bs3 a.btn.btn-red{border:solid 1px #d11414;background-color:#d11414;-moz-border-radius:5px !important;-webkit-border-radius:5px !important;border-radius:5px !important}
.xilinx-bs3 button.btn-red:hover,.xilinx-bs3 a.btn.btn-red:hover{border:solid 1px #d11414;background-color:rgba(209,20,20,0.75)}
.xilinx-bs3 button.btn-light,.xilinx-bs3 a.btn.btn-light{border:solid 1px #262626;background-color:#fff;-moz-border-radius:5px;-webkit-border-radius:5px;border-radius:5px;color:#262626;margin-bottom:10px}
.xilinx-bs3 button.btn-light:hover,.xilinx-bs3 a.btn.btn-light:hover{border:solid 1px #262626;background-color:#262626}
.xilinx-bs3 button.btn-light:focus:not(:hover),.xilinx-bs3 a.btn.btn-light:focus:not(:hover){color:#262626}
.xilinx-bs3 button:focus,.xilinx-bs3 a.btn:focus{-webkit-box-shadow:none;box-shadow:none;-webkit-box-shadow:0 0 0 0 none;box-shadow:0 0 0 0 none}
.xilinx-bs3 button:hover,.xilinx-bs3 a.btn:hover{background-color:#4c4c4c}
.xilinx-bs3 button:hover,.xilinx-bs3 a.btn:hover,.xilinx-bs3 button:focus,.xilinx-bs3 a.btn:focus{color:#fff}
.xilinx-bs3 button.close,.xilinx-bs3 a.btn.close{color:#262626}
.xilinx-bs3 button.dropdown-toggle,.xilinx-bs3 a.btn.dropdown-toggle{background-color:#f2f2f2;position:relative;padding-right:40px;text-align:left;color:#4c4c4c}
.xilinx-bs3 button.dropdown-toggle:after,.xilinx-bs3 a.btn.dropdown-toggle:after{content:"\f078";font-family:'FontAwesome';font-style:normal;font-weight:400;line-height:1;display:inline-block;height:100%;width:30px;background:#d2d2d2;top:0;right:0;position:absolute;color:#4c4c4c;padding:13px 0;text-align:center;box-sizing:border-box;font-size:12px}
.xilinx-bs3 button.view-more-videos,.xilinx-bs3 a.btn.view-more-videos{width:100%;text-align:center;background-color:transparent;color:#262626;margin-top:10px;padding:8px 15px;position:relative;display:none}
.xilinx-bs3 button.view-more-videos span,.xilinx-bs3 a.btn.view-more-videos span{position:absolute;left:50%;bottom:-5px;-webkit-transform:translateX(-50%);-ms-transform:translateX(-50%);transform:translateX(-50%)}
.xilinx-bs3 .dropdown-menu{padding-left:0;list-style:none;-moz-border-radius:0;-webkit-border-radius:0;border-radius:0}
.xilinx-bs3 .dropdown-menu ul{padding-left:0;list-style:none}
.xilinx-bs3 .dropdown-menu li a{filter:none}
.xilinx-bs3 .dropdown-menu li a:hover,.xilinx-bs3 .dropdown-menu li a:focus{filter:none;background-color:#f2f2f2 !important}
.xilinx-bs3 .dropdown button.dropdown-toggle span.fa,.xilinx-bs3 .dropdown button[data-toggle="dropdown"] span.fa{font-size:12px;padding:0 10px}
.xilinx-bs3 .dropdown.open button span.fa{-webkit-transform:rotate(180deg);-ms-transform:rotate(180deg);transform:rotate(180deg)}
.xilinx-bs3 .dropdown ul{width:100%;-moz-border-radius:0;-webkit-border-radius:0;border-radius:0}
.xilinx-bs3 .dropdown ul li a{font-family:'Open Sans',sans-serif;font-weight:400;color:#167fa2}
.xilinx-bs3 .dropdown ul li a:hover{font-family:'Open Sans',sans-serif;font-weight:400;color:#167fa2}
.xilinx-bs3 .dropdown ul li.active a{color:#262626;background-color:#f2f2f2}
.xilinx-bs3 .dropdown ul li.active a:hover{color:#262626;background-color:#f2f2f2}
.xilinx-bs3 .dropdown ul li ul li a{display:block;width:100%;padding:3px 40px}
.xilinx-bs3 .xilinx-table-filter{border:1px solid #d2d2d2;padding:10px 0;margin-bottom:15px}
.xilinx-bs3 .xilinx-table-filter h4{background-color:#f2f2f2;padding:6px 15px}
.xilinx-bs3 .xilinx-table-filter ul{list-style-type:none;padding:0 15px}
.xilinx-bs3 .xilinx-table-filter ul li label input{margin-right:10px}
.xilinx-bs3 .xilinx-table-filter ul li label span{margin-left:5px}
.xilinx-bs3 table{width:100%;border:1px solid #d2d2d2}
.xilinx-bs3 table thead tr th{border:1px solid #d2d2d2;background-color:#262626;color:#fff;vertical-align:middle;padding:10px 15px}
.xilinx-bs3 table tbody tr th{border:1px solid #d2d2d2;background-color:#262626;color:#fff;vertical-align:middle;padding:10px 15px}
.xilinx-bs3 table tbody tr td{border:1px solid #d2d2d2;padding:10px 15px}
.xilinx-bs3 table tbody tr td ul{margin-bottom:0;padding-left:15px}
.xilinx-bs3 table.previewerTable{border:0}
.xilinx-bs3 table.previewerTable tbody tr td{padding:0;border:0}
.xilinx-bs3 .table-responsive{margin-bottom:20px;overflow-y:visible}
@media(max-width:767px){.xilinx-bs3 .table-responsive{border:0}
}
.xilinx-bs3 .table-hover>table tbody tr:hover{background-color:#f2f2f2}
.xilinx-bs3 .table-sortable>table thead{background-color:#262626;color:#fff}
.xilinx-bs3 .table-sortable>table thead th:not(.not-sortable){vertical-align:middle;padding-right:25px;background-repeat:no-repeat;background-position:center right;cursor:pointer;white-space:nowrap}
.xilinx-bs3 .table-sortable>table thead th:not(.not-sortable):before{font-family:'FontAwesome';font-style:normal;font-weight:400;line-height:1;display:inline-block;content:"\f07d";position:relative;margin-right:5px;color:#fff}
.xilinx-bs3 .table-sortable>table thead th:not(.not-sortable).headerSortUp:before{font-family:'FontAwesome';font-style:normal;font-weight:400;line-height:1;display:inline-block;content:"\f161";position:relative;margin-right:5px;color:#fff}
.xilinx-bs3 .table-sortable>table thead th:not(.not-sortable).headerSortDown:before{font-family:'FontAwesome';font-style:normal;font-weight:400;line-height:1;display:inline-block;content:"\f160";position:relative;margin-right:5px;color:#fff}
.modal-backdrop.in{opacity:.8;filter:alpha(opacity=0.8)}
.xilinx-bs3 .close{float:right;font-size:21px;font-weight:bold;line-height:1;text-shadow:0 1px 0 #fff;border:0;padding:0;filter:none;opacity:1;background-color:transparent}
.xilinx-bs3 .close span{color:#262626}
.xilinx-bs3 .close:hover,.xilinx-bs3 .close:focus{opacity:1;background-image:none;filter:none;background:transparent}
.xilinx-bs3 .close:hover span,.xilinx-bs3 .close:focus span{color:#262626}
.xilinx-bs3 .strip-background{background:#f2f2f2;margin-bottom:25px}
.xilinx-bs3 .strip-background .strip-child{min-height:0}
@media(min-width:992px){.xilinx-bs3 .row-eq-height-flex-center{display:-webkit-box;display:-webkit-flex;display:-ms-flexbox;display:flex;align-items:center}
}
@media(max-width:767px){.xilinx-bs3 .container.grid-padding>.row .col-xs-1,.xilinx-bs3 .container-fluid.grid-padding>.row .col-xs-1{padding:0 10px}
.xilinx-bs3 .container.grid-padding>.row .col-xs-1:nth-child(12n),.xilinx-bs3 .container-fluid.grid-padding>.row .col-xs-1:nth-child(12n){padding-right:20px}
.xilinx-bs3 .container.grid-padding>.row .col-xs-1:nth-child(12n+1),.xilinx-bs3 .container-fluid.grid-padding>.row .col-xs-1:nth-child(12n+1){padding-left:20px}
}
@media(min-width:768px) and (max-width:991px){.xilinx-bs3 .container.grid-padding>.row .col-sm-1,.xilinx-bs3 .container-fluid.grid-padding>.row .col-sm-1{padding:0 10px}
.xilinx-bs3 .container.grid-padding>.row .col-sm-1:nth-child(12n),.xilinx-bs3 .container-fluid.grid-padding>.row .col-sm-1:nth-child(12n){padding-right:20px}
.xilinx-bs3 .container.grid-padding>.row .col-sm-1:nth-child(12n+1),.xilinx-bs3 .container-fluid.grid-padding>.row .col-sm-1:nth-child(12n+1){padding-left:20px}
}
@media(min-width:992px) and (max-width:1199px){.xilinx-bs3 .container.grid-padding>.row .col-md-1,.xilinx-bs3 .container-fluid.grid-padding>.row .col-md-1{padding:0 10px}
.xilinx-bs3 .container.grid-padding>.row .col-md-1:nth-child(12n),.xilinx-bs3 .container-fluid.grid-padding>.row .col-md-1:nth-child(12n){padding-right:20px}
.xilinx-bs3 .container.grid-padding>.row .col-md-1:nth-child(12n+1),.xilinx-bs3 .container-fluid.grid-padding>.row .col-md-1:nth-child(12n+1){padding-left:20px}
}
@media(min-width:1200px){.xilinx-bs3 .container.grid-padding>.row .col-lg-1,.xilinx-bs3 .container-fluid.grid-padding>.row .col-lg-1{padding:0 10px}
.xilinx-bs3 .container.grid-padding>.row .col-lg-1:nth-child(12n),.xilinx-bs3 .container-fluid.grid-padding>.row .col-lg-1:nth-child(12n){padding-right:20px}
.xilinx-bs3 .container.grid-padding>.row .col-lg-1:nth-child(12n+1),.xilinx-bs3 .container-fluid.grid-padding>.row .col-lg-1:nth-child(12n+1){padding-left:20px}
}
@media(max-width:767px){.xilinx-bs3 .container.grid-padding>.row .col-xs-2,.xilinx-bs3 .container-fluid.grid-padding>.row .col-xs-2{padding:0 10px}
.xilinx-bs3 .container.grid-padding>.row .col-xs-2:nth-child(6n),.xilinx-bs3 .container-fluid.grid-padding>.row .col-xs-2:nth-child(6n){padding-right:20px}
.xilinx-bs3 .container.grid-padding>.row .col-xs-2:nth-child(6n+1),.xilinx-bs3 .container-fluid.grid-padding>.row .col-xs-2:nth-child(6n+1){padding-left:20px}
}
@media(min-width:768px) and (max-width:991px){.xilinx-bs3 .container.grid-padding>.row .col-sm-2,.xilinx-bs3 .container-fluid.grid-padding>.row .col-sm-2{padding:0 10px}
.xilinx-bs3 .container.grid-padding>.row .col-sm-2:nth-child(6n),.xilinx-bs3 .container-fluid.grid-padding>.row .col-sm-2:nth-child(6n){padding-right:20px}
.xilinx-bs3 .container.grid-padding>.row .col-sm-2:nth-child(6n+1),.xilinx-bs3 .container-fluid.grid-padding>.row .col-sm-2:nth-child(6n+1){padding-left:20px}
}
@media(min-width:992px) and (max-width:1199px){.xilinx-bs3 .container.grid-padding>.row .col-md-2,.xilinx-bs3 .container-fluid.grid-padding>.row .col-md-2{padding:0 10px}
.xilinx-bs3 .container.grid-padding>.row .col-md-2:nth-child(6n),.xilinx-bs3 .container-fluid.grid-padding>.row .col-md-2:nth-child(6n){padding-right:20px}
.xilinx-bs3 .container.grid-padding>.row .col-md-2:nth-child(6n+1),.xilinx-bs3 .container-fluid.grid-padding>.row .col-md-2:nth-child(6n+1){padding-left:20px}
}
@media(min-width:1200px){.xilinx-bs3 .container.grid-padding>.row .col-lg-2,.xilinx-bs3 .container-fluid.grid-padding>.row .col-lg-2{padding:0 10px}
.xilinx-bs3 .container.grid-padding>.row .col-lg-2:nth-child(6n),.xilinx-bs3 .container-fluid.grid-padding>.row .col-lg-2:nth-child(6n){padding-right:20px}
.xilinx-bs3 .container.grid-padding>.row .col-lg-2:nth-child(6n+1),.xilinx-bs3 .container-fluid.grid-padding>.row .col-lg-2:nth-child(6n+1){padding-left:20px}
}
@media(max-width:767px){.xilinx-bs3 .container.grid-padding>.row .col-xs-3,.xilinx-bs3 .container-fluid.grid-padding>.row .col-xs-3{padding:0 10px}
.xilinx-bs3 .container.grid-padding>.row .col-xs-3:nth-child(4n),.xilinx-bs3 .container-fluid.grid-padding>.row .col-xs-3:nth-child(4n){padding-right:20px}
.xilinx-bs3 .container.grid-padding>.row .col-xs-3:nth-child(4n+1),.xilinx-bs3 .container-fluid.grid-padding>.row .col-xs-3:nth-child(4n+1){padding-left:20px}
}
@media(min-width:768px) and (max-width:991px){.xilinx-bs3 .container.grid-padding>.row .col-sm-3,.xilinx-bs3 .container-fluid.grid-padding>.row .col-sm-3{padding:0 10px}
.xilinx-bs3 .container.grid-padding>.row .col-sm-3:nth-child(4n),.xilinx-bs3 .container-fluid.grid-padding>.row .col-sm-3:nth-child(4n){padding-right:20px}
.xilinx-bs3 .container.grid-padding>.row .col-sm-3:nth-child(4n+1),.xilinx-bs3 .container-fluid.grid-padding>.row .col-sm-3:nth-child(4n+1){padding-left:20px}
}
@media(min-width:992px) and (max-width:1199px){.xilinx-bs3 .container.grid-padding>.row .col-md-3,.xilinx-bs3 .container-fluid.grid-padding>.row .col-md-3{padding:0 10px}
.xilinx-bs3 .container.grid-padding>.row .col-md-3:nth-child(4n),.xilinx-bs3 .container-fluid.grid-padding>.row .col-md-3:nth-child(4n){padding-right:20px}
.xilinx-bs3 .container.grid-padding>.row .col-md-3:nth-child(4n+1),.xilinx-bs3 .container-fluid.grid-padding>.row .col-md-3:nth-child(4n+1){padding-left:20px}
}
@media(min-width:1200px){.xilinx-bs3 .container.grid-padding>.row .col-lg-3,.xilinx-bs3 .container-fluid.grid-padding>.row .col-lg-3{padding:0 10px}
.xilinx-bs3 .container.grid-padding>.row .col-lg-3:nth-child(4n),.xilinx-bs3 .container-fluid.grid-padding>.row .col-lg-3:nth-child(4n){padding-right:20px}
.xilinx-bs3 .container.grid-padding>.row .col-lg-3:nth-child(4n+1),.xilinx-bs3 .container-fluid.grid-padding>.row .col-lg-3:nth-child(4n+1){padding-left:20px}
}
@media(max-width:767px){.xilinx-bs3 .container.grid-padding>.row .col-xs-4,.xilinx-bs3 .container-fluid.grid-padding>.row .col-xs-4{padding:0 10px}
.xilinx-bs3 .container.grid-padding>.row .col-xs-4:nth-child(3n),.xilinx-bs3 .container-fluid.grid-padding>.row .col-xs-4:nth-child(3n){padding-right:20px}
.xilinx-bs3 .container.grid-padding>.row .col-xs-4:nth-child(3n+1),.xilinx-bs3 .container-fluid.grid-padding>.row .col-xs-4:nth-child(3n+1){padding-left:20px}
}
@media(min-width:768px) and (max-width:991px){.xilinx-bs3 .container.grid-padding>.row .col-sm-4,.xilinx-bs3 .container-fluid.grid-padding>.row .col-sm-4{padding:0 10px}
.xilinx-bs3 .container.grid-padding>.row .col-sm-4:nth-child(3n),.xilinx-bs3 .container-fluid.grid-padding>.row .col-sm-4:nth-child(3n){padding-right:20px}
.xilinx-bs3 .container.grid-padding>.row .col-sm-4:nth-child(3n+1),.xilinx-bs3 .container-fluid.grid-padding>.row .col-sm-4:nth-child(3n+1){padding-left:20px}
}
@media(min-width:992px) and (max-width:1199px){.xilinx-bs3 .container.grid-padding>.row .col-md-4,.xilinx-bs3 .container-fluid.grid-padding>.row .col-md-4{padding:0 10px}
.xilinx-bs3 .container.grid-padding>.row .col-md-4:nth-child(3n),.xilinx-bs3 .container-fluid.grid-padding>.row .col-md-4:nth-child(3n){padding-right:20px}
.xilinx-bs3 .container.grid-padding>.row .col-md-4:nth-child(3n+1),.xilinx-bs3 .container-fluid.grid-padding>.row .col-md-4:nth-child(3n+1){padding-left:20px}
}
@media(min-width:1200px){.xilinx-bs3 .container.grid-padding>.row .col-lg-4,.xilinx-bs3 .container-fluid.grid-padding>.row .col-lg-4{padding:0 10px}
.xilinx-bs3 .container.grid-padding>.row .col-lg-4:nth-child(3n),.xilinx-bs3 .container-fluid.grid-padding>.row .col-lg-4:nth-child(3n){padding-right:20px}
.xilinx-bs3 .container.grid-padding>.row .col-lg-4:nth-child(3n+1),.xilinx-bs3 .container-fluid.grid-padding>.row .col-lg-4:nth-child(3n+1){padding-left:20px}
}
@media(max-width:767px){.xilinx-bs3 .container.grid-padding>.row .col-xs-6,.xilinx-bs3 .container-fluid.grid-padding>.row .col-xs-6{padding:0 10px}
.xilinx-bs3 .container.grid-padding>.row .col-xs-6:nth-child(2n),.xilinx-bs3 .container-fluid.grid-padding>.row .col-xs-6:nth-child(2n){padding-right:20px}
.xilinx-bs3 .container.grid-padding>.row .col-xs-6:nth-child(2n+1),.xilinx-bs3 .container-fluid.grid-padding>.row .col-xs-6:nth-child(2n+1){padding-left:20px}
}
@media(min-width:768px) and (max-width:991px){.xilinx-bs3 .container.grid-padding>.row .col-sm-6,.xilinx-bs3 .container-fluid.grid-padding>.row .col-sm-6{padding:0 10px}
.xilinx-bs3 .container.grid-padding>.row .col-sm-6:nth-child(2n),.xilinx-bs3 .container-fluid.grid-padding>.row .col-sm-6:nth-child(2n){padding-right:20px}
.xilinx-bs3 .container.grid-padding>.row .col-sm-6:nth-child(2n+1),.xilinx-bs3 .container-fluid.grid-padding>.row .col-sm-6:nth-child(2n+1){padding-left:20px}
}
@media(min-width:992px) and (max-width:1199px){.xilinx-bs3 .container.grid-padding>.row .col-md-6,.xilinx-bs3 .container-fluid.grid-padding>.row .col-md-6{padding:0 10px}
.xilinx-bs3 .container.grid-padding>.row .col-md-6:nth-child(2n),.xilinx-bs3 .container-fluid.grid-padding>.row .col-md-6:nth-child(2n){padding-right:20px}
.xilinx-bs3 .container.grid-padding>.row .col-md-6:nth-child(2n+1),.xilinx-bs3 .container-fluid.grid-padding>.row .col-md-6:nth-child(2n+1){padding-left:20px}
}
@media(min-width:1200px){.xilinx-bs3 .container.grid-padding>.row .col-lg-6,.xilinx-bs3 .container-fluid.grid-padding>.row .col-lg-6{padding:0 10px}
.xilinx-bs3 .container.grid-padding>.row .col-lg-6:nth-child(2n),.xilinx-bs3 .container-fluid.grid-padding>.row .col-lg-6:nth-child(2n){padding-right:20px}
.xilinx-bs3 .container.grid-padding>.row .col-lg-6:nth-child(2n+1),.xilinx-bs3 .container-fluid.grid-padding>.row .col-lg-6:nth-child(2n+1){padding-left:20px}
}
@media(max-width:767px){.xilinx-bs3 .container.grid-padding-narrow>.row .col-xs-1,.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-xs-1{padding:0 7.5px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-xs-1:nth-child(12n),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-xs-1:nth-child(12n){padding-right:15px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-xs-1:nth-child(12n+1),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-xs-1:nth-child(12n+1){padding-left:15px}
}
@media(min-width:768px) and (max-width:991px){.xilinx-bs3 .container.grid-padding-narrow>.row .col-sm-1,.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-sm-1{padding:0 7.5px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-sm-1:nth-child(12n),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-sm-1:nth-child(12n){padding-right:15px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-sm-1:nth-child(12n+1),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-sm-1:nth-child(12n+1){padding-left:15px}
}
@media(min-width:992px) and (max-width:1199px){.xilinx-bs3 .container.grid-padding-narrow>.row .col-md-1,.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-md-1{padding:0 7.5px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-md-1:nth-child(12n),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-md-1:nth-child(12n){padding-right:15px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-md-1:nth-child(12n+1),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-md-1:nth-child(12n+1){padding-left:15px}
}
@media(min-width:1200px){.xilinx-bs3 .container.grid-padding-narrow>.row .col-lg-1,.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-lg-1{padding:0 7.5px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-lg-1:nth-child(12n),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-lg-1:nth-child(12n){padding-right:15px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-lg-1:nth-child(12n+1),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-lg-1:nth-child(12n+1){padding-left:15px}
}
@media(max-width:767px){.xilinx-bs3 .container.grid-padding-narrow>.row .col-xs-2,.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-xs-2{padding:0 7.5px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-xs-2:nth-child(6n),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-xs-2:nth-child(6n){padding-right:15px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-xs-2:nth-child(6n+1),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-xs-2:nth-child(6n+1){padding-left:15px}
}
@media(min-width:768px) and (max-width:991px){.xilinx-bs3 .container.grid-padding-narrow>.row .col-sm-2,.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-sm-2{padding:0 7.5px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-sm-2:nth-child(6n),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-sm-2:nth-child(6n){padding-right:15px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-sm-2:nth-child(6n+1),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-sm-2:nth-child(6n+1){padding-left:15px}
}
@media(min-width:992px) and (max-width:1199px){.xilinx-bs3 .container.grid-padding-narrow>.row .col-md-2,.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-md-2{padding:0 7.5px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-md-2:nth-child(6n),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-md-2:nth-child(6n){padding-right:15px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-md-2:nth-child(6n+1),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-md-2:nth-child(6n+1){padding-left:15px}
}
@media(min-width:1200px){.xilinx-bs3 .container.grid-padding-narrow>.row .col-lg-2,.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-lg-2{padding:0 7.5px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-lg-2:nth-child(6n),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-lg-2:nth-child(6n){padding-right:15px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-lg-2:nth-child(6n+1),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-lg-2:nth-child(6n+1){padding-left:15px}
}
@media(max-width:767px){.xilinx-bs3 .container.grid-padding-narrow>.row .col-xs-3,.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-xs-3{padding:0 7.5px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-xs-3:nth-child(4n),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-xs-3:nth-child(4n){padding-right:15px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-xs-3:nth-child(4n+1),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-xs-3:nth-child(4n+1){padding-left:15px}
}
@media(min-width:768px) and (max-width:991px){.xilinx-bs3 .container.grid-padding-narrow>.row .col-sm-3,.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-sm-3{padding:0 7.5px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-sm-3:nth-child(4n),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-sm-3:nth-child(4n){padding-right:15px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-sm-3:nth-child(4n+1),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-sm-3:nth-child(4n+1){padding-left:15px}
}
@media(min-width:992px) and (max-width:1199px){.xilinx-bs3 .container.grid-padding-narrow>.row .col-md-3,.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-md-3{padding:0 7.5px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-md-3:nth-child(4n),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-md-3:nth-child(4n){padding-right:15px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-md-3:nth-child(4n+1),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-md-3:nth-child(4n+1){padding-left:15px}
}
@media(min-width:1200px){.xilinx-bs3 .container.grid-padding-narrow>.row .col-lg-3,.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-lg-3{padding:0 7.5px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-lg-3:nth-child(4n),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-lg-3:nth-child(4n){padding-right:15px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-lg-3:nth-child(4n+1),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-lg-3:nth-child(4n+1){padding-left:15px}
}
@media(max-width:767px){.xilinx-bs3 .container.grid-padding-narrow>.row .col-xs-4,.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-xs-4{padding:0 7.5px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-xs-4:nth-child(3n),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-xs-4:nth-child(3n){padding-right:15px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-xs-4:nth-child(3n+1),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-xs-4:nth-child(3n+1){padding-left:15px}
}
@media(min-width:768px) and (max-width:991px){.xilinx-bs3 .container.grid-padding-narrow>.row .col-sm-4,.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-sm-4{padding:0 7.5px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-sm-4:nth-child(3n),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-sm-4:nth-child(3n){padding-right:15px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-sm-4:nth-child(3n+1),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-sm-4:nth-child(3n+1){padding-left:15px}
}
@media(min-width:992px) and (max-width:1199px){.xilinx-bs3 .container.grid-padding-narrow>.row .col-md-4,.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-md-4{padding:0 7.5px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-md-4:nth-child(3n),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-md-4:nth-child(3n){padding-right:15px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-md-4:nth-child(3n+1),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-md-4:nth-child(3n+1){padding-left:15px}
}
@media(min-width:1200px){.xilinx-bs3 .container.grid-padding-narrow>.row .col-lg-4,.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-lg-4{padding:0 7.5px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-lg-4:nth-child(3n),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-lg-4:nth-child(3n){padding-right:15px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-lg-4:nth-child(3n+1),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-lg-4:nth-child(3n+1){padding-left:15px}
}
@media(max-width:767px){.xilinx-bs3 .container.grid-padding-narrow>.row .col-xs-6,.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-xs-6{padding:0 7.5px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-xs-6:nth-child(2n),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-xs-6:nth-child(2n){padding-right:15px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-xs-6:nth-child(2n+1),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-xs-6:nth-child(2n+1){padding-left:15px}
}
@media(min-width:768px) and (max-width:991px){.xilinx-bs3 .container.grid-padding-narrow>.row .col-sm-6,.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-sm-6{padding:0 7.5px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-sm-6:nth-child(2n),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-sm-6:nth-child(2n){padding-right:15px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-sm-6:nth-child(2n+1),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-sm-6:nth-child(2n+1){padding-left:15px}
}
@media(min-width:992px) and (max-width:1199px){.xilinx-bs3 .container.grid-padding-narrow>.row .col-md-6,.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-md-6{padding:0 7.5px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-md-6:nth-child(2n),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-md-6:nth-child(2n){padding-right:15px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-md-6:nth-child(2n+1),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-md-6:nth-child(2n+1){padding-left:15px}
}
@media(min-width:1200px){.xilinx-bs3 .container.grid-padding-narrow>.row .col-lg-6,.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-lg-6{padding:0 7.5px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-lg-6:nth-child(2n),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-lg-6:nth-child(2n){padding-right:15px}
.xilinx-bs3 .container.grid-padding-narrow>.row .col-lg-6:nth-child(2n+1),.xilinx-bs3 .container-fluid.grid-padding-narrow>.row .col-lg-6:nth-child(2n+1){padding-left:15px}
}
.xilinx-bs3 .title-three-buttons-template .right-title{text-align:center}
@media(min-width:768px){.xilinx-bs3 .title-three-buttons-template .right-title{padding:0 100px}
}
@media(min-width:992px){.xilinx-bs3 .title-three-buttons-template .right-title{padding:0 60px}
}
@media(min-width:1200px){.xilinx-bs3 .title-three-buttons-template .right-title{padding:0 115px}
}
@media(min-width:768px){.xilinx-bs3 .title-three-buttons-template .right-three-buttons{padding:0 75px}
}
@media(min-width:992px){.xilinx-bs3 .title-three-buttons-template .right-three-buttons{padding:0}
}
@media(min-width:1200px){.xilinx-bs3 .title-three-buttons-template .right-three-buttons{padding:0 60px}
}
@media(min-width:768px){.xilinx-bs3 .title-three-buttons-template .right-two-buttons{padding:0 175px}
}
@media(min-width:992px){.xilinx-bs3 .title-three-buttons-template .right-two-buttons{padding:0 90px}
}
@media(min-width:1200px){.xilinx-bs3 .title-three-buttons-template .right-two-buttons{padding:0 150px}
}
.xilinx-bs3 .title-three-buttons-template .right-three-buttons button,.xilinx-bs3 .title-three-buttons-template .right-two-buttons button,.xilinx-bs3 .title-three-buttons-template .right-three-buttons .btn,.xilinx-bs3 .title-three-buttons-template .right-two-buttons .btn{width:200px;margin:0 auto}
@media(min-width:768px){.xilinx-bs3 .title-three-buttons-template .right-three-buttons button,.xilinx-bs3 .title-three-buttons-template .right-two-buttons button,.xilinx-bs3 .title-three-buttons-template .right-three-buttons .btn,.xilinx-bs3 .title-three-buttons-template .right-two-buttons .btn{width:100%}
}
.xilinx-bs3 .title-three-buttons-template .right-three-buttons .xilinx-filter-dropdown,.xilinx-bs3 .title-three-buttons-template .right-two-buttons .xilinx-filter-dropdown{text-align:center}
.xilinx-bs3 .title-three-buttons-template .right-three-buttons .xilinx-filter-dropdown button,.xilinx-bs3 .title-three-buttons-template .right-two-buttons .xilinx-filter-dropdown button,.xilinx-bs3 .title-three-buttons-template .right-three-buttons .xilinx-filter-dropdown .btn,.xilinx-bs3 .title-three-buttons-template .right-two-buttons .xilinx-filter-dropdown .btn{float:none;text-align:center}
.xilinx-bs3 .panel-group .panel{-moz-border-radius:0;-webkit-border-radius:0;border-radius:0;-webkit-box-shadow:none;box-shadow:none;-webkit-box-shadow:0 0 0 0 none;box-shadow:0 0 0 0 none;margin-top:0;border:1px solid #d2d2d2;border-bottom:0}
.xilinx-bs3 .panel-group .panel .panel-heading{background-color:transparent;padding:0;border-color:#d2d2d2}
.xilinx-bs3 .panel-group .panel .panel-heading+.panel-collapse>.panel-body{border-top:1px solid #d2d2d2}
.xilinx-bs3 .panel-group .panel .panel-heading button{color:#262626;font-weight:600;display:block;width:100%;text-align:left;padding:15px 45px 15px 15px;background-color:#f2f2f2;-webkit-transition:background-color .4s ease;transition:background-color .4s ease;position:relative}
.xilinx-bs3 .panel-group .panel .panel-heading button span.fa{position:absolute;right:15px;top:50%;margin-top:-9px;font-size:16px;padding-top:2px;color:#262626}
.xilinx-bs3 .panel-group .panel .panel-heading button span.fa.fa-plus-circle{display:none}
.xilinx-bs3 .panel-group .panel .panel-heading button.collapsed span.fa.fa-plus-circle{display:block}
.xilinx-bs3 .panel-group .panel .panel-heading button.collapsed span.fa.fa-minus-circle{display:none}
.xilinx-bs3 .panel-group .panel:last-of-type{border-bottom:1px solid #d2d2d2}
.xilinx-bs3 .slick-slider .slick-dots li{width:auto;margin:0}
.xilinx-bs3 .slick-slider .slick-dots li button{background-color:#d2d2d2;height:5px;width:30px;padding:0}
@media(min-width:768px){.xilinx-bs3 .slick-slider .slick-dots li button{width:100px}
}
.xilinx-bs3 .slick-slider .slick-dots li button:hover{background-color:#d11414}
.xilinx-bs3 .slick-slider .slick-dots li button:before{content:none}
.xilinx-bs3 .slick-slider .slick-dots li.slick-active button{background-color:#d11414}
.xilinx-bs3 .slick-slider .slick-arrow{display:none !important;background-color:transparent;padding:0}
.xilinx-bs3 .slick-slider .slick-arrow:before{opacity:1;color:#4c4c4c;font:normal normal normal 18px/1 FontAwesome;font-weight:normal;font-size:24px}
.xilinx-bs3 .slick-slider .slick-arrow.slick-prev:before{content:"\f053"}
.xilinx-bs3 .slick-slider .slick-arrow.slick-next:before{content:"\f054"}
.xilinx-bs3 .slick-slider .slick-arrow.slick-disabled{display:none !important}
@media(min-width:992px){.xilinx-bs3 .slick-slider .slick-arrow{display:block !important}
}
.xilinx-bs3 .product-info{margin-bottom:30px}
.xilinx-bs3 .product-info ul{padding:0;list-style-type:none}
.xilinx-bs3 .product-info ul li>span{font-weight:bold}
.xilinx-bs3 .product-info img{margin:0 15px 10px 0;width:100px}
body{position:relative !important}
body.ie9 .xilinx-bs3 header .hidden-cart{display:none}
body.mobile-menu,body.search-menu{overflow-y:hidden}
@media(min-width:768px){body.mobile-menu,body.search-menu{overflow-y:auto}
}
body.mobile-menu .xilinx-bs3 header nav .top-nav .left-group button.navbar-toggle.collapsed span.open-menu{display:none}
body.mobile-menu .xilinx-bs3 header nav .top-nav .left-group button.navbar-toggle.collapsed span.close-menu{display:block}
body.mobile-menu .xilinx-bs3 header nav .main-nav #xilinx-main-menu{left:0}
body.search-menu .xilinx-bs3 header nav .top-nav .right-group ul li button[data-toggle="xilinx-search-menu"] span{color:#d11414}
body.search-menu .xilinx-bs3 header nav .main-nav .navbar-collapse#xilinx-search-menu{left:0}
@media(min-width:768px){body.search-menu .xilinx-bs3 header nav .main-nav .navbar-collapse#xilinx-search-menu{display:block}
}
body.search-menu .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav li button[data-toggle="xilinx-search-menu"]{color:#d11414}
body .xilinx-bs3 .header-author header nav{height:auto;color:#fff}
body .xilinx-bs3 .header-author header nav .main-nav .navbar-collapse ul.nav{padding:0}
body .xilinx-bs3 .header-author header nav .main-nav .navbar-collapse ul.nav>li{width:100%;float:left}
body .xilinx-bs3 .header-author header nav .main-nav .navbar-collapse ul.nav>li .dropdown{position:relative;height:auto !important;top:0;left:0}
body .xilinx-bs3 header{position:relative;z-index:1999;background-color:#262626}
body .xilinx-bs3 header a{color:#fff}
body .xilinx-bs3 header a:hover,body .xilinx-bs3 header a:focus{color:#d11414;text-decoration:none}
body .xilinx-bs3 header.signedIn nav .top-nav .right-group ul li ul.dropdown-menu li.signed-in{display:block}
body .xilinx-bs3 header.signedIn nav .top-nav .right-group ul li ul.dropdown-menu li.signed-out{display:none}
body .xilinx-bs3 header nav{position:static;margin-bottom:0;border:0;border-bottom:1px solid #4c4c4c;-moz-border-radius:0;-webkit-border-radius:0;border-radius:0}
body .xilinx-bs3 header nav .top-nav{padding-top:18px;padding-bottom:18px;background-color:#262626}
body .xilinx-bs3 header nav .top-nav .left-group{float:left;padding-right:0}
body .xilinx-bs3 header nav .top-nav .left-group #nav-toggle{width:25px;height:20px;position:relative;margin:6px 0 0;-webkit-transform:rotate(0);-ms-transform:rotate(0);transform:rotate(0);-webkit-transition:all .5s ease-in-out;transition:all .5s ease-in-out;cursor:pointer}
body .xilinx-bs3 header nav .top-nav .left-group #nav-toggle span{display:block;position:absolute;height:3px;width:100%;background:#fff;-moz-border-radius:3px;-webkit-border-radius:3px;border-radius:3px;opacity:1;left:0;-webkit-transform:rotate(0);-ms-transform:rotate(0);transform:rotate(0);-webkit-transition:all .25s ease-in-out;transition:all .25s ease-in-out}
body .xilinx-bs3 header nav .top-nav .left-group #nav-toggle span:nth-child(1){top:0}
body .xilinx-bs3 header nav .top-nav .left-group #nav-toggle span:nth-child(2),body .xilinx-bs3 header nav .top-nav .left-group #nav-toggle span:nth-child(3){top:8px}
body .xilinx-bs3 header nav .top-nav .left-group #nav-toggle span:nth-child(4){top:16px}
body .xilinx-bs3 header nav .top-nav .left-group #nav-toggle.open span:nth-child(1){top:8px;width:0;left:50%}
body .xilinx-bs3 header nav .top-nav .left-group #nav-toggle.open span:nth-child(2){-webkit-transform:rotate(45deg);-ms-transform:rotate(45deg);transform:rotate(45deg)}
body .xilinx-bs3 header nav .top-nav .left-group #nav-toggle.open span:nth-child(3){-webkit-transform:rotate(-45deg);-ms-transform:rotate(-45deg);transform:rotate(-45deg)}
body .xilinx-bs3 header nav .top-nav .left-group #nav-toggle.open span:nth-child(4){top:8px;width:0;left:50%}
body .xilinx-bs3 header nav .top-nav .left-group .navbar-toggle{padding:0;margin:0;background:transparent;float:left}
body .xilinx-bs3 header nav .top-nav .left-group .navbar-toggle.collapsed .open-menu,body .xilinx-bs3 header nav .top-nav .left-group .navbar-toggle.collapsed .close-menu{margin-top:7px}
body .xilinx-bs3 header nav .top-nav .left-group .navbar-toggle.collapsed .close-menu{display:none}
body .xilinx-bs3 header nav .top-nav .left-group .navbar-toggle.collapsed.open .open-menu{display:none}
body .xilinx-bs3 header nav .top-nav .left-group .navbar-toggle.collapsed.open .close-menu{display:block}
body .xilinx-bs3 header nav .top-nav .logo{width:100px;margin:0 auto}
body .xilinx-bs3 header nav .top-nav .right-group{padding-left:0;position:static}
body .xilinx-bs3 header nav .top-nav .right-group ul{margin:0;padding-left:0;float:right}
body .xilinx-bs3 header nav .top-nav .right-group ul li{margin-bottom:0;padding-bottom:3px}
body .xilinx-bs3 header nav .top-nav .right-group ul li.dropdown.open button .fa{-webkit-transform:rotate(0);-ms-transform:rotate(0);transform:rotate(0)}
body .xilinx-bs3 header nav .top-nav .right-group ul li button{padding:5px 2px 0;margin:0;background-color:transparent}
body .xilinx-bs3 header nav .top-nav .right-group ul li button span.fa{font-size:18px;padding:0}
body .xilinx-bs3 header nav .top-nav .right-group ul li button:hover span.fa{color:#d11414}
body .xilinx-bs3 header nav .top-nav .right-group ul li button:hover:after{color:#d11414}
body .xilinx-bs3 header nav .top-nav .right-group ul li.dropdown{position:static}
body .xilinx-bs3 header nav .top-nav .right-group ul li.dropdown.open{background-color:transparent}
body .xilinx-bs3 header nav .top-nav .right-group ul li.dropdown.open button span{color:#d11414}
body .xilinx-bs3 header nav .top-nav .right-group ul li ul.dropdown-menu{padding:0;margin:0;left:auto;right:0;background-color:#f2f2f2;width:100%}
body .xilinx-bs3 header nav .top-nav .right-group ul li ul.dropdown-menu li{padding-bottom:0}
body .xilinx-bs3 header nav .top-nav .right-group ul li ul.dropdown-menu li.signed-in{display:none}
body .xilinx-bs3 header nav .top-nav .right-group ul li ul.dropdown-menu li.signed-out{display:block}
body .xilinx-bs3 header nav .top-nav .right-group ul li ul.dropdown-menu li a{font-family:'Roboto',sans-serif;font-weight:500;font-size:14px;line-height:24px;color:#262626}
body .xilinx-bs3 header nav .top-nav .right-group ul li ul.dropdown-menu li.active a,body .xilinx-bs3 header nav .top-nav .right-group ul li ul.dropdown-menu li:hover a{background-color:#d2d2d2}
body .xilinx-bs3 header nav .top-nav .right-group ul li.open{background-color:#262626}
body .xilinx-bs3 header nav .main-nav .navbar-collapse{position:absolute;overflow:auto;z-index:1999;border:0;background-color:#262626;width:100%;height:100%;top:67px;left:-999px;padding:0 0 67px 0;-webkit-transition:left .4s ease;transition:left .4s ease}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav{padding-top:10px}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li>a{font-family:'Roboto',sans-serif;font-weight:500;font-size:18px;line-height:20px;color:#fff;text-align:left;padding:15px}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown{height:0;overflow:hidden;-webkit-transition:height .4s ease;transition:height .4s ease}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown h3{margin:15px 0 10px;color:#fff}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown h3 a{font-family:'Roboto',sans-serif;font-weight:500;color:#fff}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown h3 a:hover{color:#d11414}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown ul{padding:0;list-style:none}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown ul li a{font-family:'Open Sans',sans-serif;font-weight:400;font-size:14px;line-height:24px;color:#fff}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown ul li a:hover{color:#d11414;background:transparent}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .section:not(.xilinxList){display:none}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li.active>a{background-color:rgba(255,255,255,0.2)}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li:hover>a{background-color:rgba(255,255,255,0.2)}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li.accordion-toggle-icons a span.fa.fa-minus-circle,body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li.accordion-toggle-icons a span.fa.fa-plus-circle{float:right;font-size:20px;color:#d2d2d2}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li.accordion-toggle-icons a span.fa.fa-minus-circle{display:none}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li.accordion-toggle-icons.active a span.fa.fa-minus-circle{display:block}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li.accordion-toggle-icons.active a span.fa.fa-plus-circle{display:none}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav.mobile-nav{border-top:1px solid #4c4c4c;border-bottom:1px solid #4c4c4c;padding-top:0;margin-top:15px}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav.mobile-nav li a span.fa.mobile-icons{font-size:20px;margin-right:10px}
body .xilinx-bs3 header nav [data-function="toggle-shopping-cart"]:after{content:attr(data-content);font-family:'Roboto',sans-serif;font-weight:500;font-size:18px;line-height:20px;margin-left:5px}
@media(min-width:768px){body.affix{padding-top:144px}
body.affix .xilinx-bs3>noindex>header{position:fixed;z-index:1999;width:100%;left:0;top:-82px}
body.affix .xilinx-bs3>noindex>header nav .main-nav .navbar-collapse ul.nav>li.fixed-item a,body.affix .xilinx-bs3>noindex>header nav .main-nav .navbar-collapse ul.nav>li.fixed-item button{-webkit-transition:opacity .4s ease;transition:opacity .4s ease;opacity:1}
body.affix .xilinx-bs3>noindex>header nav .main-nav .navbar-collapse ul.nav>li.fixed-item a:hover,body.affix .xilinx-bs3>noindex>header nav .main-nav .navbar-collapse ul.nav>li.fixed-item button:hover{background:transparent}
body:not(.affix) .xilinx-bs3 header nav .main-nav .navbar-collapse#xilinx-search-menu{display:none !important}
body:not(.affix) .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li.fixed-item{visibility:hidden}
body .xilinx-bs3 header nav{height:144px;padding-bottom:0;background-color:#262626}
body .xilinx-bs3 header nav .top-nav{border-bottom:1px solid #4c4c4c}
body .xilinx-bs3 header nav .top-nav .logo{width:150px;margin:0}
body .xilinx-bs3 header nav .top-nav .right-group{margin-top:7px}
body .xilinx-bs3 header nav .top-nav .right-group ul li button{padding:5px 10px 0;display:block}
body .xilinx-bs3 header nav .top-nav .right-group ul li button[data-function="toggle-shopping-cart"]:after{font-family:'Open Sans',sans-serif;font-weight:400;font-size:16px;line-height:20px}
body .xilinx-bs3 header nav .top-nav .right-group ul li.dropdown{position:relative}
body .xilinx-bs3 header nav .top-nav .right-group ul li.dropdown.open{background-color:#262626}
body .xilinx-bs3 header nav .top-nav .right-group ul li.dropdown.open button span{color:#fff}
body .xilinx-bs3 header nav .top-nav .right-group ul li ul.dropdown-menu{width:auto;right:-1px}
body .xilinx-bs3 header nav .top-nav .search-group{margin-top:8px;max-height:30px}
body .xilinx-bs3 header nav .main-nav .navbar-collapse{position:static;overflow:visible;padding:0;background-color:transparent;height:auto !important}
body .xilinx-bs3 header nav .main-nav .navbar-collapse#xilinx-search-menu{position:absolute;width:100%;left:0;top:144px;background-color:rgba(0,0,0,0.75);display:none;padding:15px 0}
body .xilinx-bs3 header nav .main-nav .navbar-collapse#xilinx-search-menu .header-search-menu{width:700px;margin:0 auto;padding:0}
body .xilinx-bs3 header nav .main-nav .navbar-collapse#xilinx-search-menu .header-search-menu form{margin:0}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav{padding:0 15px;display:table}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li{float:none;position:static;padding:0 10px}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li.fixed-item{padding:0}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li.fixed-item a,body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li.fixed-item button{opacity:0;-webkit-transition:opacity .4s ease;transition:opacity .4s ease}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li.fixed-item a:hover span,body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li.fixed-item button:hover span{color:#d11414}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li.fixed-item.fixed-logo{margin-left:-55px}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li.fixed-item.fixed-logo a{padding:14px 0}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li.fixed-item.fixed-logo a img{padding-bottom:5px}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li.fixed-item.fixed-search{margin-right:-55px}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li.fixed-item.fixed-search button{padding:20px 21px;background-color:transparent;position:relative}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li.fixed-item.fixed-search button span.fa{top:-3px;position:relative}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li.accordion-toggle-icons{width:auto}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li.accordion-toggle-icons.active a span.fa.fa-minus-circle{display:none}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li>a{text-align:center;padding:15px 0;line-height:30px}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li>a span.fa{display:none}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown{-webkit-transition:height 0 ease;transition:height 0 ease;background-color:#262626;z-index:1999;position:absolute;width:100%;left:-9999px;top:144px}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown>.row>.container>.row{display:-webkit-box;display:-webkit-flex;display:-ms-flexbox;display:flex;padding:30px 0 30px}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown>.row>.container>.row>div{border-right:1px solid #4c4c4c}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown>.row>.container>.row>div:last-of-type{border-right:0}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown>.row>.container>.row>div h1,body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown>.row>.container>.row>div h2,body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown>.row>.container>.row>div h3,body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown>.row>.container>.row>div h4{margin-top:0;text-align:left;color:#fff}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown>.row>.container>.row>div .section:not(.xilinxList){display:block;margin-left:15px;margin-right:15px}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown>.row>.container>.row>div .section:not(.xilinxList) p{text-align:left;color:#fff}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown>.row>.container>.row>div .section:not(.xilinxList) a{color:#fff}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown>.row>.container>.row>div .section:not(.xilinxList) a:hover{color:#d11414}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown>.row>.container>.row>div .xilinxImage{border:1px solid #4c4c4c}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown>.row>.container>.row>div .xilinxButton a.btn{background-color:transparent;border:1px solid #4c4c4c;-moz-border-radius:5px;-webkit-border-radius:5px;border-radius:5px;-webkit-transition:background-color .4s ease;transition:background-color .4s ease}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown>.row>.container>.row>div .xilinxButton a.btn:hover{background-color:rgba(255,255,255,0.2);color:#fff}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li.active .dropdown{-webkit-transition:height .4s ease;transition:height .4s ease;left:0}
}
.xilinx-bs3 .footer-spacing{height:50px;width:100%;background:transparent}
.xilinx-bs3 footer{z-index:0;background:#262626;color:#fff}
.xilinx-bs3 footer .main-footer{padding-top:30px}
.xilinx-bs3 footer .main-footer .col-md-20p{position:relative;min-height:1px;padding-left:15px;padding-right:15px}
@media(min-width:992px){.xilinx-bs3 footer .main-footer .col-md-20p{float:left;width:20%}
.xilinx-bs3 footer .main-footer .col-md-20p .xilinxList div ul{height:auto !important}
}
.xilinx-bs3 footer h1,.xilinx-bs3 footer h2,.xilinx-bs3 footer h3,.xilinx-bs3 footer h4,.xilinx-bs3 footer h5,.xilinx-bs3 footer h6{color:#fff}
.xilinx-bs3 footer a{color:#fff}
.xilinx-bs3 footer a:hover,.xilinx-bs3 footer a:focus{color:#d11414;text-decoration:none}
.xilinx-bs3 footer ul{list-style:none;padding-left:0}
@media(min-width:992px){.xilinx-bs3 footer .copyright-footer{border-top:1px solid #4c4c4c}
}
.xilinx-bs3 footer .copyright-footer .copyright-wrapper{text-align:center}
@media(min-width:992px){.xilinx-bs3 footer .copyright-footer .copyright-wrapper{text-align:left}
}
.xilinx-bs3 footer .copyright-footer .copyright-wrapper span{display:block;font-size:12px;margin:15px 0 0;text-transform:uppercase}
.xilinx-bs3 footer .copyright-footer ul{display:inline-block;margin:0 0 15px;float:right;width:100%;text-align:center}
@media(min-width:992px){.xilinx-bs3 footer .copyright-footer ul{width:auto;margin-top:15px}
}
.xilinx-bs3 footer .copyright-footer ul>li{margin-left:0;padding:0}
.xilinx-bs3 footer .copyright-footer ul>li a{text-transform:uppercase;font-size:12px}
.xilinx-bs3 footer .copyright-footer ul>li:before{content:"|";display:inline-block}
.xilinx-bs3 footer .copyright-footer ul>li:first-child:before{content:""}
@media(min-width:992px){.xilinx-bs3 .social-footer{border-top:1px solid #4c4c4c}
}
.xilinx-bs3 .social-footer .xilinx-go-wrapper{text-align:center}
@media(min-width:992px){.xilinx-bs3 .social-footer .xilinx-go-wrapper{text-align:left}
}
@media(min-width:992px){.xilinx-bs3 .social-footer .xilinx-go-wrapper .xilinx-go-app{margin:11px 0}
}
.xilinx-bs3 .social-footer .social-menu{margin:0;width:100%;text-align:center}
@media(min-width:992px){.xilinx-bs3 .social-footer .social-menu{width:auto;margin:12px 0}
}
.xilinx-bs3 .social-footer .social-menu>li a:hover,.xilinx-bs3 .social-footer .social-menu>li a:focus{color:#fff}
.xilinx-bs3 .social-footer .social-menu>li a .icon{display:inline-block;vertical-align:middle;height:32px;width:32px;font:normal normal normal 15px/2 FontAwesome;background-color:#4c4c4c;-webkit-transition:background-color .4s ease;transition:background-color .4s ease}
.xilinx-bs3 .social-footer .social-menu>li a .icon:before{position:relative;top:2px}
.xilinx-bs3 .social-footer .social-menu>li a .linkedin:before{content:"\f0e1"}
.xilinx-bs3 .social-footer .social-menu>li a .linkedin:hover{background-color:#0077b5}
.xilinx-bs3 .social-footer .social-menu>li a .twitter:before{content:"\f099"}
.xilinx-bs3 .social-footer .social-menu>li a .twitter:hover{background-color:#55acee}
.xilinx-bs3 .social-footer .social-menu>li a .facebook:before{content:"\f09a"}
.xilinx-bs3 .social-footer .social-menu>li a .facebook:hover{background-color:#3b5998}
.xilinx-bs3 .social-footer .social-menu>li a .googleplus:before{content:"\f0d5"}
.xilinx-bs3 .social-footer .social-menu>li a .googleplus:hover{background-color:#d34836}
.xilinx-bs3 .social-footer .social-menu>li a .youtube:before{content:"\f16a"}
.xilinx-bs3 .social-footer .social-menu>li a .youtube:hover{background-color:#cd201f}
.xilinx-bs3 .social-footer .social-menu>li a .newsletter:before{content:"\f0e0"}
.xilinx-bs3 .social-footer .social-menu>li a .newsletter:hover{background-color:#23b363}
.xilinx-bs3 .social-footer .social-menu>li a .supportforums:before{content:"\f044"}
.xilinx-bs3 .social-footer .social-menu>li a .supportforums:hover{background-color:#f87f14}
.xilinx-bs3 .social-footer .social-menu>li a .weibo:before{content:"\f18a"}
.xilinx-bs3 .social-footer .social-menu>li a .weibo:hover{background-color:#d52729}
.xilinx-bs3 .social-footer .social-menu>li a .youku{line-height:2.5}
.xilinx-bs3 .social-footer .social-menu>li a .youku:hover{background-color:#01ace2}
.xilinx-bs3 .social-footer .social-menu>li a .eetrend{line-height:2.5}
.xilinx-bs3 .social-footer .social-menu>li a .eetrend:hover{background-color:#cf1f1f}
.xilinx-bs3 .social-footer .social-menu>li a .eetop{line-height:2.5}
.xilinx-bs3 .social-footer .social-menu>li a .eetop:hover{background-color:#1824db}
.xilinx-bs3 .social-footer .social-menu>li:last-child{margin-right:0}
@media(max-width:991px){.xilinx-bs3 footer .main-footer{padding:0}
.xilinx-bs3 footer .main-footer>.row{margin:0}
.xilinx-bs3 footer .main-footer .col-md-20p{padding:0}
.xilinx-bs3 footer .main-footer .col-md-20p .xilinxListAccordion .panel-group{margin-bottom:0}
.xilinx-bs3 footer .main-footer .col-md-20p .xilinxListAccordion .panel-group .panel{border:0}
.xilinx-bs3 footer .main-footer .col-md-20p .xilinxListAccordion .panel-group .panel .panel-heading{border-bottom:1px solid #4c4c4c;background-color:transparent}
.xilinx-bs3 footer .main-footer .col-md-20p .xilinxListAccordion .panel-group .panel .panel-heading button{padding:20px 15px;background-color:rgba(255,255,255,0.3);-webkit-transition:background-color .4s ease;transition:background-color .4s ease}
.xilinx-bs3 footer .main-footer .col-md-20p .xilinxListAccordion .panel-group .panel .panel-heading button span.fa{color:#fff;-webkit-transition:color .4s ease;transition:color .4s ease}
.xilinx-bs3 footer .main-footer .col-md-20p .xilinxListAccordion .panel-group .panel .panel-heading button h3{padding-top:0}
.xilinx-bs3 footer .main-footer .col-md-20p .xilinxListAccordion .panel-group .panel .panel-heading button.collapsed{background-color:transparent}
.xilinx-bs3 footer .main-footer .col-md-20p .xilinxListAccordion .panel-group .panel .panel-heading button,.xilinx-bs3 footer .main-footer .col-md-20p .xilinxListAccordion .panel-group .panel .panel-heading button h3{color:#fff;font-family:'Roboto',sans-serif;font-weight:500;font-size:18px}
.xilinx-bs3 footer .main-footer .col-md-20p .xilinxListAccordion .panel-group .panel .panel-collapse .panel-body{border:0}
.xilinx-bs3 footer .main-footer .col-md-20p .xilinxListAccordion .panel-group .panel .panel-collapse.in,.xilinx-bs3 footer .main-footer .col-md-20p .xilinxListAccordion .panel-group .panel .panel-collapse.collapsing{border-bottom:1px solid #4c4c4c}
}
.xilinx-bs3 .headerSearch form{padding:0;background:transparent;position:relative}
.xilinx-bs3 .headerSearch form input[name="q"]{background:transparent;border:1px solid #4c4c4c;width:100%;height:30px;padding-top:6px;padding-bottom:6px;padding-right:40px;-moz-border-radius:5px;-webkit-border-radius:5px;border-radius:5px;color:#fff}
.xilinx-bs3 .headerSearch form input[name="q"]::-ms-clear{display:none}
.xilinx-bs3 .headerSearch form a.dropdown-toggle{position:absolute;top:0;left:0;height:30px;background:transparent;border-right:1px solid #4c4c4c;padding:6px 15px;color:#fff;-moz-border-top-left-radius:5px;-webkit-border-top-left-radius:5px;border-top-left-radius:5px;-moz-border-bottom-left-radius:5px;-webkit-border-bottom-left-radius:5px;border-bottom-left-radius:5px}
.xilinx-bs3 .headerSearch form a.dropdown-toggle .fa.fa-chevron-down{font-size:8px;position:relative;top:-2px;left:5px}
.xilinx-bs3 .headerSearch form a.dropdown-toggle:after{display:none}
.xilinx-bs3 .headerSearch form a.dropdown-toggle:hover{color:#d11414}
.xilinx-bs3 .headerSearch form button[type="submit"]{position:absolute;background:transparent;border-left:1px solid #4c4c4c;padding:6px 10px;top:0;right:0;height:30px;-moz-border-top-right-radius:5px;-webkit-border-top-right-radius:5px;border-top-right-radius:5px;-moz-border-bottom-right-radius:5px;-webkit-border-bottom-right-radius:5px;border-bottom-right-radius:5px}
.xilinx-bs3 .headerSearch form button[type="submit"] span{color:#fff;margin-top:-1px}
.xilinx-bs3 .headerSearch form button[type="submit"]:hover span{color:#d11414}
.xilinx-bs3 .headerSearch form ul.dropdown-menu{z-index:2000}
.xilinx-bs3 .headerSearch form ul.dropdown-menu li>a{display:block;font-family:'Open Sans',sans-serif;font-weight:400;font-size:12px;line-height:24px;padding:3px 20px;color:#262626}
.xilinx-bs3 .headerSearch form ul.dropdown-menu li>a:hover{background-color:#f2f2f2}
.xilinx-bs3 .headerSearch form ul.dropdown-menu li ul li a{padding-left:30px}
.xilinx-bs3 .headerSearch form ul.dropdown-menu li.active>a{background-color:#d2d2d2}
.xilinx-bs3 .header-search-menu{padding:21px 15px}
.xilinx-bs3 .header-search-menu .headerSearch form input[name="q"]{height:34px;-moz-border-radius:0;-webkit-border-radius:0;border-radius:0}
.xilinx-bs3 .header-search-menu .headerSearch form a.dropdown-toggle{height:34px;padding:7px 14px}
.xilinx-bs3 .header-search-menu .headerSearch form button[type="submit"]{height:34px;-moz-border-top-right-radius:0;-webkit-border-top-right-radius:0;border-top-right-radius:0;-moz-border-bottom-right-radius:0;-webkit-border-bottom-right-radius:0;border-bottom-right-radius:0}
.xilinx-bs3 .header-search-menu .headerSearch form button[type="reset"]{position:absolute;background:transparent;padding:8px 8px;top:1px;right:34px;height:34px;-moz-border-top-right-radius:0;-webkit-border-top-right-radius:0;border-top-right-radius:0;-moz-border-bottom-right-radius:0;-webkit-border-bottom-right-radius:0;border-bottom-right-radius:0;display:none}
.xilinx-bs3 .header-search-menu .headerSearch form button[type="reset"].active{display:block}
.xilinx-bs3 .header-search-menu .headerSearch form button[type="reset"] span{color:#4c4c4c;margin-top:-1px;font-size:20px}
@media(min-width:768px){.xilinx-bs3 .headerSearch form button[type="reset"]{display:none !important}
}
.xilinx-bs3 .cookie-banner{position:fixed;bottom:0;width:100%;background:#4c4c4c;padding:15px 50px 15px 15px;display:none}
.xilinx-bs3 .cookie-banner p{text-align:center;margin:0;color:#fff}
.xilinx-bs3 .cookie-banner p a{color:#fff;text-decoration:underline}
.xilinx-bs3 .cookie-banner .dismiss{text-align:center}
.xilinx-bs3 .cookie-banner .dismiss button{background:transparent;padding:0;margin:0}
.xilinx-bs3 .cookie-banner .dismiss button span{margin-right:5px}
body .xilinx-bs3 .quickLinks{z-index:999;-moz-border-radius:4px;-webkit-border-radius:4px;border-radius:4px;position:fixed;bottom:-175px;right:10px;-webkit-transition:bottom .4s ease;transition:bottom .4s ease}
body .xilinx-bs3 .quickLinks #bookmarkConfirmation{position:absolute;top:0;left:-160px;background:#fff;padding:10px;display:none;-webkit-box-shadow:0 2px 10px 2px rgba(0,0,0,0.35);box-shadow:0 2px 10px 2px rgba(0,0,0,0.35)}
body .xilinx-bs3 .quickLinks #bookmarkConfirmation.bookmark-animation{display:block}
body .xilinx-bs3 .quickLinks #bookmarkConfirmation:after{content:'';position:absolute;width:0;height:0;bottom:15px;right:-10px;box-sizing:border-box;border:5px solid #d2d2d2;border-color:#fff #fff transparent transparent;transform-origin:0 0;-webkit-transform:rotate(45deg);-ms-transform:rotate(45deg);transform:rotate(45deg);-webkit-box-shadow:2px -2px 2px 1px rgba(0,0,0,0.25);box-shadow:2px -2px 2px 1px rgba(0,0,0,0.25)}
body .xilinx-bs3 .quickLinks ul{list-style-type:none;padding:0;margin:0}
body .xilinx-bs3 .quickLinks ul li{margin-bottom:15px}
body .xilinx-bs3 .quickLinks ul li form{background-color:transparent;padding:0;margin:0}
body .xilinx-bs3 .quickLinks ul li button,body .xilinx-bs3 .quickLinks ul li .btn{background-color:#f2f2f2;border:1px solid #d2d2d2;-moz-border-radius:5px;-webkit-border-radius:5px;border-radius:5px;padding:7px}
body .xilinx-bs3 .quickLinks ul li button span.fa,body .xilinx-bs3 .quickLinks ul li .btn span.fa{color:rgba(0,0,0,0.75);width:24px;height:24px;line-height:24px;font-size:20px}
body .xilinx-bs3 .quickLinks ul li .btn{background-color:#fff}
body .xilinx-bs3 .quickLinks.loaded{bottom:-65px}
@media(min-width:992px){body .xilinx-bs3 .share-modal .modal-dialog{min-width:800px}
}
body .xilinx-bs3 .share-modal .modal-dialog .modal-content{background-color:#f2f2f2}
body .xilinx-bs3 .share-modal .modal-dialog .modal-content .modal-header{border-bottom:0;padding:15px 20px 0 30px;height:50px}
body .xilinx-bs3 .share-modal .modal-dialog .modal-content .modal-header button span{font-size:45px}
body .xilinx-bs3 .share-modal .modal-dialog .modal-content .modal-body{text-align:center;padding:50px 15px 75px}
body .xilinx-bs3 .share-modal .modal-dialog .modal-content .modal-body h1{color:#262626;font-family:'Open Sans',sans-serif;font-weight:400;font-size:30px;margin-bottom:30px;text-transform:uppercase}
@media(max-width:480px){body .xilinx-bs3 .share-modal .modal-dialog .modal-content .modal-body .at-share-btn-elements{width:101px;margin:0 auto}
}
body .xilinx-bs3 .share-modal .modal-dialog .modal-content .modal-body .at-share-btn-elements a{border-radius:50% !important;margin-right:30px;margin-bottom:15px;-webkit-transform:translateY(0);-ms-transform:translateY(0);transform:translateY(0)}
body .xilinx-bs3 .share-modal .modal-dialog .modal-content .modal-body .at-share-btn-elements a .at-icon-wrapper{height:80px !important;width:80px !important;padding-top:10px !important}
body .xilinx-bs3 .share-modal .modal-dialog .modal-content .modal-body .at-share-btn-elements a .at-icon-wrapper svg{width:auto !important;height:65px !important}
body .xilinx-bs3 .share-modal .modal-dialog .modal-content .modal-body .at-share-btn-elements a.at-svc-google_plusone_share{background-color:#d34836 !important}
body .xilinx-bs3 .share-modal .modal-dialog .modal-content .modal-body .at-share-btn-elements a.at-svc-google_plusone_share .at-icon-wrapper{padding-top:0 !important;padding-left:0 !important}
body .xilinx-bs3 .share-modal .modal-dialog .modal-content .modal-body .at-share-btn-elements a.at-svc-google_plusone_share .at-icon-wrapper svg{width:auto !important;height:85px !important}
body .xilinx-bs3 .share-modal .modal-dialog .modal-content .modal-body .at-share-btn-elements a.at-svc-email{background-color:#f6a623 !important}
body .xilinx-bs3 .share-modal .modal-dialog .modal-content .modal-body .at-share-btn-elements a.at-svc-facebook{background-color:#33549f !important}
body .xilinx-bs3 .share-modal .modal-dialog .modal-content .modal-body .at-share-btn-elements a.at-svc-twitter{background-color:#1c9ef4 !important}
body .xilinx-bs3 .share-modal .modal-dialog .modal-content .modal-body .at-share-btn-elements a.at-svc-linkedin{background-color:#0075b7 !important}
body .xilinx-bs3 .share-modal .modal-dialog .modal-content .modal-body .at-share-btn-elements a:hover{-webkit-transform:translateY(0);-ms-transform:translateY(0);transform:translateY(0)}
body .xilinx-bs3 .share-modal .modal-dialog .modal-content .modal-body .at-share-btn-elements a:last-of-type{margin-right:0}
body.affix .xilinx-bs3 .quickLinks{bottom:8px}
.bookmark-animation{animation:animationFrames ease 5s;animation-iteration-count:1;transform-origin:50% 50%;transform:translate(-9999px,0);-webkit-animation:animationFrames ease 5s;-webkit-animation-iteration-count:1;-webkit-transform-origin:50% 50%;-webkit-transform:translate(-9999px,0);-moz-animation:animationFrames ease 5s;-moz-animation-iteration-count:1;-moz-transform-origin:50% 50%;-moz-transform:translate(-9999px,0);-o-animation:animationFrames ease 5s;-o-animation-iteration-count:1;-o-transform-origin:50% 50%;-o-transform:translate(-9999px,0);-ms-animation:animationFrames ease 5s;-ms-animation-iteration-count:1;-ms-transform-origin:50% 50%;-ms-transform:translate(-9999px,0)}
@keyframes animationFrames{0{opacity:0;transform:translate(300px,0)}
15%{opacity:0;transform:translate(300px,0)}
35%{opacity:1;transform:translate(0,0)}
90%{opacity:1;transform:translate(0,0)}
99%{opacity:0;transform:translate(0,0)}
100%{opacity:0;transform:translate(-9999px,0)}
}
@-moz-keyframes animationFrames{0{opacity:0;-moz-transform:translate(300px,0)}
15%{opacity:0;-moz-transform:translate(300px,0)}
35%{opacity:1;-moz-transform:translate(0,0)}
90%{opacity:1;-moz-transform:translate(0,0)}
99%{opacity:0;-moz-transform:translate(0,0)}
100%{opacity:0;-moz-transform:translate(-9999px,0)}
}
@-webkit-keyframes animationFrames{0{opacity:0;-webkit-transform:translate(300px,0)}
15%{opacity:0;-webkit-transform:translate(300px,0)}
35%{opacity:1;-webkit-transform:translate(0,0)}
90%{opacity:1;-webkit-transform:translate(0,0)}
99%{opacity:0;-webkit-transform:translate(0,0)}
100%{opacity:0;-webkit-transform:translate(-9999px,0)}
}
@-ms-keyframes animationFrames{0{opacity:0;-ms-transform:translate(300px,0)}
15%{opacity:0;-ms-transform:translate(300px,0)}
35%{opacity:1;-ms-transform:translate(0,0)}
90%{opacity:1;-ms-transform:translate(0,0)}
99%{opacity:0;-ms-transform:translate(0,0)}
100%{opacity:0;-ms-transform:translate(-9999px,0)}
}
.xilinx-bs3 .xilinxLoginModal .modal-dialog{width:300px;margin:50px auto}
.xilinx-bs3 .xilinxLoginModal .modal-dialog .modal-content{background-color:#f2f2f2}
.xilinx-bs3 .xilinxLoginModal .modal-dialog .modal-content .modal-header{padding:20px 20px 0;border-bottom:0}
.xilinx-bs3 .xilinxLoginModal .modal-dialog .modal-content .modal-header button{background-color:transparent}
.xilinx-bs3 .xilinxLoginModal .modal-dialog .modal-content .modal-header button span,.xilinx-bs3 .xilinxLoginModal .modal-dialog .modal-content .modal-header button h4{font-size:20px;color:#262626;margin-bottom:10px;font-family:'Open Sans',sans-serif;font-weight:400}
.xilinx-bs3 .xilinxLoginModal .modal-dialog .modal-content .modal-body{padding:20px}
.xilinx-bs3 .xilinxLoginModal .modal-dialog .modal-content .modal-body form{padding:0}
.xilinx-bs3 .xilinxLoginModal .modal-dialog .modal-content .modal-body form input[type=submit]{width:100%}
body .xilinx-bs3 header nav .main-nav .navbar-collapse .visible-xs-block .xilinx-guide{margin:0}
body .xilinx-bs3 header nav .main-nav .navbar-collapse .visible-xs-block .xilinx-guide .left-section,body .xilinx-bs3 header nav .main-nav .navbar-collapse .visible-xs-block .xilinx-guide .center-section,body .xilinx-bs3 header nav .main-nav .navbar-collapse .visible-xs-block .xilinx-guide .right-section{padding:15px 0}
body .xilinx-bs3 header nav .main-nav .navbar-collapse .xilinx-guide span,body .xilinx-bs3 header nav .main-nav .navbar-collapse .xilinx-guide a{display:block;color:#fff}
body .xilinx-bs3 header nav .main-nav .navbar-collapse .xilinx-guide img{float:left;padding:5px 15px 0 15px}
body .xilinx-bs3 header nav .main-nav .navbar-collapse .xilinx-guide a{font-weight:bold}
body .xilinx-bs3 header nav .main-nav .navbar-collapse .xilinx-guide a:hover{color:#d11414}
body .xilinx-bs3 header nav .main-nav .navbar-collapse .xilinx-guide .left-section{background-color:rgba(216,216,216,0.2);padding:15px;text-align:center}
body .xilinx-bs3 header nav .main-nav .navbar-collapse .xilinx-guide .left-section span{text-align:center;margin-bottom:10px}
body .xilinx-bs3 header nav .main-nav .navbar-collapse .xilinx-guide .left-section a{background-color:transparent;border-radius:5px;border:1px solid #fff;padding:13px 20px 13px 20px;width:200px;margin:0 auto}
body .xilinx-bs3 header nav .main-nav .navbar-collapse .xilinx-guide .center-section img{padding:5px 20px 0 15px}
body .xilinx-bs3 header nav .main-nav .navbar-collapse .xilinx-guide .right-section img{padding:5px 9.75px 0 15px}
body .xilinx-bs3 header nav .main-nav .navbar-collapse .xilinx-guide .center-section,body .xilinx-bs3 header nav .main-nav .navbar-collapse .xilinx-guide .right-section{padding-top:15px}
body .xilinx-bs3 header nav .main-nav .navbar-collapse .xilinx-guide .center-section img,body .xilinx-bs3 header nav .main-nav .navbar-collapse .xilinx-guide .right-section img{max-height:34px}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide{padding-bottom:15px}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide>div{border-right:0}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide .left-section span{display:block;text-align:center}
@media(min-width:768px){body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide{position:relative;background-image:-webkit-linear-gradient(left,rgba(192,3,0,0.8) 13%,rgba(162,9,12,0.8) 26%,rgba(40,13,103,0.8) 100%);background-image:-o-linear-gradient(left,rgba(192,3,0,0.8) 13%,rgba(162,9,12,0.8) 26%,rgba(40,13,103,0.8) 100%);background-image:linear-gradient(to right,rgba(192,3,0,0.8) 13%,rgba(162,9,12,0.8) 26%,rgba(40,13,103,0.8) 100%);background-repeat:repeat-x;filter:progid:DXImageTransform.Microsoft.gradient(startColorstr='#ccc00300',endColorstr='#cc280d67',GradientType=1)}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide:before{content:'';display:block;position:absolute;top:0;left:0;opacity:.1;width:100%;height:100%;background-image:-webkit-linear-gradient(top,#d8d8d8 0,#d8d8d8 66%,transparent 66%);background-image:-o-linear-gradient(top,#d8d8d8 0,#d8d8d8 66%,transparent 66%);background-image:linear-gradient(to bottom,#d8d8d8 0,#d8d8d8 66%,transparent 66%);background-repeat:repeat-x;filter:progid:DXImageTransform.Microsoft.gradient(startColorstr='#ffd8d8d8',endColorstr='#00000000',GradientType=1)}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide{display:block !important}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide span,body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide a{display:inline-block;color:#fff}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide img{padding:5px 10px 0 0}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide a:hover{color:#d11414}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide .left-section{background-color:transparent;padding:0;text-align:center}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide .left-section a{margin:0 0 30px 0;background-color:transparent;-webkit-transition:background-color .4s ease;transition:background-color .4s ease}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide .left-section a:hover{background-color:rgba(255,255,255,0.2);color:#fff}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide .center-section,body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide .right-section{padding-top:0}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide .center-section img,body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide .right-section img{padding:5px 15px 0 15px}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide .center-section a,body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide .right-section a{font-weight:bold}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide .center-section span,body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide .right-section span,body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide .center-section a,body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide .right-section a{display:block}
}
@media(min-width:992px){body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide .center-section{padding-left:80px}
}
@media(min-width:1200px){body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide:before{content:'';display:block;position:absolute;top:0;left:0;opacity:.1;width:100%;height:100%;background-image:-webkit-linear-gradient(left,#d8d8d8 0,#d8d8d8 50%,transparent 50%);background-image:-o-linear-gradient(left,#d8d8d8 0,#d8d8d8 50%,transparent 50%);background-image:linear-gradient(to right,#d8d8d8 0,#d8d8d8 50%,transparent 50%);background-repeat:repeat-x;filter:progid:DXImageTransform.Microsoft.gradient(startColorstr='#ffd8d8d8',endColorstr='#00000000',GradientType=1)}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide{padding:20px 0}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide .left-section{text-align:right}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide .left-section span{display:inline-block}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide .left-section a{margin:0 35px 0 20px}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide .center-section,body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide .right-section{padding-top:5px}
body .xilinx-bs3 header nav .main-nav .navbar-collapse ul.nav>li .dropdown .row.header-dropdown-guide>.container .row.xilinx-guide .center-section{padding-left:20px}
}
.xilinx-bs3 .application-parent .stripParsys>div:first-child{margin-top:30px}
.xilinx-bs3 .application-parent .stripParsys>div:last-child{margin-bottom:30px}
body.modal-open{padding-right:0 !important}
#shopping-cart-modal .modal-dialog{margin-top:200px}
#shopping-cart-modal .cart-logo{font-size:1.43em}
#shopping-cart-modal .modal-header{padding:10px 10px 8px;background-color:#f2f2f2}
#shopping-cart-modal .modal-body{padding:20px}
#shopping-cart-modal .title{margin-left:10px;font-weight:bolder}
#shopping-cart-modal .close{margin-top:10px;margin-right:10px;font-size:16px;opacity:1}
#shopping-cart-modal .modal-dialog{width:760px}
#oms-cart-body{padding:0}
#oms-cart-body hr{background-color:#f2f2f2;margin:10px -10px}
#oms-cart-body td{vertical-align:top}
#oms-cart-item{width:100%}
#oms-cart-item>tbody{border-bottom:1px solid #f2f2f2}
#oms-cart-item tr td{padding:5px}
#oms-cart-item thead tr th{padding:5px;padding-top:0}
#oms-cart-item thead th{color:#ed1c24}
#oms-cart-item th,#oms-cart-item td{font-size:14px}
#oms-cart-item a{color:#000}
#oms-cart-body tfoot th{text-align:right;font-weight:normal}
#oms-cart-alert .alert{border-radius:0}
#oms-cart-item .input-group{width:100px;margin-right:10px}
#oms-cart-footer .btn{border-radius:0}
#oms-cart-footer .right{text-align:right;padding-right:0}
#oms-cart-footer .left{float:left;padding-left:0}
#continue-shopping{color:#444;background-color:#f2f2f2}
#check-out-now{width:165px;color:#fff;background-color:#ed1c24;white-space:normal}
#continue-shopping i{float:left;margin-top:3px}
#check-out-now i{float:right;margin-top:3px}
#oms-cart-footer{padding:10px 15px 0 15px}
@media(max-width:767px){#shopping-cart-modal .modal-dialog{margin:10px;width:auto}
#shopping-cart-modal .modal-body{padding:15px 5px}
#oms-cart-body{padding:0}
#oms-cart-body tbody tr td:nth-child(1){color:#ed1c24;width:30%}
#oms-cart-item tr td,#oms-cart-item tfoot tr th{padding:10px}
#oms-cart-item .last-line{border-bottom:1px solid #f2f2f2}
#oms-cart-item select{width:50%;height:26px}
#oms-cart-body tfoot th{text-align:left}
#oms-cart-footer{padding:0;margin-left:-5px;margin-right:-5px}
#oms-cart-footer button{width:100%}
#oms-cart-footer>div:nth-child(1){margin-bottom:10px}
#oms-cart-footer .left{float:none;width:100%;padding-left:15px}
#oms-cart-footer .right{padding-right:15px}
}
.xilinx-bs3 .partner-tier{padding:0 0 0 5px}
.xilinx-bs3 .partner-tier.premier{color:#fbce22}
.xilinx-bs3 .partner-tier.certified{color:#a1a3a2}
.xilinx-bs3 .partner-tier.member{color:#98291d}
.xilinx-bs3 .partner-tier.associate{display:none}
.xilinx-bs3 .device-support ul{display:inline-block}
.xilinx-bs3 .device-support ul li{display:inline-block}
.xilinx-bs3 .device-support ul li:after{content:", "}
.xilinx-bs3 .device-support ul li:last-of-type:after{content:""}
.xilinx-bs3 .image-preview .main-image-container{padding:20px;text-align:center}
.xilinx-bs3 .image-preview .zoom{text-align:center;margin:10px 0 15px;color:#4c4c4c;font-size:12px}
.xilinx-bs3 .image-preview .zoom span{font-size:12px;margin-right:5px}
.xilinx-bs3 .image-preview .image-selector{text-align:center;margin-bottom:15px}
.xilinx-bs3 .image-preview .image-selector ul{list-style-type:none;padding:0;margin:0 35px;max-width:225px}
@media(max-width:991px){.xilinx-bs3 .image-preview .image-selector ul{width:225px;margin:0 auto}
}
@media(min-width:1200px){.xilinx-bs3 .image-preview .image-selector ul{width:290px;max-width:290px}
}
.xilinx-bs3 .image-preview .image-selector ul .slick-arrow{background-color:#f2f2f2;border:solid 1px #d2d2d2;height:49px;width:33px}
@media(min-width:480px){.xilinx-bs3 .image-preview .image-selector ul .slick-arrow{display:block !important}
}
.xilinx-bs3 .image-preview .image-selector ul .slick-arrow:before{color:rgba(0,0,0,0.35);font-size:14px;margin:0 11px}
.xilinx-bs3 .image-preview .image-selector ul .slick-prev{left:-35px}
.xilinx-bs3 .image-preview .image-selector ul .slick-next{right:-35px}
.xilinx-bs3 .image-preview .image-selector ul li{text-align:center;margin:0 5px;border:1px solid #d2d2d2}
.xilinx-bs3 .image-preview .image-selector ul li button{padding:0;height:40px;background-color:#fff}
.xilinx-bs3 .image-preview .image-selector ul li button img{max-height:40px}
.xilinx-bs3 .image-preview .image-selector ul li.active{border:2px solid #d2d2d2}
.xilinx-bs3 .image-preview .image-selector ul:not(.slick-slider){margin:0;max-width:none;width:auto}
.xilinx-bs3 .image-preview .image-selector ul:not(.slick-slider) li{display:inline-block;width:20%;margin:0}
.xilinx-bs3 .image-preview .image-picker-modal .modal-body [data-function="main-image"]{border:1px solid #d2d2d2;background-color:#fff}
.xilinx-bs3 .image-preview .image-picker-modal .modal-body .image-selector ul{max-width:100%;width:100%;padding:30px;background-color:#fff;border:1px solid #d2d2d2;margin-bottom:20px}
.xilinx-bs3 .image-preview .image-picker-modal .modal-body .image-selector ul li{display:inline-block;margin-bottom:0;width:65px;margin-right:5px}
@media(min-width:992px){.xilinx-bs3 .image-preview .image-picker-modal .modal-body .image-selector ul{margin-bottom:0}
.xilinx-bs3 .image-preview .image-picker-modal .modal-body .image-selector ul li{display:block;width:100%;margin:0;margin-bottom:20px}
.xilinx-bs3 .image-preview .image-picker-modal .modal-body .image-selector ul li:last-of-type{margin-bottom:0}
}
.xilinx-bs3 .xilinxPress .flag{border-top-color:#4f94a9;border-left-color:#4f94a9;border-right-color:#4f94a9}
.xilinx-bs3 .xilinxPress .flag:before{border-right-color:#386977;border-bottom-color:#386977}
.xilinx-bs3 .xilinxMediaKits .flag{border-top-color:#8c5878;border-left-color:#8c5878;border-right-color:#8c5878}
.xilinx-bs3 .xilinxMediaKits .flag:before{border-right-color:#634155;border-bottom-color:#634155}
.xilinx-bs3 .xilinxPress,.xilinx-bs3 .xilinxMediaKits{margin-bottom:15px}
.xilinx-bs3 .xilinxPress .press-content,.xilinx-bs3 .xilinxMediaKits .press-content{overflow-y:auto}
.xilinx-bs3 .xilinxPress ul,.xilinx-bs3 .xilinxMediaKits ul{padding-left:0;list-style:none}
.xilinx-bs3 .xilinxPress ul li,.xilinx-bs3 .xilinxMediaKits ul li{line-height:20px}
.xilinx-bs3 .xilinxPress ul li.info,.xilinx-bs3 .xilinxMediaKits ul li.info{font-size:12px;display:inline-block}
.xilinx-bs3 .xilinxPress ul li span.fa,.xilinx-bs3 .xilinxMediaKits ul li span.fa{margin-right:7px}
.xilinx-bs3 .xilinxPress ul li ul,.xilinx-bs3 .xilinxMediaKits ul li ul{margin-bottom:10px}
.xilinx-bs3 .xilinxPress a.viewMore,.xilinx-bs3 .xilinxMediaKits a.viewMore{font-family:'Roboto',sans-serif;font-weight:400}
.xilinx-bs3 .xilinxVideoTagCarousel{margin-bottom:40px}
@media(min-width:768px){.xilinx-bs3 .xilinxVideoTagCarousel{margin-bottom:80px}
}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-dots{bottom:-60px}
.xilinx-bs3 .xilinxVideoTagCarousel .view-more-videos{margin-top:15px}
.xilinx-bs3 .xilinxVideoTagCarousel .view-more-videos a{width:288px;margin:0 auto;display:block;padding:8px 25px}
.xilinx-bs3 .xilinxVideoTagCarousel .view-more-videos span{margin-left:10px}
@media(min-width:768px){.xilinx-bs3 .xilinxVideoTagCarousel .view-more-videos{float:right;margin-bottom:0;position:relative}
.xilinx-bs3 .xilinxVideoTagCarousel .view-more-videos a{width:auto}
}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-arrow.slick-prev{left:-28px}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-arrow.slick-next{right:-30px}
@media(max-width:767px){.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider{width:288px;margin:40px auto 0}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-arrow{top:-25px;width:auto;font-family:'Roboto',sans-serif;font-weight:400;font-size:12px;display:block !important;width:43px;height:22px;-moz-border-radius:5px;-webkit-border-radius:5px;border-radius:5px;background-color:#4c4c4c}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-arrow.slick-prev{left:96px}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-arrow.slick-next{left:149px}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-arrow:before{display:none}
}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide{background-color:#d2d2d2;padding:15px 0 0 0;height:815px}
@media(min-width:768px){.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide{height:824px}
}
@media(min-width:992px){.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide{height:284px}
}
@media(min-width:1200px){.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide{height:340px}
}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .video-item{text-decoration:none;display:block;position:relative;z-index:1;margin-bottom:15px}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .video-item p{margin:0;font-size:14px;display:inline}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .video-item p.title{white-space:nowrap;overflow:hidden;text-overflow:ellipsis;display:block}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .video-item p.views{margin-left:15px}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .video-item p.views span{margin-right:5px}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .video-item figure{height:100%;width:100%;position:relative}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .video-item figure img{height:100%;width:100%}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .video-item figure figcaption{position:absolute;width:100%;bottom:0;color:#fff;padding:10px;z-index:10}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .video-item:after{content:"";position:absolute;height:100%;width:100%;left:0;top:0;opacity:.5;filter:alpha(opacity=0.5);-webkit-transition:opacity .4s ease;transition:opacity .4s ease;background:black}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .video-item:hover:after{color:#fff;opacity:.8;filter:alpha(opacity=0.8)}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item{height:145px;position:relative}
@media(min-width:768px){.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item{height:386px}
}
@media(min-width:992px){.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item{height:254px}
}
@media(min-width:1200px){.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item{height:310px}
}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item p{opacity:1;filter:alpha(opacity=1);-webkit-transition:opacity .4s ease;transition:opacity .4s ease}
@media(min-width:768px){.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item p.title{font-size:18px;margin-bottom:8px}
}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item .overlay{position:absolute;top:0;left:0;width:100%;height:100%;opacity:0;filter:alpha(opacity=0);background:#262626;padding:15px;-webkit-transition:opacity .4s ease;transition:opacity .4s ease;overflow:hidden}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item .overlay p{opacity:1;filter:alpha(opacity=1);color:#fff}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item .overlay p.title{margin-bottom:15px}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item .overlay p.description{display:block;max-height:292px}
@media(min-width:992px){.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item .overlay p.description{max-height:160px}
}
@media(min-width:1200px){.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item .overlay p.description{max-height:216px}
}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item .overlay hr{border-top:1px solid rgba(255,255,255,0.4);margin:5px 0}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item .overlay .view-more-wrapper{position:absolute;bottom:0;left:0;width:100%;min-height:100px;background-image:-webkit-linear-gradient(top,rgba(0,0,0,0) 0,#000 50%);background-image:-o-linear-gradient(top,rgba(0,0,0,0) 0,#000 50%);background-image:linear-gradient(to bottom,rgba(0,0,0,0) 0,#000 50%);background-repeat:repeat-x;filter:progid:DXImageTransform.Microsoft.gradient(startColorstr='#00000000',endColorstr='#ff000000',GradientType=0)}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item .overlay .view-more-wrapper button{bottom:0;position:absolute;margin:15px;background:transparent;border:2px solid #d2d2d2;-moz-border-radius:5px;-webkit-border-radius:5px;border-radius:5px;padding:5px 15px}
@media(max-width:767px){.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item:after{content:"\f144";font-family:'FontAwesome';font-style:normal;font-weight:400;line-height:1;display:inline-block;font-size:45px;text-rendering:auto;text-align:center;color:rgba(255,255,255,0);padding-top:25px}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item:hover:after{color:#fff;opacity:.8;filter:alpha(opacity=0.8)}
}
@media(max-width:767px) and (min-width:768px){.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item:after{padding-top:65px}
}
@media(max-width:767px) and (min-width:992px){.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item:after{padding-top:15px}
}
@media(max-width:767px) and (min-width:1200px){.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item:after{padding-top:30px}
}
@media(min-width:768px){.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item:hover figure figcaption p{opacity:0;filter:alpha(opacity=0)}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item:hover .overlay{opacity:.8;filter:alpha(opacity=0.8)}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .featured-video .video-item:hover:after{opacity:0;filter:alpha(opacity=0)}
}
@media(min-width:768px) and (max-width:991px){.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .video-groups:nth-child(2n){padding-left:15px;padding-right:7.5px}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .video-groups:nth-child(2n+1){padding-left:7.5px;padding-right:15px}
}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .video-groups:last-of-type{padding-right:15px}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .video-groups .video-item{height:145px}
@media(min-width:768px){.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .video-groups .video-item{height:189px}
}
@media(min-width:992px){.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .video-groups .video-item{height:119.5px}
}
@media(min-width:1200px){.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .video-groups .video-item{height:147.5px}
}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .video-groups .video-item:after{content:"\f144";font-family:'FontAwesome';font-style:normal;font-weight:400;line-height:1;display:inline-block;font-size:45px;text-rendering:auto;text-align:center;color:rgba(255,255,255,0);padding-top:45px}
@media(min-width:768px){.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .video-groups .video-item:after{font-size:55px;padding-top:65px}
}
@media(min-width:992px){.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .video-groups .video-item:after{font-size:35px;padding-top:35px}
}
@media(min-width:1200px){.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .video-groups .video-item:after{font-size:45px;padding-top:50px}
}
.xilinx-bs3 .xilinxVideoTagCarousel .slick-slider .slick-slide .video-groups .video-item:hover:after{color:#fff;opacity:.8;filter:alpha(opacity=0.8)}
.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper{top:0;margin-bottom:0;position:relative}
@media(min-width:768px){.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper{top:-57px;margin-bottom:-57px}
}
.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .button-container-outter{position:relative;height:0;min-height:0}
.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .button-container-outter .button-container-inner{position:absolute;bottom:-230px;width:100%}
.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .button-container-outter .button-container-inner .slick-arrow{display:none !important;background-color:transparent;padding:0;z-index:998}
.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .button-container-outter .button-container-inner .slick-arrow:before{opacity:1;color:#4c4c4c;font:normal normal normal 18px/1 FontAwesome;font-weight:normal;font-size:24px}
.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .button-container-outter .button-container-inner .slick-arrow.slick-prev:before{content:"\f053"}
.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .button-container-outter .button-container-inner .slick-arrow.slick-next:before{content:"\f054"}
.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .button-container-outter .button-container-inner .slick-arrow.slick-disabled{display:none !important}
@media(min-width:992px){.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .button-container-outter .button-container-inner .slick-arrow{display:block !important}
}
.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .button-container-outter .button-container-inner .slick-arrow:before{color:#fff;opacity:.7;filter:alpha(opacity=0.7)}
.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .button-container-outter .button-container-inner .slick-arrow.slick-next{right:0}
.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .slick-slider{z-index:99;margin-bottom:0}
.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .slick-slider .slick-slide{background-size:cover;padding:40px 0 40px}
@media(min-width:768px){.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .slick-slider .slick-slide{padding:40px 0 128px}
}
@media(min-width:1200px){.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .slick-slider .slick-slide{padding:40px 0 88px}
}
.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .slick-slider .slick-list{width:100%;z-index:9}
@media(min-width:768px){.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .slick-slider .slick-slide{padding-top:90px}
}
.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .slick-slider .center{height:auto;padding-top:20px}
.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .slick-slider .center .row{height:100%}
.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .slick-slider .center h4{color:#fff;text-align:center}
.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .slick-slider .center p{color:#fff;text-align:center}
.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .slick-slider .center .learn-more{width:120px;margin:0 auto;background-color:transparent;border:1px solid #d2d2d2;-moz-border-radius:5px;-webkit-border-radius:5px;border-radius:5px;-webkit-transition:background-color .4s ease;transition:background-color .4s ease}
@media(min-width:992px){.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .slick-slider .center .learn-more{margin:0}
}
.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .slick-slider .center .learn-more:hover{background-color:rgba(255,255,255,0.2)}
@media(min-width:992px){.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .slick-slider .center{height:210px;padding-top:0}
.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .slick-slider .center h4{text-align:left}
.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .slick-slider .center p{text-align:left}
}
@media(min-width:1200px){.xilinx-bs3 .xilinxVideoPromoCarousel .wrapper .slick-slider .center{height:257px}
}
.xilinx-bs3 .xilinxVideoGoBar{margin-bottom:30px}
.xilinx-bs3 .xilinxVideoGoBar .wrapper{position:relative;top:0;margin-bottom:0;z-index:99}
@media(min-width:768px){.xilinx-bs3 .xilinxVideoGoBar .wrapper{top:-86px;margin-bottom:-86px}
}
@media(min-width:1200px){.xilinx-bs3 .xilinxVideoGoBar .wrapper{top:-48px;margin-bottom:-48px}
}
.xilinx-bs3 .xilinxVideoGoBar .wrapper .gobar-wrapper{padding:10px 0;background-color:rgba(0,0,0,0.5)}
@media(max-width:767px){.xilinx-bs3 .xilinxVideoGoBar .wrapper .gobar-wrapper{background-color:rgba(0,0,0,0.75)}
}
.xilinx-bs3 .xilinxVideoGoBar .wrapper.author-mode{top:0;margin-bottom:0}
.xilinx-bs3 .xilinxVideoGoBar .wrapper .title-wrapper{text-align:center}
@media(min-width:1200px){.xilinx-bs3 .xilinxVideoGoBar .wrapper .title-wrapper{text-align:left}
}
.xilinx-bs3 .xilinxVideoGoBar .wrapper .title-wrapper .video-go-title{color:#fff;font-family:'Roboto',sans-serif;font-weight:400;font-size:20px;text-transform:uppercase;padding-right:15px}
.xilinx-bs3 .xilinxVideoGoBar .wrapper .title-wrapper .video-go-title span{color:#d11414}
.xilinx-bs3 .xilinxVideoGoBar .wrapper .search-wrapper{text-align:center}
.xilinx-bs3 .xilinxVideoGoBar .wrapper .search-wrapper form{padding:10px 0 0;margin-bottom:0;background-color:transparent}
@media(min-width:1200px){.xilinx-bs3 .xilinxVideoGoBar .wrapper .search-wrapper form{padding-top:0;float:right}
}
.xilinx-bs3 .xilinxVideoGoBar .wrapper .search-wrapper form input{-moz-border-radius:6px;-webkit-border-radius:6px;border-radius:6px;border:0;height:28px;margin:0 10px 0 0;width:300px;padding:0 10px}
@media(max-width:480px){.xilinx-bs3 .xilinxVideoGoBar .wrapper .search-wrapper form input{width:200px}
}
.xilinx-bs3 .xilinxVideoGoBar .wrapper .search-wrapper form button{padding:2px;margin-top:-3px;background:0}
.xilinx-bs3 .xilinxVideoGoBar .wrapper .search-wrapper form button span{font-size:18px;margin-top:4px}
.xilinx-bs3 .xilinxVendorBox{border:1px solid #d2d2d2;padding:15px;margin-bottom:15px;text-align:center}
.xilinx-bs3 .xilinxVendorBox h3{margin-bottom:0}
.xilinx-bs3 .xilinxVendorBox img{margin:0 auto 10px}
.xilinx-bs3 .xilinxVendorBox .profile-link{display:block}
.xilinx-bs3 .xilinxToolsDeviceSupport ul>li>ul{list-style-type:none;padding:0}
.xilinx-bs3 .xilinxToolsDeviceSupport ul>li>ul>li{display:inline-block}
.xilinx-bs3 .xilinxToolsDeviceSupport ul>li>ul>li:after{content:','}
.xilinx-bs3 .xilinxToolsDeviceSupport ul>li>ul>li:last-of-type:after{content:''}
.xilinx-bs3 .xilinxTitle .align-left{text-align:left}
.xilinx-bs3 .xilinxTitle .align-center{text-align:center}
.xilinx-bs3 .xilinxTitle .align-right{text-align:right}
.xilinx-bs3 .xilinxTextModal{margin-bottom:15px}
.xilinxTextImage .image{float:none !important}
.xilinx-bs3 .xilinxText ul{margin-bottom:10px}
.xilinx-bs3 .xilinxText ul ul{margin-bottom:0}
.xilinx-bs3 .xilinxTeasers{margin-bottom:15px}
.xilinx-bs3 .xilinxTeasers figure{padding:15px;border:1px solid #d2d2d2}
.xilinx-bs3 .xilinxTeasers figure img{width:100%;height:auto}
.xilinx-bs3 .xilinxTeasers figure figcaption{margin-top:20px}
.xilinx-bs3 .xilinxTabs2{margin-bottom:30px}
.xilinx-bs3 .xilinxTabs2 ul.nav.nav-tabs.nav-stacked img{width:100%}
.xilinx-bs3 .xilinxTabs2 ul.nav.nav-tabs li{display:block;width:100%}
.xilinx-bs3 .xilinxTabs2 ul.nav.nav-tabs li:last-of-type a{border-bottom:1px solid #d2d2d2}
.xilinx-bs3 .xilinxTabs2 ul.nav.nav-tabs li a{color:#262626;margin-right:0;border:0;-moz-border-radius:0;-webkit-border-radius:0;border-radius:0;padding-left:17px;border-left:1px solid #d2d2d2;border-right:1px solid #d2d2d2;border-top:1px solid #d2d2d2}
.xilinx-bs3 .xilinxTabs2 ul.nav.nav-tabs li.active a{padding-left:15px;border-left:3px solid #d11414}
@media(min-width:992px){.xilinx-bs3 .xilinxTabs2 ul.nav.nav-tabs:not(.nav-stacked){display:-webkit-box;display:-webkit-flex;display:-ms-flexbox;display:flex;margin-bottom:30px;border-bottom:3px solid #d2d2d2}
.xilinx-bs3 .xilinxTabs2 ul.nav.nav-tabs:not(.nav-stacked) li{display:-webkit-box;display:-webkit-flex;display:-ms-flexbox;display:flex;width:16.66666667%;margin-bottom:-3px}
.xilinx-bs3 .xilinxTabs2 ul.nav.nav-tabs:not(.nav-stacked) li a{display:-webkit-box;display:-webkit-flex;display:-ms-flexbox;display:flex;width:100%;border-left:0;border-right:0;border-top:0;padding-left:15px;border-bottom:3px solid transparent}
.xilinx-bs3 .xilinxTabs2 ul.nav.nav-tabs:not(.nav-stacked) li a span{width:100%;display:-webkit-box;display:-webkit-flex;display:-ms-flexbox;display:flex;justify-content:center;align-items:flex-end;text-align:center}
.xilinx-bs3 .xilinxTabs2 ul.nav.nav-tabs:not(.nav-stacked) li a:hover{background-color:transparent;color:#d11414}
.xilinx-bs3 .xilinxTabs2 ul.nav.nav-tabs:not(.nav-stacked) li.active a{border-bottom:3px solid #d11414}
}
.xilinx-bs3 .xilinxTabs2 .tab-content{position:relative}
@media(max-width:991px){.xilinx-bs3 .xilinxTabs2 .tab-content{margin-top:15px}
}
.xilinx-bs3 .xilinxTabs2 .tab-content .tab-pane{display:block !important;position:absolute;left:-9999px;height:0;overflow:hidden}
.xilinx-bs3 .xilinxTabs2 .tab-content .tab-pane.active{position:relative;left:0;height:auto;overflow:inherit}
.xilinx-bs3 .xilinxTable table thead tr th .mobile-header,.xilinx-bs3 .xilinxTable table tbody tr th .mobile-header,.xilinx-bs3 .xilinxTable table tfoot tr th .mobile-header,.xilinx-bs3 .xilinxTable table thead tr td .mobile-header,.xilinx-bs3 .xilinxTable table tbody tr td .mobile-header,.xilinx-bs3 .xilinxTable table tfoot tr td .mobile-header{display:none}
.xilinx-bs3 .xilinxTable .gray-table table{border-color:white}
.xilinx-bs3 .xilinxTable .gray-table table thead,.xilinx-bs3 .xilinxTable .gray-table table tbody,.xilinx-bs3 .xilinxTable .gray-table table tfoot{border-color:white}
.xilinx-bs3 .xilinxTable .gray-table table thead tr,.xilinx-bs3 .xilinxTable .gray-table table tbody tr,.xilinx-bs3 .xilinxTable .gray-table table tfoot tr{border-color:white}
.xilinx-bs3 .xilinxTable .gray-table table thead tr td,.xilinx-bs3 .xilinxTable .gray-table table tbody tr td,.xilinx-bs3 .xilinxTable .gray-table table tfoot tr td{border-color:white;background-color:#f2f2f2;color:#262626}
.xilinx-bs3 .xilinxTable .gray-table table thead tr th,.xilinx-bs3 .xilinxTable .gray-table table tbody tr th,.xilinx-bs3 .xilinxTable .gray-table table tfoot tr th{border-right-width:10px;border-color:white}
@media(min-width:992px){.xilinx-bs3 .xilinxTable .table-fat-bordered table{border:6px solid #d2d2d2}
.xilinx-bs3 .xilinxTable .table-fat-bordered table thead tr th:first-child,.xilinx-bs3 .xilinxTable .table-fat-bordered table tbody tr th:first-child,.xilinx-bs3 .xilinxTable .table-fat-bordered table tfoot tr th:first-child,.xilinx-bs3 .xilinxTable .table-fat-bordered table thead tr td:first-child,.xilinx-bs3 .xilinxTable .table-fat-bordered table tbody tr td:first-child,.xilinx-bs3 .xilinxTable .table-fat-bordered table tfoot tr td:first-child{border-right:8px solid #d2d2d2}
}
@media(max-width:991px){.xilinx-bs3 .xilinxTable .table-fat-bordered table{border:1px solid #d2d2d2}
}
@media(max-width:767px){.xilinx-bs3 .xilinxTable table.tableHeadersForEachItem tbody tr:nth-child(2n) td{background-color:#f2f2f2}
.xilinx-bs3 .xilinxTable table.tableHeadersForEachItem thead tr:first-of-type,.xilinx-bs3 .xilinxTable table.tableHeadersForEachItem tbody tr:first-of-type,.xilinx-bs3 .xilinxTable table.tableHeadersForEachItem tfoot tr:first-of-type{display:none}
.xilinx-bs3 .xilinxTable table.tableHeadersForEachItem thead tr td,.xilinx-bs3 .xilinxTable table.tableHeadersForEachItem tbody tr td,.xilinx-bs3 .xilinxTable table.tableHeadersForEachItem tfoot tr td,.xilinx-bs3 .xilinxTable table.tableHeadersForEachItem thead tr th,.xilinx-bs3 .xilinxTable table.tableHeadersForEachItem tbody tr th,.xilinx-bs3 .xilinxTable table.tableHeadersForEachItem tfoot tr th{display:block;border-bottom:0;border-top:0}
.xilinx-bs3 .xilinxTable table.tableHeadersForEachItem thead tr td .mobile-header,.xilinx-bs3 .xilinxTable table.tableHeadersForEachItem tbody tr td .mobile-header,.xilinx-bs3 .xilinxTable table.tableHeadersForEachItem tfoot tr td .mobile-header,.xilinx-bs3 .xilinxTable table.tableHeadersForEachItem thead tr th .mobile-header,.xilinx-bs3 .xilinxTable table.tableHeadersForEachItem tbody tr th .mobile-header,.xilinx-bs3 .xilinxTable table.tableHeadersForEachItem tfoot tr th .mobile-header{display:block;font-weight:bold}
}
.xilinx-bs3 .xilinxSubHeader h3{font-family:'Open Sans',sans-serif;font-weight:400;text-align:center;font-size:14px;line-height:1.45}
@media(max-width:767px){.xilinx-bs3 .xilinxSubHeader h3 br{display:none}
}
@media(min-width:768px){.xilinx-bs3 .xilinxSubHeader h3{font-size:16px}
}
@media(min-width:1200px){.xilinx-bs3 .xilinxSubHeader h3{font-size:20px}
}
.xilinx-bs3 .xilinxSingleVideo{padding-bottom:30px;width:100%}
@media(max-width:991px){.xilinx-bs3 .xilinxSingleVideo{max-width:400px;margin:0 auto 15px}
}
@media(max-width:767px){.xilinx-bs3 .xilinxSingleVideo{max-width:320px}
}
.xilinx-bs3 .xilinxSearchResultsTable .rt-wizard span.rt-wizard-label,.xilinx-bs3 .xilinxBKDocWizard .rt-wizard span.rt-wizard-label{display:block;font-family:'Open Sans',sans-serif;font-weight:600;font-size:18px;width:100%;margin-bottom:5px}
.xilinx-bs3 .xilinxSearchResultsTable .rt-wizard button,.xilinx-bs3 .xilinxBKDocWizard .rt-wizard button{width:100%}
.xilinx-bs3 .xilinxSearchResultsTable .rt-wizard button[type="submit"],.xilinx-bs3 .xilinxBKDocWizard .rt-wizard button[type="submit"]{background-color:#d11414;color:#fff}
.xilinx-bs3 .xilinxSearchResultsTable .rt-wizard button[type="submit"]:hover,.xilinx-bs3 .xilinxBKDocWizard .rt-wizard button[type="submit"]:hover{background-color:rgba(209,20,20,0.75)}
.xilinx-bs3 .xilinxSearchResultsTable .rt-wizard .fa,.xilinx-bs3 .xilinxBKDocWizard .rt-wizard .fa{font-size:18px}
.xilinx-bs3 .xilinxSearchResultsTable ul.pagination,.xilinx-bs3 .xilinxBKDocWizard ul.pagination{display:inline-block}
.xilinx-bs3 .xilinxSearchResultsTable .pagination-centered,.xilinx-bs3 .xilinxBKDocWizard .pagination-centered{text-align:center}
.xilinx-bs3 .xilinxSearchResultsTable .results #main,.xilinx-bs3 .xilinxBKDocWizard .results #main{position:static !important}
.xilinx-bs3 .xilinxSearchResultsTable .results .spellingWrapper,.xilinx-bs3 .xilinxBKDocWizard .results .spellingWrapper{font-family:'Open Sans',sans-serif;font-weight:600;padding-left:35px;padding-bottom:15px;display:block}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav{margin-bottom:15px}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav #dyn_nav_col .dn-hdr,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav #dyn_nav_col .dn-hdr{margin-bottom:24px}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav #dyn_nav_col>div,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav #dyn_nav_col>div{clear:both}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div{border:1px solid #d2d2d2;padding:15px;padding:10px 15px 15px 15px;width:100%}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div ul,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div ul{padding-left:0;list-style:none;display:block;width:100%;margin-top:20px;margin-bottom:0}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div ul li,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div ul li{width:100%;display:block;margin-left:15px}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div ul li label,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div ul li label{padding-left:10px;margin-bottom:5px}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div ul li label span,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div ul li label span{margin-left:5px}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div ul li input,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div ul li input{margin-left:-15px}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div ul li.selectable,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div ul li.selectable,.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div ul li.preselected,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div ul li.preselected{margin-left:0;position:relative}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div ul li.selectable .dn-img.dn-r-img,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div ul li.selectable .dn-img.dn-r-img,.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div ul li.preselected .dn-img.dn-r-img,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div ul li.preselected .dn-img.dn-r-img{position:absolute;right:0;top:3px;width:15px;height:15px;color:#167fa2;font-family:'FontAwesome';font-style:normal;font-weight:400;line-height:1;display:inline-block;-webkit-font-smoothing:antialiased;-moz-osx-font-smoothing:grayscale;text-decoration:none}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div ul li.selectable .dn-img.dn-r-img:hover,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div ul li.selectable .dn-img.dn-r-img:hover,.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div ul li.preselected .dn-img.dn-r-img:hover,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div ul li.preselected .dn-img.dn-r-img:hover{color:#d11414}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div ul li.selectable .dn-img.dn-r-img:before,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div ul li.selectable .dn-img.dn-r-img:before,.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div ul li.preselected .dn-img.dn-r-img:before,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div ul li.preselected .dn-img.dn-r-img:before{content:"\f057";top:1px;position:relative}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div ul li.dn-attr-hdr,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div ul li.dn-attr-hdr{background:#f2f2f2;margin-bottom:5px;margin-top:-15px;padding:5px 15px;margin-left:-15px;box-sizing:content-box}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div ul li.dn-attr-hdr .dn-zippy-hdr-img,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div ul li.dn-attr-hdr .dn-zippy-hdr-img{cursor:pointer;float:right;margin-top:3px;font-size:12px;position:relative;top:1px;font-family:'FontAwesome';font-style:normal;font-weight:400;line-height:1;display:inline-block;-webkit-font-smoothing:antialiased;-moz-osx-font-smoothing:grayscale}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div ul li.dn-attr-hdr .dn-zippy-hdr-img:before,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div ul li.dn-attr-hdr .dn-zippy-hdr-img:before{content:"\f002"}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div ul li.dn-attr-hdr .dn-zippy-input-wrapper .dn-zippy-input,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div ul li.dn-attr-hdr .dn-zippy-input-wrapper .dn-zippy-input{margin-left:0;width:100%;margin-top:5px;padding:3px 5px}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div ul li .dn-attr-txt,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div ul li .dn-attr-txt,.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div ul li .dn-attr-txt-active,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div ul li .dn-attr-txt-active{display:inline-block;width:100%;margin-bottom:5px;font-weight:bold}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div ul li .dn-attr-txt span,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div ul li .dn-attr-txt span,.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div ul li .dn-attr-txt-active span,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div ul li .dn-attr-txt-active span{margin-left:5px}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div ul li .dn-attr-txt-active,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div ul li .dn-attr-txt-active{padding-right:20px}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div .dn-link.more:before,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div .dn-link.more:before,.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div .dn-link.less:before,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div .dn-link.less:before{position:relative;font-family:'FontAwesome';font-style:normal;font-weight:400;line-height:1;display:inline-block;-webkit-font-smoothing:antialiased;-moz-osx-font-smoothing:grayscale;margin-right:5px}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div .dn-link.more:before,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div .dn-link.more:before{content:"\f078"}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div .dn-link.less:before,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div .dn-link.less:before{content:"\f077"}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div #reset,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div #reset{cursor:pointer;padding-bottom:15px;display:block}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div #reset.disabled,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div #reset.disabled{cursor:default;opacity:.6;filter:alpha(opacity=0.6)}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div #reset.disabled:hover,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div #reset.disabled:hover{color:#167fa2}
.xilinx-bs3 .xilinxSearchResultsTable .results .dyn_nav>div #reset.disabled:focus,.xilinx-bs3 .xilinxBKDocWizard .results .dyn_nav>div #reset.disabled:focus{color:#167fa2}
.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTableWrap table,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTableWrap table,.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTable table,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTable table{width:99%}
.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTableWrap table thead th.header,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTableWrap table thead th.header,.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTable table thead th.header,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTable table thead th.header{white-space:nowrap}
.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTableWrap table thead th.sortBy,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTableWrap table thead th.sortBy,.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTable table thead th.sortBy,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTable table thead th.sortBy{visibility:collapse;width:0;min-width:0;display:block;padding:0;border:0}
.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTableWrap table tbody td.sortByCell,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTableWrap table tbody td.sortByCell,.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTable table tbody td.sortByCell,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTable table tbody td.sortByCell{visibility:collapse;width:0;display:block;padding:0;border:0}
.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTableWrap table tbody td .icons,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTableWrap table tbody td .icons,.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTable table tbody td .icons,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTable table tbody td .icons{font-size:14px;color:#262626;margin-top:15px}
.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTableWrap table tbody td .icons span,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTableWrap table tbody td .icons span,.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTable table tbody td .icons span,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTable table tbody td .icons span{font-size:inherit;color:#262626;margin:0 10px 0 15px}
.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTableWrap table tbody td .icons span:first-of-type,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTableWrap table tbody td .icons span:first-of-type,.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTable table tbody td .icons span:first-of-type,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTable table tbody td .icons span:first-of-type{margin-left:0}
.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTableWrap table tbody td .g .fa-eye,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTableWrap table tbody td .g .fa-eye,.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTable table tbody td .g .fa-eye,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTable table tbody td .g .fa-eye{margin-left:7px;margin-right:7px}
.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTableWrap table tbody td .g a,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTableWrap table tbody td .g a,.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTable table tbody td .g a,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTable table tbody td .g a{display:inline}
.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTableWrap table tbody td .g .currentVersion,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTableWrap table tbody td .g .currentVersion,.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTable table tbody td .g .currentVersion,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTable table tbody td .g .currentVersion{color:#d11414}
.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTableWrap table tbody td .g .toggle-preview,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTableWrap table tbody td .g .toggle-preview,.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTable table tbody td .g .toggle-preview,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTable table tbody td .g .toggle-preview{background-image:none !important;font:normal normal normal 11px/1 FontAwesome;color:#262626 !important}
.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTableWrap table tbody td .g .toggle-preview::before,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTableWrap table tbody td .g .toggle-preview::before,.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTable table tbody td .g .toggle-preview::before,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTable table tbody td .g .toggle-preview::before{content:"\f002"}
.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTableWrap table tbody td .g .updatedVersion,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTableWrap table tbody td .g .updatedVersion,.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTable table tbody td .g .updatedVersion,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTable table tbody td .g .updatedVersion{color:#d11414;font-weight:600;text-transform:uppercase;font-size:12px}
.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTableWrap table tbody td .g img,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTableWrap table tbody td .g img,.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTable table tbody td .g img,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTable table tbody td .g img{padding-right:15px}
.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTableWrap table tbody td a,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTableWrap table tbody td a,.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTable table tbody td a,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTable table tbody td a{margin-bottom:5px;display:block}
.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTableWrap table tbody td a.btn,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTableWrap table tbody td a.btn,.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTable table tbody td a.btn,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTable table tbody td a.btn{display:inline-block;margin-top:15px}
.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTableWrap table tbody td .designFile,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTableWrap table tbody td .designFile,.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTable table tbody td .designFile,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTable table tbody td .designFile{margin-top:15px}
.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTableWrap table tbody td .designFile ul,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTableWrap table tbody td .designFile ul,.xilinx-bs3 .xilinxSearchResultsTable .results .gsaTable table tbody td .designFile ul,.xilinx-bs3 .xilinxBKDocWizard .results .gsaTable table tbody td .designFile ul{list-style:disc}
.xilinx-bs3 .xilinxSearch{margin-bottom:25px}
.xilinx-bs3 .xilinxSearch button{width:100%}
.xilinx-bs3 .xilinxSearch button[type="submit"]{background-color:#d11414;border:0;color:#fff}
.xilinx-bs3 .xilinxSearch button[type="submit"]:hover{background-color:rgba(209,20,20,0.75)}
.xilinx-bs3 .xilinxSearch form{padding:0;background-color:transparent;margin:0}
.xilinx-bs3 .xilinxSearch form .dropdown .dropdown-toggle{height:40px}
.xilinx-bs3 .xilinxSearch form .dropdown .dropdown-toggle:after{padding:15px 0}
.xilinx-bs3 .xilinxSearch .input-container input{width:100%;height:40px;padding-left:10px;padding-right:60px}
.xilinx-bs3 .xilinxSearch .input-container button{position:absolute;width:50px;height:40px;top:0;right:15px}
.xilinx-bs3 .xilinxReference .reference-authorMode{border:dotted blue 2px;padding:5px;margin-bottom:10px;position:relative}
.xilinx-bs3 .xilinxReference .reference-authorMode:after{content:"Reference Component";top:-10px;left:5px;position:absolute;background:white;padding:0 5px}
.xilinx-bs3 .xilinxRawHtml{margin-bottom:15px}
.xilinx-bs3 .xilinxQuote blockquote{border-left:0;padding:15px 0 0 0}
.xilinx-bs3 .xilinxQuote blockquote p{position:relative;float:left;padding:0 40px}
.xilinx-bs3 .xilinxQuote blockquote footer{background:transparent;clear:both}
.xilinx-bs3 .xilinxQuote blockquote footer:before{content:""}
.xilinx-bs3 .xilinxQuote blockquote footer cite{font-style:italic;color:#262626}
.xilinx-bs3 .xilinxPromo{background-color:#fff;padding:15px;margin:30px 0}
.xilinx-bs3 .xilinxPromo:hover{-webkit-box-shadow:0 0 15px 0 rgba(0,0,0,0.25);box-shadow:0 0 15px 0 rgba(0,0,0,0.25)}
.xilinx-bs3 .xilinxPromo a img{width:100%;height:auto}
.xilinx-bs3 .xilinxPromo a span{display:block;font-family:'Open Sans',sans-serif;font-weight:400;font-size:16px;line-height:24px;text-align:center;margin-top:0;color:#262626}
.xilinx-bs3 .xilinxPromo a span:hover{color:#262626}
.xilinx-bs3 .xilinxPromo a span:last-of-type{color:#167fa2}
.xilinx-bs3 .xilinxPromo a span:first-of-type{padding-top:10px}
.xilinx-bs3 .xilinxProductTable{position:relative}
.xilinx-bs3 .xilinxProductTable .arrow-wrapper{position:absolute}
.xilinx-bs3 .xilinxProductTable .arrow-wrapper.left{left:160px}
@media(min-width:992px){.xilinx-bs3 .xilinxProductTable .arrow-wrapper.left{left:130px}
}
@media(min-width:1200px){.xilinx-bs3 .xilinxProductTable .arrow-wrapper.left{left:210px}
}
.xilinx-bs3 .xilinxProductTable .arrow-wrapper.right{right:-5px}
.xilinx-bs3 .xilinxProductTable .arrow-wrapper span.fa{position:absolute;color:#262626}
.xilinx-bs3 .xilinxProductTable .product-table-wrapper{overflow-x:hidden;overflow-y:visible;width:100%}
.xilinx-bs3 .xilinxProductTable .product-table-wrapper a.btn{float:right}
.xilinx-bs3 .xilinxProductTable .product-table-wrapper ul li{padding:0 0 3px 3px}
.xilinx-bs3 .xilinxProductTable .product-table-wrapper ul li button{-webkit-transition:all .4s ease;transition:all .4s ease;background-color:#f2f2f2;border:1px solid #d2d2d2;padding:2px 10px;font-family:'Open Sans',sans-serif;font-weight:400;color:#262626}
.xilinx-bs3 .xilinxProductTable .product-table-wrapper ul li.active button{background-color:#d11414;color:#fff;cursor:initial}
@media(max-width:767px){.xilinx-bs3 .xilinxProductTable .product-table-wrapper ul{position:relative;left:3px;margin-bottom:10px}
}
.xilinx-bs3 .xilinxProductTable .product-table-wrapper table{-webkit-transition:margin .4s ease;transition:margin .4s ease;border-spacing:0;border-collapse:collapse;border:0;background-color:transparent;font-family:'Open Sans',sans-serif;font-weight:400;font-size:15px;line-height:24px;margin-bottom:10px}
@media(max-width:767px){.xilinx-bs3 .xilinxProductTable .product-table-wrapper table{font-size:14px;line-height:16px}
}
.xilinx-bs3 .xilinxProductTable .product-table-wrapper table tr td{border:0;background-color:transparent;padding:0 0 0 10px}
.xilinx-bs3 .xilinxProductTable .product-table-wrapper table tr td div{padding:10px;border-bottom:1px solid #fff;background-color:#f2f2f2}
.xilinx-bs3 .xilinxProductTable .product-table-wrapper table tr td:first-child{position:absolute;left:0;top:auto;background:#fff;padding-right:0;padding-left:0}
@media(max-width:767px){.xilinx-bs3 .xilinxProductTable .product-table-wrapper table tr td:first-child{left:0}
}
.xilinx-bs3 .xilinxProductTable .product-table-wrapper table tr td:first-child div{background-color:#262626;color:#fff}
.xilinx-bs3 .xilinxProductTable .product-table-wrapper table tr td.active div{background-color:#d11414 !important}
.xilinx-bs3 .xilinxProductTable .product-table-wrapper table tr:first-child td{padding-top:10px;padding-bottom:0}
.xilinx-bs3 .xilinxProductTable .product-table-wrapper table tr:first-child td div{-webkit-transition:background .4s ease;transition:background .4s ease;background-color:#262626;color:#fff;border-bottom:2px solid #d11414}
.xilinx-bs3 .xilinxProductTable .product-table-wrapper table tr:first-child td div input{float:right}
@media(max-width:767px){.xilinx-bs3 .xilinxProductTable .product-table-wrapper table tr:first-child td div input{display:none}
}
.xilinx-bs3 .xilinxProductTable .product-table-wrapper table tr:first-child td:first-child{min-height:100px}
.xilinx-bs3 .xilinxProductTable .product-table-wrapper table tr:first-child td:first-child div{border:1px solid #fff;background-color:#fff}
.xilinx-bs3 .xilinxProductTable .product-table-wrapper table tr:last-child td{padding-bottom:10px}
.xilinx-bs3 .xilinxProductTable button.compare,.xilinx-bs3 .xilinxProductTable button.reset{position:relative;top:8px}
@media(max-width:767px){.xilinx-bs3 .xilinxProductTable button.compare,.xilinx-bs3 .xilinxProductTable button.reset{display:none}
}
.xilinx-bs3 .xilinxProductTable button.compare{margin-right:15px;padding:2px 25px;background-color:transparent;color:#262626;text-transform:uppercase;border:1px solid #262626}
.xilinx-bs3 .xilinxProductTable button.compare:hover{background-color:#f2f2f2;color:#262626}
@media(max-width:1199px){.xilinx-bs3 .xilinxProductTable button.compare{padding:2px 8px}
}
.xilinx-bs3 .xilinxProductTable button.reset{background:transparent;color:#262626;padding:0}
.xilinx-bs3 .xilinxProductTable button.reset::before{content:"\f021";font-family:'FontAwesome';font-style:normal;font-weight:400;line-height:1;display:inline-block;margin-right:6px}
.xilinx-bs3 .xilinxProductTable button.reset:hover{color:#d11414;background-color:transparent}
@media(max-width:1199px){.xilinx-bs3 .xilinxProductTable button.reset{visibility:hidden}
.xilinx-bs3 .xilinxProductTable button.reset::before{visibility:visible}
}
.xilinx-bs3 .xilinxPoweredByXilinx{position:relative;margin:30px auto 0}
.xilinx-bs3 .xilinxPoweredByXilinx .controls{display:none;position:absolute;right:-40px;width:25px;height:25px}
@media(min-width:992px){.xilinx-bs3 .xilinxPoweredByXilinx .controls{display:block}
}
.xilinx-bs3 .xilinxPoweredByXilinx .controls.up{top:230px}
@media(min-width:1200px){.xilinx-bs3 .xilinxPoweredByXilinx .controls.up{top:255px}
}
.xilinx-bs3 .xilinxPoweredByXilinx .controls.up button span{position:relative;top:-1px}
.xilinx-bs3 .xilinxPoweredByXilinx .controls.down{top:280px}
@media(min-width:1200px){.xilinx-bs3 .xilinxPoweredByXilinx .controls.down{top:305px}
}
.xilinx-bs3 .xilinxPoweredByXilinx .controls button{padding:3px 6px;background:#262626;-moz-border-radius:50%;-webkit-border-radius:50%;border-radius:50%}
.xilinx-bs3 .xilinxPoweredByXilinx .controls button:disabled{background:#4c4c4c}
.xilinx-bs3 .xilinxPoweredByXilinx .title-container figure img{display:block;margin:0 auto 20px}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container{width:100%;height:530px;overflow-x:hidden;position:relative;max-width:400px;float:none;margin:0 auto 30px}
@media(min-width:768px){.xilinx-bs3 .xilinxPoweredByXilinx .slide-container{float:left;height:540px;max-width:none}
}
@media(min-width:992px){.xilinx-bs3 .xilinxPoweredByXilinx .slide-container{height:385px;overflow:hidden}
}
@media(min-width:1200px){.xilinx-bs3 .xilinxPoweredByXilinx .slide-container{height:425px}
}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container{width:100%;position:absolute;top:10px;-webkit-transition:top .4s ease;transition:top .4s ease}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .view-all{display:block;background-color:#fff;margin-bottom:20px;-webkit-box-shadow:0 2px 4px 0 #d2d2d2;box-shadow:0 2px 4px 0 #d2d2d2;width:100%;padding:50px 0}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .view-all span{display:block;font-size:16px;text-align:center;color:#262626}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .view-all span span{display:block;font-size:50px;padding-top:15px;color:#d2d2d2}
@media(min-width:768px){.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .view-all{height:386px;padding:152px 0}
}
@media(min-width:992px){.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .view-all{height:362px;padding:140px 0}
}
@media(min-width:1200px){.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .view-all{height:400px;padding:165px 0}
}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper{display:block;background-color:#fff;margin-bottom:20px;color:#262626;position:relative;overflow:hidden;-webkit-box-shadow:0 2px 4px 0 #d2d2d2;box-shadow:0 2px 4px 0 #d2d2d2}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .learn-more a.btn,.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .learn-more button{position:relative;display:block;height:45px;padding:12px 15px;width:100%;text-align:left;background:transparent;color:#262626;font-size:14px;font-weight:600;color:#d11414}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .learn-more a.btn span,.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .learn-more button span{color:#262626}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .learn-more a.btn span.fa.fa-eye,.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .learn-more button span.fa.fa-eye{margin-right:5px}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .learn-more a.btn span.fa.fa-info-circle,.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .learn-more button span.fa.fa-info-circle{position:absolute;display:block;right:0;top:0;font-size:21px;padding:12px 15px;color:#4c4c4c}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .overlay{position:absolute;top:100%;left:0;height:100%;width:100%;background:rgba(0,0,0,0.85);-webkit-transition:top .4s ease;transition:top .4s ease}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .overlay button.close{display:block;float:right;background:transparent;padding:16px;opacity:1;filter:alpha(opacity=1)}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .overlay button.close span{color:white;font-size:20px}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .overlay .learn-more a.btn{position:absolute;bottom:0;right:0;width:auto;border-top:solid 2px #d11414;padding:12px 2px;margin:6px 15px 0;color:#fff;font-weight:400}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .overlay p{padding:0 15px;color:#fff}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .overlay h4{font-family:'Open Sans',sans-serif;font-weight:400;color:#fff;margin-top:40px;padding:0 15px}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .post figure img{width:100%}
@media(min-width:768px){.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .post figure img{height:185px}
}
@media(min-width:992px){.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .post figure img{height:160px}
}
@media(min-width:1200px){.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .post figure img{height:200px}
}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .post figure figcaption{padding:15px 15px 0 15px;font-size:16px;line-height:20px}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .post figure figcaption p{height:66px;overflow:hidden;font-size:16px;line-height:22px;margin-bottom:20px;color:#4c4c4c}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .post figure figcaption p:hover{color:#d11414}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .post figure figcaption span.link-label{display:block;margin-top:7px;height:20px;font-style:italic;font-size:14px;color:#4c4c4c}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .post.videoType figure{position:relative}
.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .post.videoType figure:after{content:"\f144";font-family:'FontAwesome';font-style:normal;font-weight:400;line-height:1;display:inline-block;font-size:90px;text-rendering:auto;text-align:center;color:rgba(255,255,255,0.7);padding-top:55px;position:absolute;top:0;width:100%}
@media(min-width:768px){.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .post.videoType figure:after{padding-top:50px}
}
@media(min-width:992px){.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .post.videoType figure:after{padding-top:35px}
}
@media(min-width:1200px){.xilinx-bs3 .xilinxPoweredByXilinx .slide-container .slider-container .post-wrapper .post.videoType figure:after{padding-top:55px}
}
.xilinx-bs3 .xilinxPoweredByXilinxLanding .slide-container{margin-bottom:0;height:auto;overflow-x:visible}
.xilinx-bs3 .xilinxPoweredByXilinxLanding .slide-container .slider-container{position:relative;top:0}
.xilinx-bs3 .xilinxPoweredByXilinxLanding .slide-container .slider-container .post-col{opacity:0;height:0;overflow:hidden;-webkit-transform:translate(0,-30px);-ms-transform:translate(0,-30px);transform:translate(0,-30px)}
.xilinx-bs3 .xilinxPoweredByXilinxLanding .slide-container .slider-container .post-col.show{opacity:1;height:auto;overflow:visible;-webkit-transition:opacity .6s ease,-webkit-transform .8s ease;transition:opacity .6s ease,transform .8s ease,-webkit-transform 1s ease;-webkit-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0)}
.xilinx-bs3 .xilinxPoweredByXilinxLanding .slide-container .slider-container .post-col.delay-0{-webkit-transition-delay:0;transition-delay:0}
.xilinx-bs3 .xilinxPoweredByXilinxLanding .slide-container .slider-container .post-col.delay-1{-webkit-transition-delay:.18s;transition-delay:.18s}
.xilinx-bs3 .xilinxPoweredByXilinxLanding .slide-container .slider-container .post-col.delay-2{-webkit-transition-delay:.36s;transition-delay:.36s}
.xilinx-bs3 .xilinxPoweredByXilinxLanding .slide-container .slider-container .post-col.delay-3{-webkit-transition-delay:.54s;transition-delay:.54s}
.xilinx-bs3 .xilinxPoweredByXilinxLanding .slide-container .slider-container .post-col.delay-4{-webkit-transition-delay:.72s;transition-delay:.72s}
.xilinx-bs3 .xilinxPoweredByXilinxLanding .slide-container .slider-container .post-col.delay-5{-webkit-transition-delay:.9s;transition-delay:.9s}
.xilinx-bs3 .xilinxPoweredByXilinxLanding .slide-container .slider-container .post-col.delay-6{-webkit-transition-delay:1.08s;transition-delay:1.08s}
.xilinx-bs3 .xilinxPoweredByXilinxLanding .slide-container .slider-container .post-col.delay-7{-webkit-transition-delay:1.26s;transition-delay:1.26s}
.xilinx-bs3 .xilinxPoweredByXilinxLanding .slide-container .slider-container .post-col.delay-8{-webkit-transition-delay:1.44s;transition-delay:1.44s}
.xilinx-bs3 .xilinxPoweredByXilinxLanding .slide-container .slider-container .post-col.delay-9{-webkit-transition-delay:1.62s;transition-delay:1.62s}
.xilinx-bs3 .xilinxPoweredByXilinxLanding .slide-container .slider-container .post-col.delay-10{-webkit-transition-delay:1.8s;transition-delay:1.8s}
.xilinx-bs3 .xilinxPoweredByXilinxLanding .slide-container .slider-container .post-col.delay-11{-webkit-transition-delay:1.98s;transition-delay:1.98s}
.xilinx-bs3 .xilinxPoweredByXilinxLanding .slide-container .slider-container .post-col.delay-12{-webkit-transition-delay:2.16s;transition-delay:2.16s}
.xilinx-bs3 .xilinxPoweredByXilinxLanding .slide-container .slider-container .post-col.delay-13{-webkit-transition-delay:2.34s;transition-delay:2.34s}
.xilinx-bs3 .xilinxPoweredByXilinxLanding .slide-container .slider-container .post-col.delay-14{-webkit-transition-delay:2.52s;transition-delay:2.52s}
.xilinx-bs3 .xilinxPoweredByXilinxLanding .slide-container .slider-container .post-col.delay-15{-webkit-transition-delay:2.7s;transition-delay:2.7s}
.xilinx-bs3 .xilinxPoweredByXilinxLanding .slide-container .slider-container .post-wrapper{margin-bottom:30px}
.xilinx-bs3 .xilinxPillboxes{position:relative;margin-bottom:15px}
.xilinx-bs3 .xilinxPillboxes ul{list-style:none}
.xilinx-bs3 .xilinxPillboxes ul.with-image{margin-left:100px}
.xilinx-bs3 .xilinxPillboxes ul li{padding:2px}
.xilinx-bs3 .xilinxPillboxes ul li a{font-weight:normal;background:#f2f2f2;padding:8px 12px;margin-bottom:2px;color:#262626;-webkit-transition:background-color .4s ease;transition:background-color .4s ease}
.xilinx-bs3 .xilinxPillboxes ul li a:hover{background-color:#d2d2d2;color:#d11414}
.xilinx-bs3 .xilinxPillboxes ul li a .fa{margin-right:5px}
.xilinx-bs3 .xilinxPillboxes .image-wrapper{border:1px solid #d2d2d2;padding:15px;position:absolute;width:90px;height:100%}
.xilinx-bs3 .xilinxPillboxes .image-wrapper img{position:relative;top:50%;-webkit-transform:translateY(-50%);-ms-transform:translateY(-50%);transform:translateY(-50%)}
.xilinx-bs3 .xilinxPdfCarousel{margin-bottom:15px}
.xilinx-bs3 .xilinxPdfCarousel a .pdf{border:1px solid #d2d2d2;margin:10px auto;text-align:center;padding:15px;height:312px;position:relative;max-width:255px}
.xilinx-bs3 .xilinxPdfCarousel a .pdf:hover{-webkit-box-shadow:0 0 15px 0 rgba(0,0,0,0.25);box-shadow:0 0 15px 0 rgba(0,0,0,0.25)}
.xilinx-bs3 .xilinxPdfCarousel a .pdf .pdfImage{border:1px solid #d2d2d2;max-height:170px;overflow-y:hidden;margin-bottom:10px}
.xilinx-bs3 .xilinxPdfCarousel a .pdf .pdfImage img{margin:0 auto}
.xilinx-bs3 .xilinxPdfCarousel a .pdf h4{margin-bottom:10px}
.xilinx-bs3 .xilinxPdfCarousel a .pdf span{font-size:18px;color:#d11414;position:absolute;top:auto;bottom:15px;left:50%;margin-left:-9px}
@media(min-width:768px){.xilinx-bs3 .xilinxPdfCarousel a .pdf{margin:10px 15px}
}
.xilinx-bs3 .xilinxNewsroomTile{margin-bottom:30px}
.xilinx-bs3 .xilinxNewsroomTile .wrapper{position:relative;height:355px;background-size:cover;background-repeat:no-repeat;background-position:center}
.xilinx-bs3 .xilinxNewsroomTile .wrapper.video>a:after{content:"\f144";color:rgba(255,255,255,0.5);font:normal 400 100px/1 'FontAwesome';text-align:center;position:absolute;top:50%;margin-top:-50px;width:100%}
.xilinx-bs3 .xilinxNewsroomTile .wrapper a{text-decoration:none}
.xilinx-bs3 .xilinxNewsroomTile .wrapper>a{display:block;float:left;position:relative;height:355px;width:100%;background-image:-webkit-linear-gradient(top,rgba(0,0,0,0.15) 0,rgba(0,0,0,0.35) 100%);background-image:-o-linear-gradient(top,rgba(0,0,0,0.15) 0,rgba(0,0,0,0.35) 100%);background-image:linear-gradient(to bottom,rgba(0,0,0,0.15) 0,rgba(0,0,0,0.35) 100%);background-repeat:repeat-x;filter:progid:DXImageTransform.Microsoft.gradient(startColorstr='#26000000',endColorstr='#59000000',GradientType=0);background-color:transparent}
.xilinx-bs3 .xilinxNewsroomTile .wrapper>a:before{content:'';display:block;position:absolute;width:100%;height:100%;left:0;top:0;background-color:transparent;-webkit-transition:all .4s ease;transition:all .4s ease}
.xilinx-bs3 .xilinxNewsroomTile .wrapper>a .date{position:absolute;top:20px;left:20px;background-color:rgba(0,0,0,0.35);border:1px solid #fff;color:#fff}
.xilinx-bs3 .xilinxNewsroomTile .wrapper>a .date .day{font-size:24px;font-weight:600;width:50px;text-align:center;line-height:38px;float:left;border-right:1px solid #fff}
.xilinx-bs3 .xilinxNewsroomTile .wrapper>a .date .month-year{float:right;width:50px;text-align:center;line-height:17px;padding:2px;text-transform:uppercase}
.xilinx-bs3 .xilinxNewsroomTile .wrapper .info{position:absolute;bottom:20px;left:0;padding:0 20px;width:100%}
.xilinx-bs3 .xilinxNewsroomTile .wrapper .info h3{display:block;color:#fff;font-family:'Open Sans',sans-serif;font-weight:600;font-size:14px}
.xilinx-bs3 .xilinxNewsroomTile .wrapper .info .tag{display:inline-block;padding:5px 10px;border:1px solid #fff;text-aling:center;background-color:transparent;color:#fff;-webkit-transition:background-color .4s ease;transition:background-color .4s ease;font-size:12px;text-transform:capitalize;margin-right:10px}
.xilinx-bs3 .xilinxNewsroomTile .wrapper .info .tag:hover{background-color:rgba(255,255,255,0.2)}
.xilinx-bs3 .xilinxNewsroomTile .wrapper .info .tag.main{border:0;padding:6px 11px}
.xilinx-bs3 .xilinxNewsroomTile .wrapper .info .tag.video{background-color:rgba(245,166,35,0.6)}
.xilinx-bs3 .xilinxNewsroomTile .wrapper .info .tag.video:hover{background-color:rgba(245,166,35,0.8)}
.xilinx-bs3 .xilinxNewsroomTile .wrapper .info .tag.blog{background-color:rgba(79,148,169,0.6)}
.xilinx-bs3 .xilinxNewsroomTile .wrapper .info .tag.blog:hover{background-color:rgba(79,148,169,0.8)}
.xilinx-bs3 .xilinxNewsroomTile .wrapper .info .tag.press{background-color:rgba(237,28,36,0.6)}
.xilinx-bs3 .xilinxNewsroomTile .wrapper .info .tag.press:hover{background-color:rgba(237,28,36,0.8)}
.xilinx-bs3 .xilinxNewsroomTile .wrapper.featured .info h3{font-family:'Open Sans',sans-serif;font-weight:400;font-size:20px}
.xilinx-bs3 .xilinxNewsroomTile .wrapper:hover>a:before{background-color:rgba(0,0,0,0.35)}
.xilinx-bs3 .xilinxNavigation{background:#f2f2f2;padding:15px;border:1px solid #d2d2d2;padding:0;margin-bottom:15px}
.xilinx-bs3 .xilinxNavigation h3{padding:5px 15px;margin:0;border-bottom:1px solid #d2d2d2}
.xilinx-bs3 .xilinxNavigation ul li{border-bottom:1px solid #d2d2d2}
.xilinx-bs3 .xilinxNavigation ul li a{padding:5px 15px;background-color:transparent}
.xilinx-bs3 .xilinxNavigation ul li a:hover,.xilinx-bs3 .xilinxNavigation ul li a:focus{background-color:#4c4c4c;color:#fff}
.xilinx-bs3 .xilinxNavigation ul li:last-child{border-bottom:0}
.xilinx-bs3 .xilinxNavigation ul li.active a{background-color:#262626;color:#fff}
.modal{padding:0 !important}
.modal .modal-dialog .modal-content{-moz-border-radius:0;-webkit-border-radius:0;border-radius:0}
.modal .modal-dialog .modal-content .modal-header h4{margin:0}
.modal .modal-dialog .modal-content .modal-footer{background:#f2f2f2}
.xilinx-bs3 .xilinxMegaBanner .big-banner{height:200px}
.xilinx-bs3 .xilinxMegaBanner .big-banner .banner-text{height:200px;background-repeat:no-repeat;position:relative;background-position:center bottom 65px;background-size:auto 70px}
.xilinx-bs3 .xilinxMegaBanner .big-banner .banner-text.align-left h1{text-align:center;bottom:0}
.xilinx-bs3 .xilinxMegaBanner .big-banner .banner-text.align-center h1{text-align:center}
.xilinx-bs3 .xilinxMegaBanner .big-banner .banner-text.align-right h1{text-align:center;bottom:0}
.xilinx-bs3 .xilinxMegaBanner .big-banner .banner-text h1{color:#fff;font-style:italic;width:100%;position:absolute;text-shadow:2px 3px 0 #262626;font-size:18px;line-height:24px}
.xilinx-bs3 .xilinxMegaBanner .big-banner .banner-text .watermark{width:100%;height:100%;background-repeat:no-repeat;background-position:bottom left 10px;background-size:200px auto}
@media(min-width:480px){.xilinx-bs3 .xilinxMegaBanner .big-banner .banner-text h1{font-size:26px;line-height:30px}
.xilinx-bs3 .xilinxMegaBanner .big-banner .banner-text .watermark{background-position:bottom left 75px}
}
@media(min-width:768px){.xilinx-bs3 .xilinxMegaBanner .big-banner .banner-text h1{font-size:30px;line-height:36px}
.xilinx-bs3 .xilinxMegaBanner .big-banner .banner-text .watermark{background-position:bottom left 75px;background-size:270px auto}
}
@media(min-width:992px){.xilinx-bs3 .xilinxMegaBanner .big-banner .banner-text{background-size:auto auto}
.xilinx-bs3 .xilinxMegaBanner .big-banner .banner-text h1{font-size:36px;line-height:40px}
.xilinx-bs3 .xilinxMegaBanner .big-banner .banner-text .watermark{background-size:initial;background-position:bottom right 125px}
.xilinx-bs3 .xilinxMegaBanner .big-banner .banner-text.align-left{background-position:right bottom 36px}
.xilinx-bs3 .xilinxMegaBanner .big-banner .banner-text.align-left h1{text-align:left;bottom:21px}
.xilinx-bs3 .xilinxMegaBanner .big-banner .banner-text.align-center{background-position:center bottom 55px}
.xilinx-bs3 .xilinxMegaBanner .big-banner .banner-text.align-center h1{text-align:center;bottom:0}
.xilinx-bs3 .xilinxMegaBanner .big-banner .banner-text.align-right{background-position:left bottom 36px}
.xilinx-bs3 .xilinxMegaBanner .big-banner .banner-text.align-right h1{text-align:right;bottom:21px}
}
@media(min-width:1200px){.xilinx-bs3 .xilinxMegaBanner .big-banner .banner-text h1{font-size:40px}
}
.xilinx-bs3 .xilinxListWithBackground>div{padding-bottom:250px}
@media(max-width:767px){.xilinx-bs3 .xilinxListWithBackground>div>div.container{max-width:400px}
}
.xilinx-bs3 .xilinxListWithBackground>div>div.container h1{color:#fff;margin:30px 0;text-shadow:2px 3px 0 #000}
.xilinx-bs3 .xilinxListWithBackground>div>div.container ul{list-style:none;padding-left:0}
.xilinx-bs3 .xilinxListWithBackground>div>div.container ul li{margin-bottom:10px}
@media(min-width:768px){.xilinx-bs3 .xilinxListWithBackground>div>div.container ul li{margin-bottom:30px}
}
@media(min-width:768px) and (max-width:991px){.xilinx-bs3 .xilinxListWithBackground>div>div.container ul li:nth-child(2n+1){clear:both}
}
@media(min-width:992px){.xilinx-bs3 .xilinxListWithBackground>div>div.container ul li:nth-child(3n+1){clear:both}
}
.xilinx-bs3 .xilinxListWithBackground>div>div.container ul li a{display:block;background-color:rgba(242,242,242,0.7);padding:10px 16px;-moz-border-radius:5px;-webkit-border-radius:5px;border-radius:5px;-webkit-transition:background-color .4s ease;transition:background-color .4s ease;color:#262626}
.xilinx-bs3 .xilinxListWithBackground>div>div.container ul li a:hover h2{color:#d11414}
@media(min-width:768px){.xilinx-bs3 .xilinxListWithBackground>div>div.container ul li a{min-height:130px}
}
.xilinx-bs3 .xilinxListWithBackground>div>div.container ul li a h3{margin:0 0 5px}
.xilinx-bs3 .xilinxListWithBackground>div>div.container ul li:hover div{background-color:#f2f2f2}
.xilinx-bs3 .xilinxListAccordion .xilinx-dark-border-box{padding:0}
@media(max-width:991px){.xilinx-bs3 .xilinxListAccordion .xilinx-dark-border-box{background-color:transparent;border:0}
}
@media(min-width:992px){.xilinx-bs3 .xilinxListAccordion .border-box .panel-group{border:1px solid #d2d2d2}
}
.xilinx-bs3 .xilinxListAccordion .xilinx-dark-border-box .panel-group .panel.panel-default .panel-heading h3,.xilinx-bs3 .xilinxListAccordion .border-box .panel-group .panel.panel-default .panel-heading h3{padding:10px 15px}
.xilinx-bs3 .xilinxListAccordion .xilinx-dark-border-box .panel-group .panel.panel-default .panel-collapse .panel-body,.xilinx-bs3 .xilinxListAccordion .border-box .panel-group .panel.panel-default .panel-collapse .panel-body{padding:5px 15px 0}
.xilinx-bs3 .xilinxListAccordion .panel-group .panel.panel-default{background-color:transparent}
.xilinx-bs3 .xilinxListAccordion .panel-group .panel.panel-default .panel-heading h3{padding:10px 0;display:none;margin:0}
@media(min-width:992px){.xilinx-bs3 .xilinxListAccordion .panel-group .panel.panel-default{border:0;box-shadow:none}
.xilinx-bs3 .xilinxListAccordion .panel-group .panel.panel-default .panel-heading{background:0}
.xilinx-bs3 .xilinxListAccordion .panel-group .panel.panel-default .panel-heading button{display:none}
.xilinx-bs3 .xilinxListAccordion .panel-group .panel.panel-default .panel-heading h3{display:block}
.xilinx-bs3 .xilinxListAccordion .panel-group .panel.panel-default .panel-collapse{height:auto !important;display:block !important;background-color:transparent}
.xilinx-bs3 .xilinxListAccordion .panel-group .panel.panel-default .panel-collapse .panel-body{padding:5px 0 0;border:0}
}
.xilinx-bs3 .xilinxList{margin-bottom:15px}
.xilinx-bs3 .xilinxList ul.expandable li.expandable{display:none}
.xilinx-bs3 .xilinxList ul li{line-height:18px;padding:4px 0}
.xilinx-bs3 .xilinxList a.expandable-toggle .fa{margin-right:5px}
.xilinx-bs3 .xilinxList a.expandable-toggle[data-list-toggle="less"]{display:none}
.xilinx-bs3 .xilinxList .background-gw{border:1px solid #d2d2d2;padding:15px}
.xilinx-bs3 .xilinxList .background-bb{background:#f2f2f2;padding:15px}
.xilinx-bs3 .xilinxInfoBox{margin-bottom:15px}
.xilinx-bs3 .xilinxInfoBox h4{margin-bottom:5px}
.xilinx-bs3 .xilinxInfoBox .background-gw{border:1px solid #d2d2d2;padding:15px}
.xilinx-bs3 .xilinxInfoBox .background-bb{background:#f2f2f2;padding:15px}
@media(max-width:767px){.xilinx-bs3 .xilinxInfoBox .min-height-container{min-height:auto !important}
}
.xilinx-bs3 .xilinxInfoBox span{margin-right:4px}
.xilinx-bs3 .xilinxInfoBox figure img{display:block;margin:0 auto}
.xilinx-bs3 .xilinxInfoBox figure figcaption{text-align:center}
.xilinx-bs3 .xilinxIncludedProductTile{margin-bottom:15px}
.xilinx-bs3 .xilinxIncludedProductTile button{background-color:transparent;padding:0}
.xilinx-bs3 .xilinxIncludedProductTile button.thumbnail{width:100%}
.xilinx-bs3 .xilinxIncludedProductTile img{border:1px solid #d2d2d2}
.xilinx-bs3 .xilinxIncludedProductTile h4{font-size:16px;font-family:'Open Sans',sans-serif;font-weight:400;margin-bottom:5px}
.xilinx-bs3 .xilinxIncludedProductTile p{color:#262626}
@media(min-width:768px){.xilinx-bs3 .xilinxIncludedProductTile h4{margin-bottom:15px}
}
.xilinx-bs3 .xilinxImageModal{border:1px solid #d2d2d2;padding:15px;padding:0;margin-bottom:15px}
.xilinx-bs3 .xilinxImageModal>a{display:block;cursor:pointer}
.xilinx-bs3 .xilinxImageModal>a img{display:block;margin:0 auto;max-width:100%;height:auto;padding:15px}
.xilinx-bs3 .xilinxImageModal>a>span{display:block;width:100%;background:#f2f2f2;border-top:1px solid #d2d2d2;padding:4px 0;text-align:center}
.xilinx-bs3 .xilinxImageModal .modal .modal-dialog .modal-content .modal-body{text-align:center}
.xilinx-bs3 .xilinxImageModal .modal .modal-dialog .modal-content .modal-body img{margin:0 auto;height:auto;max-width:100%}
.xilinx-bs3 .xilinxImage figure img{display:block}
.xilinx-bs3 .xilinxImage figure figcaption{display:block;float:left;width:100%;font-size:85%}
.xilinx-bs3 .xilinxImage .align-left figure img{float:left}
.xilinx-bs3 .xilinxImage .align-left figure figcaption{text-align:left}
.xilinx-bs3 .xilinxImage .align-center figure img{margin:0 auto}
.xilinx-bs3 .xilinxImage .align-center figure figcaption{text-align:center}
.xilinx-bs3 .xilinxImage .align-right figure img{float:right}
.xilinx-bs3 .xilinxImage .align-right figure figcaption{text-align:right}
.xilinx-bs3 .xilinxHub{max-width:270px;margin:0 auto 20px;border:1px solid #d2d2d2}
.xilinx-bs3 .xilinxHub .img-wrapper{position:relative;background-color:black;overflow:hidden}
.xilinx-bs3 .xilinxHub .img-wrapper img{width:100%;height:auto;-webkit-transition:all .4s ease;transition:all .4s ease}
.xilinx-bs3 .xilinxHub .img-wrapper>span{position:absolute;top:0;left:0;width:100%;padding:20px 20px 0 20px;text-align:center;font-size:15px;line-height:22px;color:#fff}
.xilinx-bs3 .xilinxHub .img-wrapper .links{position:absolute;bottom:20px;text-align:center;color:#fff;width:100%}
.xilinx-bs3 .xilinxHub .img-wrapper .links span{color:#fff}
.xilinx-bs3 .xilinxHub .img-wrapper .links span.fa-chevron-right{font-size:13px;border:3px solid #d2d2d2;-moz-border-radius:50%;-webkit-border-radius:50%;border-radius:50%;width:25px;height:25px;padding-top:4px;padding-left:1px;color:#fff}
.xilinx-bs3 .xilinxHub:hover .img-wrapper img{opacity:.5;filter:alpha(opacity=0.5);-webkit-transform:scale(1.1);-moz-transform:scale(1.1);-ms-transform:scale(1.1);-o-transform:scale(1.1);transform:scale(1.1)}
.xilinx-bs3 .xilinxHub a>span{display:block;font-family:'Roboto',sans-serif;font-weight:400;font-size:18px;line-height:22px;text-align:center;padding:9px 0;background:#fff;color:#262626}
.xilinx-bs3 .xilinxHub a>span:hover{color:#d11414}
.xilinx-bs3 .xilinxHr hr{margin:30px 0}
.xilinx-bs3 form .section.password .form_rightcol meter{width:70% !important}
.xilinx-bs3 form .section.password .form_rightcol .noMatch{color:red}
.xilinx-bs3 form .section.password .form_rightcol .match{color:#09b162}
.xilinx-bs3 input[type="text"].input-square{background-color:#fff;filter:none;-moz-border-radius:0;-webkit-border-radius:0;border-radius:0;padding:7px 20px;color:#4c4c4c;font-size:14px}
.xilinx-bs3 form{padding:20px;background-color:#f2f2f2;margin-bottom:15px}
.xilinx-bs3 form label{padding-left:0}
.xilinx-bs3 form .dropdown .form_field_select{padding:5px}
.xilinx-bs3 form .form_row{font-size:14px}
.xilinx-bs3 form .section:not(.end){margin-bottom:15px;padding-bottom:0}
.xilinx-bs3 form .section:not(.end) .form_row{width:100%}
.xilinx-bs3 form .section:not(.end) .form_row .form_leftcol .form_leftcollabel label{color:#262626;font-weight:bold}
.xilinx-bs3 form .section:not(.end) .form_row .form_rightcol{width:100%}
.xilinx-bs3 form .section:not(.end) .form_row .form_rightcol input{width:100% !important;padding:7px 15px;border:1px solid #d2d2d2;background:0;background-color:white;-moz-border-radius:0;-webkit-border-radius:0;border-radius:0;margin-bottom:0;color:#262626}
.xilinx-bs3 form .section:not(.end) .form_row .form_rightcol input[readonly]{background-color:#d2d2d2;font-style:italic}
.xilinx-bs3 form .section:not(.end) .hidden{display:block !important}
.xilinx-bs3 form .section:not(.end) .checkbox,.xilinx-bs3 form .section:not(.end).checkbox{padding:9px 0}
.xilinx-bs3 form .section:not(.end) .checkbox .form_rightcol input,.xilinx-bs3 form .section:not(.end).checkbox .form_rightcol input{position:relative;margin-left:0;width:auto !important}
.xilinx-bs3 form .section:not(.end) .radio .form_row,.xilinx-bs3 form .section:not(.end).radio .form_row{width:auto;margin-left:0;margin-right:25px;display:inline-block}
.xilinx-bs3 form .section:not(.end) .radio .form_row:first-of-type,.xilinx-bs3 form .section:not(.end).radio .form_row:first-of-type{float:left;width:100%;margin-left:0}
.xilinx-bs3 form .section:not(.end) .radio .form_row .form_rightcol input,.xilinx-bs3 form .section:not(.end).radio .form_row .form_rightcol input{width:auto !important;display:block;float:left;position:relative;margin:8px 5px 0 0}
.xilinx-bs3 form .section:not(.end) .radio .form_row .form_rightcol input{margin:6px 5px 0 0}
.xilinx-bs3 form .end{padding:0}
.xilinx-bs3 form .form_field{width:100%}
.xilinx-bs3 form .form_button_submit,.xilinx-bs3 form .form_button_reset{filter:none;padding:8px 20px;color:#fff;white-space:normal;border:0;-moz-border-radius:5px;-webkit-border-radius:5px;border-radius:5px;-webkit-transition:background-color .4s ease;transition:background-color .4s ease}
.xilinx-bs3 form .form_button_submit:focus,.xilinx-bs3 form .form_button_reset:focus{color:#fff}
.xilinx-bs3 form .form_button_reset{color:#167fa2;background-color:transparent}
.xilinx-bs3 form .form_button_reset:hover{color:#d11414;background-color:transparent}
.xilinx-bs3 form .form_button_submit{background-color:#d11414}
.xilinx-bs3 form .form_button_submit:hover{background-color:rgba(209,20,20,0.75)}
.xilinx-bs3 form .form_button_submit[disabled]{background-color:rgba(209,20,20,0.45)}
.xilinx-bs3 form .section.agreement .form_row .form_rightcol{padding:5px 0}
.xilinx-bs3 form .section.agreement .form_row .form_rightcol input.agreement-checkbox{width:auto !important;float:left;margin:5px 0 0 0}
.xilinx-bs3 form .section.agreement .form_row .form_rightcol span.agreement-label{font-family:'Open Sans',sans-serif;font-weight:600;color:#262626;padding-left:10px}
.xilinx-bs3 form .section.agreement .textarea{display:block;background:white;padding:7px 15px;overflow-y:scroll;max-height:200px;border:1px solid #d2d2d2}
.xilinx-bs3 .xilinxFeedbackDropdown{background:#f2f2f2;padding:15px;padding:10px;margin:25px 0}
.xilinx-bs3 .xilinxFeedbackDropdown.feedbackShadow{-webkit-box-shadow:0 3px 7px 0 rgba(0,0,0,0.25);box-shadow:0 3px 7px 0 rgba(0,0,0,0.25)}
.xilinx-bs3 .xilinxFeedbackDropdown .feedbackQuestion{line-height:34px}
.xilinx-bs3 .xilinxFeedbackDropdown button,.xilinx-bs3 .xilinxFeedbackDropdown input{margin-right:10px;padding:7px 25px;background-color:#262626;border-color:#262626;-moz-border-radius:0;-webkit-border-radius:0;border-radius:0;color:#fff;-webkit-transition:all .4s ease;transition:all .4s ease}
.xilinx-bs3 .xilinxFeedbackDropdown button:hover,.xilinx-bs3 .xilinxFeedbackDropdown input:hover{background-color:#4c4c4c;border-color:#4c4c4c}
.xilinx-bs3 .xilinxFeedbackDropdown .btnWrapper{float:right}
.xilinx-bs3 .xilinxFeedbackDropdown .btnWrapper .btn .fa{padding-left:10px}
.xilinx-bs3 .xilinxFeedbackDropdown .btnWrapper .btn.selected[data-feedback="no"]{background-color:red}
.xilinx-bs3 .xilinxFeedbackDropdown .btnWrapper .btn.selected[data-feedback="yes"]{background-color:#09b162}
.xilinx-bs3 .xilinxFeedbackDropdown .btnWrapper .btn[data-feedback="no"]{margin-right:0}
.xilinx-bs3 .xilinxFeedbackDropdown form{display:none;padding-top:10px}
.xilinx-bs3 .xilinxFeedbackDropdown form textarea{margin:10px 0 7px;padding:10px;resize:vertical}
@media(max-width:767px){.xilinx-bs3 .xilinxFeedbackDropdown .feedbackQuestion{text-align:center;width:100%;display:inline-block;margin-top:-8px}
.xilinx-bs3 .xilinxFeedbackDropdown .btnWrapper{float:none;margin:15px auto 0;width:200px;padding-left:15px}
.xilinx-bs3 .xilinxFeedbackDropdown .btn{height:30px;margin-right:10px;padding:6px 12px}
}
.xilinx-bs3 .xilinxFeaturedVideoGrid .grid-container{padding:0;background-color:transparent}
.xilinx-bs3 .xilinxFeaturedVideoGrid .grid-container .video-grid-item figure figcaption{border:1px solid #d2d2d2}
.xilinx-bs3 .xilinxFeaturedVideo2 .xilinxFeaturedVideoGrid .grid-container{padding:0;background-color:transparent}
.xilinx-bs3 .xilinxFeaturedVideo2 .xilinxFeaturedVideoGrid .grid-container .video-grid-item figure{border:1px solid #d2d2d2}
.xilinx-bs3 .xilinxFeaturedVideo2 .xilinxFeaturedVideoGrid .grid-container .video-grid-item figure figcaption{border:0;border-top:1px solid #d2d2d2}
.xilinx-bs3 .xilinxFeaturedVideo2 .feature-video-dark{padding:15px;margin-bottom:15px;background-color:#f2f2f2}
.xilinx-bs3 .xilinxFeaturedVideo2 .feature-video-dark .fa-play-circle{font-size:18px}
.xilinx-bs3 .xilinxFeaturedVideo2 .feature-video-dark a{display:block;font-size:13px}
@media(min-width:768px){.xilinx-bs3 .xilinxFeaturedVideo2 .feature-video-dark a{font-size:14px}
}
.xilinx-bs3 .xilinxFeaturedVideo2 .feature-video-dark a:hover span:not(.fa){text-decoration:underline}
.xilinx-bs3 .xilinxFeaturedVideo2 .feature-video-dark a.featured-video-container{background-color:#fff;padding:15px 0;margin-bottom:15px}
@media(max-width:767px){.xilinx-bs3 .xilinxFeaturedVideo2 .feature-video-dark a.featured-video-container .img-wrapper{text-align:center}
}
.xilinx-bs3 .xilinxFeaturedVideo2 .feature-video-dark a.featured-video-container .img-wrapper img{padding:0;margin-bottom:10px;max-width:170px}
@media(min-width:768px){.xilinx-bs3 .xilinxFeaturedVideo2 .feature-video-dark a.featured-video-container .img-wrapper img{width:100%;max-width:100%}
}
@media(min-width:1200px){.xilinx-bs3 .xilinxFeaturedVideo2 .feature-video-dark a.featured-video-container .img-wrapper img{padding:0 15px}
}
.xilinx-bs3 .xilinxFeaturedVideo2 .feature-video-dark a.featured-video-container ul{padding:0;list-style:none;font-size:12px}
.xilinx-bs3 .xilinxFeaturedVideo2 .feature-video-dark a.featured-video-container ul li{display:inline-block;margin-right:10px;color:#262626}
.xilinx-bs3 .xilinxFeaturedVideo2 .feature-video-dark a.featured-video-container ul li:last-child{margin-right:0}
.xilinx-bs3 .xilinxFeaturedVideo2 .feature-video-dark a.featured-video-container ul li span{margin-right:5px}
@media(min-width:768px){.xilinx-bs3 .xilinxFeaturedVideo2 .feature-video-dark a.featured-video-container ul{font-size:13px}
}
.xilinx-bs3 .xilinxFeaturedVideo2 .feature-video-dark .wide-view a.featured-video-container .img-wrapper{text-align:center}
.xilinx-bs3 .xilinxFeaturedVideo2 .feature-video-dark .wide-view a.featured-video-container .img-wrapper img{max-width:170px;padding:0}
@media(min-width:992px){.xilinx-bs3 .xilinxFeaturedVideo2 .feature-video-dark .wide-view a.featured-video-container .img-wrapper img{max-width:100%}
}
.xilinx-bs3 .xilinxFeaturedProductTile{margin-bottom:30px}
.xilinx-bs3 .xilinxFeaturedProductTile a{display:block;-webkit-box-shadow:0 2px 4px 0 rgba(0,0,0,0.25);box-shadow:0 2px 4px 0 rgba(0,0,0,0.25);background-color:#fff;text-decoration:none}
.xilinx-bs3 .xilinxFeaturedProductTile a figure{overflow:hidden}
.xilinx-bs3 .xilinxFeaturedProductTile a figure img{border-bottom:1px solid #d2d2d2}
.xilinx-bs3 .xilinxFeaturedProductTile a figure figcaption{padding:15px;height:135px}
.xilinx-bs3 .xilinxFeaturedProductTile a figure figcaption h4{color:#262626;font-family:'Open Sans',sans-serif;font-weight:400;font-size:14px;line-height:20px;margin-bottom:5px}
.xilinx-bs3 .xilinxFeaturedProductTile a:hover figure figcaption p{text-decoration:underline}
.xilinx-bs3 .xilinxFeaturedProductCarousel{margin-bottom:15px}
.xilinx-bs3 .xilinxFeaturedProductCarousel .slick-arrow{top:37%}
.xilinx-bs3 .xilinxFeaturedProductCarousel a .featured{margin:10px auto;text-align:center;max-width:255px}
.xilinx-bs3 .xilinxFeaturedProductCarousel a .featured .featuredImage{margin-bottom:15px;background-color:#f2f2f2}
.xilinx-bs3 .xilinxFeaturedProductCarousel a .featured .featuredImage img{margin:0 auto;max-height:196px}
@media(min-width:768px){.xilinx-bs3 .xilinxFeaturedProductCarousel a .featured{margin:10px 15px;max-width:284px}
}
.xilinx-bs3 .xilinxFeaturedCarousel{margin-bottom:60px}
.xilinx-bs3 .xilinxFeaturedCarousel .slider .slide a{display:block;position:relative;margin:0 7px}
.xilinx-bs3 .xilinxFeaturedCarousel .slider .slide a img{width:100%}
.xilinx-bs3 .xilinxFeaturedCarousel .slider .slide a h4{position:absolute;bottom:0;padding:0 25px;line-height:1.42;font-family:'Open Sans',sans-serif;font-weight:400;color:transparent;-webkit-transition:color .4s ease;transition:color .4s ease;z-index:9;font-size:16px}
@media(min-width:768px){.xilinx-bs3 .xilinxFeaturedCarousel .slider .slide a h4{font-size:18px}
}
@media(min-width:1200px){.xilinx-bs3 .xilinxFeaturedCarousel .slider .slide a h4{font-size:24px}
}
.xilinx-bs3 .xilinxFeaturedCarousel .slider .slide a:after{content:'';position:absolute;left:0;top:0;width:100%;height:100%;background-color:rgba(0,0,0,0.75)}
.xilinx-bs3 .xilinxFeaturedCarousel .slider .slide.slick-current a h4{color:#fff}
.xilinx-bs3 .xilinxFeaturedCarousel .slider .slide.slick-current a:after{background-color:rgba(0,0,0,0);background-image:linear-gradient(to bottom,rgba(255,255,255,0) 35%,#262626);-webkit-transition:all 1s ease;transition:all 1s ease}
.xilinx-bs3 .xilinxFeaturedCarousel .slider button.slick-arrow{color:transparent;z-index:9;height:64px;width:40px}
.xilinx-bs3 .xilinxFeaturedCarousel .slider button.slick-arrow:before{display:block;padding:24px 0;width:40px;height:64px;-moz-border-radius:5px;-webkit-border-radius:5px;border-radius:5px;background-color:rgba(0,0,0,0.7);color:#fff;font-size:16px}
.xilinx-bs3 .xilinxFeaturedCarousel .slider button.slick-arrow.slick-next{right:-22px}
.xilinx-bs3 .xilinxFeaturedCarousel .slider button.slick-arrow.slick-prev{left:-22px}
.xilinx-bs3 .xilinxFeaturedCarousel .slider ul{bottom:-45px}
.xilinx-bs3 .xilinxEvent{border:1px solid #d2d2d2;padding:30px 15px;margin-bottom:15px;color:rgba(0,0,0,0.7)}
@media(min-width:1200px){.xilinx-bs3 .xilinxEvent .col-lg-1{width:10%}
}
.xilinx-bs3 .xilinxEvent img{-moz-border-radius:15%;-webkit-border-radius:15%;border-radius:15%;width:80px;height:80px}
.xilinx-bs3 .xilinxEvent a h4{color:#167fa2}
.xilinx-bs3 .xilinxEvent a:hover h4{color:#d11414}
.xilinx-bs3 .xilinxEvent p{color:#262626}
.xilinx-bs3 .xilinxEvent span{margin-right:5px}
@media(max-width:991px){.xilinx-bs3 .xilinxEvent span{width:15px}
}
.xilinx-bs3 .xilinxEvent hr{margin-top:10px;margin-bottom:10px}
.xilinx-bs3 .xilinxDropdownNav{margin-bottom:25px}
.xilinx-bs3 .xilinxDropdownNav .dropdown button,.xilinx-bs3 .xilinxDropdownNav .dropdown ul>li>a{background-color:#f2f2f2;color:#4c4c4c;height:42px;width:100%;line-height:42px;text-align:left;padding:0 0 0 63px;background-size:38px 30px;border-top-width:0 !important;border-bottom-width:0 !important;border-right-width:0 !important;background-repeat:no-repeat;background-position:15px center}
.xilinx-bs3 .xilinxDropdownNav .dropdown button span.fa,.xilinx-bs3 .xilinxDropdownNav .dropdown ul>li>a span.fa{float:right;display:block;position:absolute;right:15px;top:16px;font-size:12px;padding:0}
.xilinx-bs3 .xilinxDropdownNav .dropdown button:hover,.xilinx-bs3 .xilinxDropdownNav .dropdown ul>li>a:hover{background-color:#d2d2d2}
.xilinx-bs3 .xilinxDropdownNav .dropdown.open ul li a span.fa{-webkit-transform:rotate(180deg);-ms-transform:rotate(180deg);transform:rotate(180deg)}
.xilinx-bs3 .xilinxDropdownNav .dropdown ul{border:0;padding:0;margin:-42px 0 0}
.xilinx-bs3 .xilinxDropdownNav .dropdown ul li{border-bottom:1px solid #d2d2d2}
.xilinx-bs3 .xilinxDownloadNavigation .tabs-left ul li{padding:0;width:100%}
.xilinx-bs3 .xilinxDownloadNavigation .tabs-left ul li a{margin:0;padding:0;border:0;padding:4px}
.xilinx-bs3 .xilinxDownloadNavigation .tabs-left ul li a:hover{background-color:transparent;border:0}
.xilinx-bs3 .xilinxDownloadNavigation .tabs-left ul li.active a{background-color:#262626;-moz-border-radius:0;-webkit-border-radius:0;border-radius:0;color:#fff}
.xilinx-bs3 .xilinxDCDownloadGroup{margin:15px 0;border:1px solid #d2d2d2;padding:15px;background-color:#f2f2f2}
.xilinx-bs3 .xilinxDCDownloadGroup h2 span{font-size:18px;color:#4c4c4c;line-height:1}
.xilinx-bs3 .xilinxDCDownloadGroup .alert{padding:10px 15px;background-color:#fff}
.xilinx-bs3 .xilinxDCDownloadGroup .alert ul{list-style-type:disc;padding-left:40px}
.xilinx-bs3 .xilinxDCDownloadGroup .alert h3{color:#d11414}
.xilinx-bs3 .xilinxDCDownloadGroup .alert h3 span{padding-right:6px;color:#262626}
.xilinx-bs3 .xilinxDCDownloadGroup .alert h3 span.fa-warning{font-size:20px}
.xilinx-bs3 .xilinxDCDownloadGroup ul{list-style:none;padding-left:0}
.xilinx-bs3 .xilinxDCDownloadGroup ul li{padding:0}
.xilinx-bs3 .xilinxDCDownloadGroup ul li.download-links{margin:0 0 5px 0;background-color:#fff;border:0;padding:9px;font-size:14px;-moz-border-radius:0;-webkit-border-radius:0;border-radius:0}
.xilinx-bs3 .xilinxDCDownloadGroup ul li.download-links .fa{margin-right:4px}
.xilinx-bs3 .subdued{color:#4c4c4c}
.xilinx-bs3 .xilinxDCArchive .panel-group{background:#f2f2f2;margin-bottom:2px}
.xilinx-bs3 .xilinxDCArchive .accordion-toggle{padding:8px 15px;display:block;cursor:pointer}
.xilinx-bs3 .xilinxDAMList{padding:0;margin-bottom:0}
.xilinx-bs3 .xilinxCourseOutline>.row{padding-top:20px;padding-bottom:10px;border-top:1px solid #d2d2d2}
.xilinx-bs3 .xilinxCourseOutline .list-wrapper{padding:0}
.xilinx-bs3 .xilinxCourseOutline ol{padding:0;list-style:none}
.xilinx-bs3 .xilinxCourseOutline ol li{border-bottom:1px solid #d2d2d2;position:relative;padding:20px 15px 15px 60px;float:left;width:100%}
.xilinx-bs3 .xilinxCourseOutline ol li .section{position:absolute;top:20px;left:15px}
.xilinx-bs3 .xilinxCourseOutline ol li .title{font-weight:bold;display:block;margin-bottom:5px}
.xilinx-bs3 .xilinxCourseOutline ol li .icons{display:block;padding-top:5px;color:#262626}
.xilinx-bs3 .xilinxCourseOutline ol li .icons .class-icon{display:inline-block;width:30px;text-align:left;float:left}
.xilinx-bs3 .xilinxCourseOutline ol li:first-of-type{padding-top:0}
.xilinx-bs3 .xilinxCourseOutline ol li:first-of-type .section{top:0}
.xilinx-bs3 .xilinxCourseOutline ol li:first-of-type .icons{top:0}
.xilinx-bs3 .xilinxCourseOutline ol li:last-of-type{border-bottom:0}
@media(min-width:768px){.xilinx-bs3 .xilinxCourseOutline ol li{padding-right:150px}
.xilinx-bs3 .xilinxCourseOutline ol li .icons{position:absolute;top:20px;right:15px;padding-top:0}
.xilinx-bs3 .xilinxCourseOutline ol li .icons .class-icon{float:none;text-align:center}
}
.xilinx-bs3 .xilinxCarousel{border:1px solid #d2d2d2;padding:15px;margin-bottom:15px}
.xilinx-bs3 .xilinxCarousel>h3{text-align:center}
.xilinx-bs3 .xilinxCarousel .carousel .carousel-inner .item .carousel-image{width:100%;height:100%;float:left;text-align:center}
.xilinx-bs3 .xilinxCarousel .carousel .carousel-inner .item .carousel-image figure{height:80%}
.xilinx-bs3 .xilinxCarousel .carousel .carousel-inner .item .carousel-image figure a img{margin:0 auto;max-height:100%}
.xilinx-bs3 .xilinxCarousel .carousel .carousel-inner .item .carousel-caption{width:100%;float:left;position:relative;left:0;right:0;bottom:0;padding:0;text-shadow:none;text-align:left;color:#262626}
.xilinx-bs3 .xilinxCarousel .carousel .carousel-inner .item .carousel-caption h4{margin-bottom:5px}
.xilinx-bs3 .xilinxCarousel .carousel.carousel-horiz .carousel-inner .item .carousel-image{width:50%}
.xilinx-bs3 .xilinxCarousel .carousel.carousel-horiz .carousel-inner .item .carousel-image.full-width{width:100%}
.xilinx-bs3 .xilinxCarousel .carousel.carousel-horiz .carousel-inner .item .carousel-image figure{height:100%}
.xilinx-bs3 .xilinxCarousel .carousel.carousel-horiz .carousel-inner .item .carousel-image figure a img{max-height:80%}
.xilinx-bs3 .xilinxCarousel .carousel.carousel-horiz .carousel-inner .item .carousel-caption{margin-top:0;width:50%;padding-left:10px;height:100%;overflow:hidden}
.xilinx-bs3 .xilinxCarousel .carousel.carousel-horiz .carousel-inner .item.align-right .carousel-image{float:right}
.xilinx-bs3 .xilinxCarousel .carousel.carousel-horiz .carousel-inner .item.align-right .carousel-caption{float:left}
.xilinx-bs3 .xilinxCarousel .carousel.carousel-stacked .carousel-inner .item .carousel-image{height:60%}
.xilinx-bs3 .xilinxCarousel .carousel.carousel-stacked .carousel-inner .item .carousel-caption{padding-top:10px;height:40%;box-sizing:border-box;min-height:50px}
.xilinx-bs3 .xilinxCarousel .carousel-control{background-image:none;background:#4c4c4c;filter:none;width:22px;height:22px;-moz-border-radius:50%;-webkit-border-radius:50%;border-radius:50%;top:35%}
.xilinx-bs3 .xilinxCarousel .carousel-control span.fa{color:#fff;position:absolute;top:4px;left:4px}
.xilinx-bs3 .xilinxCarousel .carousel-control.left{left:-25px}
.xilinx-bs3 .xilinxCarousel .carousel-control.right{right:-25px}
.xilinx-bs3 .xilinxCarousel .carousel-control.right span.fa{left:8px}
.xilinx-bs3 .xilinxCallToAction{background:#f2f2f2;padding:15px;margin-bottom:15px}
.xilinx-bs3 .xilinxCallToAction ul{margin-top:10px;padding-left:0;list-style:none}
.xilinx-bs3 .xilinxCallToAction ul li span{font-weight:bold}
.xilinx-bs3 .xilinxCallToAction ul li span.strike{font-weight:normal;text-decoration:line-through}
.xilinx-bs3 .xilinxCallToAction .btn-group ul{width:100%}
.xilinx-bs3 .xilinxBuyBox{border:1px solid #d2d2d2;padding:15px;margin-bottom:15px}
.xilinx-bs3 .xilinxBuyBox h4{display:inline-block;width:100%;text-align:center;background:#f2f2f2;border:1px dotted #d2d2d2;border-width:1px 0;font-size:12px;margin:8px 0 5px 0;padding:0;line-height:24px;font-weight:bold}
.xilinx-bs3 .xilinxBuyBox span{font-weight:bold}
.xilinx-bs3 .xilinxBuyBox span.fa{padding-right:10px}
.xilinx-bs3 .xilinxBuyBox ul{padding-left:0;list-style:none}
.xilinx-bs3 .xilinxBuyBox ul li ul{margin-left:22px}
.xilinx-bs3 .xilinxBuyBox hr{border:medium solid #d2d2d2;clear:both;display:block;float:left;margin:2px;width:100%}
.xilinx-bs3 .xilinxButtonTabs ul.nav{border-bottom:0;margin-bottom:10px}
.xilinx-bs3 .xilinxButtonTabs ul.nav li{border:0;margin-right:5px;margin-bottom:5px;float:none;display:inline-block}
@media(min-width:768px){.xilinx-bs3 .xilinxButtonTabs ul.nav li{margin-right:10px}
}
.xilinx-bs3 .xilinxButtonTabs ul.nav li a{padding:4px 17px;background:0;-moz-border-radius:5px;-webkit-border-radius:5px;border-radius:5px}
.xilinx-bs3 .xilinxButtonTabs ul.nav li a span{font-size:14px}
.xilinx-bs3 .xilinxButton{margin-bottom:15px}
.xilinx-bs3 .xilinxBreadcrumb .breadcrumb{padding:15px 0 10px 0;font-size:12px;background-color:transparent;margin-bottom:5px}
.xilinx-bs3 .xilinxBreadcrumb .breadcrumb li.active{color:#262626}
.xilinx-bs3 .xilinxBreadcrumb .breadcrumb li:before{content:"\f054";color:#4c4c4c;font:normal normal normal 8px/1 FontAwesome}
.xilinx-bs3 .xilinxBreadcrumb .breadcrumb li:first-child:before{content:"";display:none}
.xilinx-bs3 .xilinxBlog{margin-bottom:15px}
.xilinx-bs3 .xilinxBlog>ul{padding-left:10px}
.xilinx-bs3 .xilinxBlog ul{padding-left:0;list-style:none}
.xilinx-bs3 .xilinxBlog ul li{font-size:14px;line-height:20px}
.xilinx-bs3 .xilinxBlog ul li.info{font-size:12px;display:inline-block;margin-right:20px;margin-left:1px}
.xilinx-bs3 .xilinxBlog ul li span.fa{margin-right:7px}
.xilinx-bs3 .xilinxBlog ul li span.fa-eye{margin-left:10px}
.xilinx-bs3 .xilinxBlog ul li ul{margin-bottom:10px}
.xilinx-bs3 .xilinxBlog a.viewMore{font-family:'Roboto',sans-serif;font-weight:400}
.xilinx-bs3 .xilinxAlert .alert{border:1px solid #d2d2d2;padding:15px;-moz-border-radius:0;-webkit-border-radius:0;border-radius:0;margin-bottom:15px}
.xilinx-bs3 .xilinxAlert .alert h3{color:#d11414}
.xilinx-bs3 .xilinxARActionBox{border:1px solid #d2d2d2;padding:15px;margin-bottom:15px}
.xilinx-bs3 .xilinxARActionBox ul{list-style:none;padding-left:0}
.xilinx-bs3 .myProfileContainer>.row>.col-xs-12{min-height:0}
.xilinx-bs3 .myProfileContainer>.row>.col-xs-12>.mainParsys>*:first-child{margin-top:20px}
.xilinx-bs3 .myProfileContainer>.row>.col-xs-12>.mainParsys>*:last-child{margin-bottom:50px}
@media(min-width:992px){.xilinx-bs3 .profile-banner{border-bottom:1px solid #262626}
}
@media(min-width:992px){.xilinx-bs3 .profile-banner{height:390px;padding-bottom:0}
}
@media(max-width:991px){.xilinx-bs3 .profile-banner>.container{width:100%}
}
@media(max-width:991px){.xilinx-bs3 .profile-banner>.container .profile-summary-col{padding:0;width:100%}
}
.xilinx-bs3 .profile-banner>.container .profile-summary-col .profile-summary{height:390px;background:rgba(209,20,20,0.45)}
.xilinx-bs3 .profile-banner>.container .profile-summary-col .profile-summary h1{text-transform:uppercase;text-align:center;padding-top:45px;color:#fff}
.xilinx-bs3 .profile-banner>.container .profile-summary-col .profile-summary img{display:block;height:150px;width:150px;margin:10px auto}
.xilinx-bs3 .profile-banner>.container .profile-summary-col .profile-summary span{display:block;text-align:center;font-size:16px;font-weight:bold;color:#fff;margin:5px}
.xilinx-bs3 .profile-banner>.container .profile-summary-col .profile-summary a{display:block;text-align:center;font-size:14px;color:#fff}
.xilinx-bs3 .profile-banner>.container .center{height:auto}
@media(min-width:992px){.xilinx-bs3 .profile-banner>.container .center{height:390px}
}
@media(max-width:991px){.xilinx-bs3 .profile-banner>.container .center{padding:60px 15px}
}
.xilinx-bs3 .profile-banner>.container .center .row{height:100%}
.xilinx-bs3 .profile-banner>.container .center .row ul{padding:0;width:304px;margin:0 auto}
@media(min-width:768px){.xilinx-bs3 .profile-banner>.container .center .row ul{width:606px}
}
.xilinx-bs3 .profile-banner>.container .center .row ul li{display:block;float:left;box-sizing:content-box;border-top:1px solid #4c4c4c;border-left:1px solid #4c4c4c;border-bottom:1px solid #4c4c4c;-webkit-transition:background-color .4s ease;transition:background-color .4s ease}
@media(max-width:767px){.xilinx-bs3 .profile-banner>.container .center .row ul li:nth-child(2n){border-right:1px solid #4c4c4c}
.xilinx-bs3 .profile-banner>.container .center .row ul li:nth-child(n+3){border-top:0}
}
@media(min-width:768px){.xilinx-bs3 .profile-banner>.container .center .row ul li:nth-child(4n){border-right:1px solid #4c4c4c}
.xilinx-bs3 .profile-banner>.container .center .row ul li:nth-child(n+5){border-top:0}
}
.xilinx-bs3 .profile-banner>.container .center .row ul li:last-child{border-right:1px solid #4c4c4c}
.xilinx-bs3 .profile-banner>.container .center .row ul li.active{background-color:rgba(209,20,20,0.45)}
.xilinx-bs3 .profile-banner>.container .center .row ul li:hover{background-color:rgba(209,20,20,0.45)}
.xilinx-bs3 .profile-banner>.container .center .row ul li a{color:#fff;width:150px;height:150px;display:block;text-align:center}
.xilinx-bs3 .profile-banner>.container .center .row ul li a span{font-size:50px;display:block;padding-top:45px;padding-bottom:5px}
.xilinx-bs3 .xilinxCommunityFeed{background:#f2f2f2;padding:15px;margin-bottom:40px}
.xilinx-bs3 .xilinxCommunityFeed .seeAll{margin-left:10px;font-family:'Open Sans',sans-serif;font-weight:400;font-size:14px}
.xilinx-bs3 .xilinxCommunityFeed button{float:right;background-color:transparent;color:#262626;padding:0 5px}
.xilinx-bs3 .xilinxCommunityFeed button .fa{padding:0 5px}
.xilinx-bs3 .xilinxCommunityFeed ul{list-style-type:none;padding-left:0}
.xilinx-bs3 .xilinxCommunityFeed ul>li{display:block;width:100%;float:left;overflow:hidden;margin-bottom:10px}
.xilinx-bs3 .xilinxCommunityFeed ul>li>ol{float:left;list-style:none;padding-left:0;margin-bottom:6px}
.xilinx-bs3 .xilinxCommunityFeed ul>li>ol>li{display:block;float:left;padding-right:10px;position:relative}
.xilinx-bs3 .xilinxCommunityFeed ul>li>ol>li:after{font-family:'FontAwesome';font-style:normal;font-weight:400;line-height:1;display:inline-block;content:"\f054";width:20px;position:relative;left:10px;color:#4c4c4c}
.xilinx-bs3 .xilinxCommunityFeed ul>li>ol>li:first-child,.xilinx-bs3 .xilinxCommunityFeed ul>li>ol>li:nth-child(2){line-height:16px}
.xilinx-bs3 .xilinxCommunityFeed ul>li>ol>li:first-child a span,.xilinx-bs3 .xilinxCommunityFeed ul>li>ol>li:nth-child(2) a span{font-size:12px;color:#4c4c4c}
.xilinx-bs3 .xilinxCommunityFeed ul>li>ol>li:nth-child(3){float:none;clear:both}
.xilinx-bs3 .xilinxCommunityFeed ul>li>ol>li:last-child:after{display:none}
.xilinx-bs3 .xilinxCommunityFeed ul>li>ol>li>a{padding:0}
.xilinx-bs3 .xilinxBrowseDocumentation{margin-bottom:40px}
.xilinx-bs3 .xilinxBrowseDocumentation .panel{background:#f2f2f2;padding:15px}
.xilinx-bs3 .xilinxBrowseDocumentation .panel ul{height:250px;overflow-y:auto;list-style:none;padding:0;margin:0 -15px 10px}
.xilinx-bs3 .xilinxBrowseDocumentation .panel ul li a{padding:5px 15px;display:block}
.xilinx-bs3 .xilinxBrowseDocumentation .panel ul li.active a{background-color:#262626;color:#fff}
.xilinx-bs3 .xilinxBrowseDocumentation .panel ul li:hover a{background-color:#4c4c4c;color:#fff}
.xilinx-bs3 .xilinxBrowseAnswerRecords{margin-bottom:40px}
.xilinx-bs3 .xilinxBrowseAnswerRecords .categories{background:#f2f2f2;padding:15px;height:320px;overflow-y:auto}
.xilinx-bs3 .xilinxBrowseAnswerRecords .categories ul{padding-left:0;list-style:none;margin:0 -15px 10px}
.xilinx-bs3 .xilinxBrowseAnswerRecords .categories ul li a{padding:5px 15px;display:block}
.xilinx-bs3 .xilinxBrowseAnswerRecords .categories ul li.active a{background-color:#262626;color:#fff}
.xilinx-bs3 .xilinxBrowseAnswerRecords .categories ul li:hover a{background-color:#4c4c4c;color:#fff}
.xilinx-bs3 .xilinxBrowseAnswerRecords .subcategories{background:#f2f2f2;padding:15px;height:320px;overflow-y:auto}
.xilinx-bs3 .xilinxBrowseAnswerRecords .subcategories .tab-content ul{-moz-column-count:3;-moz-column-gap:20px;-webkit-column-count:3;-webkit-column-gap:20px;column-count:3;column-gap:20px;padding-left:0;margin-bottom:0;list-style:none}
.xilinx-bs3 .xilinxBrowseAnswerRecords .subcategories .tab-content ul li a{padding:5px 15px;display:inline-block}
.xilinx-bs3 .xilinxBrowseAnswerRecords h3{margin-bottom:5px}
.xilinx-bs3 .xilinxSingleButtonSlab .slabs .image-container{margin-bottom:60px}
.xilinx-bs3 .xilinxSingleButtonSlab .slabs .image-container img{max-width:300px}
.xilinx-bs3 .xilinxMultipleVideosSlab .slabs a.btn{margin-bottom:60px}
.xilinx-bs3 .xilinxMultipleVideosSlab .slabs .col-md-4 .video-container{max-width:550px;margin:30px auto}
@media(min-width:992px){.xilinx-bs3 .xilinxMultipleVideosSlab .slabs .col-md-4 .video-container{margin-bottom:0}
}
@media(max-width:991px){.xilinx-bs3 .xilinxMultipleButtonsSlab .slabs p{margin-bottom:60px}
}
@media(min-width:992px){.xilinx-bs3 .xilinxMultipleButtonsSlab .slabs{text-align:left}
.xilinx-bs3 .xilinxMultipleButtonsSlab .slabs .col-md-pull-5{left:auto}
.xilinx-bs3 .xilinxMultipleButtonsSlab .slabs .align{display:flex;align-items:center}
.xilinx-bs3 .xilinxMultipleButtonsSlab .slabs p{margin-bottom:0}
}
.xilinx-bs3 .xilinxMultipleButtonsSlab .slabs a.btn{margin-bottom:10px}
.xilinx-bs3 .xilinxDoubleButtonSlab{position:relative}
@media(min-width:768px){.xilinx-bs3 .xilinxDoubleButtonSlab .overlay{position:absolute;background:rgba(0,0,0,0.35);width:50%;height:100%;right:0}
}
.xilinx-bs3 .xilinxDoubleButtonSlab .slabs img{margin:0 0 30px 0}
@media(min-width:992px){.xilinx-bs3 .xilinxDoubleButtonSlab .slabs img{margin:0 0 30px 0}
}
.xilinx-bs3 .xilinxDoubleButtonSlab .slabs .video-wrapper{margin:0 auto 30px;height:auto;width:100%}
@media(min-width:768px){.xilinx-bs3 .xilinxDoubleButtonSlab .slabs .video-wrapper{height:158px;width:282.5px}
}
@media(min-width:992px){.xilinx-bs3 .xilinxDoubleButtonSlab .slabs .video-wrapper{height:210px;width:375px;margin:0 auto 30px}
}
@media(max-width:767px){.xilinx-bs3 .xilinxDoubleButtonSlab .slabs a.btn{margin-bottom:30px}
.xilinx-bs3 .xilinxDoubleButtonSlab .slabs a.btn.spacer{margin-bottom:90px}
}
.xilinx-bs3 .xilinxButtonVideoImageSlab .slabs{position:relative}
.xilinx-bs3 .xilinxButtonVideoImageSlab .slabs .overlay{position:absolute;width:100%;height:100%;top:0;left:0;background-color:rgba(255,255,255,0.95);-webkit-transition:background-color .4s ease;transition:background-color .4s ease}
.xilinx-bs3 .xilinxButtonVideoImageSlab .slabs:hover .overlay{background-color:rgba(255,255,255,0.85)}
@media(min-width:992px){.xilinx-bs3 .xilinxButtonVideoImageSlab .slabs{text-align:left}
.xilinx-bs3 .xilinxButtonVideoImageSlab .slabs .col-md-pull-5{left:auto}
.xilinx-bs3 .xilinxButtonVideoImageSlab .slabs .align{display:flex;align-items:center}
}
@media(max-width:991px){.xilinx-bs3 .xilinxButtonVideoImageSlab .slabs .video-wrapper,.xilinx-bs3 .xilinxButtonVideoImageSlab .slabs .image-container{margin-top:50px}
}
.xilinx-bs3 .slabs{text-align:center;padding:90px 0;background-color:#fff;background-size:cover;background-repeat:no-repeat}
@media(min-width:768px){.xilinx-bs3 .slabs{padding:120px 0}
}
.xilinx-bs3 .slabs .section-header{margin-top:-30px;margin-bottom:60px}
.xilinx-bs3 .slabs .section-header hr{width:55px;border-color:#d11414;margin-top:0;margin-bottom:20px}
.xilinx-bs3 .slabs .section-header span{font-size:16px;letter-spacing:2px;text-transform:uppercase}
.xilinx-bs3 .slabs a.btn,.xilinx-bs3 .slabs button.btn{padding:12px 30px;-moz-border-radius:0;-webkit-border-radius:0;border-radius:0;border:1px solid #262626;background-color:transparent;color:inherit;-webkit-transition:all .4s ease;transition:all .4s ease}
.xilinx-bs3 .slabs a.btn>span,.xilinx-bs3 .slabs button.btn>span{margin-left:10px}
.xilinx-bs3 .slabs a.btn:hover,.xilinx-bs3 .slabs button.btn:hover{background-color:rgba(255,255,255,0.2)}
.xilinx-bs3 .slabs.background-grey{background-color:#f2f2f2}
.xilinx-bs3 .slabs.color-grey a.btn:hover,.xilinx-bs3 .slabs.color-grey button.btn:hover{background-color:#262626;color:#fff}
.xilinx-bs3 .slabs.color-white{color:#fff}
.xilinx-bs3 .slabs.color-white h1,.xilinx-bs3 .slabs.color-white h2{color:inherit}
.xilinx-bs3 .slabs.color-white a.btn{border:1px solid #fff}
.xilinx-bs3 .slabs p{margin-bottom:30px}
.xilinx-bs3 .productOverview .subcategories ul{-moz-column-count:2;-moz-column-gap:40px;-webkit-column-count:2;-webkit-column-gap:40px;column-count:2;column-gap:40px}
.xilinx-bs3 .productOverview .subcategories ul li{break-inside:avoid-column}
.xilinx-bs3 .subscriptions form{padding:0;background-color:transparent}
.xilinx-bs3 .subscriptions form .panel .panel-body .form-inline label input[type=radio]{margin:10px 6px 0 15px}
.xilinx-bs3 .subscriptions form .panel .panel-body .form-inline label:first-of-type input[type=radio]{margin:10px 6px 0 0}
.xilinx-bs3 .subscriptions form .panel .panel-body .checkbox-wrapper{border-bottom:1px solid #d2d2d2;padding-bottom:5px;margin-bottom:10px}
.xilinx-bs3 .subscriptions form .panel .panel-body .checkbox-wrapper input[type=checkbox]{margin:10px 6px 0 0}
.xilinx-bs3 .subscriptions form .panel .panel-body .checkbox-wrapper input[type=checkbox]:checked+label{color:#262626}
.xilinx-bs3 .subscriptions form .panel .panel-body ul{list-style-type:none;padding-left:0;-moz-column-count:1;-moz-column-gap:20px;-webkit-column-count:1;-webkit-column-gap:20px;column-count:1;column-gap:20px}
@media(min-width:768px){.xilinx-bs3 .subscriptions form .panel .panel-body ul{-moz-column-count:2;-moz-column-gap:20px;-webkit-column-count:2;-webkit-column-gap:20px;column-count:2;column-gap:20px}
}
@media(min-width:992px){.xilinx-bs3 .subscriptions form .panel .panel-body ul{-moz-column-count:3;-moz-column-gap:20px;-webkit-column-count:3;-webkit-column-gap:20px;column-count:3;column-gap:20px}
}
@media(min-width:1200px){.xilinx-bs3 .subscriptions form .panel .panel-body ul{padding-right:150px}
}
.xilinx-bs3 .subscriptions form .panel .panel-body ul li label{color:#262626}
.xilinx-bs3 .subscriptions form .panel .panel-body ul li input[type=checkbox]{margin:10px 6px 0 0}
.xilinx-bs3 .subscriptions form .panel .panel-body ul li input[type=checkbox]:checked+label{color:#262626}
.xilinx-bs3 .lounges ul{list-style-type:none;padding:0;float:left;width:100%;margin-bottom:30px}
.xilinx-bs3 .lounges ul>li{background-color:#f2f2f2;padding:10px 15px;margin-bottom:1px;width:100%;float:left}
.xilinx-bs3 .lounges ul>li>ol{list-style-type:none;padding:0}
.xilinx-bs3 .lounges ul>li>ol>li{display:inline-block}
.xilinx-bs3 .lounges ul>li>ol>li:nth-child(1){width:100%}
@media(min-width:768px){.xilinx-bs3 .lounges ul>li>ol>li:nth-child(1){width:70%}
}
@media(min-width:992px){.xilinx-bs3 .lounges ul>li>ol>li:nth-child(1){width:75%}
}
@media(min-width:1200px){.xilinx-bs3 .lounges ul>li>ol>li:nth-child(1){width:80%}
}
.xilinx-bs3 .lounges ul>li>ol>li:nth-child(2){color:#d11414;font-style:italic}
@media(min-width:768px){.xilinx-bs3 .lounges ul>li>ol>li:nth-child(3){float:right}
}
.xilinx-bs3 .lounges ul>li>ol>li:nth-child(3) a{font-weight:bold;padding-left:35px}
@media(min-width:768px){.xilinx-bs3 .lounges ul>li>ol>li:nth-child(3) a{padding-left:0}
}
.xilinx-bs3 .docalerts form{padding:0;background-color:transparent}
.xilinx-bs3 .docalerts form .panel .panel-body .input-group.filter{width:100%;margin-bottom:15px}
.xilinx-bs3 .docalerts form .panel .panel-body .input-group.filter span{border:0;position:absolute;top:8px;left:0;z-index:99;background:transparent;color:#d2d2d2}
.xilinx-bs3 .docalerts form .panel .panel-body .input-group.filter input{width:100%;box-shadow:none;border-radius:0;padding:5px 5px 5px 40px;height:42px}
.xilinx-bs3 .docalerts form .panel .panel-body span{font-size:14px;color:#262626}
.xilinx-bs3 .docalerts form .panel .panel-body .checkbox{padding-left:20px;margin-top:0;margin-bottom:25px}
.xilinx-bs3 .docalerts form .panel .panel-body .checkbox label{font-weight:400}
.xilinx-bs3 .docalerts form .panel .panel-body select{width:100%;border-bottom:0;padding:15px 0;height:300px}
.xilinx-bs3 .docalerts form .panel .panel-body select option{padding:0 20px}
.xilinx-bs3 .docalerts form .panel .panel-body button{width:100%;margin-top:-1px;margin-bottom:15px}
.xilinx-bs3 .docalerts form .panel .panel-body button[data-function="remove-selected"] span{color:#fff;margin-right:10px}
.xilinx-bs3 .docalerts form .panel .panel-body button[data-function="add-selected"] span{color:#fff;margin-left:10px}
.xilinx-bs3 .docalerts form .panel .panel-body button.select-all{display:inline;width:auto;background-color:transparent;padding:0;color:#167fa2;margin-bottom:10px;margin-top:2px}
.xilinx-bs3 .docalerts form .panel .panel-body button.select-all:hover{color:#d11414}
.xilinx-bs3 .docalerts form .panel .panel-body button.select-all:first-of-type{padding-right:10px}
.xilinx-bs3 .docalerts form .panel .panel-body button.select-all:last-of-type{padding-left:10px}
.xilinx-bs3 .docalerts form .panel:last-of-type{border-bottom:1px solid #d2d2d2}
.xilinx-bs3 .bookmarks .bookmark-container{display:none}
.xilinx-bs3 .bookmarks .bookmark-container .gray{color:#4c4c4c}
.xilinx-bs3 .bookmarks form{background-color:transparent;padding:0}
.xilinx-bs3 .bookmarks form table thead tr th button{padding:0;background-color:transparent;min-width:80px;color:#fff}
.xilinx-bs3 .bookmarks form table thead tr th button span{margin-right:5px}
.xilinx-bs3 .bookmarks form table thead tr th button:hover{color:#d11414}
.xilinx-bs3 .bookmarks form table tbody tr td:last-of-type{text-align:center}
.xilinx-bs3 .avatarSelect ul{list-style:none;padding:0}
.xilinx-bs3 .avatarSelect ul li{text-align:center;padding:0;margin-bottom:10px}
.xilinx-bs3 .avatarSelect ul li button{background-color:transparent;padding:20px;-moz-border-radius:10px;-webkit-border-radius:10px;border-radius:10px}
.xilinx-bs3 .avatarSelect ul li input[type="radio"]{display:none}
.xilinx-bs3 .avatarSelect ul li.active button{background-color:#d2d2d2}
@media print{body.modal-open{overflow:hidden !important;height:100%}
body.modal-open .modal-backdrop{background:white !important;opacity:1 !important}
.xilinx-bs3 header .top-nav,.xilinx-bs3 header .main-nav{display:none}
.xilinx-bs3 footer .main-footer{display:none}
.xilinx-bs3 footer .sub-footer .copyright-menu{display:none}
.xilinx-bs3 footer .sub-footer .social-menu{display:none}
.xilinx-bs3 .backToTop{display:none}
.xilinx-bs3 .tab-pane{position:relative !important;left:0 !important;height:auto !important;opacity:1 !important}
.xilinx-bs3 .panel-collapse.collapse{display:block !important;height:auto !important}
.xilinx-bs3 [data-component="video-promo-carousel"],.xilinx-bs3 .xilinxCarousel,.xilinx-bs3 .carousel{display:none}
.xilinx-bs3 a:after{display:none}
.xilinx-bs3 .xilinxSearch{display:none}
.xilinx-bs3 ul li.active a{background:black !important;color:white !important}
.xilinx-bs3 ul li.active a span{color:white !important}
.xilinx-bs3 form .agreement .form_row .form_rightcol .textarea{overflow:visible;max-height:none}
.xilinx-bs3 .quickLinks{display:none}
}
.xilinx-bs3 .video-js .vjs-big-play-button,.xilinx-bs3 .video-js .vjs-loading-spinner{display:none}
.xilinx-bs3 .video-js .vjs-overlay.vjs-overlay-cover,.xilinx-bs3 .video-js .vjs-overlay.vjs-overlay-pause-cover{width:100%;height:100%;top:0;left:0;background:rgba(0,0,0,0.4);-webkit-transition:background .4s ease;transition:background .4s ease;cursor:pointer}
.xilinx-bs3 .video-js .vjs-overlay.vjs-overlay-cover h3,.xilinx-bs3 .video-js .vjs-overlay.vjs-overlay-pause-cover h3{position:absolute;bottom:5px;left:0;background:#262626;color:rgba(255,255,255,0.7);padding:10px 15px;max-width:85%;text-align:left;font-family:'Open Sans',sans-serif;font-weight:400;font-size:14px;line-height:20px;-webkit-transition:color .4s ease;transition:color .4s ease}
.xilinx-bs3 .video-js .vjs-overlay.vjs-overlay-cover:after,.xilinx-bs3 .video-js .vjs-overlay.vjs-overlay-pause-cover:after{content:"\f144";position:absolute;width:100%;font:normal normal normal 14px/1 FontAwesome;font-size:90px;text-rendering:auto;left:50%;top:50%;width:90px;height:90px;opacity:.6;-webkit-transform:translate(-50%,-50%);-ms-transform:translate(-50%,-50%);transform:translate(-50%,-50%);-webkit-transition:opacity .4s ease;transition:opacity .4s ease}
.xilinx-bs3 .video-js .vjs-overlay.vjs-overlay-cover:hover,.xilinx-bs3 .video-js .vjs-overlay.vjs-overlay-pause-cover:hover{background:rgba(0,0,0,0.7)}
.xilinx-bs3 .video-js .vjs-overlay.vjs-overlay-cover:hover h3,.xilinx-bs3 .video-js .vjs-overlay.vjs-overlay-pause-cover:hover h3{color:rgba(255,255,255,0.4)}
.xilinx-bs3 .video-js .vjs-overlay.vjs-overlay-cover:hover:after,.xilinx-bs3 .video-js .vjs-overlay.vjs-overlay-pause-cover:hover:after{opacity:.7;color:rgba(255,255,255,0.7)}
.xilinx-bs3 .video-js.loading-waiting .vjs-overlay.vjs-overlay-cover:after{content:"\f110";margin-left:-45px;margin-top:-45px;-webkit-animation:fa-spin 1s infinite steps(8);animation:fa-spin 1s infinite steps(8)}
.xilinx-bs3 .video-js button{background:none !important}
.xilinx-bs3 .video-js form{background-color:rgba(0,0,0,0.75)}
.xilinx-bs3 .video-js .vjs-social-overlay,.xilinx-bs3 .video-js .vjs-social-title,.xilinx-bs3 .video-js .vjs-social-share-links{color:#fff}
.xilinx-bs3 .video-js .vjs-social-overlay a,.xilinx-bs3 .video-js .vjs-social-title a,.xilinx-bs3 .video-js .vjs-social-share-links a{color:#fff !important}
.xilinx-bs3 .video-js .vjs-social-overlay a:hover,.xilinx-bs3 .video-js .vjs-social-title a:hover,.xilinx-bs3 .video-js .vjs-social-share-links a:hover{color:#fff}
.xilinx-bs3 .video-js .vjs-social-overlay .vjs-social-direct-link,.xilinx-bs3 .video-js .vjs-social-overlay .vjs-social-embed-code,.xilinx-bs3 .video-js .vjs-social-overlay .vjs-social-start-from{float:none}
.xilinx-bs3 .video-js .vjs-social-description{display:none}
.xilinx-bs3 .video-js .vjs-close-button{background:transparent}
.xilinx-bs3 .video-js .vjs-close-button:hover{background:transparent}
.xilinx-bs3 .video-js .vjs-control:before{font-size:18px}
.xilinx-bs3 .video-wrapper{position:relative;width:100%;padding-bottom:56.25%}
.xilinx-bs3 .video-wrapper .video-js{position:absolute;width:100%;height:100%}
.xilinx-bs3 .video-wrapper .video-js video::-webkit-media-controls{display:none !important}
.xilinx-bs3 .video-wrapper .video-js.vjs-fullscreen{position:relative}
.smartbanner-show{margin-top:80px}
.smartbanner-show .smartbanner{display:block}
.smartbanner{position:absolute;left:0;top:-80px;display:none;width:100%;height:80px;line-height:80px;font-family:'Helvetica Neue',sans-serif;background:#f4f4f4;z-index:9998;-webkit-font-smoothing:antialiased;overflow:hidden;-webkit-text-size-adjust:none}
.smartbanner-container{margin:0 auto;white-space:nowrap}
.smartbanner-close{display:inline-block;vertical-align:middle;margin:0 5px 0 5px;font-family:'ArialRoundedMTBold',Arial;font-size:20px;text-align:center;color:#888;text-decoration:none;border:0;border-radius:14px;-webkit-font-smoothing:subpixel-antialiased}
.smartbanner-close:active,.smartbanner-close:hover{color:#aaa}
.smartbanner-icon{display:inline-block;vertical-align:middle;width:57px;height:57px;margin-right:12px;background-size:cover;border-radius:10px}
.smartbanner-info{display:inline-block;vertical-align:middle;width:44%;font-size:11px;line-height:1.2em;font-weight:bold}
.smartbanner-title{font-size:13px;line-height:18px}
.smartbanner-button{position:absolute;right:20px;top:0;bottom:0;margin:auto 0;height:24px;font-size:14px;line-height:24px;text-align:center;font-weight:bold;color:#6a6a6a;text-transform:uppercase;text-decoration:none;text-shadow:0 1px 0 rgba(255,255,255,0.8)}
.smartbanner-button:active,.smartbanner-button:hover{color:#aaa}
.smartbanner-ios{background:#f4f4f4;background:linear-gradient(to bottom,#f4f4f4,#cdcdcd);box-shadow:0 1px 2px rgba(0,0,0,0.5);line-height:80px}
.smartbanner-ios .smartbanner-close{border:0;width:18px;height:18px;line-height:18px;color:#888;text-shadow:0 1px 0 white}
.smartbanner-ios .smartbanner-close:active,.smartbanner-ios .smartbanner-close:hover{color:#aaa}
.smartbanner-ios .smartbanner-icon{background:rgba(0,0,0,0.6);background-size:cover;box-shadow:0 1px 3px rgba(0,0,0,0.3)}
.smartbanner-ios .smartbanner-info{color:#6a6a6a;text-shadow:0 1px 0 rgba(255,255,255,0.8)}
.smartbanner-ios .smartbanner-title{color:#4d4d4d;font-weight:bold}
.smartbanner-ios .smartbanner-button{padding:0 10px;min-width:10%;color:#6a6a6a;background:#efefef;background:linear-gradient(to bottom,#efefef,#dcdcdc);border-radius:3px;box-shadow:inset 0 0 0 1px #bfbfbf,0 1px 0 rgba(255,255,255,0.6),0 2px 0 rgba(255,255,255,0.7) inset}
.smartbanner-ios .smartbanner-button:active,.smartbanner-ios .smartbanner-button:hover{background:#dcdcdc;background:linear-gradient(to bottom,#dcdcdc,#efefef)}
.smartbanner-android .smartbanner-close{border:0;width:17px;height:17px;line-height:17px;margin-right:7px;color:#b1b1b3;background:#1c1e21;text-shadow:0 1px 1px #000;box-shadow:0 1px 2px rgba(0,0,0,0.8) inset,0 1px 1px rgba(255,255,255,0.3)}
.smartbanner-android .smartbanner-close:active,.smartbanner-android .smartbanner-close:hover{color:#eee}
.smartbanner-android .smartbanner-icon{background-color:transparent;box-shadow:none}
.smartbanner-android .smartbanner-info{color:#ccc;text-shadow:0 1px 2px #000}
.smartbanner-android .smartbanner-title{color:#fff;font-weight:bold}
.smartbanner-android .smartbanner-button{min-width:12%;color:#d1d1d1;padding:0;background:0;border-radius:0;box-shadow:0 0 0 1px #333,0 0 0 2px #dddcdc}
.smartbanner-android .smartbanner-button:active,.smartbanner-android .smartbanner-button:hover{background:0}
.smartbanner-android .smartbanner-button-text{text-align:center;display:block;padding:0 10px;background:#42b6c9;background:linear-gradient(to bottom,#42b6c9,#39a9bb);text-transform:none;text-shadow:none;box-shadow:none}
.smartbanner-android .smartbanner-button-text:active,.smartbanner-android .smartbanner-button-text:hover{background:#2ac7e1}
.smartbanner-windows{background:#f4f4f4;background:linear-gradient(to bottom,#f4f4f4,#cdcdcd);box-shadow:0 1px 2px rgba(0,0,0,0.5);line-height:80px}
.smartbanner-windows .smartbanner-close{border:0;width:18px;height:18px;line-height:18px;color:#888;text-shadow:0 1px 0 white}
.smartbanner-windows .smartbanner-close:active,.smartbanner-windows .smartbanner-close:hover{color:#aaa}
.smartbanner-windows .smartbanner-icon{background:rgba(0,0,0,0.6);background-size:cover;box-shadow:0 1px 3px rgba(0,0,0,0.3)}
.smartbanner-windows .smartbanner-info{color:#6a6a6a;text-shadow:0 1px 0 rgba(255,255,255,0.8)}
.smartbanner-windows .smartbanner-title{color:#4d4d4d;font-weight:bold}
.smartbanner-windows .smartbanner-button{padding:0 10px;min-width:10%;color:#6a6a6a;background:#efefef;background:linear-gradient(to bottom,#efefef,#dcdcdc);border-radius:3px;box-shadow:inset 0 0 0 1px #bfbfbf,0 1px 0 rgba(255,255,255,0.6),0 2px 0 rgba(255,255,255,0.7) inset}
.smartbanner-windows .smartbanner-button:active,.smartbanner-windows .smartbanner-button:hover{background:#dcdcdc;background:linear-gradient(to bottom,#dcdcdc,#efefef)}
</style>
<script>
const getCellValue =(tr, idx) => tr.children[idx].innerText || tr.children[idx].textContent;

const comparer = (idx, asc) =>(a, b) =>((v1, v2) =>
  v1 !== '' && v2 !== '' && !isNaN(v1) && !isNaN(v2) ? v1 -v2: v1.toString().localeCompare(v2)
    ) (getCellValue(asc ? a: b, idx), getCellValue(asc ? b: a, idx));


function addSorting() {
  document.querySelectorAll('th').forEach(th => th.addEventListener('click', (() => {
  const table = th.closest('table');
  Array.from(table.querySelectorAll('tr:nth-child(n+2)'))
      .sort(comparer(Array.from(th.parentNode.children).indexOf(th), this.asc = !this.asc))
      .forEach(tr => table.appendChild(tr));
  })));
}


// From https://stackoverflow.com/questions/14267781/sorting-html-table-with-javascript
// which has info on how to change the above if you need to support IE11.

window.onload = function () { addSorting(); }
</script>
</head><body>
<center><h1>Design Guidance Report</h1></center><center><table class="header" border="0">
<tr><td><b>Copyright</b></td><td>Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.</td></tr>
<tr><td><b>Tool Version</b></td><td>xcd v.2023.1 (lin64) Build 0 </td></tr>
<tr><td><b>Date</b></td><td>Wed Jul 19 13:54:52 2023</td></tr>
<tr><td><b>Host</b></td><td>u50 running 64-bit Ubuntu 22.04.2 LTS</td></tr>
<tr><td><b>Command</b></td><td>/tools/Xilinx/Vitis/2023.1/bin/unwrapped/lnx64.o/v++  --vivado.prop "run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true --vivado.param project.writeIntermediateCheckpoints=1 --advanced.misc "report=type report_utilization name synth_report_utilization_summary steps {synth_design} runs {__KERNEL__} options {}" --advanced.misc "report=type report_utilization name impl_report_utilization_init_design_summary steps {init_design} runs {impl_1} options {}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_init_design_summary steps {init_design} runs {impl_1} options {-max_paths 10}" --advanced.param "compiler.reportFailfast=pre_opt_design {__KERNEL_NAMES__} post_opt_design {__OCL_TOP__} post_route_design {__SLR__}" --advanced.param "compiler.reportQorAssessment=pre_opt_design {} post_opt_design {} post_route_design {}" --advanced.misc "report=type report_io name impl_report_io_place_design_summary steps {place_design} runs {impl_1} options {}" --advanced.misc "report=type report_utilization name impl_report_utilization_place_design_summary steps {place_design} runs {impl_1} options {}" --advanced.misc "report=type report_control_sets name impl_report_control_sets_place_design_summary steps {place_design} runs {impl_1} options {-verbose}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_place_design_summary steps {place_design} runs {impl_1} options {-max_paths 10}" --advanced.misc "report=type report_drc name impl_report_drc_route_design_summary steps {route_design} runs {impl_1} options {}" --advanced.misc "report=type report_methodology name impl_report_methodology_route_design_summary steps {route_design} runs {impl_1} options {}" --advanced.misc "report=type report_power name impl_report_power_route_design_summary steps {route_design} runs {impl_1} options {}" --advanced.misc "report=type report_route_status name impl_report_route_status_route_design_summary steps {route_design} runs {impl_1} options {}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --advanced.misc "report=type report_clock_utilization name impl_report_clock_utilization_route_design_summary steps {route_design} runs {impl_1} options {}" --advanced.misc "report=type report_bus_skew name impl_report_bus_skew_route_design_summary steps {route_design} runs {impl_1} options {-warn_on_violation}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}" -l -t hw --platform /opt/xilinx/platforms//xilinx_u50_gen3x16_xdma_5_202210_1/xilinx_u50_gen3x16_xdma_5_202210_1.xpfm --save-temps -D PARALLEL_BLOCK=1 -I /home/rourab/Vitis_Libraries/data_compression/L1/include/hw -I /home/rourab/Vitis_Libraries/data_compression/L2/include -I /home/rourab/Vitis_Libraries/data_compression/L2/src --temp_dir _x_temp.hw.xilinx_u50_gen3x16_xdma_5_202210_1 --report_dir /home/rourab/Vitis_Libraries/data_compression/L2/tests/lz4_compress_parallelBlock1/reports/_build.hw.xilinx_u50_gen3x16_xdma_5_202210_1/compress --optimize 2 -R 2 -o build_dir.hw.xilinx_u50_gen3x16_xdma_5_202210_1/compress.xclbin _x_temp.hw.xilinx_u50_gen3x16_xdma_5_202210_1/xilLz4Compress.xo </td></tr>
</table></center><br>
<table class="toc" border="1"><tr><td><b>Table of Contents</b></td></tr>
<tr><td><a href="#REPORT SUMMARY">1 REPORT SUMMARY</a></tr></td>
<tr><td><a href="#VIOLATION DETAILS">2 VIOLATION DETAILS</a></tr></td>
<tr><td><a href="#PERFORMANCE CHECKS MET">3 PERFORMANCE CHECKS MET</a></tr></td>
</table>
<a name="REPORT SUMMARY"></a><h1>1 REPORT SUMMARY</h1>
<pre>Violations found: 2
</pre>
<pre>Rule Specs Violated: 1
</pre>
<pre>Rules Met: 1
</pre>
<pre>Rule Specs Met: 1
</pre>
<a name="VIOLATION DETAILS"></a><h1>2 VIOLATION DETAILS</h1>
<table border="1">
<caption>Items that may require attention</caption>
<tr class="ns-sort">
<th align="left">Id</th>
<th align="left">Name</th>
<th align="left">Severity</th>
<th align="left">Impact</th>
<th align="left" width="170">Full Name</th>
<th align="left">Categories</th>
<th align="left" width="350">Details</th>
<th align="left" width="380">Resolution</th>
</tr>
<tr>
<td align="left">1</td>
<td align="left">AUTO-FREQ-SCALING-08</td>
<td align="left">ADVISORY</td>
<td align="left"><undefined></td>
<td align="left">Auto frequency scaling - Higher frequency possible</td>
<td align="left">Accelerator.compress.Performance</td>
<td align="left">For clock <a href="file:///home/rourab/Vitis_Libraries/data_compression/L2/tests/lz4_compress_parallelBlock1/_x_temp.hw.xilinx_u50_gen3x16_xdma_5_202210_1/link/vivado/vpl/prj/prj.runs/impl_1/dr_timing_summary.rpt">clk_kernel_00_unbuffered_net</a>, the auto scaled frequency 314.6 MHz exceeds the original specified frequency. The compiler will select the original specified frequency of 300.0 MHz.</td>
<td align="left">The automatic frequency scaling feature allows user kernels to operate in hardware, even if at a lower frequency than intended. In this case the clock may in fact be able to run at a higher frequency than specified. You may want to consider <a href="https://www.xilinx.com/cgi-bin/docs/rdoc?t=vitis+guidance;v=2023.1;d=AUTO-FREQ-SCALING-08.html">setting</a> the clock frequency higher for better performance. The '--kernel_frequency' option is one way to control the frequency specification.</td>
</tr>
<tr>
<td align="left">2</td>
<td align="left">AUTO-FREQ-SCALING-08</td>
<td align="left">ADVISORY</td>
<td align="left"><undefined></td>
<td align="left">Auto frequency scaling - Higher frequency possible</td>
<td align="left">Accelerator.compress.Performance</td>
<td align="left">For clock <a href="file:///home/rourab/Vitis_Libraries/data_compression/L2/tests/lz4_compress_parallelBlock1/_x_temp.hw.xilinx_u50_gen3x16_xdma_5_202210_1/link/vivado/vpl/prj/prj.runs/impl_1/dr_timing_summary.rpt">hbm_aclk</a>, the auto scaled frequency 474.1 MHz exceeds the original specified frequency. The compiler will select the original specified frequency of 450.0 MHz.</td>
<td align="left">The automatic frequency scaling feature allows user kernels to operate in hardware, even if at a lower frequency than intended. In this case the clock may in fact be able to run at a higher frequency than specified. You may want to consider <a href="https://www.xilinx.com/cgi-bin/docs/rdoc?t=vitis+guidance;v=2023.1;d=AUTO-FREQ-SCALING-08.html">setting</a> the clock frequency higher for better performance. The '--kernel_frequency' option is one way to control the frequency specification.</td>
</tr>
</table>
<br>
<a name="PERFORMANCE CHECKS MET"></a><h1>3 PERFORMANCE CHECKS MET</h1>
<table border="1">
<caption>Items that offer design performance insight</caption>
<tr class="ns-sort">
<th align="left">Id</th>
<th align="left">Name</th>
<th align="left" width="170">Full Name</th>
<th align="left">Categories</th>
<th align="left">Actual</th>
<th align="left">Threshold</th>
<th align="left" width="350">Details</th>
<th align="left" width="320">Rule Description</th>
</tr>
<tr>
<td align="left">3</td>
<td align="left">PLATFORM-CLOCK-DOMAINS-01</td>
<td align="left">Runtime controllable clock domains - Achieved clock frequency (MHz)</td>
<td align="left">Accelerator.System.Performance</td>
<td align="left"></td>
<td align="left"></td>
<td align="left">The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): 
Kernel: ulp_ucs/aclk_kernel_01 = 500.0 MHz 
Kernel: ulp_ucs/aclk_kernel_00 = 300.0 MHz 
System: hbm_aclk = 450.0 MHz 
Scalable clock ulp_ucs/aclk_kernel_01 (Id = 1) is used for rtl kernels. This design has 0 rtl kernel(s).
Scalable clock ulp_ucs/aclk_kernel_00 (Id = 0) is used for hls kernels. This design has 1 hls kernel(s).</td>
<td align="left"><html> Kernel clocks (and system clocks for some platforms) are scalable; they can preserve functionality at the cost of performance by running at a lower frequency than requested. To be scalable, a clock must be driven by an MMCM where the control registers for the MMCM can be set by the runtime over AXI4-Lite. This item shows the final runtime controlled frequencies for the scalable clocks.</html></td>
</tr>
</table>
<br>
</body></html>

2023.1(Summary of utilization of key resources..H I$A@(H TI>p|A ,IF HL@   A  C @%  KC&  D&qA2  @2  E3i=8  B8  (D9@:#BUFGCE,BUFGCE_DIV,BUFG_GT,BUFGCTRL*>  @@?   A?  BD  ?E  AF  @K  AK  AL  BLGTYE4_CHANNELQ  ?Q  @R  AW   AX   DX  ?Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date              : Wed Jul 19 12:22:19 2023
| Host              : u50 running 64-bit Ubuntu 22.04.2 LTS
| Command           : report_timing_summary -max_paths 10 -file hw_bb_locked_timing_summary_init.rpt -pb hw_bb_locked_timing_summary_init.pb -rpx hw_bb_locked_timing_summary_init.rpx
| Design            : level0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Physopt postRoute
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.109       -1.109                      1               507978       -0.444    -4359.288                  65820               506152        0.000        0.000                       0                211142  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                                                                                                                                                                                                                                                     Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                                                                                                                                                                                                                                                                                                                                                                     ------------           ----------      --------------
io_clk_freerun_00                                                                                                                                                                                                                                                                                                                                                                                                         {0.000 5.000}          10.000          100.000         
  clk_kernel_00_unbuffered_net                                                                                                                                                                                                                                                                                                                                                                                            {0.000 1.667}          3.333           300.000         
  clk_kernel_01_unbuffered_net                                                                                                                                                                                                                                                                                                                                                                                            {0.000 1.000}          2.000           500.000         
  clk_out1_bd_22c0_clkwiz_hbm_0                                                                                                                                                                                                                                                                                                                                                                                           {0.000 1.111}          2.222           450.000         
io_clk_pcie_user_00                                                                                                                                                                                                                                                                                                                                                                                                       {0.000 5.000}          10.000          100.000         
  GTYE4_CHANNEL_QPLL0CLK[0]_4                                                                                                                                                                                                                                                                                                                                                                                             {0.000 0.100}          0.200           5000.001        
  GTYE4_CHANNEL_QPLL0CLK[0]_5                                                                                                                                                                                                                                                                                                                                                                                             {0.000 0.100}          0.200           5000.001        
  GTYE4_CHANNEL_QPLL0CLK[0]_6                                                                                                                                                                                                                                                                                                                                                                                             {0.000 0.100}          0.200           5000.001        
  GTYE4_CHANNEL_QPLL0CLK[0]_7                                                                                                                                                                                                                                                                                                                                                                                             {0.000 0.100}          0.200           5000.001        
  GTYE4_CHANNEL_QPLL0REFCLK[0]_4                                                                                                                                                                                                                                                                                                                                                                                          {0.000 5.000}          10.000          100.000         
  GTYE4_CHANNEL_QPLL0REFCLK[0]_5                                                                                                                                                                                                                                                                                                                                                                                          {0.000 5.000}          10.000          100.000         
  GTYE4_CHANNEL_QPLL0REFCLK[0]_6                                                                                                                                                                                                                                                                                                                                                                                          {0.000 5.000}          10.000          100.000         
  GTYE4_CHANNEL_QPLL0REFCLK[0]_7                                                                                                                                                                                                                                                                                                                                                                                          {0.000 5.000}          10.000          100.000         
  GTYE4_CHANNEL_QPLL1CLK[0]_4                                                                                                                                                                                                                                                                                                                                                                                             {0.000 0.100}          0.200           5000.001        
    GTYE4_CHANNEL_TXOUTCLK[0]_4                                                                                                                                                                                                                                                                                                                                                                                           {0.000 1.000}          2.000           500.000         
    GTYE4_CHANNEL_TXOUTCLK[1]_4                                                                                                                                                                                                                                                                                                                                                                                           {0.000 1.000}          2.000           500.000         
    GTYE4_CHANNEL_TXOUTCLK[2]_4                                                                                                                                                                                                                                                                                                                                                                                           {0.000 1.000}          2.000           500.000         
    GTYE4_CHANNEL_TXOUTCLK[3]_4                                                                                                                                                                                                                                                                                                                                                                                           {0.000 1.000}          2.000           500.000         
  GTYE4_CHANNEL_QPLL1CLK[0]_5                                                                                                                                                                                                                                                                                                                                                                                             {0.000 0.100}          0.200           5000.001        
    GTYE4_CHANNEL_TXOUTCLK[0]_5                                                                                                                                                                                                                                                                                                                                                                                           {0.000 1.000}          2.000           500.000         
    GTYE4_CHANNEL_TXOUTCLK[1]_5                                                                                                                                                                                                                                                                                                                                                                                           {0.000 1.000}          2.000           500.000         
    GTYE4_CHANNEL_TXOUTCLK[2]_5                                                                                                                                                                                                                                                                                                                                                                                           {0.000 1.000}          2.000           500.000         
    GTYE4_CHANNEL_TXOUTCLK[3]_5                                                                                                                                                                                                                                                                                                                                                                                           {0.000 1.000}          2.000           500.000         
  GTYE4_CHANNEL_QPLL1CLK[0]_6                                                                                                                                                                                                                                                                                                                                                                                             {0.000 0.100}          0.200           5000.001        
    GTYE4_CHANNEL_TXOUTCLK[0]_6                                                                                                                                                                                                                                                                                                                                                                                           {0.000 1.000}          2.000           500.000         
    GTYE4_CHANNEL_TXOUTCLK[1]_6                                                                                                                                                                                                                                                                                                                                                                                           {0.000 1.000}          2.000           500.000         
    GTYE4_CHANNEL_TXOUTCLK[2]_6                                                                                                                                                                                                                                                                                                                                                                                           {0.000 1.000}          2.000           500.000         
    GTYE4_CHANNEL_TXOUTCLK[3]_6                                                                                                                                                                                                                                                                                                                                                                                           {0.000 1.000}          2.000           500.000         
  GTYE4_CHANNEL_QPLL1CLK[0]_7                                                                                                                                                                                                                                                                                                                                                                                             {0.000 0.100}          0.200           5000.001        
    GTYE4_CHANNEL_TXOUTCLK[0]_7                                                                                                                                                                                                                                                                                                                                                                                           {0.000 1.000}          2.000           500.000         
    GTYE4_CHANNEL_TXOUTCLK[1]_7                                                                                                                                                                                                                                                                                                                                                                                           {0.000 1.000}          2.000           500.000         
    GTYE4_CHANNEL_TXOUTCLK[2]_7                                                                                                                                                                                                                                                                                                                                                                                           {0.000 1.000}          2.000           500.000         
    GTYE4_CHANNEL_TXOUTCLK[3]_7                                                                                                                                                                                                                                                                                                                                                                                           {0.000 1.000}          2.000           500.000         
      dma_ip_axi_aclk_1                                                                                                                                                                                                                                                                                                                                                                                                   {0.000 2.000}          4.000           250.000         
        clk_out1_bd_39ab_clkwiz_level0_periph_0_1                                                                                                                                                                                                                                                                                                                                                                         {0.000 5.000}          10.000          100.000         
        clk_out2_bd_39ab_clkwiz_level0_periph_0_1                                                                                                                                                                                                                                                                                                                                                                         {0.000 10.000}         20.000          50.000          
          clk_sck                                                                                                                                                                                                                                                                                                                                                                                                         {0.000 20.000}         40.000          25.000          
          level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                                     {0.000 80.000}         160.000         6.250           
            level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O                                                                                                                                                                                                                                                                                                           {0.000 80.000}         160.000         6.250           
            level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q                                                                                                                                                                                                                                                                                    {80.000 160.000}       160.000         6.250           
          level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                                          {0.000 80.000}         160.000         6.250           
            level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q                                                                                                                                                                                                                                                                                         {80.000 160.000}       160.000         6.250           
      mcap_clk_1                                                                                                                                                                                                                                                                                                                                                                                                          {0.000 4.000}          8.000           125.000         
      pipe_clk_1                                                                                                                                                                                                                                                                                                                                                                                                          {0.000 2.000}          4.000           250.000         
  GTYE4_CHANNEL_QPLL1REFCLK[0]_4                                                                                                                                                                                                                                                                                                                                                                                          {0.000 5.000}          10.000          100.000         
  GTYE4_CHANNEL_QPLL1REFCLK[0]_5                                                                                                                                                                                                                                                                                                                                                                                          {0.000 5.000}          10.000          100.000         
  GTYE4_CHANNEL_QPLL1REFCLK[0]_6                                                                                                                                                                                                                                                                                                                                                                                          {0.000 5.000}          10.000          100.000         
  GTYE4_CHANNEL_QPLL1REFCLK[0]_7                                                                                                                                                                                                                                                                                                                                                                                          {0.000 5.000}          10.000          100.000         
level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                                                                                                                {0.000 25.000}         50.000          20.000          
  level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O                                                                                                                                                                                                                                                                                          {0.000 50.000}         100.000         10.000          
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O   {0.000 4.000}          8.000           125.000         
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {0.000 4.000}          8.000           125.000         
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {0.000 4.000}          8.000           125.000         
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {0.000 4.000}          8.000           125.000         
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {0.000 4.000}          8.000           125.000         
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {0.000 4.000}          8.000           125.000         
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {0.000 4.000}          8.000           125.000         
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O   {0.000 4.000}          8.000           125.000         
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O   {0.000 4.000}          8.000           125.000         
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O   {0.000 4.000}          8.000           125.000         
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O   {0.000 4.000}          8.000           125.000         
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O   {0.000 4.000}          8.000           125.000         
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O   {0.000 4.000}          8.000           125.000         
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O   {0.000 4.000}          8.000           125.000         
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O   {0.000 4.000}          8.000           125.000         
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O   {0.000 4.000}          8.000           125.000         
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O                                                                                                                                                                                                                                                                                               {0.000 500.000}        1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                                                                                                                                                                                                                                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                                                                                                                                                                                                                                                                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
io_clk_freerun_00                                                                                                                                                                                                                                                                                                                                                                                                               8.538        0.000                      0                 1897       -0.083      -52.819                    970                 1897        2.000        0.000                       0                  1318  
  clk_kernel_00_unbuffered_net                                                                                                                                                                                                                                                                                                                                                                                                  0.221        0.000                      0                52085       -0.105    -1251.465                  24398                52085        0.967        0.000                       0                 18827  
  clk_kernel_01_unbuffered_net                                                                                                                                                                                                                                                                                                                                                                                                 -1.109       -1.109                      1                  376       -0.083      -14.672                    252                  376        0.468        0.000                       0                   259  
  clk_out1_bd_22c0_clkwiz_hbm_0                                                                                                                                                                                                                                                                                                                                                                                                 0.398        0.000                      0                30182       -0.094     -815.260                  14802                30182        0.001        0.000                       0                  9995  
io_clk_pcie_user_00                                                                                                                                                                                                                                                                                                                                                                                                             6.374        0.000                      0                17387        0.010        0.000                      0                17387        3.200        0.000                       0                  8322  
    GTYE4_CHANNEL_TXOUTCLK[0]_4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             0.710        0.000                       0                     1  
    GTYE4_CHANNEL_TXOUTCLK[1]_4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             0.710        0.000                       0                     1  
    GTYE4_CHANNEL_TXOUTCLK[2]_4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             0.710        0.000                       0                     1  
    GTYE4_CHANNEL_TXOUTCLK[3]_4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             0.710        0.000                       0                     1  
    GTYE4_CHANNEL_TXOUTCLK[0]_5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             0.710        0.000                       0                     1  
    GTYE4_CHANNEL_TXOUTCLK[1]_5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             0.710        0.000                       0                     1  
    GTYE4_CHANNEL_TXOUTCLK[2]_5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             0.710        0.000                       0                     1  
    GTYE4_CHANNEL_TXOUTCLK[3]_5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             0.710        0.000                       0                     1  
    GTYE4_CHANNEL_TXOUTCLK[0]_6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             0.710        0.000                       0                     1  
    GTYE4_CHANNEL_TXOUTCLK[1]_6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             0.710        0.000                       0                     1  
    GTYE4_CHANNEL_TXOUTCLK[2]_6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             0.710        0.000                       0                     1  
    GTYE4_CHANNEL_TXOUTCLK[3]_6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             0.710        0.000                       0                     1  
    GTYE4_CHANNEL_TXOUTCLK[0]_7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             0.710        0.000                       0                     1  
    GTYE4_CHANNEL_TXOUTCLK[1]_7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             0.710        0.000                       0                     1  
    GTYE4_CHANNEL_TXOUTCLK[2]_7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             0.710        0.000                       0                     1  
    GTYE4_CHANNEL_TXOUTCLK[3]_7                                                                                                                                                                                                                                                                                                                                                                                                 0.055        0.000                      0                16893        0.009        0.000                      0                16893        0.000        0.000                       0                  6115  
      dma_ip_axi_aclk_1                                                                                                                                                                                                                                                                                                                                                                                                         0.074        0.000                      0               308863       -0.444    -1347.356                  16710               308863        0.000        0.000                       0                134485  
        clk_out1_bd_39ab_clkwiz_level0_periph_0_1                                                                                                                                                                                                                                                                                                                                                                               4.801        0.000                      0                  955        0.021        0.000                      0                  955        2.725        0.000                       0                   529  
        clk_out2_bd_39ab_clkwiz_level0_periph_0_1                                                                                                                                                                                                                                                                                                                                                                              12.944        0.000                      0                56888       -0.354     -868.514                   8516                56888        5.000        0.000                       0                 24075  
          level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                                          71.285        0.000                      0                 1536        0.019        0.000                      0                 1536       79.468        0.000                       0                   703  
            level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O                                                                                                                                                                                                                                                                                                                77.773        0.000                      0                  348        0.019        0.000                      0                  348       79.468        0.000                       0                   380  
            level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q                                                                                                                                                                                                                                                                                                                                                                                                                                    158.710        0.000                       0                     1  
          level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                                               78.547        0.000                      0                  441       -0.066       -9.137                    172                  441       79.725        0.000                       0                   195  
      mcap_clk_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            0.000        0.000                       0                     1  
      pipe_clk_1                                                                                                                                                                                                                                                                                                                                                                                                                0.312        0.000                      0                11497        0.012        0.000                      0                11497        0.000        0.000                       0                  5067  
level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                                                                                                                      6.451        0.000                      0                  725        0.012        0.000                      0                  725       24.725        0.000                       0                   293  
  level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O                                                                                                                                                                                                                                                                                               46.960        0.000                      0                   60        0.046        0.000                      0                   60       49.725        0.000                       0                    53  
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O         6.980        0.000                      0                   50        0.066        0.000                      0                   50        3.725        0.000                       0                    31  
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        6.945        0.000                      0                   50        0.046        0.000                      0                   50        3.725        0.000                       0                    31  
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        6.970        0.000                      0                   50        0.066        0.000                      0                   50        3.725        0.000                       0                    31  
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        7.005        0.000                      0                   50        0.046        0.000                      0                   50        3.725        0.000                       0                    31  
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        7.016        0.000                      0                   50        0.052        0.000                      0                   50        3.725        0.000                       0                    31  
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        6.835        0.000                      0                   50        0.060        0.000                      0                   50        3.725        0.000                       0                    31  
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        6.898        0.000                      0                   50        0.060        0.000                      0                   50        3.725        0.000                       0                    31  
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O         6.954        0.000                      0                   50        0.052        0.000                      0                   50        3.725        0.000                       0                    31  
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O         7.010        0.000                      0                   50        0.047        0.000                      0                   50        3.725        0.000                       0                    31  
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O         6.966        0.000                      0                   50        0.044        0.000                      0                   50        3.725        0.000                       0                    31  
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O         6.768        0.000                      0                   50        0.045        0.000                      0                   50        3.725        0.000                       0                    31  
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O         6.922        0.000                      0                   50        0.052        0.000                      0                   50        3.725        0.000                       0                    31  
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O         6.940        0.000                      0                   50        0.052        0.000                      0                   50        3.725        0.000                       0                    31  
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O         6.851        0.000                      0                   50        0.049        0.000                      0                   50        3.725        0.000                       0                    31  
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O         6.796        0.000                      0                   50        0.045        0.000                      0                   50        3.725        0.000                       0                    31  
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O         7.069        0.000                      0                   50        0.066        0.000                      0                   50        3.725        0.000                       0                    31  
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O                                                                                                                                                                                                                                                                                                   998.509        0.000                      0                   20        0.059        0.000                      0                   20      499.725        0.000                       0                    13  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                                                  To Clock                                                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                  --------                                                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_bd_39ab_clkwiz_level0_periph_0_1                                                                                   io_clk_freerun_00                                                                                                                29.761        0.000                      0                   92                                                                        
clk_out1_bd_22c0_clkwiz_hbm_0                                                                                               clk_kernel_00_unbuffered_net                                                                                                      1.705        0.000                      0                  844                                                                        
dma_ip_axi_aclk_1                                                                                                           clk_kernel_00_unbuffered_net                                                                                                      9.760        0.000                      0                   56                                                                        
clk_out2_bd_39ab_clkwiz_level0_periph_0_1                                                                                   clk_kernel_00_unbuffered_net                                                                                                     19.724        0.000                      0                    8                                                                        
clk_out2_bd_39ab_clkwiz_level0_periph_0_1                                                                                   clk_kernel_01_unbuffered_net                                                                                                     19.724        0.000                      0                    8                                                                        
clk_kernel_00_unbuffered_net                                                                                                clk_out1_bd_22c0_clkwiz_hbm_0                                                                                                     2.816        0.000                      0                 1187                                                                        
dma_ip_axi_aclk_1                                                                                                           clk_out1_bd_22c0_clkwiz_hbm_0                                                                                                     3.483        0.000                      0                  737                                                                        
clk_out2_bd_39ab_clkwiz_level0_periph_0_1                                                                                   io_clk_pcie_user_00                                                                                                              19.062        0.000                      0                   24                                                                        
dma_ip_axi_aclk_1                                                                                                           GTYE4_CHANNEL_TXOUTCLK[3]_7                                                                                                       0.071        0.000                      0                 1437        0.009        0.000                      0                 1437  
pipe_clk_1                                                                                                                  GTYE4_CHANNEL_TXOUTCLK[3]_7                                                                                                       0.477        0.000                      0                    3        0.327        0.000                      0                    3  
clk_kernel_00_unbuffered_net                                                                                                dma_ip_axi_aclk_1                                                                                                                11.761        0.000                      0                   36                                                                        
clk_out1_bd_22c0_clkwiz_hbm_0                                                                                               dma_ip_axi_aclk_1                                                                                                                 1.705        0.000                      0                  547                                                                        
GTYE4_CHANNEL_TXOUTCLK[3]_7                                                                                                 dma_ip_axi_aclk_1                                                                                                                 0.100        0.000                      0                 2132        0.010        0.000                      0                 2132  
clk_out1_bd_39ab_clkwiz_level0_periph_0_1                                                                                   dma_ip_axi_aclk_1                                                                                                                 9.343        0.000                      0                   28                                                                        
clk_out2_bd_39ab_clkwiz_level0_periph_0_1                                                                                   dma_ip_axi_aclk_1                                                                                                                10.853        0.000                      0                  532                                                                        
pipe_clk_1                                                                                                                  dma_ip_axi_aclk_1                                                                                                                 2.613        0.000                      0                    3        0.354        0.000                      0                    3  
dma_ip_axi_aclk_1                                                                                                           clk_out1_bd_39ab_clkwiz_level0_periph_0_1                                                                                         3.398        0.000                      0                   21                                                                        
clk_out2_bd_39ab_clkwiz_level0_periph_0_1                                                                                   clk_out1_bd_39ab_clkwiz_level0_periph_0_1                                                                                        19.326        0.000                      0                    8                                                                        
io_clk_freerun_00                                                                                                           clk_out2_bd_39ab_clkwiz_level0_periph_0_1                                                                                        59.761        0.000                      0                   36                                                                        
io_clk_pcie_user_00                                                                                                         clk_out2_bd_39ab_clkwiz_level0_periph_0_1                                                                                         9.342        0.000                      0                   24                                                                        
dma_ip_axi_aclk_1                                                                                                           clk_out2_bd_39ab_clkwiz_level0_periph_0_1                                                                                         3.274        0.000                      0                  752                                                                        
clk_sck                                                                                                                     clk_out2_bd_39ab_clkwiz_level0_periph_0_1                                                                                        20.057        0.000                      0                    4        2.211        0.000                      0                    4  
level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                 clk_out2_bd_39ab_clkwiz_level0_periph_0_1                                                                                        19.670        0.000                      0                   41        0.072        0.000                      0                    1  
level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                      clk_out2_bd_39ab_clkwiz_level0_periph_0_1                                                                                        19.352        0.000                      0                   33       -0.101       -0.101                      1                    1  
clk_out2_bd_39ab_clkwiz_level0_periph_0_1                                                                                   clk_sck                                                                                                                           9.689        0.000                      0                    4       10.679        0.000                      0                    4  
clk_out2_bd_39ab_clkwiz_level0_periph_0_1                                                                                   level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                      19.316        0.000                      0                   23                                                                        
level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q  level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                      76.918        0.000                      0                   19        0.288        0.000                      0                   19  
clk_out2_bd_39ab_clkwiz_level0_periph_0_1                                                                                   level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                           79.651        0.000                      0                    9                                                                        
level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q       level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                           78.899        0.000                      0                    9        0.116        0.000                      0                    9  
GTYE4_CHANNEL_TXOUTCLK[3]_7                                                                                                 pipe_clk_1                                                                                                                        1.112        0.000                      0                    2        0.102        0.000                      0                    2  
dma_ip_axi_aclk_1                                                                                                           pipe_clk_1                                                                                                                        2.979        0.000                      0                    1        0.203        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                                                                                                                                                                                                                                                                                                                                                From Clock                                                                                                                                                                                                                                                                                                                                                                                                                To Clock                                                                                                                                                                                                                                                                                                                                                                                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                                                                                                                                                                                                                                                                                                ----------                                                                                                                                                                                                                                                                                                                                                                                                                --------                                                                                                                                                                                                                                                                                                                                                                                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                         dma_ip_axi_aclk_1                                                                                                                                                                                                                                                                                                                                                                                                         GTYE4_CHANNEL_TXOUTCLK[3]_7                                                                                                                                                                                                                                                                                                                                                                                                     0.155        0.000                      0                    6        0.105        0.000                      0                    6  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                         clk_kernel_00_unbuffered_net                                                                                                                                                                                                                                                                                                                                                                                              clk_kernel_00_unbuffered_net                                                                                                                                                                                                                                                                                                                                                                                                    2.681        0.000                      0                   64        0.053        0.000                      0                   64  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                         clk_kernel_01_unbuffered_net                                                                                                                                                                                                                                                                                                                                                                                              clk_kernel_01_unbuffered_net                                                                                                                                                                                                                                                                                                                                                                                                    1.351        0.000                      0                   64        0.053        0.000                      0                   64  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                         clk_out1_bd_22c0_clkwiz_hbm_0                                                                                                                                                                                                                                                                                                                                                                                             clk_out1_bd_22c0_clkwiz_hbm_0                                                                                                                                                                                                                                                                                                                                                                                                   1.566        0.000                      0                   32        0.053        0.000                      0                   32  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                         clk_out2_bd_39ab_clkwiz_level0_periph_0_1                                                                                                                                                                                                                                                                                                                                                                                 clk_out2_bd_39ab_clkwiz_level0_periph_0_1                                                                                                                                                                                                                                                                                                                                                                                      18.529        0.000                      0                  556        0.039        0.000                      0                  556  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                         GTYE4_CHANNEL_TXOUTCLK[3]_7                                                                                                                                                                                                                                                                                                                                                                                               dma_ip_axi_aclk_1                                                                                                                                                                                                                                                                                                                                                                                                               1.548        0.000                      0                    1        0.923        0.000                      0                    1  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                         dma_ip_axi_aclk_1                                                                                                                                                                                                                                                                                                                                                                                                         dma_ip_axi_aclk_1                                                                                                                                                                                                                                                                                                                                                                                                               0.950        0.000                      0                 1717        0.088        0.000                      0                 1717  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                         io_clk_pcie_user_00                                                                                                                                                                                                                                                                                                                                                                                                       dma_ip_axi_aclk_1                                                                                                                                                                                                                                                                                                                                                                                                               0.119        0.000                      0                   22        0.234        0.000                      0                   22  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                         io_clk_freerun_00                                                                                                                                                                                                                                                                                                                                                                                                         io_clk_freerun_00                                                                                                                                                                                                                                                                                                                                                                                                               9.371        0.000                      0                   32        0.053        0.000                      0                   32  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                         io_clk_pcie_user_00                                                                                                                                                                                                                                                                                                                                                                                                       io_clk_pcie_user_00                                                                                                                                                                                                                                                                                                                                                                                                             8.189        0.000                      0                  513        0.070        0.000                      0                  513  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                                               level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                                                    79.212        0.000                      0                  107        0.119        0.000                      0                  107  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O   level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O         7.332        0.000                      0                   18        0.204        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        7.457        0.000                      0                   18        0.144        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        7.301        0.000                      0                   18        0.129        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        7.382        0.000                      0                   18        0.137        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        7.261        0.000                      0                   18        0.181        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        7.275        0.000                      0                   18        0.142        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        7.007        0.000                      0                   18        0.199        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O   level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O         7.239        0.000                      0                   18        0.194        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O   level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O         7.023        0.000                      0                   18        0.119        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O   level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O         7.148        0.000                      0                   18        0.223        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O   level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O         7.406        0.000                      0                   18        0.145        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O   level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O         7.296        0.000                      0                   18        0.190        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O   level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O         7.375        0.000                      0                   18        0.126        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O   level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O         7.390        0.000                      0                   18        0.123        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O   level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O         7.295        0.000                      0                   18        0.172        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O   level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O         7.125        0.000                      0                   18        0.193        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                         level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                                                    level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                                                         79.122        0.000                      0                    7        0.059        0.000                      0                    7  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                         GTYE4_CHANNEL_TXOUTCLK[3]_7                                                                                                                                                                                                                                                                                                                                                                                               pipe_clk_1                                                                                                                                                                                                                                                                                                                                                                                                                      1.297        0.000                      0                    5        0.934        0.000                      0                    5  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                         pipe_clk_1                                                                                                                                                                                                                                                                                                                                                                                                                pipe_clk_1                                                                                                                                                                                                                                                                                                                                                                                                                      2.328        0.000                      0                   32        0.213        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  io_clk_freerun_00
  To Clock:  io_clk_freerun_00

Setup :            0  Failing Endpoints,  Worst Slack        8.538ns,  Total Violation        0.000ns
Hold  :          970  Failing Endpoints,  Worst Slack       -0.083ns,  Total Violation      -52.819ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.538ns  (required time - arrival time)
  Source:                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_00/inst/s_axi_bvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by io_clk_freerun_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/FSM_sequential_src_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by io_clk_freerun_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             io_clk_freerun_00
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (io_clk_freerun_00 rise@10.000ns - io_clk_freerun_00 rise@0.000ns)
  Data Path Delay:        1.222ns  (logic 0.367ns (30.033%)  route 0.855ns (69.967%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.348ns = ( 13.348 - 10.000 ) 
    Source Clock Delay      (SCD):    3.690ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock io_clk_freerun_00 rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.683     0.783 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.833    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.833 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     1.155    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.306 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      2.384     3.690    boundary                            level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_00/inst/s_axi_aclk
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_00/inst/s_axi_bvalid_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     3.769 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_00/inst/s_axi_bvalid_reg/Q
                         net (fo=2, unplaced)         0.154     3.923    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_bvalid[0]
                         LUT6 (Prop_LUT6_I0_O)        0.149     4.072 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_2/O
                         net (fo=2, unplaced)         0.185     4.257    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_bvalid_0_sn_1
                         LUT6 (Prop_LUT6_I5_O)        0.035     4.292 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.185     4.477    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid_0_sn_1
                         LUT5 (Prop_LUT5_I4_O)        0.069     4.546 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=3, unplaced)         0.191     4.737    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/m_axi_bvalid
                         LUT4 (Prop_LUT4_I1_O)        0.035     4.772 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/src_state_inferred__0/i_/O
                         net (fo=2, unplaced)         0.140     4.912    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/src_state_inferred__0/i__n_0
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/FSM_sequential_src_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock io_clk_freerun_00 rise edge)
                                                     10.000    10.000 r                                      
    G17                                               0.000    10.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079    10.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.573    10.652 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.692    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.692 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    10.978    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    11.109 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      2.239    13.348    boundary                            level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/out
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/FSM_sequential_src_state_reg[0]/C
                         clock pessimism              0.197    13.545                                            
                         clock uncertainty           -0.035    13.510                                            
                         FDRE (Setup_FDRE_C_CE)      -0.060    13.450    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/FSM_sequential_src_state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.450                                            
                         arrival time                          -4.912                                            
  -------------------------------------------------------------------
                         slack                                  8.538                                            

Slack (MET) :             8.538ns  (required time - arrival time)
  Source:                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_00/inst/s_axi_bvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by io_clk_freerun_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/FSM_sequential_src_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by io_clk_freerun_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             io_clk_freerun_00
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (io_clk_freerun_00 rise@10.000ns - io_clk_freerun_00 rise@0.000ns)
  Data Path Delay:        1.222ns  (logic 0.367ns (30.033%)  route 0.855ns (69.967%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.348ns = ( 13.348 - 10.000 ) 
    Source Clock Delay      (SCD):    3.690ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock io_clk_freerun_00 rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.683     0.783 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.833    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.833 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     1.155    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.306 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      2.384     3.690    boundary                            level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_00/inst/s_axi_aclk
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_00/inst/s_axi_bvalid_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     3.769 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_00/inst/s_axi_bvalid_reg/Q
                         net (fo=2, unplaced)         0.154     3.923    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_bvalid[0]
                         LUT6 (Prop_LUT6_I0_O)        0.149     4.072 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_2/O
                         net (fo=2, unplaced)         0.185     4.257    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_bvalid_0_sn_1
                         LUT6 (Prop_LUT6_I5_O)        0.035     4.292 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.185     4.477    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid_0_sn_1
                         LUT5 (Prop_LUT5_I4_O)        0.069     4.546 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=3, unplaced)         0.191     4.737    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/m_axi_bvalid
                         LUT4 (Prop_LUT4_I1_O)        0.035     4.772 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/src_state_inferred__0/i_/O
                         net (fo=2, unplaced)         0.140     4.912    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/src_state_inferred__0/i__n_0
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/FSM_sequential_src_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock io_clk_freerun_00 rise edge)
                                                     10.000    10.000 r                                      
    G17                                               0.000    10.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079    10.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.573    10.652 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.692    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.692 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    10.978    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    11.109 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      2.239    13.348    boundary                            level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/out
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/FSM_sequential_src_state_reg[1]/C
                         clock pessimism              0.197    13.545                                            
                         clock uncertainty           -0.035    13.510                                            
                         FDRE (Setup_FDRE_C_CE)      -0.060    13.450    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/FSM_sequential_src_state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.450                                            
                         arrival time                          -4.912                                            
  -------------------------------------------------------------------
                         slack                                  8.538                                            

Slack (MET) :             8.554ns  (required time - arrival time)
  Source:                 level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_awready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by io_clk_freerun_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/FSM_sequential_dest_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by io_clk_freerun_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             io_clk_freerun_00
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (io_clk_freerun_00 rise@10.000ns - io_clk_freerun_00 rise@0.000ns)
  Data Path Delay:        1.206ns  (logic 0.333ns (27.612%)  route 0.873ns (72.388%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.348ns = ( 13.348 - 10.000 ) 
    Source Clock Delay      (SCD):    3.690ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock io_clk_freerun_00 rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.683     0.783 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.833    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.833 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     1.155    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.306 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      2.384     3.690    boundary                            level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/aclk
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_awready_i_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     3.769 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_awready_i_reg/Q
                         net (fo=4, unplaced)         0.166     3.935    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/mi_wready[0]
                         LUT6 (Prop_LUT6_I0_O)        0.149     4.084 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=2, unplaced)         0.185     4.269    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_awready_i_reg_0
                         LUT6 (Prop_LUT6_I5_O)        0.035     4.304 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, unplaced)         0.191     4.495    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
                         LUT5 (Prop_LUT5_I4_O)        0.035     4.530 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, unplaced)         0.191     4.721    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/m_axi_wready
                         LUT5 (Prop_LUT5_I3_O)        0.035     4.756 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/dest_state/O
                         net (fo=2, unplaced)         0.140     4.896    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/dest_state_n_0
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/FSM_sequential_dest_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock io_clk_freerun_00 rise edge)
                                                     10.000    10.000 r                                      
    G17                                               0.000    10.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079    10.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.573    10.652 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.692    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.692 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    10.978    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    11.109 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      2.239    13.348    boundary                            level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/dest_ack_reg_0
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/FSM_sequential_dest_state_reg[0]/C
                         clock pessimism              0.197    13.545                                            
                         clock uncertainty           -0.035    13.510                                            
                         FDRE (Setup_FDRE_C_CE)      -0.060    13.450    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/FSM_sequential_dest_state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.450                                            
                         arrival time                          -4.896                                            
  -------------------------------------------------------------------
                         slack                                  8.554                                            

Slack (MET) :             8.554ns  (required time - arrival time)
  Source:                 level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_awready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by io_clk_freerun_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/FSM_sequential_dest_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by io_clk_freerun_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             io_clk_freerun_00
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (io_clk_freerun_00 rise@10.000ns - io_clk_freerun_00 rise@0.000ns)
  Data Path Delay:        1.206ns  (logic 0.333ns (27.612%)  route 0.873ns (72.388%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.348ns = ( 13.348 - 10.000 ) 
    Source Clock Delay      (SCD):    3.690ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock io_clk_freerun_00 rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.683     0.783 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.833    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.833 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     1.155    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.306 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      2.384     3.690    boundary                            level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/aclk
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_awready_i_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     3.769 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_awready_i_reg/Q
                         net (fo=4, unplaced)         0.166     3.935    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/mi_wready[0]
                         LUT6 (Prop_LUT6_I0_O)        0.149     4.084 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=2, unplaced)         0.185     4.269    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_awready_i_reg_0
                         LUT6 (Prop_LUT6_I5_O)        0.035     4.304 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, unplaced)         0.191     4.495    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
                         LUT5 (Prop_LUT5_I4_O)        0.035     4.530 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, unplaced)         0.191     4.721    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/m_axi_wready
                         LUT5 (Prop_LUT5_I3_O)        0.035     4.756 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/dest_state/O
                         net (fo=2, unplaced)         0.140     4.896    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/dest_state_n_0
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/FSM_sequential_dest_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock io_clk_freerun_00 rise edge)
                                                     10.000    10.000 r                                      
    G17                                               0.000    10.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079    10.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.573    10.652 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.692    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.692 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    10.978    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    11.109 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      2.239    13.348    boundary                            level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/dest_ack_reg_0
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/FSM_sequential_dest_state_reg[1]/C
                         clock pessimism              0.197    13.545                                            
                         clock uncertainty           -0.035    13.510                                            
                         FDRE (Setup_FDRE_C_CE)      -0.060    13.450    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/FSM_sequential_dest_state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.450                                            
                         arrival time                          -4.896                                            
  -------------------------------------------------------------------
                         slack                                  8.554                                            

Slack (MET) :             8.648ns  (required time - arrival time)
  Source:                 level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by io_clk_freerun_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by io_clk_freerun_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             io_clk_freerun_00
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (io_clk_freerun_00 rise@10.000ns - io_clk_freerun_00 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.332ns (30.237%)  route 0.766ns (69.763%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.348ns = ( 13.348 - 10.000 ) 
    Source Clock Delay      (SCD):    3.690ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock io_clk_freerun_00 rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.683     0.783 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.833    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.833 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     1.155    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.306 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      2.384     3.690    boundary                            level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[18]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     3.769 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[18]/Q
                         net (fo=9, unplaced)         0.185     3.954    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/Q[17]
                         LUT6 (Prop_LUT6_I0_O)        0.149     4.103 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_hot[4]_i_3/O
                         net (fo=2, unplaced)         0.185     4.288    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_hot[4]_i_3_n_0
                         LUT4 (Prop_LUT4_I3_O)        0.069     4.357 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_hot[4]_i_2/O
                         net (fo=7, unplaced)         0.210     4.567    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_hot[4]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.035     4.602 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_enc[1]_i_1/O
                         net (fo=2, unplaced)         0.186     4.788    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst_n_3
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock io_clk_freerun_00 rise edge)
                                                     10.000    10.000 r                                      
    G17                                               0.000    10.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079    10.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.573    10.652 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.692    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.692 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    10.978    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    11.109 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      2.239    13.348    boundary                            level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                         clock pessimism              0.197    13.545                                            
                         clock uncertainty           -0.035    13.510                                            
                         FDRE (Setup_FDRE_C_R)       -0.074    13.436    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]
  -------------------------------------------------------------------
                         required time                         13.436                                            
                         arrival time                          -4.788                                            
  -------------------------------------------------------------------
                         slack                                  8.648                                            

Slack (MET) :             8.648ns  (required time - arrival time)
  Source:                 level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by io_clk_freerun_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by io_clk_freerun_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             io_clk_freerun_00
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (io_clk_freerun_00 rise@10.000ns - io_clk_freerun_00 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.332ns (30.237%)  route 0.766ns (69.763%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.348ns = ( 13.348 - 10.000 ) 
    Source Clock Delay      (SCD):    3.690ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock io_clk_freerun_00 rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.683     0.783 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.833    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.833 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     1.155    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.306 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      2.384     3.690    boundary                            level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[18]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     3.769 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[18]/Q
                         net (fo=9, unplaced)         0.185     3.954    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/Q[17]
                         LUT6 (Prop_LUT6_I0_O)        0.149     4.103 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_hot[4]_i_3/O
                         net (fo=2, unplaced)         0.185     4.288    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_hot[4]_i_3_n_0
                         LUT4 (Prop_LUT4_I3_O)        0.069     4.357 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_hot[4]_i_2/O
                         net (fo=7, unplaced)         0.210     4.567    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_hot[4]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.035     4.602 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_enc[1]_i_1/O
                         net (fo=2, unplaced)         0.186     4.788    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst_n_3
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock io_clk_freerun_00 rise edge)
                                                     10.000    10.000 r                                      
    G17                                               0.000    10.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079    10.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.573    10.652 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.692    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.692 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    10.978    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    11.109 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      2.239    13.348    boundary                            level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                         clock pessimism              0.197    13.545                                            
                         clock uncertainty           -0.035    13.510                                            
                         FDRE (Setup_FDRE_C_R)       -0.074    13.436    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]
  -------------------------------------------------------------------
                         required time                         13.436                                            
                         arrival time                          -4.788                                            
  -------------------------------------------------------------------
                         slack                                  8.648                                            

Slack (MET) :             8.686ns  (required time - arrival time)
  Source:                 level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by io_clk_freerun_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by io_clk_freerun_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             io_clk_freerun_00
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (io_clk_freerun_00 rise@10.000ns - io_clk_freerun_00 rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.332ns (31.321%)  route 0.728ns (68.679%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.348ns = ( 13.348 - 10.000 ) 
    Source Clock Delay      (SCD):    3.690ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock io_clk_freerun_00 rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.683     0.783 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.833    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.833 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     1.155    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.306 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      2.384     3.690    boundary                            level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     3.769 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_reg/Q
                         net (fo=5, unplaced)         0.172     3.941    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/sr_rvalid
                         LUT6 (Prop_LUT6_I0_O)        0.149     4.090 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_ready_d[1]_i_6/O
                         net (fo=1, unplaced)         0.185     4.275    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]_1
                         LUT6 (Prop_LUT6_I5_O)        0.035     4.310 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[1]_i_3/O
                         net (fo=2, unplaced)         0.185     4.495    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[1]_i_3_n_0
                         LUT2 (Prop_LUT2_I0_O)        0.069     4.564 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[1]_i_1__0/O
                         net (fo=2, unplaced)         0.186     4.750    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/SR[0]
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[0]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock io_clk_freerun_00 rise edge)
                                                     10.000    10.000 r                                      
    G17                                               0.000    10.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079    10.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.573    10.652 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.692    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.692 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    10.978    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    11.109 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      2.239    13.348    boundary                            level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/aclk
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[0]/C
                         clock pessimism              0.197    13.545                                            
                         clock uncertainty           -0.035    13.510                                            
                         FDRE (Setup_FDRE_C_R)       -0.074    13.436    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[0]
  -------------------------------------------------------------------
                         required time                         13.436                                            
                         arrival time                          -4.750                                            
  -------------------------------------------------------------------
                         slack                                  8.686                                            

Slack (MET) :             8.686ns  (required time - arrival time)
  Source:                 level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by io_clk_freerun_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by io_clk_freerun_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             io_clk_freerun_00
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (io_clk_freerun_00 rise@10.000ns - io_clk_freerun_00 rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.332ns (31.321%)  route 0.728ns (68.679%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.348ns = ( 13.348 - 10.000 ) 
    Source Clock Delay      (SCD):    3.690ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock io_clk_freerun_00 rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.683     0.783 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.833    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.833 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     1.155    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.306 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      2.384     3.690    boundary                            level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     3.769 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_reg/Q
                         net (fo=5, unplaced)         0.172     3.941    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/sr_rvalid
                         LUT6 (Prop_LUT6_I0_O)        0.149     4.090 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_ready_d[1]_i_6/O
                         net (fo=1, unplaced)         0.185     4.275    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]_1
                         LUT6 (Prop_LUT6_I5_O)        0.035     4.310 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[1]_i_3/O
                         net (fo=2, unplaced)         0.185     4.495    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[1]_i_3_n_0
                         LUT2 (Prop_LUT2_I0_O)        0.069     4.564 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[1]_i_1__0/O
                         net (fo=2, unplaced)         0.186     4.750    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/SR[0]
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[1]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock io_clk_freerun_00 rise edge)
                                                     10.000    10.000 r                                      
    G17                                               0.000    10.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079    10.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.573    10.652 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.692    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.692 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    10.978    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    11.109 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      2.239    13.348    boundary                            level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/aclk
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[1]/C
                         clock pessimism              0.197    13.545                                            
                         clock uncertainty           -0.035    13.510                                            
                         FDRE (Setup_FDRE_C_R)       -0.074    13.436    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[1]
  -------------------------------------------------------------------
                         required time                         13.436                                            
                         arrival time                          -4.750                                            
  -------------------------------------------------------------------
                         slack                                  8.686                                            

Slack (MET) :             8.690ns  (required time - arrival time)
  Source:                 level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_awready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by io_clk_freerun_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by io_clk_freerun_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             io_clk_freerun_00
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (io_clk_freerun_00 rise@10.000ns - io_clk_freerun_00 rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.430ns (37.229%)  route 0.725ns (62.771%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.348ns = ( 13.348 - 10.000 ) 
    Source Clock Delay      (SCD):    3.690ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock io_clk_freerun_00 rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.683     0.783 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.833    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.833 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     1.155    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.306 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      2.384     3.690    boundary                            level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/aclk
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_awready_i_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     3.769 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_awready_i_reg/Q
                         net (fo=4, unplaced)         0.166     3.935    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/mi_wready[0]
                         LUT6 (Prop_LUT6_I0_O)        0.149     4.084 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=2, unplaced)         0.185     4.269    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_inv_i_2_0
                         LUT6 (Prop_LUT6_I1_O)        0.035     4.304 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_inv_i_3/O
                         net (fo=1, unplaced)         0.141     4.445    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_inv_i_3_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.098     4.543 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_inv_i_2/O
                         net (fo=2, unplaced)         0.185     4.728    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_inv_i_2_n_0
                         LUT3 (Prop_LUT3_I2_O)        0.069     4.797 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_1/O
                         net (fo=1, unplaced)         0.048     4.845    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_1_n_0
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock io_clk_freerun_00 rise edge)
                                                     10.000    10.000 r                                      
    G17                                               0.000    10.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079    10.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.573    10.652 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.692    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.692 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    10.978    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    11.109 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      2.239    13.348    boundary                            level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/C
                         clock pessimism              0.197    13.545                                            
                         clock uncertainty           -0.035    13.510                                            
                         FDRE (Setup_FDRE_C_D)        0.025    13.535    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         13.535                                            
                         arrival time                          -4.845                                            
  -------------------------------------------------------------------
                         slack                                  8.690                                            

Slack (MET) :             8.704ns  (required time - arrival time)
  Source:                 level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_awready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by io_clk_freerun_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by io_clk_freerun_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             io_clk_freerun_00
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (io_clk_freerun_00 rise@10.000ns - io_clk_freerun_00 rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.353ns (33.877%)  route 0.689ns (66.123%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.348ns = ( 13.348 - 10.000 ) 
    Source Clock Delay      (SCD):    3.690ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock io_clk_freerun_00 rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.683     0.783 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.833    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.833 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     1.155    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.306 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      2.384     3.690    boundary                            level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/aclk
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_awready_i_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     3.769 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_awready_i_reg/Q
                         net (fo=4, unplaced)         0.166     3.935    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/mi_wready[0]
                         LUT6 (Prop_LUT6_I0_O)        0.149     4.084 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=2, unplaced)         0.185     4.269    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_awready_i_reg_0
                         LUT6 (Prop_LUT6_I5_O)        0.035     4.304 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, unplaced)         0.146     4.450    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]_0
                         LUT6 (Prop_LUT6_I1_O)        0.090     4.540 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_1/O
                         net (fo=3, unplaced)         0.192     4.732    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_1_n_0
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock io_clk_freerun_00 rise edge)
                                                     10.000    10.000 r                                      
    G17                                               0.000    10.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079    10.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.573    10.652 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.692    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.692 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    10.978    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    11.109 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      2.239    13.348    boundary                            level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/aclk
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/C
                         clock pessimism              0.197    13.545                                            
                         clock uncertainty           -0.035    13.510                                            
                         FDRE (Setup_FDRE_C_R)       -0.074    13.436    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]
  -------------------------------------------------------------------
                         required time                         13.436                                            
                         arrival time                          -4.732                                            
  -------------------------------------------------------------------
                         slack                                  8.704                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.083ns  (arrival time - required time)
  Source:                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][13]/C
                            (rising edge-triggered cell FDCE clocked by io_clk_freerun_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][13]/D
                            (rising edge-triggered cell FDCE clocked by io_clk_freerun_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             io_clk_freerun_00
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (io_clk_freerun_00 rise@0.000ns - io_clk_freerun_00 rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.056ns (51.852%)  route 0.052ns (48.148%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock io_clk_freerun_00 rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     0.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.349     0.428 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.468    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.468 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.612    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.701 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      1.324     2.025    boundary                            level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/test_clk3
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][13]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDCE (Prop_FDCE_C_Q)         0.039     2.064 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][13]/Q
                         net (fo=2, unplaced)         0.045     2.109    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][13]
                         CARRY8 (Prop_CARRY8_S[5]_O[5])
                                                      0.017     2.126 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][8]_i_1/O[5]
                         net (fo=1, unplaced)         0.007     2.133    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][8]_i_1_n_10
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][13]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock io_clk_freerun_00 rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.554 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.604    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.604 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.180     0.784    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.884 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      1.469     2.353    boundary                            level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/test_clk3
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][13]/C
                         clock pessimism             -0.183     2.170                                            
                         FDCE (Hold_FDCE_C_D)         0.046     2.216    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][13]
  -------------------------------------------------------------------
                         required time                         -2.216                                            
                         arrival time                           2.133                                            
  -------------------------------------------------------------------
                         slack                                 -0.083                                            

Slack (VIOLATED) :        -0.083ns  (arrival time - required time)
  Source:                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][21]/C
                            (rising edge-triggered cell FDCE clocked by io_clk_freerun_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][21]/D
                            (rising edge-triggered cell FDCE clocked by io_clk_freerun_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             io_clk_freerun_00
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (io_clk_freerun_00 rise@0.000ns - io_clk_freerun_00 rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.056ns (51.852%)  route 0.052ns (48.148%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock io_clk_freerun_00 rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     0.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.349     0.428 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.468    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.468 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.612    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.701 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      1.324     2.025    boundary                            level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/test_clk3
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][21]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDCE (Prop_FDCE_C_Q)         0.039     2.064 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][21]/Q
                         net (fo=2, unplaced)         0.045     2.109    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][21]
                         CARRY8 (Prop_CARRY8_S[5]_O[5])
                                                      0.017     2.126 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][16]_i_1/O[5]
                         net (fo=1, unplaced)         0.007     2.133    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][16]_i_1_n_10
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][21]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock io_clk_freerun_00 rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.554 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.604    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.604 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.180     0.784    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.884 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      1.469     2.353    boundary                            level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/test_clk3
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][21]/C
                         clock pessimism             -0.183     2.170                                            
                         FDCE (Hold_FDCE_C_D)         0.046     2.216    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][21]
  -------------------------------------------------------------------
                         required time                         -2.216                                            
                         arrival time                           2.133                                            
  -------------------------------------------------------------------
                         slack                                 -0.083                                            

Slack (VIOLATED) :        -0.083ns  (arrival time - required time)
  Source:                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][29]/C
                            (rising edge-triggered cell FDCE clocked by io_clk_freerun_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][29]/D
                            (rising edge-triggered cell FDCE clocked by io_clk_freerun_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             io_clk_freerun_00
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (io_clk_freerun_00 rise@0.000ns - io_clk_freerun_00 rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.056ns (51.852%)  route 0.052ns (48.148%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock io_clk_freerun_00 rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     0.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.349     0.428 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.468    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.468 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.612    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.701 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      1.324     2.025    boundary                            level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/test_clk3
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][29]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDCE (Prop_FDCE_C_Q)         0.039     2.064 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][29]/Q
                         net (fo=2, unplaced)         0.045     2.109    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][29]
                         CARRY8 (Prop_CARRY8_S[5]_O[5])
                                                      0.017     2.126 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][24]_i_1/O[5]
                         net (fo=1, unplaced)         0.007     2.133    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][24]_i_1_n_10
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][29]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock io_clk_freerun_00 rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.554 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.604    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.604 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.180     0.784    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.884 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      1.469     2.353    boundary                            level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/test_clk3
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][29]/C
                         clock pessimism             -0.183     2.170                                            
                         FDCE (Hold_FDCE_C_D)         0.046     2.216    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][29]
  -------------------------------------------------------------------
                         required time                         -2.216                                            
                         arrival time                           2.133                                            
  -------------------------------------------------------------------
                         slack                                 -0.083                                            

Slack (VIOLATED) :        -0.083ns  (arrival time - required time)
  Source:                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][5]/C
                            (rising edge-triggered cell FDCE clocked by io_clk_freerun_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][5]/D
                            (rising edge-triggered cell FDCE clocked by io_clk_freerun_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             io_clk_freerun_00
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (io_clk_freerun_00 rise@0.000ns - io_clk_freerun_00 rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.056ns (51.852%)  route 0.052ns (48.148%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock io_clk_freerun_00 rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     0.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.349     0.428 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.468    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.468 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.612    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.701 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      1.324     2.025    boundary                            level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/test_clk3
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][5]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDCE (Prop_FDCE_C_Q)         0.039     2.064 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][5]/Q
                         net (fo=2, unplaced)         0.045     2.109    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][5]
                         CARRY8 (Prop_CARRY8_S[5]_O[5])
                                                      0.017     2.126 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][0]_i_2/O[5]
                         net (fo=1, unplaced)         0.007     2.133    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][0]_i_2_n_10
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][5]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock io_clk_freerun_00 rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.554 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.604    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.604 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.180     0.784    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.884 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      1.469     2.353    boundary                            level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/test_clk3
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][5]/C
                         clock pessimism             -0.183     2.170                                            
                         FDCE (Hold_FDCE_C_D)         0.046     2.216    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][5]
  -------------------------------------------------------------------
                         required time                         -2.216                                            
                         arrival time                           2.133                                            
  -------------------------------------------------------------------
                         slack                                 -0.083                                            

Slack (VIOLATED) :        -0.082ns  (arrival time - required time)
  Source:                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][10]/C
                            (rising edge-triggered cell FDCE clocked by io_clk_freerun_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][10]/D
                            (rising edge-triggered cell FDCE clocked by io_clk_freerun_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             io_clk_freerun_00
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (io_clk_freerun_00 rise@0.000ns - io_clk_freerun_00 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.056ns (51.376%)  route 0.053ns (48.624%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock io_clk_freerun_00 rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     0.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.349     0.428 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.468    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.468 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.612    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.701 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      1.324     2.025    boundary                            level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/test_clk3
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][10]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDCE (Prop_FDCE_C_Q)         0.039     2.064 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][10]/Q
                         net (fo=2, unplaced)         0.046     2.110    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][10]
                         CARRY8 (Prop_CARRY8_S[2]_O[2])
                                                      0.017     2.127 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][8]_i_1/O[2]
                         net (fo=1, unplaced)         0.007     2.134    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][8]_i_1_n_13
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][10]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock io_clk_freerun_00 rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.554 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.604    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.604 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.180     0.784    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.884 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      1.469     2.353    boundary                            level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/test_clk3
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][10]/C
                         clock pessimism             -0.183     2.170                                            
                         FDCE (Hold_FDCE_C_D)         0.046     2.216    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][10]
  -------------------------------------------------------------------
                         required time                         -2.216                                            
                         arrival time                           2.134                                            
  -------------------------------------------------------------------
                         slack                                 -0.082                                            

Slack (VIOLATED) :        -0.082ns  (arrival time - required time)
  Source:                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][18]/C
                            (rising edge-triggered cell FDCE clocked by io_clk_freerun_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][18]/D
                            (rising edge-triggered cell FDCE clocked by io_clk_freerun_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             io_clk_freerun_00
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (io_clk_freerun_00 rise@0.000ns - io_clk_freerun_00 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.056ns (51.376%)  route 0.053ns (48.624%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock io_clk_freerun_00 rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     0.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.349     0.428 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.468    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.468 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.612    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.701 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      1.324     2.025    boundary                            level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/test_clk3
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][18]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDCE (Prop_FDCE_C_Q)         0.039     2.064 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][18]/Q
                         net (fo=2, unplaced)         0.046     2.110    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][18]
                         CARRY8 (Prop_CARRY8_S[2]_O[2])
                                                      0.017     2.127 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][16]_i_1/O[2]
                         net (fo=1, unplaced)         0.007     2.134    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][16]_i_1_n_13
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][18]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock io_clk_freerun_00 rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.554 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.604    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.604 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.180     0.784    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.884 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      1.469     2.353    boundary                            level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/test_clk3
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][18]/C
                         clock pessimism             -0.183     2.170                                            
                         FDCE (Hold_FDCE_C_D)         0.046     2.216    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][18]
  -------------------------------------------------------------------
                         required time                         -2.216                                            
                         arrival time                           2.134                                            
  -------------------------------------------------------------------
                         slack                                 -0.082                                            

Slack (VIOLATED) :        -0.082ns  (arrival time - required time)
  Source:                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][26]/C
                            (rising edge-triggered cell FDCE clocked by io_clk_freerun_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][26]/D
                            (rising edge-triggered cell FDCE clocked by io_clk_freerun_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             io_clk_freerun_00
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (io_clk_freerun_00 rise@0.000ns - io_clk_freerun_00 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.056ns (51.376%)  route 0.053ns (48.624%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock io_clk_freerun_00 rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     0.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.349     0.428 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.468    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.468 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.612    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.701 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      1.324     2.025    boundary                            level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/test_clk3
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][26]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDCE (Prop_FDCE_C_Q)         0.039     2.064 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][26]/Q
                         net (fo=2, unplaced)         0.046     2.110    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][26]
                         CARRY8 (Prop_CARRY8_S[2]_O[2])
                                                      0.017     2.127 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][24]_i_1/O[2]
                         net (fo=1, unplaced)         0.007     2.134    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][24]_i_1_n_13
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][26]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock io_clk_freerun_00 rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.554 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.604    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.604 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.180     0.784    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.884 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      1.469     2.353    boundary                            level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/test_clk3
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][26]/C
                         clock pessimism             -0.183     2.170                                            
                         FDCE (Hold_FDCE_C_D)         0.046     2.216    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][26]
  -------------------------------------------------------------------
                         required time                         -2.216                                            
                         arrival time                           2.134                                            
  -------------------------------------------------------------------
                         slack                                 -0.082                                            

Slack (VIOLATED) :        -0.082ns  (arrival time - required time)
  Source:                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][2]/C
                            (rising edge-triggered cell FDCE clocked by io_clk_freerun_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][2]/D
                            (rising edge-triggered cell FDCE clocked by io_clk_freerun_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             io_clk_freerun_00
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (io_clk_freerun_00 rise@0.000ns - io_clk_freerun_00 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.056ns (51.376%)  route 0.053ns (48.624%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock io_clk_freerun_00 rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     0.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.349     0.428 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.468    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.468 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.612    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.701 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      1.324     2.025    boundary                            level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/test_clk3
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][2]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDCE (Prop_FDCE_C_Q)         0.039     2.064 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][2]/Q
                         net (fo=2, unplaced)         0.046     2.110    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][2]
                         CARRY8 (Prop_CARRY8_S[2]_O[2])
                                                      0.017     2.127 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][0]_i_2/O[2]
                         net (fo=1, unplaced)         0.007     2.134    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][0]_i_2_n_13
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][2]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock io_clk_freerun_00 rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.554 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.604    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.604 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.180     0.784    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.884 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      1.469     2.353    boundary                            level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/test_clk3
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][2]/C
                         clock pessimism             -0.183     2.170                                            
                         FDCE (Hold_FDCE_C_D)         0.046     2.216    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][2]
  -------------------------------------------------------------------
                         required time                         -2.216                                            
                         arrival time                           2.134                                            
  -------------------------------------------------------------------
                         slack                                 -0.082                                            

Slack (VIOLATED) :        -0.081ns  (arrival time - required time)
  Source:                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk/inst/ref_clk_cntr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by io_clk_freerun_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk/inst/ref_clk_cntr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by io_clk_freerun_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             io_clk_freerun_00
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (io_clk_freerun_00 rise@0.000ns - io_clk_freerun_00 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.056ns (50.909%)  route 0.054ns (49.091%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock io_clk_freerun_00 rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     0.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.349     0.428 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.468    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.468 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.612    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.701 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      1.324     2.025    boundary                            level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk/inst/s_axi_aclk
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk/inst/ref_clk_cntr_reg[13]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     2.064 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk/inst/ref_clk_cntr_reg[13]/Q
                         net (fo=3, unplaced)         0.047     2.111    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk/inst/ref_clk_cntr_reg[13]
                         CARRY8 (Prop_CARRY8_S[5]_O[5])
                                                      0.017     2.128 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk/inst/ref_clk_cntr_reg[8]_i_1/O[5]
                         net (fo=1, unplaced)         0.007     2.135    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk/inst/ref_clk_cntr_reg[8]_i_1_n_10
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk/inst/ref_clk_cntr_reg[13]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock io_clk_freerun_00 rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.554 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.604    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.604 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.180     0.784    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.884 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      1.469     2.353    boundary                            level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk/inst/s_axi_aclk
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk/inst/ref_clk_cntr_reg[13]/C
                         clock pessimism             -0.183     2.170                                            
                         FDRE (Hold_FDRE_C_D)         0.046     2.216    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk/inst/ref_clk_cntr_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.216                                            
                         arrival time                           2.135                                            
  -------------------------------------------------------------------
                         slack                                 -0.081                                            

Slack (VIOLATED) :        -0.081ns  (arrival time - required time)
  Source:                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk/inst/ref_clk_cntr_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by io_clk_freerun_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk/inst/ref_clk_cntr_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by io_clk_freerun_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             io_clk_freerun_00
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (io_clk_freerun_00 rise@0.000ns - io_clk_freerun_00 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.056ns (50.909%)  route 0.054ns (49.091%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock io_clk_freerun_00 rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     0.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.349     0.428 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.468    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.468 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.612    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.701 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      1.324     2.025    boundary                            level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk/inst/s_axi_aclk
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk/inst/ref_clk_cntr_reg[21]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     2.064 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk/inst/ref_clk_cntr_reg[21]/Q
                         net (fo=3, unplaced)         0.047     2.111    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk/inst/ref_clk_cntr_reg[21]
                         CARRY8 (Prop_CARRY8_S[5]_O[5])
                                                      0.017     2.128 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk/inst/ref_clk_cntr_reg[16]_i_1/O[5]
                         net (fo=1, unplaced)         0.007     2.135    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk/inst/ref_clk_cntr_reg[16]_i_1_n_10
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk/inst/ref_clk_cntr_reg[21]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock io_clk_freerun_00 rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.554 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.604    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.604 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.180     0.784    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.884 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      1.469     2.353    boundary                            level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk/inst/s_axi_aclk
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk/inst/ref_clk_cntr_reg[21]/C
                         clock pessimism             -0.183     2.170                                            
                         FDRE (Hold_FDRE_C_D)         0.046     2.216    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk/inst/ref_clk_cntr_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.216                                            
                         arrival time                           2.135                                            
  -------------------------------------------------------------------
                         slack                                 -0.081                                            





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         io_clk_freerun_00
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { io_clk_freerun_00_clk_p }

Check Type        Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     HBM_REF_CLK/REF_CLK  n/a            2.220         10.000      7.780                        level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_REF_CLK_INST/REF_CLK
Min Period        n/a     BUFGCE_DIV/I         n/a            1.290         10.000      8.710      BUFGCE_DIV_X0Y16  level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/I
Min Period        n/a     MMCME4_ADV/CLKIN1    n/a            1.071         10.000      8.929      MMCM_X0Y0         level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1
Min Period        n/a     MMCME4_ADV/CLKIN1    n/a            1.071         10.000      8.929                        level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1
Min Period        n/a     MMCME4_ADV/CLKIN1    n/a            1.071         10.000      8.929                        level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1
Min Period        n/a     SRL16E/CLK           n/a            1.064         10.000      8.936                        level0_i/ulp/proc_sys_reset_freerun_slr0/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK           n/a            1.064         10.000      8.936                        level0_i/ulp/proc_sys_reset_freerun_slr1/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK           n/a            1.064         10.000      8.936                        level0_i/ulp/ulp_ucs/inst/frequency_counters/psreset_aclk_freerun/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     FDRE/C               n/a            0.550         10.000      9.450                        level0_i/ulp/proc_sys_reset_freerun_slr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C               n/a            0.550         10.000      9.450                        level0_i/ulp/proc_sys_reset_freerun_slr0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Max Period        n/a     MMCME4_ADV/CLKIN1    n/a            100.000       10.000      90.000     MMCM_X0Y0         level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1    n/a            100.000       10.000      90.000                       level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1    n/a            100.000       10.000      90.000                       level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1    n/a            3.000         5.000       2.000      MMCM_X0Y0         level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1    n/a            3.000         5.000       2.000      MMCM_X0Y0         level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1    n/a            3.000         5.000       2.000                        level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1    n/a            3.000         5.000       2.000                        level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1    n/a            3.000         5.000       2.000                        level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1    n/a            3.000         5.000       2.000                        level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    HBM_REF_CLK/REF_CLK  n/a            1.110         5.000       3.890                        level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_REF_CLK_INST/REF_CLK
Low Pulse Width   Fast    HBM_REF_CLK/REF_CLK  n/a            1.110         5.000       3.890                        level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_REF_CLK_INST/REF_CLK
Low Pulse Width   Slow    SRL16E/CLK           n/a            0.532         5.000       4.468                        level0_i/ulp/proc_sys_reset_freerun_slr0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK           n/a            0.532         5.000       4.468                        level0_i/ulp/proc_sys_reset_freerun_slr0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    MMCME4_ADV/CLKIN1    n/a            3.000         5.000       2.000      MMCM_X0Y0         level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1    n/a            3.000         5.000       2.000      MMCM_X0Y0         level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1    n/a            3.000         5.000       2.000                        level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1    n/a            3.000         5.000       2.000                        level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1    n/a            3.000         5.000       2.000                        level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1    n/a            3.000         5.000       2.000                        level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    HBM_REF_CLK/REF_CLK  n/a            1.110         5.000       3.890                        level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_REF_CLK_INST/REF_CLK
High Pulse Width  Fast    HBM_REF_CLK/REF_CLK  n/a            1.110         5.000       3.890                        level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_REF_CLK_INST/REF_CLK
High Pulse Width  Slow    SRL16E/CLK           n/a            0.532         5.000       4.468                        level0_i/ulp/proc_sys_reset_freerun_slr0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK           n/a            0.532         5.000       4.468                        level0_i/ulp/proc_sys_reset_freerun_slr0/U0/EXT_LPF/POR_SRL_I/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_kernel_00_unbuffered_net
  To Clock:  clk_kernel_00_unbuffered_net

Setup :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
Hold  :        24398  Failing Endpoints,  Worst Slack       -0.105ns,  Total Violation    -1251.465ns
PW    :            0  Failing Endpoints,  Worst Slack        0.967ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Gate_Fast_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/CE
                            (rising edge-triggered cell BUFGCE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_kernel_00_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_kernel_00_unbuffered_net rise@3.333ns - clk_kernel_00_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.079ns (21.884%)  route 0.282ns (78.116%))
  Logic Levels:           0  
  Clock Path Skew:        -2.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.154ns = ( 7.487 - 3.333 ) 
    Source Clock Delay      (SCD):    6.373ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.683     0.783 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.833    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.833 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     1.155    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.306 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      2.384     3.690    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.563 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.198     3.761    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.789 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/ICCLK/O
                         net (fo=54, unplaced)        2.584     6.373    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_Int_Cont
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Gate_Fast_d1_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     6.452 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Gate_Fast_d1_reg/Q
                         net (fo=1, unplaced)         0.282     6.734    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Gate_Fast_d1
                         BUFGCE                                       r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/CE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      3.333     3.333 r                                      
    G17                                               0.000     3.333 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     3.412    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.573     3.985 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.025    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.025 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.311    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     4.442 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      2.239     6.681    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.311 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.176     7.487    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
                         BUFGCE                                       r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/I
                         clock pessimism             -0.415     7.072                                            
                         clock uncertainty           -0.058     7.014                                            
                         BUFGCE (Setup_BUFGCE_I_CE)
                                                     -0.059     6.955    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK
  -------------------------------------------------------------------
                         required time                          6.955                                            
                         arrival time                          -6.734                                            
  -------------------------------------------------------------------
                         slack                                  0.221                                            

Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_0/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_kernel_00_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_kernel_00_unbuffered_net rise@3.333ns - clk_kernel_00_unbuffered_net rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 1.228ns (52.367%)  route 1.117ns (47.633%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.617ns = ( 9.950 - 3.333 ) 
    Source Clock Delay      (SCD):    6.373ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.683     0.783 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.833    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.833 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     1.155    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.306 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      2.384     3.690    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.563 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.198     3.761    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.789 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
                         net (fo=18688, unplaced)     2.584     6.373    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ap_clk
                         RAMB36E2                                     r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------------------------------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[1])
                                                      0.983     7.356 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_2/DOUTBDOUT[1]
                         net (fo=2, unplaced)         0.234     7.590    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/q1[5]
                         LUT4 (Prop_LUT4_I3_O)        0.035     7.625 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/outValue_fu_98[31]_i_7/O
                         net (fo=1, unplaced)         0.185     7.810    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/outValue_fu_98[31]_i_7_n_12
                         LUT6 (Prop_LUT6_I5_O)        0.035     7.845 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/outValue_fu_98[31]_i_3/O
                         net (fo=3, unplaced)         0.146     7.991    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/outValue_fu_98[31]_i_3_n_12
                         LUT6 (Prop_LUT6_I3_O)        0.090     8.081 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_0_i_23/O
                         net (fo=16, unplaced)        0.229     8.310    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/p_24_in
                         LUT6 (Prop_LUT6_I5_O)        0.035     8.345 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_0_i_22/O
                         net (fo=3, unplaced)         0.143     8.488    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_0_i_22_n_12
                         LUT6 (Prop_LUT6_I2_O)        0.050     8.538 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_0_i_14/O
                         net (fo=4, unplaced)         0.180     8.718    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_0_i_14_n_12
                         RAMB36E2                                     r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_0/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      3.333     3.333 r                                      
    G17                                               0.000     3.333 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     3.412    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.573     3.985 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.025    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.025 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.311    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     4.442 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      2.239     6.681    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.311 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.176     7.487    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.511 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
                         net (fo=18688, unplaced)     2.439     9.950    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ap_clk
                         RAMB36E2                                     r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_0/CLKBWRCLK
                         clock pessimism             -0.389     9.561                                            
                         clock uncertainty           -0.058     9.503                                            
                         RAMB36E2 (Setup_RAMB36E2_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.334     9.169    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_0
  -------------------------------------------------------------------
                         required time                          9.169                                            
                         arrival time                          -8.718                                            
  -------------------------------------------------------------------
                         slack                                  0.451                                            

Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_1/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_kernel_00_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_kernel_00_unbuffered_net rise@3.333ns - clk_kernel_00_unbuffered_net rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 1.228ns (52.367%)  route 1.117ns (47.633%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.617ns = ( 9.950 - 3.333 ) 
    Source Clock Delay      (SCD):    6.373ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.683     0.783 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.833    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.833 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     1.155    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.306 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      2.384     3.690    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.563 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.198     3.761    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.789 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
                         net (fo=18688, unplaced)     2.584     6.373    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ap_clk
                         RAMB36E2                                     r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------------------------------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[1])
                                                      0.983     7.356 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_2/DOUTBDOUT[1]
                         net (fo=2, unplaced)         0.234     7.590    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/q1[5]
                         LUT4 (Prop_LUT4_I3_O)        0.035     7.625 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/outValue_fu_98[31]_i_7/O
                         net (fo=1, unplaced)         0.185     7.810    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/outValue_fu_98[31]_i_7_n_12
                         LUT6 (Prop_LUT6_I5_O)        0.035     7.845 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/outValue_fu_98[31]_i_3/O
                         net (fo=3, unplaced)         0.146     7.991    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/outValue_fu_98[31]_i_3_n_12
                         LUT6 (Prop_LUT6_I3_O)        0.090     8.081 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_0_i_23/O
                         net (fo=16, unplaced)        0.229     8.310    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/p_24_in
                         LUT6 (Prop_LUT6_I5_O)        0.035     8.345 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_0_i_22/O
                         net (fo=3, unplaced)         0.143     8.488    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_0_i_22_n_12
                         LUT6 (Prop_LUT6_I2_O)        0.050     8.538 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_0_i_14/O
                         net (fo=4, unplaced)         0.180     8.718    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_0_i_14_n_12
                         RAMB36E2                                     r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_1/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      3.333     3.333 r                                      
    G17                                               0.000     3.333 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     3.412    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.573     3.985 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.025    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.025 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.311    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     4.442 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      2.239     6.681    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.311 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.176     7.487    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.511 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
                         net (fo=18688, unplaced)     2.439     9.950    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ap_clk
                         RAMB36E2                                     r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_1/CLKBWRCLK
                         clock pessimism             -0.389     9.561                                            
                         clock uncertainty           -0.058     9.503                                            
                         RAMB36E2 (Setup_RAMB36E2_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.334     9.169    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_1
  -------------------------------------------------------------------
                         required time                          9.169                                            
                         arrival time                          -8.718                                            
  -------------------------------------------------------------------
                         slack                                  0.451                                            

Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_2/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_kernel_00_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_kernel_00_unbuffered_net rise@3.333ns - clk_kernel_00_unbuffered_net rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 1.228ns (52.367%)  route 1.117ns (47.633%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.617ns = ( 9.950 - 3.333 ) 
    Source Clock Delay      (SCD):    6.373ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.683     0.783 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.833    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.833 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     1.155    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.306 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      2.384     3.690    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.563 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.198     3.761    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.789 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
                         net (fo=18688, unplaced)     2.584     6.373    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ap_clk
                         RAMB36E2                                     r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------------------------------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[1])
                                                      0.983     7.356 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_2/DOUTBDOUT[1]
                         net (fo=2, unplaced)         0.234     7.590    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/q1[5]
                         LUT4 (Prop_LUT4_I3_O)        0.035     7.625 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/outValue_fu_98[31]_i_7/O
                         net (fo=1, unplaced)         0.185     7.810    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/outValue_fu_98[31]_i_7_n_12
                         LUT6 (Prop_LUT6_I5_O)        0.035     7.845 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/outValue_fu_98[31]_i_3/O
                         net (fo=3, unplaced)         0.146     7.991    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/outValue_fu_98[31]_i_3_n_12
                         LUT6 (Prop_LUT6_I3_O)        0.090     8.081 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_0_i_23/O
                         net (fo=16, unplaced)        0.229     8.310    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/p_24_in
                         LUT6 (Prop_LUT6_I5_O)        0.035     8.345 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_0_i_22/O
                         net (fo=3, unplaced)         0.143     8.488    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_0_i_22_n_12
                         LUT6 (Prop_LUT6_I2_O)        0.050     8.538 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_0_i_14/O
                         net (fo=4, unplaced)         0.180     8.718    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_0_i_14_n_12
                         RAMB36E2                                     r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_2/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      3.333     3.333 r                                      
    G17                                               0.000     3.333 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     3.412    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.573     3.985 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.025    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.025 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.311    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     4.442 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      2.239     6.681    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.311 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.176     7.487    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.511 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
                         net (fo=18688, unplaced)     2.439     9.950    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ap_clk
                         RAMB36E2                                     r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_2/CLKBWRCLK
                         clock pessimism             -0.389     9.561                                            
                         clock uncertainty           -0.058     9.503                                            
                         RAMB36E2 (Setup_RAMB36E2_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.334     9.169    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_2
  -------------------------------------------------------------------
                         required time                          9.169                                            
                         arrival time                          -8.718                                            
  -------------------------------------------------------------------
                         slack                                  0.451                                            

Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_3/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_kernel_00_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_kernel_00_unbuffered_net rise@3.333ns - clk_kernel_00_unbuffered_net rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 1.228ns (52.367%)  route 1.117ns (47.633%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.617ns = ( 9.950 - 3.333 ) 
    Source Clock Delay      (SCD):    6.373ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.683     0.783 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.833    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.833 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     1.155    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.306 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      2.384     3.690    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.563 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.198     3.761    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.789 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
                         net (fo=18688, unplaced)     2.584     6.373    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ap_clk
                         RAMB36E2                                     r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------------------------------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[1])
                                                      0.983     7.356 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_2/DOUTBDOUT[1]
                         net (fo=2, unplaced)         0.234     7.590    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/q1[5]
                         LUT4 (Prop_LUT4_I3_O)        0.035     7.625 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/outValue_fu_98[31]_i_7/O
                         net (fo=1, unplaced)         0.185     7.810    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/outValue_fu_98[31]_i_7_n_12
                         LUT6 (Prop_LUT6_I5_O)        0.035     7.845 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/outValue_fu_98[31]_i_3/O
                         net (fo=3, unplaced)         0.146     7.991    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/outValue_fu_98[31]_i_3_n_12
                         LUT6 (Prop_LUT6_I3_O)        0.090     8.081 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_0_i_23/O
                         net (fo=16, unplaced)        0.229     8.310    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/p_24_in
                         LUT6 (Prop_LUT6_I5_O)        0.035     8.345 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_0_i_22/O
                         net (fo=3, unplaced)         0.143     8.488    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_0_i_22_n_12
                         LUT6 (Prop_LUT6_I2_O)        0.050     8.538 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_0_i_14/O
                         net (fo=4, unplaced)         0.180     8.718    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_0_i_14_n_12
                         RAMB36E2                                     r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_3/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      3.333     3.333 r                                      
    G17                                               0.000     3.333 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     3.412    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.573     3.985 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.025    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.025 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.311    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     4.442 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      2.239     6.681    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.311 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.176     7.487    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.511 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
                         net (fo=18688, unplaced)     2.439     9.950    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ap_clk
                         RAMB36E2                                     r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_3/CLKBWRCLK
                         clock pessimism             -0.389     9.561                                            
                         clock uncertainty           -0.058     9.503                                            
                         RAMB36E2 (Setup_RAMB36E2_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.334     9.169    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_3
  -------------------------------------------------------------------
                         required time                          9.169                                            
                         arrival time                          -8.718                                            
  -------------------------------------------------------------------
                         slack                                  0.451                                            

Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_kernel_00_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_kernel_00_unbuffered_net rise@3.333ns - clk_kernel_00_unbuffered_net rise@0.000ns)
  Data Path Delay:        2.358ns  (logic 1.228ns (52.078%)  route 1.130ns (47.922%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.617ns = ( 9.950 - 3.333 ) 
    Source Clock Delay      (SCD):    6.373ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.683     0.783 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.833    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.833 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     1.155    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.306 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      2.384     3.690    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.563 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.198     3.761    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.789 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
                         net (fo=18688, unplaced)     2.584     6.373    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ap_clk
                         RAMB36E2                                     r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------------------------------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[1])
                                                      0.983     7.356 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_2/DOUTBDOUT[1]
                         net (fo=2, unplaced)         0.234     7.590    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/q1[5]
                         LUT4 (Prop_LUT4_I3_O)        0.035     7.625 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/outValue_fu_98[31]_i_7/O
                         net (fo=1, unplaced)         0.185     7.810    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/outValue_fu_98[31]_i_7_n_12
                         LUT6 (Prop_LUT6_I5_O)        0.035     7.845 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/outValue_fu_98[31]_i_3/O
                         net (fo=3, unplaced)         0.146     7.991    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/outValue_fu_98[31]_i_3_n_12
                         LUT6 (Prop_LUT6_I3_O)        0.090     8.081 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_0_i_23/O
                         net (fo=16, unplaced)        0.229     8.310    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/p_24_in
                         LUT6 (Prop_LUT6_I5_O)        0.035     8.345 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_0_i_22/O
                         net (fo=3, unplaced)         0.143     8.488    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_0_i_22_n_12
                         LUT6 (Prop_LUT6_I2_O)        0.050     8.538 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_0_i_9/O
                         net (fo=4, unplaced)         0.193     8.731    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_0_i_9_n_12
                         RAMB36E2                                     r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      3.333     3.333 r                                      
    G17                                               0.000     3.333 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     3.412    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.573     3.985 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.025    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.025 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.311    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     4.442 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      2.239     6.681    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.311 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.176     7.487    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.511 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
                         net (fo=18688, unplaced)     2.439     9.950    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ap_clk
                         RAMB36E2                                     r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_0/CLKBWRCLK
                         clock pessimism             -0.389     9.561                                            
                         clock uncertainty           -0.058     9.503                                            
                         RAMB36E2 (Setup_RAMB36E2_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.306     9.197    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_0
  -------------------------------------------------------------------
                         required time                          9.197                                            
                         arrival time                          -8.731                                            
  -------------------------------------------------------------------
                         slack                                  0.466                                            

Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_1/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_kernel_00_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_kernel_00_unbuffered_net rise@3.333ns - clk_kernel_00_unbuffered_net rise@0.000ns)
  Data Path Delay:        2.358ns  (logic 1.228ns (52.078%)  route 1.130ns (47.922%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.617ns = ( 9.950 - 3.333 ) 
    Source Clock Delay      (SCD):    6.373ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.683     0.783 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.833    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.833 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     1.155    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.306 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      2.384     3.690    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.563 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.198     3.761    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.789 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
                         net (fo=18688, unplaced)     2.584     6.373    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ap_clk
                         RAMB36E2                                     r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------------------------------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[1])
                                                      0.983     7.356 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_2/DOUTBDOUT[1]
                         net (fo=2, unplaced)         0.234     7.590    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/q1[5]
                         LUT4 (Prop_LUT4_I3_O)        0.035     7.625 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/outValue_fu_98[31]_i_7/O
                         net (fo=1, unplaced)         0.185     7.810    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/outValue_fu_98[31]_i_7_n_12
                         LUT6 (Prop_LUT6_I5_O)        0.035     7.845 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/outValue_fu_98[31]_i_3/O
                         net (fo=3, unplaced)         0.146     7.991    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/outValue_fu_98[31]_i_3_n_12
                         LUT6 (Prop_LUT6_I3_O)        0.090     8.081 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_0_i_23/O
                         net (fo=16, unplaced)        0.229     8.310    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/p_24_in
                         LUT6 (Prop_LUT6_I5_O)        0.035     8.345 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_0_i_22/O
                         net (fo=3, unplaced)         0.143     8.488    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_0_i_22_n_12
                         LUT6 (Prop_LUT6_I2_O)        0.050     8.538 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_0_i_9/O
                         net (fo=4, unplaced)         0.193     8.731    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_0_i_9_n_12
                         RAMB36E2                                     r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_1/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      3.333     3.333 r                                      
    G17                                               0.000     3.333 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     3.412    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.573     3.985 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.025    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.025 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.311    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     4.442 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      2.239     6.681    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.311 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.176     7.487    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.511 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
                         net (fo=18688, unplaced)     2.439     9.950    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ap_clk
                         RAMB36E2                                     r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_1/CLKBWRCLK
                         clock pessimism             -0.389     9.561                                            
                         clock uncertainty           -0.058     9.503                                            
                         RAMB36E2 (Setup_RAMB36E2_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.306     9.197    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_1
  -------------------------------------------------------------------
                         required time                          9.197                                            
                         arrival time                          -8.731                                            
  -------------------------------------------------------------------
                         slack                                  0.466                                            

Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_2/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_kernel_00_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_kernel_00_unbuffered_net rise@3.333ns - clk_kernel_00_unbuffered_net rise@0.000ns)
  Data Path Delay:        2.358ns  (logic 1.228ns (52.078%)  route 1.130ns (47.922%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.617ns = ( 9.950 - 3.333 ) 
    Source Clock Delay      (SCD):    6.373ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.683     0.783 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.833    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.833 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     1.155    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.306 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      2.384     3.690    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.563 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.198     3.761    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.789 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
                         net (fo=18688, unplaced)     2.584     6.373    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ap_clk
                         RAMB36E2                                     r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------------------------------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[1])
                                                      0.983     7.356 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_2/DOUTBDOUT[1]
                         net (fo=2, unplaced)         0.234     7.590    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/q1[5]
                         LUT4 (Prop_LUT4_I3_O)        0.035     7.625 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/outValue_fu_98[31]_i_7/O
                         net (fo=1, unplaced)         0.185     7.810    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/outValue_fu_98[31]_i_7_n_12
                         LUT6 (Prop_LUT6_I5_O)        0.035     7.845 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/outValue_fu_98[31]_i_3/O
                         net (fo=3, unplaced)         0.146     7.991    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/outValue_fu_98[31]_i_3_n_12
                         LUT6 (Prop_LUT6_I3_O)        0.090     8.081 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_0_i_23/O
                         net (fo=16, unplaced)        0.229     8.310    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/p_24_in
                         LUT6 (Prop_LUT6_I5_O)        0.035     8.345 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_0_i_22/O
                         net (fo=3, unplaced)         0.143     8.488    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_0_i_22_n_12
                         LUT6 (Prop_LUT6_I2_O)        0.050     8.538 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_0_i_9/O
                         net (fo=4, unplaced)         0.193     8.731    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_0_i_9_n_12
                         RAMB36E2                                     r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_2/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      3.333     3.333 r                                      
    G17                                               0.000     3.333 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     3.412    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.573     3.985 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.025    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.025 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.311    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     4.442 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      2.239     6.681    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.311 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.176     7.487    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.511 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
                         net (fo=18688, unplaced)     2.439     9.950    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ap_clk
                         RAMB36E2                                     r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_2/CLKBWRCLK
                         clock pessimism             -0.389     9.561                                            
                         clock uncertainty           -0.058     9.503                                            
                         RAMB36E2 (Setup_RAMB36E2_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.306     9.197    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_2
  -------------------------------------------------------------------
                         required time                          9.197                                            
                         arrival time                          -8.731                                            
  -------------------------------------------------------------------
                         slack                                  0.466                                            

Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_3/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_kernel_00_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_kernel_00_unbuffered_net rise@3.333ns - clk_kernel_00_unbuffered_net rise@0.000ns)
  Data Path Delay:        2.358ns  (logic 1.228ns (52.078%)  route 1.130ns (47.922%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.617ns = ( 9.950 - 3.333 ) 
    Source Clock Delay      (SCD):    6.373ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.683     0.783 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.833    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.833 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     1.155    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.306 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      2.384     3.690    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.563 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.198     3.761    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.789 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
                         net (fo=18688, unplaced)     2.584     6.373    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ap_clk
                         RAMB36E2                                     r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------------------------------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[1])
                                                      0.983     7.356 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_2/DOUTBDOUT[1]
                         net (fo=2, unplaced)         0.234     7.590    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/q1[5]
                         LUT4 (Prop_LUT4_I3_O)        0.035     7.625 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/outValue_fu_98[31]_i_7/O
                         net (fo=1, unplaced)         0.185     7.810    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/outValue_fu_98[31]_i_7_n_12
                         LUT6 (Prop_LUT6_I5_O)        0.035     7.845 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/outValue_fu_98[31]_i_3/O
                         net (fo=3, unplaced)         0.146     7.991    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/outValue_fu_98[31]_i_3_n_12
                         LUT6 (Prop_LUT6_I3_O)        0.090     8.081 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_0_i_23/O
                         net (fo=16, unplaced)        0.229     8.310    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/p_24_in
                         LUT6 (Prop_LUT6_I5_O)        0.035     8.345 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_0_i_22/O
                         net (fo=3, unplaced)         0.143     8.488    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_0_i_22_n_12
                         LUT6 (Prop_LUT6_I2_O)        0.050     8.538 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_0_i_9/O
                         net (fo=4, unplaced)         0.193     8.731    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_0_i_9_n_12
                         RAMB36E2                                     r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_3/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      3.333     3.333 r                                      
    G17                                               0.000     3.333 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     3.412    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.573     3.985 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.025    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.025 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.311    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     4.442 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      2.239     6.681    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.311 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.176     7.487    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.511 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
                         net (fo=18688, unplaced)     2.439     9.950    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ap_clk
                         RAMB36E2                                     r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_3/CLKBWRCLK
                         clock pessimism             -0.389     9.561                                            
                         clock uncertainty           -0.058     9.503                                            
                         RAMB36E2 (Setup_RAMB36E2_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.306     9.197    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_3
  -------------------------------------------------------------------
                         required time                          9.197                                            
                         arrival time                          -8.731                                            
  -------------------------------------------------------------------
                         slack                                  0.466                                            

Slack (MET) :             0.523ns  (required time - arrival time)
  Source:                 level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_0/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_kernel_00_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_kernel_00_unbuffered_net rise@3.333ns - clk_kernel_00_unbuffered_net rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 1.228ns (53.000%)  route 1.089ns (47.000%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.617ns = ( 9.950 - 3.333 ) 
    Source Clock Delay      (SCD):    6.373ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.683     0.783 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.833    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.833 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     1.155    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.306 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      2.384     3.690    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.563 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.198     3.761    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.789 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
                         net (fo=18688, unplaced)     2.584     6.373    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ap_clk
                         RAMB36E2                                     r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------------------------------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[1])
                                                      0.983     7.356 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_2/DOUTBDOUT[1]
                         net (fo=2, unplaced)         0.234     7.590    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/q1[5]
                         LUT4 (Prop_LUT4_I3_O)        0.035     7.625 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/outValue_fu_98[31]_i_7/O
                         net (fo=1, unplaced)         0.185     7.810    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/outValue_fu_98[31]_i_7_n_12
                         LUT6 (Prop_LUT6_I5_O)        0.035     7.845 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/outValue_fu_98[31]_i_3/O
                         net (fo=3, unplaced)         0.146     7.991    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/outValue_fu_98[31]_i_3_n_12
                         LUT6 (Prop_LUT6_I3_O)        0.090     8.081 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_0_i_23/O
                         net (fo=16, unplaced)        0.229     8.310    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/p_24_in
                         LUT6 (Prop_LUT6_I5_O)        0.035     8.345 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_0_i_22/O
                         net (fo=3, unplaced)         0.143     8.488    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_0_i_22_n_12
                         LUT6 (Prop_LUT6_I2_O)        0.050     8.538 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_0_i_4/O
                         net (fo=4, unplaced)         0.152     8.690    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_0_i_4_n_12
                         RAMB36E2                                     r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_0/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      3.333     3.333 r                                      
    G17                                               0.000     3.333 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     3.412    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.573     3.985 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.025    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.025 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.311    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     4.442 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      2.239     6.681    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     7.311 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.176     7.487    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.511 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
                         net (fo=18688, unplaced)     2.439     9.950    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ap_clk
                         RAMB36E2                                     r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_0/CLKBWRCLK
                         clock pessimism             -0.389     9.561                                            
                         clock uncertainty           -0.058     9.503                                            
                         RAMB36E2 (Setup_RAMB36E2_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.290     9.213    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_104/local_mem_U/ram0_reg_0
  -------------------------------------------------------------------
                         required time                          9.213                                            
                         arrival time                          -8.690                                            
  -------------------------------------------------------------------
                         slack                                  0.523                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.105ns  (arrival time - required time)
  Source:                 level0_i/ulp/xilLz4Compress_1/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[87]/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_kernel_00_unbuffered_net
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_kernel_00_unbuffered_net rise@0.000ns - clk_kernel_00_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.038ns (40.425%)  route 0.056ns (59.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    3.504ns
    Clock Pessimism Removal (CPR):    -0.181ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     0.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.349     0.428 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.468    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.468 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.612    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.701 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      1.324     2.025    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     2.255 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.118     2.373    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     2.390 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
                         net (fo=18688, unplaced)     1.114     3.504    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[87]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     3.542 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[87]/Q
                         net (fo=1, unplaced)         0.056     3.598    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/DIB0
                         RAMD32                                       r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMB/I
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.554 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.604    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.604 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.180     0.784    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.884 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      1.469     2.353    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     2.058 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.132     2.190    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     2.209 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
                         net (fo=18688, unplaced)     1.259     3.468    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/WCLK
                         RAMD32                                       r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMB/CLK
                         clock pessimism              0.181     3.649                                            
                         RAMD32 (Hold_RAMD32_CLK_I)
                                                      0.054     3.703    reconfigurable   pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                                 level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMB
  -------------------------------------------------------------------
                         required time                         -3.703                                            
                         arrival time                           3.598                                            
  -------------------------------------------------------------------
                         slack                                 -0.105                                            

Slack (VIOLATED) :        -0.105ns  (arrival time - required time)
  Source:                 level0_i/ulp/xilLz4Compress_1/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[99]/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_kernel_00_unbuffered_net
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_kernel_00_unbuffered_net rise@0.000ns - clk_kernel_00_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.038ns (40.425%)  route 0.056ns (59.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    3.504ns
    Clock Pessimism Removal (CPR):    -0.181ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     0.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.349     0.428 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.468    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.468 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.612    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.701 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      1.324     2.025    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     2.255 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.118     2.373    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     2.390 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
                         net (fo=18688, unplaced)     1.114     3.504    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[99]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     3.542 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[99]/Q
                         net (fo=1, unplaced)         0.056     3.598    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/DIB0
                         RAMD32                                       r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMB/I
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.554 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.604    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.604 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.180     0.784    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.884 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      1.469     2.353    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     2.058 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.132     2.190    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     2.209 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
                         net (fo=18688, unplaced)     1.259     3.468    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/WCLK
                         RAMD32                                       r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMB/CLK
                         clock pessimism              0.181     3.649                                            
                         RAMD32 (Hold_RAMD32_CLK_I)
                                                      0.054     3.703    reconfigurable   pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                                 level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMB
  -------------------------------------------------------------------
                         required time                         -3.703                                            
                         arrival time                           3.598                                            
  -------------------------------------------------------------------
                         slack                                 -0.105                                            

Slack (VIOLATED) :        -0.105ns  (arrival time - required time)
  Source:                 level0_i/ulp/xilLz4Compress_1/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[526]/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_152/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_kernel_00_unbuffered_net
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_kernel_00_unbuffered_net rise@0.000ns - clk_kernel_00_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.038ns (40.425%)  route 0.056ns (59.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    3.504ns
    Clock Pessimism Removal (CPR):    -0.181ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     0.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.349     0.428 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.468    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.468 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.612    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.701 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      1.324     2.025    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     2.255 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.118     2.373    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     2.390 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
                         net (fo=18688, unplaced)     1.114     3.504    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[526]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     3.542 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[526]/Q
                         net (fo=1, unplaced)         0.056     3.598    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_152/DIB0
                         RAMD32                                       r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_152/RAMB/I
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.554 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.604    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.604 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.180     0.784    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.884 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      1.469     2.353    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     2.058 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.132     2.190    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     2.209 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
                         net (fo=18688, unplaced)     1.259     3.468    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_152/WCLK
                         RAMD32                                       r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_152/RAMB/CLK
                         clock pessimism              0.181     3.649                                            
                         RAMD32 (Hold_RAMD32_CLK_I)
                                                      0.054     3.703    reconfigurable   pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                                 level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_152/RAMB
  -------------------------------------------------------------------
                         required time                         -3.703                                            
                         arrival time                           3.598                                            
  -------------------------------------------------------------------
                         slack                                 -0.105                                            

Slack (VIOLATED) :        -0.105ns  (arrival time - required time)
  Source:                 level0_i/ulp/xilLz4Compress_1/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[512]/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_kernel_00_unbuffered_net
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_kernel_00_unbuffered_net rise@0.000ns - clk_kernel_00_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.038ns (40.425%)  route 0.056ns (59.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    3.504ns
    Clock Pessimism Removal (CPR):    -0.181ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     0.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.349     0.428 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.468    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.468 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.612    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.701 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      1.324     2.025    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     2.255 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.118     2.373    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     2.390 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
                         net (fo=18688, unplaced)     1.114     3.504    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[512]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     3.542 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[512]/Q
                         net (fo=1, unplaced)         0.056     3.598    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/DIB0
                         RAMD32                                       r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMB/I
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.554 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.604    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.604 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.180     0.784    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.884 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      1.469     2.353    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     2.058 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.132     2.190    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     2.209 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
                         net (fo=18688, unplaced)     1.259     3.468    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/WCLK
                         RAMD32                                       r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMB/CLK
                         clock pessimism              0.181     3.649                                            
                         RAMD32 (Hold_RAMD32_CLK_I)
                                                      0.054     3.703    reconfigurable   pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                                 level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMB
  -------------------------------------------------------------------
                         required time                         -3.703                                            
                         arrival time                           3.598                                            
  -------------------------------------------------------------------
                         slack                                 -0.105                                            

Slack (VIOLATED) :        -0.105ns  (arrival time - required time)
  Source:                 level0_i/ulp/xilLz4Compress_1/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_kernel_00_unbuffered_net
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_kernel_00_unbuffered_net rise@0.000ns - clk_kernel_00_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.038ns (40.425%)  route 0.056ns (59.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    3.504ns
    Clock Pessimism Removal (CPR):    -0.181ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     0.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.349     0.428 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.468    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.468 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.612    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.701 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      1.324     2.025    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     2.255 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.118     2.373    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     2.390 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
                         net (fo=18688, unplaced)     1.114     3.504    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[12]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     3.542 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[12]/Q
                         net (fo=1, unplaced)         0.056     3.598    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/DIB0
                         RAMD32                                       r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMB/I
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.554 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.604    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.604 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.180     0.784    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.884 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      1.469     2.353    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     2.058 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.132     2.190    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     2.209 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
                         net (fo=18688, unplaced)     1.259     3.468    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/WCLK
                         RAMD32                                       r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMB/CLK
                         clock pessimism              0.181     3.649                                            
                         RAMD32 (Hold_RAMD32_CLK_I)
                                                      0.054     3.703    reconfigurable   pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                                 level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMB
  -------------------------------------------------------------------
                         required time                         -3.703                                            
                         arrival time                           3.598                                            
  -------------------------------------------------------------------
                         slack                                 -0.105                                            

Slack (VIOLATED) :        -0.105ns  (arrival time - required time)
  Source:                 level0_i/ulp/xilLz4Compress_1/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_kernel_00_unbuffered_net
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_kernel_00_unbuffered_net rise@0.000ns - clk_kernel_00_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.038ns (40.425%)  route 0.056ns (59.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    3.504ns
    Clock Pessimism Removal (CPR):    -0.181ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     0.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.349     0.428 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.468    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.468 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.612    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.701 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      1.324     2.025    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     2.255 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.118     2.373    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     2.390 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
                         net (fo=18688, unplaced)     1.114     3.504    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[24]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     3.542 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[24]/Q
                         net (fo=1, unplaced)         0.056     3.598    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/DIB0
                         RAMD32                                       r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/RAMB/I
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.554 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.604    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.604 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.180     0.784    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.884 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      1.469     2.353    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     2.058 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.132     2.190    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     2.209 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
                         net (fo=18688, unplaced)     1.259     3.468    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/WCLK
                         RAMD32                                       r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/RAMB/CLK
                         clock pessimism              0.181     3.649                                            
                         RAMD32 (Hold_RAMD32_CLK_I)
                                                      0.054     3.703    reconfigurable   pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                                 level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/RAMB
  -------------------------------------------------------------------
                         required time                         -3.703                                            
                         arrival time                           3.598                                            
  -------------------------------------------------------------------
                         slack                                 -0.105                                            

Slack (VIOLATED) :        -0.105ns  (arrival time - required time)
  Source:                 level0_i/ulp/xilLz4Compress_1/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_kernel_00_unbuffered_net
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_kernel_00_unbuffered_net rise@0.000ns - clk_kernel_00_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.038ns (40.425%)  route 0.056ns (59.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    3.504ns
    Clock Pessimism Removal (CPR):    -0.181ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     0.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.349     0.428 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.468    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.468 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.612    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.701 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      1.324     2.025    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     2.255 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.118     2.373    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     2.390 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
                         net (fo=18688, unplaced)     1.114     3.504    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[37]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     3.542 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[37]/Q
                         net (fo=1, unplaced)         0.056     3.598    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/DIB0
                         RAMD32                                       r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAMB/I
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.554 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.604    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.604 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.180     0.784    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.884 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      1.469     2.353    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     2.058 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.132     2.190    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     2.209 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
                         net (fo=18688, unplaced)     1.259     3.468    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/WCLK
                         RAMD32                                       r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAMB/CLK
                         clock pessimism              0.181     3.649                                            
                         RAMD32 (Hold_RAMD32_CLK_I)
                                                      0.054     3.703    reconfigurable   pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                                 level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAMB
  -------------------------------------------------------------------
                         required time                         -3.703                                            
                         arrival time                           3.598                                            
  -------------------------------------------------------------------
                         slack                                 -0.105                                            

Slack (VIOLATED) :        -0.105ns  (arrival time - required time)
  Source:                 level0_i/ulp/xilLz4Compress_1/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_kernel_00_unbuffered_net
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_kernel_00_unbuffered_net rise@0.000ns - clk_kernel_00_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.038ns (40.425%)  route 0.056ns (59.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    3.504ns
    Clock Pessimism Removal (CPR):    -0.181ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     0.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.349     0.428 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.468    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.468 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.612    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.701 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      1.324     2.025    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     2.255 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.118     2.373    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     2.390 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
                         net (fo=18688, unplaced)     1.114     3.504    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[49]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     3.542 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[49]/Q
                         net (fo=1, unplaced)         0.056     3.598    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/DIB0
                         RAMD32                                       r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMB/I
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.554 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.604    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.604 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.180     0.784    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.884 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      1.469     2.353    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     2.058 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.132     2.190    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     2.209 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
                         net (fo=18688, unplaced)     1.259     3.468    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/WCLK
                         RAMD32                                       r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMB/CLK
                         clock pessimism              0.181     3.649                                            
                         RAMD32 (Hold_RAMD32_CLK_I)
                                                      0.054     3.703    reconfigurable   pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                                 level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMB
  -------------------------------------------------------------------
                         required time                         -3.703                                            
                         arrival time                           3.598                                            
  -------------------------------------------------------------------
                         slack                                 -0.105                                            

Slack (VIOLATED) :        -0.105ns  (arrival time - required time)
  Source:                 level0_i/ulp/xilLz4Compress_1/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_kernel_00_unbuffered_net
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_kernel_00_unbuffered_net rise@0.000ns - clk_kernel_00_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.038ns (40.425%)  route 0.056ns (59.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    3.504ns
    Clock Pessimism Removal (CPR):    -0.181ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     0.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.349     0.428 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.468    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.468 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.612    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.701 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      1.324     2.025    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     2.255 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.118     2.373    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     2.390 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
                         net (fo=18688, unplaced)     1.114     3.504    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[62]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     3.542 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[62]/Q
                         net (fo=1, unplaced)         0.056     3.598    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/DIB0
                         RAMD32                                       r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMB/I
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.554 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.604    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.604 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.180     0.784    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.884 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      1.469     2.353    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     2.058 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.132     2.190    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     2.209 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
                         net (fo=18688, unplaced)     1.259     3.468    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/WCLK
                         RAMD32                                       r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMB/CLK
                         clock pessimism              0.181     3.649                                            
                         RAMD32 (Hold_RAMD32_CLK_I)
                                                      0.054     3.703    reconfigurable   pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                                 level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMB
  -------------------------------------------------------------------
                         required time                         -3.703                                            
                         arrival time                           3.598                                            
  -------------------------------------------------------------------
                         slack                                 -0.105                                            

Slack (VIOLATED) :        -0.105ns  (arrival time - required time)
  Source:                 level0_i/ulp/xilLz4Compress_1/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[74]/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_kernel_00_unbuffered_net
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_kernel_00_unbuffered_net rise@0.000ns - clk_kernel_00_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.038ns (40.425%)  route 0.056ns (59.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    3.504ns
    Clock Pessimism Removal (CPR):    -0.181ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     0.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.349     0.428 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.468    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.468 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.612    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.701 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      1.324     2.025    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     2.255 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.118     2.373    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     2.390 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
                         net (fo=18688, unplaced)     1.114     3.504    reconfigurable                      level0_i/ulp/xilLz4Compress_1/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[74]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     3.542 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/xilLz4Compress_1/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[74]/Q
                         net (fo=1, unplaced)         0.056     3.598    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/DIB0
                         RAMD32                                       r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMB/I
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.554 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.604    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.604 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.180     0.784    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.884 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      1.469     2.353    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     2.058 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.132     2.190    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     2.209 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
                         net (fo=18688, unplaced)     1.259     3.468    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/WCLK
                         RAMD32                                       r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMB/CLK
                         clock pessimism              0.181     3.649                                            
                         RAMD32 (Hold_RAMD32_CLK_I)
                                                      0.054     3.703    reconfigurable   pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                                 level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMB
  -------------------------------------------------------------------
                         required time                         -3.703                                            
                         arrival time                           3.598                                            
  -------------------------------------------------------------------
                         slack                                 -0.105                                            





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_kernel_00_unbuffered_net
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     URAM288/CLK         n/a            1.666         3.333       1.667                level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzCompress_6_4_65536_6_1_4096_64_U0/dict_U/ram_reg_uram_0/CLK
Min Period        n/a     URAM288/CLK         n/a            1.666         3.333       1.667                level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzCompress_6_4_65536_6_1_4096_64_U0/dict_U/ram_reg_uram_1/CLK
Min Period        n/a     URAM288/CLK         n/a            1.666         3.333       1.667                level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzCompress_6_4_65536_6_1_4096_64_U0/dict_U/ram_reg_uram_2/CLK
Min Period        n/a     URAM288/CLK         n/a            1.666         3.333       1.667                level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzCompress_6_4_65536_6_1_4096_64_U0/dict_U/ram_reg_uram_3/CLK
Min Period        n/a     URAM288/CLK         n/a            1.666         3.333       1.667                level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzCompress_6_4_65536_6_1_4096_64_U0/dict_U/ram_reg_uram_4/CLK
Min Period        n/a     URAM288/CLK         n/a            1.666         3.333       1.667                level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzCompress_6_4_65536_6_1_4096_64_U0/dict_U/ram_reg_uram_5/CLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         3.333       1.764                level0_i/ulp/xilLz4Compress_1/inst/gmem0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         3.333       1.764                level0_i/ulp/xilLz4Compress_1/inst/gmem0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         3.333       1.764                level0_i/ulp/xilLz4Compress_1/inst/gmem0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         3.333       1.764                level0_i/ulp/xilLz4Compress_1/inst/gmem0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1/CLKBWRCLK
Low Pulse Width   Slow    URAM288/CLK         n/a            0.700         1.667       0.967                level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzCompress_6_4_65536_6_1_4096_64_U0/dict_U/ram_reg_uram_0/CLK
Low Pulse Width   Fast    URAM288/CLK         n/a            0.700         1.667       0.967                level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzCompress_6_4_65536_6_1_4096_64_U0/dict_U/ram_reg_uram_0/CLK
Low Pulse Width   Slow    URAM288/CLK         n/a            0.700         1.667       0.967                level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzCompress_6_4_65536_6_1_4096_64_U0/dict_U/ram_reg_uram_1/CLK
Low Pulse Width   Fast    URAM288/CLK         n/a            0.700         1.667       0.967                level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzCompress_6_4_65536_6_1_4096_64_U0/dict_U/ram_reg_uram_1/CLK
Low Pulse Width   Slow    URAM288/CLK         n/a            0.700         1.667       0.967                level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzCompress_6_4_65536_6_1_4096_64_U0/dict_U/ram_reg_uram_2/CLK
Low Pulse Width   Fast    URAM288/CLK         n/a            0.700         1.667       0.967                level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzCompress_6_4_65536_6_1_4096_64_U0/dict_U/ram_reg_uram_2/CLK
Low Pulse Width   Slow    URAM288/CLK         n/a            0.700         1.667       0.967                level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzCompress_6_4_65536_6_1_4096_64_U0/dict_U/ram_reg_uram_3/CLK
Low Pulse Width   Fast    URAM288/CLK         n/a            0.700         1.667       0.967                level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzCompress_6_4_65536_6_1_4096_64_U0/dict_U/ram_reg_uram_3/CLK
Low Pulse Width   Slow    URAM288/CLK         n/a            0.700         1.667       0.967                level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzCompress_6_4_65536_6_1_4096_64_U0/dict_U/ram_reg_uram_4/CLK
Low Pulse Width   Fast    URAM288/CLK         n/a            0.700         1.667       0.967                level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzCompress_6_4_65536_6_1_4096_64_U0/dict_U/ram_reg_uram_4/CLK
High Pulse Width  Slow    URAM288/CLK         n/a            0.700         1.667       0.967                level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzCompress_6_4_65536_6_1_4096_64_U0/dict_U/ram_reg_uram_0/CLK
High Pulse Width  Fast    URAM288/CLK         n/a            0.700         1.667       0.967                level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzCompress_6_4_65536_6_1_4096_64_U0/dict_U/ram_reg_uram_0/CLK
High Pulse Width  Slow    URAM288/CLK         n/a            0.700         1.667       0.967                level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzCompress_6_4_65536_6_1_4096_64_U0/dict_U/ram_reg_uram_1/CLK
High Pulse Width  Fast    URAM288/CLK         n/a            0.700         1.667       0.967                level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzCompress_6_4_65536_6_1_4096_64_U0/dict_U/ram_reg_uram_1/CLK
High Pulse Width  Slow    URAM288/CLK         n/a            0.700         1.667       0.967                level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzCompress_6_4_65536_6_1_4096_64_U0/dict_U/ram_reg_uram_2/CLK
High Pulse Width  Fast    URAM288/CLK         n/a            0.700         1.667       0.967                level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzCompress_6_4_65536_6_1_4096_64_U0/dict_U/ram_reg_uram_2/CLK
High Pulse Width  Slow    URAM288/CLK         n/a            0.700         1.667       0.967                level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzCompress_6_4_65536_6_1_4096_64_U0/dict_U/ram_reg_uram_3/CLK
High Pulse Width  Fast    URAM288/CLK         n/a            0.700         1.667       0.967                level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzCompress_6_4_65536_6_1_4096_64_U0/dict_U/ram_reg_uram_3/CLK
High Pulse Width  Slow    URAM288/CLK         n/a            0.700         1.667       0.967                level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzCompress_6_4_65536_6_1_4096_64_U0/dict_U/ram_reg_uram_4/CLK
High Pulse Width  Fast    URAM288/CLK         n/a            0.700         1.667       0.967                level0_i/ulp/xilLz4Compress_1/inst/grp_lz4_fu_201/lz4Core_U0/lzCompress_6_4_65536_6_1_4096_64_U0/dict_U/ram_reg_uram_4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_kernel_01_unbuffered_net
  To Clock:  clk_kernel_01_unbuffered_net

Setup :            1  Failing Endpoint ,  Worst Slack       -1.109ns,  Total Violation       -1.109ns
Hold  :          252  Failing Endpoints,  Worst Slack       -0.083ns,  Total Violation      -14.672ns
PW    :            0  Failing Endpoints,  Worst Slack        0.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.109ns  (required time - arrival time)
  Source:                 level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Gate_Fast_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/GC.FCLK/CE
                            (rising edge-triggered cell BUFGCE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_kernel_01_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_kernel_01_unbuffered_net rise@2.000ns - clk_kernel_01_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.079ns (21.884%)  route 0.282ns (78.116%))
  Logic Levels:           0  
  Clock Path Skew:        -2.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.154ns = ( 6.154 - 2.000 ) 
    Source Clock Delay      (SCD):    6.373ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.683     0.783 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.833    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.833 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     1.155    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.306 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      2.384     3.690    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.563 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.198     3.761    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.789 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ICCLK/O
                         net (fo=54, unplaced)        2.584     6.373    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_Int_Cont
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Gate_Fast_d1_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     6.452 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Gate_Fast_d1_reg/Q
                         net (fo=1, unplaced)         0.282     6.734    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Gate_Fast_d1
                         BUFGCE                                       r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/GC.FCLK/CE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      2.000     2.000 r                                      
    G17                                               0.000     2.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     2.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.573     2.652 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.692    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.692 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     2.978    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     3.109 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      2.239     5.348    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     5.978 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.176     6.154    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
                         BUFGCE                                       r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/GC.FCLK/I
                         clock pessimism             -0.415     5.739                                            
                         clock uncertainty           -0.055     5.684                                            
                         BUFGCE (Setup_BUFGCE_I_CE)
                                                     -0.059     5.625    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/GC.FCLK
  -------------------------------------------------------------------
                         required time                          5.625                                            
                         arrival time                          -6.734                                            
  -------------------------------------------------------------------
                         slack                                 -1.109                                            

Slack (MET) :             1.160ns  (required time - arrival time)
  Source:                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_kernel_01_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_kernel_01_unbuffered_net rise@2.000ns - clk_kernel_01_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.471ns (70.827%)  route 0.194ns (29.173%))
  Logic Levels:           5  (CARRY8=4 LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.617ns = ( 8.617 - 2.000 ) 
    Source Clock Delay      (SCD):    6.373ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.683     0.783 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.833    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.833 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     1.155    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.306 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      2.384     3.690    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.563 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.198     3.761    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.789 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ECCLK/O
                         net (fo=81, unplaced)        2.584     6.373    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/test_clk0
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][0]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDCE (Prop_FDCE_C_Q)         0.079     6.452 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][0]/Q
                         net (fo=2, unplaced)         0.137     6.589    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][0]
                         LUT1 (Prop_LUT1_I0_O)        0.035     6.624 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr[0][0]_i_3/O
                         net (fo=1, unplaced)         0.016     6.640    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr[0][0]_i_3_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.197     6.837 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][0]_i_2/CO[7]
                         net (fo=1, unplaced)         0.005     6.842    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][0]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     6.864 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][8]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     6.869    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][8]_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     6.891 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][16]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     6.896    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][16]_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.116     7.012 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][24]_i_1/O[7]
                         net (fo=1, unplaced)         0.026     7.038    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][24]_i_1_n_8
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][31]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      2.000     2.000 r                                      
    G17                                               0.000     2.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     2.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.573     2.652 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.692    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.692 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     2.978    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     3.109 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      2.239     5.348    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     5.978 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.176     6.154    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     6.178 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ECCLK/O
                         net (fo=81, unplaced)        2.439     8.617    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/test_clk0
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][31]/C
                         clock pessimism             -0.389     8.228                                            
                         clock uncertainty           -0.055     8.173                                            
                         FDCE (Setup_FDCE_C_D)        0.025     8.198    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][31]
  -------------------------------------------------------------------
                         required time                          8.198                                            
                         arrival time                          -7.038                                            
  -------------------------------------------------------------------
                         slack                                  1.160                                            

Slack (MET) :             1.160ns  (required time - arrival time)
  Source:                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_kernel_01_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_kernel_01_unbuffered_net rise@2.000ns - clk_kernel_01_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.471ns (70.827%)  route 0.194ns (29.173%))
  Logic Levels:           5  (CARRY8=4 LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.617ns = ( 8.617 - 2.000 ) 
    Source Clock Delay      (SCD):    6.373ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.683     0.783 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.833    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.833 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     1.155    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.306 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      2.384     3.690    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.563 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.198     3.761    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.789 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/GC.FCLK/O
                         net (fo=120, unplaced)       2.584     6.373    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/test_clk1
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][0]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDCE (Prop_FDCE_C_Q)         0.079     6.452 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][0]/Q
                         net (fo=2, unplaced)         0.137     6.589    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][0]
                         LUT1 (Prop_LUT1_I0_O)        0.035     6.624 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr[1][0]_i_3/O
                         net (fo=1, unplaced)         0.016     6.640    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr[1][0]_i_3_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.197     6.837 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][0]_i_2/CO[7]
                         net (fo=1, unplaced)         0.005     6.842    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][0]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     6.864 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][8]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     6.869    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][8]_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     6.891 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][16]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     6.896    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][16]_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.116     7.012 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][24]_i_1/O[7]
                         net (fo=1, unplaced)         0.026     7.038    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][24]_i_1_n_8
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][31]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      2.000     2.000 r                                      
    G17                                               0.000     2.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     2.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.573     2.652 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.692    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.692 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     2.978    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     3.109 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      2.239     5.348    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     5.978 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.176     6.154    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     6.178 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/GC.FCLK/O
                         net (fo=120, unplaced)       2.439     8.617    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/test_clk1
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][31]/C
                         clock pessimism             -0.389     8.228                                            
                         clock uncertainty           -0.055     8.173                                            
                         FDCE (Setup_FDCE_C_D)        0.025     8.198    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][31]
  -------------------------------------------------------------------
                         required time                          8.198                                            
                         arrival time                          -7.038                                            
  -------------------------------------------------------------------
                         slack                                  1.160                                            

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_kernel_01_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_kernel_01_unbuffered_net rise@2.000ns - clk_kernel_01_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.471ns (70.934%)  route 0.193ns (29.066%))
  Logic Levels:           5  (CARRY8=4 LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.617ns = ( 8.617 - 2.000 ) 
    Source Clock Delay      (SCD):    6.373ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.683     0.783 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.833    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.833 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     1.155    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.306 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      2.384     3.690    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.563 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.198     3.761    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.789 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ECCLK/O
                         net (fo=81, unplaced)        2.584     6.373    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/test_clk0
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][0]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDCE (Prop_FDCE_C_Q)         0.079     6.452 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][0]/Q
                         net (fo=2, unplaced)         0.137     6.589    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][0]
                         LUT1 (Prop_LUT1_I0_O)        0.035     6.624 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr[0][0]_i_3/O
                         net (fo=1, unplaced)         0.016     6.640    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr[0][0]_i_3_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.197     6.837 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][0]_i_2/CO[7]
                         net (fo=1, unplaced)         0.005     6.842    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][0]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     6.864 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][8]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     6.869    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][8]_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     6.891 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][16]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     6.896    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][16]_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_O[5])
                                                      0.116     7.012 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][24]_i_1/O[5]
                         net (fo=1, unplaced)         0.025     7.037    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][24]_i_1_n_10
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][29]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      2.000     2.000 r                                      
    G17                                               0.000     2.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     2.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.573     2.652 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.692    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.692 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     2.978    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     3.109 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      2.239     5.348    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     5.978 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.176     6.154    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     6.178 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ECCLK/O
                         net (fo=81, unplaced)        2.439     8.617    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/test_clk0
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][29]/C
                         clock pessimism             -0.389     8.228                                            
                         clock uncertainty           -0.055     8.173                                            
                         FDCE (Setup_FDCE_C_D)        0.025     8.198    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][29]
  -------------------------------------------------------------------
                         required time                          8.198                                            
                         arrival time                          -7.037                                            
  -------------------------------------------------------------------
                         slack                                  1.161                                            

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_kernel_01_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_kernel_01_unbuffered_net rise@2.000ns - clk_kernel_01_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.471ns (70.934%)  route 0.193ns (29.066%))
  Logic Levels:           5  (CARRY8=4 LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.617ns = ( 8.617 - 2.000 ) 
    Source Clock Delay      (SCD):    6.373ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.683     0.783 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.833    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.833 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     1.155    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.306 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      2.384     3.690    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.563 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.198     3.761    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.789 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/GC.FCLK/O
                         net (fo=120, unplaced)       2.584     6.373    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/test_clk1
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][0]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDCE (Prop_FDCE_C_Q)         0.079     6.452 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][0]/Q
                         net (fo=2, unplaced)         0.137     6.589    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][0]
                         LUT1 (Prop_LUT1_I0_O)        0.035     6.624 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr[1][0]_i_3/O
                         net (fo=1, unplaced)         0.016     6.640    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr[1][0]_i_3_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.197     6.837 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][0]_i_2/CO[7]
                         net (fo=1, unplaced)         0.005     6.842    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][0]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     6.864 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][8]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     6.869    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][8]_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     6.891 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][16]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     6.896    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][16]_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_O[5])
                                                      0.116     7.012 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][24]_i_1/O[5]
                         net (fo=1, unplaced)         0.025     7.037    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][24]_i_1_n_10
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][29]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      2.000     2.000 r                                      
    G17                                               0.000     2.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     2.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.573     2.652 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.692    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.692 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     2.978    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     3.109 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      2.239     5.348    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     5.978 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.176     6.154    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     6.178 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/GC.FCLK/O
                         net (fo=120, unplaced)       2.439     8.617    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/test_clk1
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][29]/C
                         clock pessimism             -0.389     8.228                                            
                         clock uncertainty           -0.055     8.173                                            
                         FDCE (Setup_FDCE_C_D)        0.025     8.198    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][29]
  -------------------------------------------------------------------
                         required time                          8.198                                            
                         arrival time                          -7.037                                            
  -------------------------------------------------------------------
                         slack                                  1.161                                            

Slack (MET) :             1.163ns  (required time - arrival time)
  Source:                 level0_i/ulp/proc_sys_reset_kernel2_slr0/U0/EXT_LPF/POR_SRL_I/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            level0_i/ulp/proc_sys_reset_kernel2_slr0/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_kernel_01_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_kernel_01_unbuffered_net rise@2.000ns - clk_kernel_01_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.427ns (64.501%)  route 0.235ns (35.498%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.617ns = ( 8.617 - 2.000 ) 
    Source Clock Delay      (SCD):    6.373ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.683     0.783 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.833    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.833 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     1.155    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.306 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      2.384     3.690    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.563 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.198     3.761    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.789 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/GC.FCLK/O
                         net (fo=120, unplaced)       2.584     6.373    reconfigurable                      level0_i/ulp/proc_sys_reset_kernel2_slr0/U0/EXT_LPF/slowest_sync_clk
                         SRL16E                                       r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/proc_sys_reset_kernel2_slr0/U0/EXT_LPF/POR_SRL_I/CLK
  -------------------------------------------------------------------    -------------------------------------------------------
                         SRL16E (Prop_SRL16E_CLK_Q)
                                                      0.392     6.765 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/proc_sys_reset_kernel2_slr0/U0/EXT_LPF/POR_SRL_I/Q
                         net (fo=1, unplaced)         0.187     6.952    reconfigurable                      level0_i/ulp/proc_sys_reset_kernel2_slr0/U0/EXT_LPF/Q
                         LUT4 (Prop_LUT4_I3_O)        0.035     6.987 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/proc_sys_reset_kernel2_slr0/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, unplaced)         0.048     7.035    reconfigurable                      level0_i/ulp/proc_sys_reset_kernel2_slr0/U0/EXT_LPF/lpf_int0__0
                         FDRE                                         r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/proc_sys_reset_kernel2_slr0/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      2.000     2.000 r                                      
    G17                                               0.000     2.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     2.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.573     2.652 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.692    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.692 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     2.978    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     3.109 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      2.239     5.348    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     5.978 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.176     6.154    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     6.178 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/GC.FCLK/O
                         net (fo=120, unplaced)       2.439     8.617    reconfigurable                      level0_i/ulp/proc_sys_reset_kernel2_slr0/U0/EXT_LPF/slowest_sync_clk
                         FDRE                                         r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/proc_sys_reset_kernel2_slr0/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism             -0.389     8.228                                            
                         clock uncertainty           -0.055     8.173                                            
                         FDRE (Setup_FDRE_C_D)        0.025     8.198    reconfigurable   pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                                 level0_i/ulp/proc_sys_reset_kernel2_slr0/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                          8.198                                            
                         arrival time                          -7.035                                            
  -------------------------------------------------------------------
                         slack                                  1.163                                            

Slack (MET) :             1.163ns  (required time - arrival time)
  Source:                 level0_i/ulp/proc_sys_reset_kernel2_slr1/U0/EXT_LPF/POR_SRL_I/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            level0_i/ulp/proc_sys_reset_kernel2_slr1/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_kernel_01_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_kernel_01_unbuffered_net rise@2.000ns - clk_kernel_01_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.427ns (64.501%)  route 0.235ns (35.498%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.617ns = ( 8.617 - 2.000 ) 
    Source Clock Delay      (SCD):    6.373ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.683     0.783 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.833    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.833 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     1.155    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.306 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      2.384     3.690    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.563 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.198     3.761    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.789 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/GC.FCLK/O
                         net (fo=120, unplaced)       2.584     6.373    reconfigurable                      level0_i/ulp/proc_sys_reset_kernel2_slr1/U0/EXT_LPF/slowest_sync_clk
                         SRL16E                                       r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR1
                                                                                                             level0_i/ulp/proc_sys_reset_kernel2_slr1/U0/EXT_LPF/POR_SRL_I/CLK
  -------------------------------------------------------------------    -------------------------------------------------------
                         SRL16E (Prop_SRL16E_CLK_Q)
                                                      0.392     6.765 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR1
                                                                                                             level0_i/ulp/proc_sys_reset_kernel2_slr1/U0/EXT_LPF/POR_SRL_I/Q
                         net (fo=1, unplaced)         0.187     6.952    reconfigurable                      level0_i/ulp/proc_sys_reset_kernel2_slr1/U0/EXT_LPF/Q
                         LUT4 (Prop_LUT4_I3_O)        0.035     6.987 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR1
                                                                                                             level0_i/ulp/proc_sys_reset_kernel2_slr1/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, unplaced)         0.048     7.035    reconfigurable                      level0_i/ulp/proc_sys_reset_kernel2_slr1/U0/EXT_LPF/lpf_int0__0
                         FDRE                                         r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR1
                                                                                                             level0_i/ulp/proc_sys_reset_kernel2_slr1/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      2.000     2.000 r                                      
    G17                                               0.000     2.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     2.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.573     2.652 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.692    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.692 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     2.978    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     3.109 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      2.239     5.348    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     5.978 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.176     6.154    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     6.178 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/GC.FCLK/O
                         net (fo=120, unplaced)       2.439     8.617    reconfigurable                      level0_i/ulp/proc_sys_reset_kernel2_slr1/U0/EXT_LPF/slowest_sync_clk
                         FDRE                                         r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR1
                                                                                                             level0_i/ulp/proc_sys_reset_kernel2_slr1/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism             -0.389     8.228                                            
                         clock uncertainty           -0.055     8.173                                            
                         FDRE (Setup_FDRE_C_D)        0.025     8.198    reconfigurable   pblock_dynamic_region/pblock_dynamic_SLR1
                                                                                                                 level0_i/ulp/proc_sys_reset_kernel2_slr1/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                          8.198                                            
                         arrival time                          -7.035                                            
  -------------------------------------------------------------------
                         slack                                  1.163                                            

Slack (MET) :             1.163ns  (required time - arrival time)
  Source:                 level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01/U0/EXT_LPF/POR_SRL_I/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_kernel_01_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_kernel_01_unbuffered_net rise@2.000ns - clk_kernel_01_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.427ns (64.501%)  route 0.235ns (35.498%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.617ns = ( 8.617 - 2.000 ) 
    Source Clock Delay      (SCD):    6.373ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.683     0.783 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.833    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.833 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     1.155    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.306 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      2.384     3.690    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.563 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.198     3.761    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.789 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ECCLK/O
                         net (fo=81, unplaced)        2.584     6.373    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01/U0/EXT_LPF/slowest_sync_clk
                         SRL16E                                       r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01/U0/EXT_LPF/POR_SRL_I/CLK
  -------------------------------------------------------------------    -------------------------------------------------------
                         SRL16E (Prop_SRL16E_CLK_Q)
                                                      0.392     6.765 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01/U0/EXT_LPF/POR_SRL_I/Q
                         net (fo=1, unplaced)         0.187     6.952    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01/U0/EXT_LPF/Q
                         LUT4 (Prop_LUT4_I3_O)        0.035     6.987 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, unplaced)         0.048     7.035    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01/U0/EXT_LPF/lpf_int0__0
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      2.000     2.000 r                                      
    G17                                               0.000     2.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     2.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.573     2.652 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.692    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.692 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     2.978    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     3.109 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      2.239     5.348    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     5.978 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.176     6.154    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     6.178 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ECCLK/O
                         net (fo=81, unplaced)        2.439     8.617    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01/U0/EXT_LPF/slowest_sync_clk
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism             -0.389     8.228                                            
                         clock uncertainty           -0.055     8.173                                            
                         FDRE (Setup_FDRE_C_D)        0.025     8.198    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                          8.198                                            
                         arrival time                          -7.035                                            
  -------------------------------------------------------------------
                         slack                                  1.163                                            

Slack (MET) :             1.173ns  (required time - arrival time)
  Source:                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][30]/D
                            (rising edge-triggered cell FDCE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_kernel_01_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_kernel_01_unbuffered_net rise@2.000ns - clk_kernel_01_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.458ns (70.245%)  route 0.194ns (29.755%))
  Logic Levels:           5  (CARRY8=4 LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.617ns = ( 8.617 - 2.000 ) 
    Source Clock Delay      (SCD):    6.373ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.683     0.783 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.833    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.833 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     1.155    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.306 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      2.384     3.690    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.563 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.198     3.761    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.789 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ECCLK/O
                         net (fo=81, unplaced)        2.584     6.373    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/test_clk0
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][0]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDCE (Prop_FDCE_C_Q)         0.079     6.452 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][0]/Q
                         net (fo=2, unplaced)         0.137     6.589    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][0]
                         LUT1 (Prop_LUT1_I0_O)        0.035     6.624 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr[0][0]_i_3/O
                         net (fo=1, unplaced)         0.016     6.640    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr[0][0]_i_3_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.197     6.837 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][0]_i_2/CO[7]
                         net (fo=1, unplaced)         0.005     6.842    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][0]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     6.864 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][8]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     6.869    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][8]_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     6.891 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][16]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     6.896    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][16]_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_O[6])
                                                      0.103     6.999 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][24]_i_1/O[6]
                         net (fo=1, unplaced)         0.026     7.025    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][24]_i_1_n_9
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][30]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      2.000     2.000 r                                      
    G17                                               0.000     2.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     2.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.573     2.652 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.692    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.692 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     2.978    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     3.109 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      2.239     5.348    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     5.978 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.176     6.154    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     6.178 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ECCLK/O
                         net (fo=81, unplaced)        2.439     8.617    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/test_clk0
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][30]/C
                         clock pessimism             -0.389     8.228                                            
                         clock uncertainty           -0.055     8.173                                            
                         FDCE (Setup_FDCE_C_D)        0.025     8.198    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][30]
  -------------------------------------------------------------------
                         required time                          8.198                                            
                         arrival time                          -7.025                                            
  -------------------------------------------------------------------
                         slack                                  1.173                                            

Slack (MET) :             1.173ns  (required time - arrival time)
  Source:                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][30]/D
                            (rising edge-triggered cell FDCE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_kernel_01_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_kernel_01_unbuffered_net rise@2.000ns - clk_kernel_01_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.458ns (70.245%)  route 0.194ns (29.755%))
  Logic Levels:           5  (CARRY8=4 LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.617ns = ( 8.617 - 2.000 ) 
    Source Clock Delay      (SCD):    6.373ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.683     0.783 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.833    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.833 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     1.155    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.306 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      2.384     3.690    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.563 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.198     3.761    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.789 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/GC.FCLK/O
                         net (fo=120, unplaced)       2.584     6.373    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/test_clk1
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][0]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDCE (Prop_FDCE_C_Q)         0.079     6.452 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][0]/Q
                         net (fo=2, unplaced)         0.137     6.589    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][0]
                         LUT1 (Prop_LUT1_I0_O)        0.035     6.624 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr[1][0]_i_3/O
                         net (fo=1, unplaced)         0.016     6.640    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr[1][0]_i_3_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.197     6.837 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][0]_i_2/CO[7]
                         net (fo=1, unplaced)         0.005     6.842    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][0]_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     6.864 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][8]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     6.869    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][8]_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     6.891 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][16]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     6.896    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][16]_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_O[6])
                                                      0.103     6.999 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][24]_i_1/O[6]
                         net (fo=1, unplaced)         0.026     7.025    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][24]_i_1_n_9
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][30]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      2.000     2.000 r                                      
    G17                                               0.000     2.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     2.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.573     2.652 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.692    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.692 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     2.978    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     3.109 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      2.239     5.348    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     5.978 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.176     6.154    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     6.178 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/GC.FCLK/O
                         net (fo=120, unplaced)       2.439     8.617    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/test_clk1
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][30]/C
                         clock pessimism             -0.389     8.228                                            
                         clock uncertainty           -0.055     8.173                                            
                         FDCE (Setup_FDCE_C_D)        0.025     8.198    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][30]
  -------------------------------------------------------------------
                         required time                          8.198                                            
                         arrival time                          -7.025                                            
  -------------------------------------------------------------------
                         slack                                  1.173                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.083ns  (arrival time - required time)
  Source:                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][13]/C
                            (rising edge-triggered cell FDCE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_kernel_01_unbuffered_net
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_kernel_01_unbuffered_net rise@0.000ns - clk_kernel_01_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.056ns (51.852%)  route 0.052ns (48.148%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    3.504ns
    Clock Pessimism Removal (CPR):    -0.181ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     0.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.349     0.428 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.468    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.468 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.612    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.701 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      1.324     2.025    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     2.255 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.118     2.373    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     2.390 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ECCLK/O
                         net (fo=81, unplaced)        1.114     3.504    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/test_clk0
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][13]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDCE (Prop_FDCE_C_Q)         0.039     3.543 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][13]/Q
                         net (fo=2, unplaced)         0.045     3.588    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][13]
                         CARRY8 (Prop_CARRY8_S[5]_O[5])
                                                      0.017     3.605 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][8]_i_1/O[5]
                         net (fo=1, unplaced)         0.007     3.612    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][8]_i_1_n_10
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][13]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.554 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.604    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.604 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.180     0.784    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.884 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      1.469     2.353    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     2.058 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.132     2.190    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     2.209 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ECCLK/O
                         net (fo=81, unplaced)        1.259     3.468    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/test_clk0
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][13]/C
                         clock pessimism              0.181     3.649                                            
                         FDCE (Hold_FDCE_C_D)         0.046     3.695    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][13]
  -------------------------------------------------------------------
                         required time                         -3.695                                            
                         arrival time                           3.612                                            
  -------------------------------------------------------------------
                         slack                                 -0.083                                            

Slack (VIOLATED) :        -0.083ns  (arrival time - required time)
  Source:                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][21]/C
                            (rising edge-triggered cell FDCE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_kernel_01_unbuffered_net
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_kernel_01_unbuffered_net rise@0.000ns - clk_kernel_01_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.056ns (51.852%)  route 0.052ns (48.148%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    3.504ns
    Clock Pessimism Removal (CPR):    -0.181ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     0.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.349     0.428 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.468    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.468 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.612    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.701 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      1.324     2.025    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     2.255 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.118     2.373    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     2.390 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ECCLK/O
                         net (fo=81, unplaced)        1.114     3.504    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/test_clk0
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][21]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDCE (Prop_FDCE_C_Q)         0.039     3.543 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][21]/Q
                         net (fo=2, unplaced)         0.045     3.588    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][21]
                         CARRY8 (Prop_CARRY8_S[5]_O[5])
                                                      0.017     3.605 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][16]_i_1/O[5]
                         net (fo=1, unplaced)         0.007     3.612    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][16]_i_1_n_10
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][21]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.554 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.604    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.604 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.180     0.784    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.884 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      1.469     2.353    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     2.058 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.132     2.190    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     2.209 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ECCLK/O
                         net (fo=81, unplaced)        1.259     3.468    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/test_clk0
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][21]/C
                         clock pessimism              0.181     3.649                                            
                         FDCE (Hold_FDCE_C_D)         0.046     3.695    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][21]
  -------------------------------------------------------------------
                         required time                         -3.695                                            
                         arrival time                           3.612                                            
  -------------------------------------------------------------------
                         slack                                 -0.083                                            

Slack (VIOLATED) :        -0.083ns  (arrival time - required time)
  Source:                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][29]/C
                            (rising edge-triggered cell FDCE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_kernel_01_unbuffered_net
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_kernel_01_unbuffered_net rise@0.000ns - clk_kernel_01_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.056ns (51.852%)  route 0.052ns (48.148%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    3.504ns
    Clock Pessimism Removal (CPR):    -0.181ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     0.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.349     0.428 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.468    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.468 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.612    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.701 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      1.324     2.025    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     2.255 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.118     2.373    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     2.390 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ECCLK/O
                         net (fo=81, unplaced)        1.114     3.504    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/test_clk0
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][29]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDCE (Prop_FDCE_C_Q)         0.039     3.543 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][29]/Q
                         net (fo=2, unplaced)         0.045     3.588    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][29]
                         CARRY8 (Prop_CARRY8_S[5]_O[5])
                                                      0.017     3.605 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][24]_i_1/O[5]
                         net (fo=1, unplaced)         0.007     3.612    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][24]_i_1_n_10
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][29]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.554 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.604    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.604 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.180     0.784    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.884 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      1.469     2.353    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     2.058 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.132     2.190    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     2.209 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ECCLK/O
                         net (fo=81, unplaced)        1.259     3.468    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/test_clk0
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][29]/C
                         clock pessimism              0.181     3.649                                            
                         FDCE (Hold_FDCE_C_D)         0.046     3.695    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][29]
  -------------------------------------------------------------------
                         required time                         -3.695                                            
                         arrival time                           3.612                                            
  -------------------------------------------------------------------
                         slack                                 -0.083                                            

Slack (VIOLATED) :        -0.083ns  (arrival time - required time)
  Source:                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_kernel_01_unbuffered_net
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_kernel_01_unbuffered_net rise@0.000ns - clk_kernel_01_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.056ns (51.852%)  route 0.052ns (48.148%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    3.504ns
    Clock Pessimism Removal (CPR):    -0.181ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     0.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.349     0.428 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.468    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.468 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.612    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.701 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      1.324     2.025    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     2.255 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.118     2.373    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     2.390 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ECCLK/O
                         net (fo=81, unplaced)        1.114     3.504    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/test_clk0
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][5]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDCE (Prop_FDCE_C_Q)         0.039     3.543 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][5]/Q
                         net (fo=2, unplaced)         0.045     3.588    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][5]
                         CARRY8 (Prop_CARRY8_S[5]_O[5])
                                                      0.017     3.605 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][0]_i_2/O[5]
                         net (fo=1, unplaced)         0.007     3.612    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][0]_i_2_n_10
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][5]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.554 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.604    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.604 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.180     0.784    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.884 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      1.469     2.353    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     2.058 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.132     2.190    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     2.209 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ECCLK/O
                         net (fo=81, unplaced)        1.259     3.468    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/test_clk0
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][5]/C
                         clock pessimism              0.181     3.649                                            
                         FDCE (Hold_FDCE_C_D)         0.046     3.695    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -3.695                                            
                         arrival time                           3.612                                            
  -------------------------------------------------------------------
                         slack                                 -0.083                                            

Slack (VIOLATED) :        -0.083ns  (arrival time - required time)
  Source:                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][13]/C
                            (rising edge-triggered cell FDCE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_kernel_01_unbuffered_net
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_kernel_01_unbuffered_net rise@0.000ns - clk_kernel_01_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.056ns (51.852%)  route 0.052ns (48.148%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    3.504ns
    Clock Pessimism Removal (CPR):    -0.181ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     0.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.349     0.428 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.468    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.468 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.612    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.701 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      1.324     2.025    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     2.255 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.118     2.373    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     2.390 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/GC.FCLK/O
                         net (fo=120, unplaced)       1.114     3.504    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/test_clk1
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][13]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDCE (Prop_FDCE_C_Q)         0.039     3.543 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][13]/Q
                         net (fo=2, unplaced)         0.045     3.588    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][13]
                         CARRY8 (Prop_CARRY8_S[5]_O[5])
                                                      0.017     3.605 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][8]_i_1/O[5]
                         net (fo=1, unplaced)         0.007     3.612    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][8]_i_1_n_10
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][13]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.554 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.604    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.604 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.180     0.784    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.884 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      1.469     2.353    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     2.058 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.132     2.190    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     2.209 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/GC.FCLK/O
                         net (fo=120, unplaced)       1.259     3.468    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/test_clk1
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][13]/C
                         clock pessimism              0.181     3.649                                            
                         FDCE (Hold_FDCE_C_D)         0.046     3.695    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][13]
  -------------------------------------------------------------------
                         required time                         -3.695                                            
                         arrival time                           3.612                                            
  -------------------------------------------------------------------
                         slack                                 -0.083                                            

Slack (VIOLATED) :        -0.083ns  (arrival time - required time)
  Source:                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][21]/C
                            (rising edge-triggered cell FDCE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_kernel_01_unbuffered_net
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_kernel_01_unbuffered_net rise@0.000ns - clk_kernel_01_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.056ns (51.852%)  route 0.052ns (48.148%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    3.504ns
    Clock Pessimism Removal (CPR):    -0.181ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     0.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.349     0.428 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.468    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.468 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.612    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.701 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      1.324     2.025    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     2.255 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.118     2.373    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     2.390 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/GC.FCLK/O
                         net (fo=120, unplaced)       1.114     3.504    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/test_clk1
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][21]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDCE (Prop_FDCE_C_Q)         0.039     3.543 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][21]/Q
                         net (fo=2, unplaced)         0.045     3.588    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][21]
                         CARRY8 (Prop_CARRY8_S[5]_O[5])
                                                      0.017     3.605 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][16]_i_1/O[5]
                         net (fo=1, unplaced)         0.007     3.612    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][16]_i_1_n_10
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][21]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.554 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.604    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.604 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.180     0.784    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.884 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      1.469     2.353    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     2.058 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.132     2.190    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     2.209 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/GC.FCLK/O
                         net (fo=120, unplaced)       1.259     3.468    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/test_clk1
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][21]/C
                         clock pessimism              0.181     3.649                                            
                         FDCE (Hold_FDCE_C_D)         0.046     3.695    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][21]
  -------------------------------------------------------------------
                         required time                         -3.695                                            
                         arrival time                           3.612                                            
  -------------------------------------------------------------------
                         slack                                 -0.083                                            

Slack (VIOLATED) :        -0.083ns  (arrival time - required time)
  Source:                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][29]/C
                            (rising edge-triggered cell FDCE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_kernel_01_unbuffered_net
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_kernel_01_unbuffered_net rise@0.000ns - clk_kernel_01_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.056ns (51.852%)  route 0.052ns (48.148%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    3.504ns
    Clock Pessimism Removal (CPR):    -0.181ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     0.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.349     0.428 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.468    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.468 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.612    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.701 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      1.324     2.025    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     2.255 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.118     2.373    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     2.390 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/GC.FCLK/O
                         net (fo=120, unplaced)       1.114     3.504    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/test_clk1
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][29]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDCE (Prop_FDCE_C_Q)         0.039     3.543 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][29]/Q
                         net (fo=2, unplaced)         0.045     3.588    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][29]
                         CARRY8 (Prop_CARRY8_S[5]_O[5])
                                                      0.017     3.605 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][24]_i_1/O[5]
                         net (fo=1, unplaced)         0.007     3.612    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][24]_i_1_n_10
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][29]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.554 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.604    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.604 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.180     0.784    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.884 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      1.469     2.353    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     2.058 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.132     2.190    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     2.209 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/GC.FCLK/O
                         net (fo=120, unplaced)       1.259     3.468    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/test_clk1
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][29]/C
                         clock pessimism              0.181     3.649                                            
                         FDCE (Hold_FDCE_C_D)         0.046     3.695    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][29]
  -------------------------------------------------------------------
                         required time                         -3.695                                            
                         arrival time                           3.612                                            
  -------------------------------------------------------------------
                         slack                                 -0.083                                            

Slack (VIOLATED) :        -0.083ns  (arrival time - required time)
  Source:                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_kernel_01_unbuffered_net
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_kernel_01_unbuffered_net rise@0.000ns - clk_kernel_01_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.056ns (51.852%)  route 0.052ns (48.148%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    3.504ns
    Clock Pessimism Removal (CPR):    -0.181ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     0.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.349     0.428 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.468    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.468 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.612    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.701 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      1.324     2.025    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     2.255 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.118     2.373    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     2.390 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/GC.FCLK/O
                         net (fo=120, unplaced)       1.114     3.504    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/test_clk1
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][5]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDCE (Prop_FDCE_C_Q)         0.039     3.543 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][5]/Q
                         net (fo=2, unplaced)         0.045     3.588    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][5]
                         CARRY8 (Prop_CARRY8_S[5]_O[5])
                                                      0.017     3.605 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][0]_i_2/O[5]
                         net (fo=1, unplaced)         0.007     3.612    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][0]_i_2_n_10
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][5]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.554 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.604    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.604 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.180     0.784    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.884 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      1.469     2.353    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     2.058 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.132     2.190    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     2.209 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/GC.FCLK/O
                         net (fo=120, unplaced)       1.259     3.468    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/test_clk1
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][5]/C
                         clock pessimism              0.181     3.649                                            
                         FDCE (Hold_FDCE_C_D)         0.046     3.695    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -3.695                                            
                         arrival time                           3.612                                            
  -------------------------------------------------------------------
                         slack                                 -0.083                                            

Slack (VIOLATED) :        -0.082ns  (arrival time - required time)
  Source:                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][10]/C
                            (rising edge-triggered cell FDCE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_kernel_01_unbuffered_net
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_kernel_01_unbuffered_net rise@0.000ns - clk_kernel_01_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.056ns (51.376%)  route 0.053ns (48.624%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    3.504ns
    Clock Pessimism Removal (CPR):    -0.181ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     0.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.349     0.428 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.468    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.468 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.612    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.701 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      1.324     2.025    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     2.255 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.118     2.373    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     2.390 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ECCLK/O
                         net (fo=81, unplaced)        1.114     3.504    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/test_clk0
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][10]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDCE (Prop_FDCE_C_Q)         0.039     3.543 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][10]/Q
                         net (fo=2, unplaced)         0.046     3.589    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][10]
                         CARRY8 (Prop_CARRY8_S[2]_O[2])
                                                      0.017     3.606 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][8]_i_1/O[2]
                         net (fo=1, unplaced)         0.007     3.613    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][8]_i_1_n_13
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][10]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.554 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.604    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.604 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.180     0.784    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.884 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      1.469     2.353    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     2.058 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.132     2.190    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     2.209 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ECCLK/O
                         net (fo=81, unplaced)        1.259     3.468    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/test_clk0
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][10]/C
                         clock pessimism              0.181     3.649                                            
                         FDCE (Hold_FDCE_C_D)         0.046     3.695    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][10]
  -------------------------------------------------------------------
                         required time                         -3.695                                            
                         arrival time                           3.613                                            
  -------------------------------------------------------------------
                         slack                                 -0.082                                            

Slack (VIOLATED) :        -0.082ns  (arrival time - required time)
  Source:                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][18]/C
                            (rising edge-triggered cell FDCE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][18]/D
                            (rising edge-triggered cell FDCE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_kernel_01_unbuffered_net
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_kernel_01_unbuffered_net rise@0.000ns - clk_kernel_01_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.056ns (51.376%)  route 0.053ns (48.624%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    3.504ns
    Clock Pessimism Removal (CPR):    -0.181ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     0.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.349     0.428 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.468    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.468 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.612    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.701 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      1.324     2.025    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     2.255 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.118     2.373    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     2.390 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ECCLK/O
                         net (fo=81, unplaced)        1.114     3.504    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/test_clk0
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][18]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDCE (Prop_FDCE_C_Q)         0.039     3.543 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][18]/Q
                         net (fo=2, unplaced)         0.046     3.589    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][18]
                         CARRY8 (Prop_CARRY8_S[2]_O[2])
                                                      0.017     3.606 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][16]_i_1/O[2]
                         net (fo=1, unplaced)         0.007     3.613    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][16]_i_1_n_13
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][18]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.554 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.604    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.604 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.180     0.784    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.884 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, unplaced)      1.469     2.353    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     2.058 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, unplaced)         0.132     2.190    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     2.209 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ECCLK/O
                         net (fo=81, unplaced)        1.259     3.468    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/test_clk0
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][18]/C
                         clock pessimism              0.181     3.649                                            
                         FDCE (Hold_FDCE_C_D)         0.046     3.695    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][18]
  -------------------------------------------------------------------
                         required time                         -3.695                                            
                         arrival time                           3.613                                            
  -------------------------------------------------------------------
                         slack                                 -0.082                                            





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_kernel_01_unbuffered_net
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFGCE/I            n/a            1.290         2.000       0.710                level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ECCLK/I
Min Period        n/a     BUFGCE/I            n/a            1.290         2.000       0.710                level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/GC.FCLK/I
Min Period        n/a     BUFGCE/I            n/a            1.290         2.000       0.710                level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ICCLK/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         2.000       0.929                level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     SRL16E/CLK          n/a            1.064         2.000       0.936                level0_i/ulp/proc_sys_reset_kernel2_slr0/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         2.000       0.936                level0_i/ulp/proc_sys_reset_kernel2_slr1/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         2.000       0.936                level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     FDRE/C              n/a            0.550         2.000       1.450                level0_i/ulp/proc_sys_reset_kernel2_slr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            0.550         2.000       1.450                level0_i/ulp/proc_sys_reset_kernel2_slr0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Min Period        n/a     FDRE/C              n/a            0.550         2.000       1.450                level0_i/ulp/proc_sys_reset_kernel2_slr0/U0/BSR_OUT_DFF[0].FDRE_BSR/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.532         1.000       0.468                level0_i/ulp/proc_sys_reset_kernel2_slr0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.532         1.000       0.468                level0_i/ulp/proc_sys_reset_kernel2_slr0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.532         1.000       0.468                level0_i/ulp/proc_sys_reset_kernel2_slr1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.532         1.000       0.468                level0_i/ulp/proc_sys_reset_kernel2_slr1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.532         1.000       0.468                level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.532         1.000       0.468                level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.000       0.725                level0_i/ulp/proc_sys_reset_kernel2_slr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.000       0.725                level0_i/ulp/proc_sys_reset_kernel2_slr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.000       0.725                level0_i/ulp/proc_sys_reset_kernel2_slr0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.000       0.725                level0_i/ulp/proc_sys_reset_kernel2_slr0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.532         1.000       0.468                level0_i/ulp/proc_sys_reset_kernel2_slr0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.532         1.000       0.468                level0_i/ulp/proc_sys_reset_kernel2_slr0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.532         1.000       0.468                level0_i/ulp/proc_sys_reset_kernel2_slr1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.532         1.000       0.468                level0_i/ulp/proc_sys_reset_kernel2_slr1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.532         1.000       0.468                level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.532         1.000       0.468                level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.000       0.725                level0_i/ulp/proc_sys_reset_kernel2_slr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.000       0.725                level0_i/ulp/proc_sys_reset_kernel2_slr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.000       0.725                level0_i/ulp/proc_sys_reset_kernel2_slr0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.000       0.725                level0_i/ulp/proc_sys_reset_kernel2_slr0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_bd_22c0_clkwiz_hbm_0
  To Clock:  clk_out1_bd_22c0_clkwiz_hbm_0

Setup :            0  Failing Endpoints,  Worst Slack        0.398ns,  Total Violation        0.000ns
Hold  :        14802  Failing Endpoints,  Worst Slack       -0.094ns,  Total Violation     -815.260ns
PW    :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.artrans_cntr_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_bd_22c0_clkwiz_hbm_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_bd_22c0_clkwiz_hbm_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_bd_22c0_clkwiz_hbm_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_bd_22c0_clkwiz_hbm_0 rise@2.222ns - clk_out1_bd_22c0_clkwiz_hbm_0 rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.368ns (23.635%)  route 1.189ns (76.365%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.522ns = ( 8.744 - 2.222 ) 
    Source Clock Delay      (SCD):    6.373ns
    Clock Pessimism Removal (CPR):    -0.294ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_out1_bd_22c0_clkwiz_hbm_0 rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.683     0.783 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.833    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.833 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     1.155    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.306 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, estimated)     2.384     3.690    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.563 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.761    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.789 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=9996, unplaced)      2.584     6.373    reconfigurable                      level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aclk
                         FDSE                                         r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.artrans_cntr_reg[5]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDSE (Prop_FDSE_C_Q)         0.079     6.452 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.artrans_cntr_reg[5]/Q
                         net (fo=2, unplaced)         0.154     6.606    reconfigurable                      level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/sel0__0[5]
                         LUT6 (Prop_LUT6_I0_O)        0.149     6.755 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr[7]_i_3/O
                         net (fo=4, unplaced)         0.197     6.952    reconfigurable                      level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr_reg[5]
                         LUT4 (Prop_LUT4_I2_O)        0.035     6.987 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_axi_arlen[3]_INST_0_i_3/O
                         net (fo=9, unplaced)         0.216     7.203    reconfigurable                      level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg_n_22
                         LUT6 (Prop_LUT6_I0_O)        0.035     7.238 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/shift_reg_reg[0]_srl16_i_2__7/O
                         net (fo=7, unplaced)         0.210     7.448    reconfigurable                      level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[8]_0
                         LUT4 (Prop_LUT4_I0_O)        0.035     7.483 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/shift_reg_reg[0]_srl16_i_2__0/O
                         net (fo=2, unplaced)         0.185     7.668    reconfigurable                      level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_pipelined.mesg_reg_reg[14][4]
                         LUT4 (Prop_LUT4_I2_O)        0.035     7.703 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/shift_reg_reg[0]_srl16_i_1__3/O
                         net (fo=1, unplaced)         0.227     7.930    reconfigurable                      level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[10].srl_nx1/exit_aruser[0]
                         SRL16E                                       r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out1_bd_22c0_clkwiz_hbm_0 rise edge)
                                                      2.222     2.222 r                                      
    G17                                               0.000     2.222 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     2.301    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.573     2.874 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.914    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.914 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     3.200    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     3.331 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, estimated)     2.144     5.475    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.105 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     6.281    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     6.305 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=9996, unplaced)      2.439     8.744    reconfigurable                      level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[10].srl_nx1/aclk
                         SRL16E                                       r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16/CLK
                         clock pessimism             -0.294     8.450                                            
                         clock uncertainty           -0.062     8.388                                            
                         SRL16E (Setup_SRL16E_CLK_D)
                                                     -0.060     8.328    reconfigurable   pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                                 level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16
  -------------------------------------------------------------------
                         required time                          8.328                                            
                         arrival time                          -7.930                                            
  -------------------------------------------------------------------
                         slack                                  0.398                                            

Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.artrans_cntr_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_bd_22c0_clkwiz_hbm_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[11].srl_nx1/shift_reg_reg[0]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_bd_22c0_clkwiz_hbm_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_bd_22c0_clkwiz_hbm_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_bd_22c0_clkwiz_hbm_0 rise@2.222ns - clk_out1_bd_22c0_clkwiz_hbm_0 rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.368ns (23.635%)  route 1.189ns (76.365%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.522ns = ( 8.744 - 2.222 ) 
    Source Clock Delay      (SCD):    6.373ns
    Clock Pessimism Removal (CPR):    -0.294ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_out1_bd_22c0_clkwiz_hbm_0 rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.683     0.783 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.833    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.833 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     1.155    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.306 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, estimated)     2.384     3.690    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.563 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.761    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.789 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=9996, unplaced)      2.584     6.373    reconfigurable                      level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aclk
                         FDSE                                         r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.artrans_cntr_reg[5]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDSE (Prop_FDSE_C_Q)         0.079     6.452 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.artrans_cntr_reg[5]/Q
                         net (fo=2, unplaced)         0.154     6.606    reconfigurable                      level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/sel0__0[5]
                         LUT6 (Prop_LUT6_I0_O)        0.149     6.755 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr[7]_i_3/O
                         net (fo=4, unplaced)         0.197     6.952    reconfigurable                      level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr_reg[5]
                         LUT4 (Prop_LUT4_I2_O)        0.035     6.987 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_axi_arlen[3]_INST_0_i_3/O
                         net (fo=9, unplaced)         0.216     7.203    reconfigurable                      level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg_n_22
                         LUT6 (Prop_LUT6_I0_O)        0.035     7.238 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/shift_reg_reg[0]_srl16_i_2__7/O
                         net (fo=7, unplaced)         0.210     7.448    reconfigurable                      level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[8]_0
                         LUT4 (Prop_LUT4_I0_O)        0.035     7.483 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/shift_reg_reg[0]_srl16_i_2__1/O
                         net (fo=2, unplaced)         0.185     7.668    reconfigurable                      level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_pipelined.mesg_reg_reg[14][5]
                         LUT4 (Prop_LUT4_I2_O)        0.035     7.703 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/shift_reg_reg[0]_srl16_i_1__2/O
                         net (fo=1, unplaced)         0.227     7.930    reconfigurable                      level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[11].srl_nx1/exit_aruser[0]
                         SRL16E                                       r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[11].srl_nx1/shift_reg_reg[0]_srl16/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out1_bd_22c0_clkwiz_hbm_0 rise edge)
                                                      2.222     2.222 r                                      
    G17                                               0.000     2.222 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     2.301    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.573     2.874 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.914    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.914 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     3.200    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     3.331 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, estimated)     2.144     5.475    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.105 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     6.281    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     6.305 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=9996, unplaced)      2.439     8.744    reconfigurable                      level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[11].srl_nx1/aclk
                         SRL16E                                       r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[11].srl_nx1/shift_reg_reg[0]_srl16/CLK
                         clock pessimism             -0.294     8.450                                            
                         clock uncertainty           -0.062     8.388                                            
                         SRL16E (Setup_SRL16E_CLK_D)
                                                     -0.060     8.328    reconfigurable   pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                                 level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[11].srl_nx1/shift_reg_reg[0]_srl16
  -------------------------------------------------------------------
                         required time                          8.328                                            
                         arrival time                          -7.930                                            
  -------------------------------------------------------------------
                         slack                                  0.398                                            

Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.artrans_cntr_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_bd_22c0_clkwiz_hbm_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[12].srl_nx1/shift_reg_reg[0]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_bd_22c0_clkwiz_hbm_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_bd_22c0_clkwiz_hbm_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_bd_22c0_clkwiz_hbm_0 rise@2.222ns - clk_out1_bd_22c0_clkwiz_hbm_0 rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.368ns (23.635%)  route 1.189ns (76.365%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.522ns = ( 8.744 - 2.222 ) 
    Source Clock Delay      (SCD):    6.373ns
    Clock Pessimism Removal (CPR):    -0.294ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_out1_bd_22c0_clkwiz_hbm_0 rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.683     0.783 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.833    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.833 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     1.155    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.306 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, estimated)     2.384     3.690    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.563 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.761    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.789 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=9996, unplaced)      2.584     6.373    reconfigurable                      level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aclk
                         FDSE                                         r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.artrans_cntr_reg[5]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDSE (Prop_FDSE_C_Q)         0.079     6.452 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.artrans_cntr_reg[5]/Q
                         net (fo=2, unplaced)         0.154     6.606    reconfigurable                      level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/sel0__0[5]
                         LUT6 (Prop_LUT6_I0_O)        0.149     6.755 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr[7]_i_3/O
                         net (fo=4, unplaced)         0.197     6.952    reconfigurable                      level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr_reg[5]
                         LUT4 (Prop_LUT4_I2_O)        0.035     6.987 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_axi_arlen[3]_INST_0_i_3/O
                         net (fo=9, unplaced)         0.216     7.203    reconfigurable                      level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg_n_22
                         LUT6 (Prop_LUT6_I0_O)        0.035     7.238 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/shift_reg_reg[0]_srl16_i_2__7/O
                         net (fo=7, unplaced)         0.210     7.448    reconfigurable                      level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[8]_0
                         LUT4 (Prop_LUT4_I0_O)        0.035     7.483 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/shift_reg_reg[0]_srl16_i_2__2/O
                         net (fo=2, unplaced)         0.185     7.668    reconfigurable                      level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_pipelined.mesg_reg_reg[14][6]
                         LUT4 (Prop_LUT4_I2_O)        0.035     7.703 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/shift_reg_reg[0]_srl16_i_1__1/O
                         net (fo=1, unplaced)         0.227     7.930    reconfigurable                      level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[12].srl_nx1/exit_aruser[0]
                         SRL16E                                       r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[12].srl_nx1/shift_reg_reg[0]_srl16/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out1_bd_22c0_clkwiz_hbm_0 rise edge)
                                                      2.222     2.222 r                                      
    G17                                               0.000     2.222 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     2.301    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.573     2.874 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.914    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.914 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     3.200    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     3.331 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, estimated)     2.144     5.475    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.105 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     6.281    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     6.305 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=9996, unplaced)      2.439     8.744    reconfigurable                      level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[12].srl_nx1/aclk
                         SRL16E                                       r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[12].srl_nx1/shift_reg_reg[0]_srl16/CLK
                         clock pessimism             -0.294     8.450                                            
                         clock uncertainty           -0.062     8.388                                            
                         SRL16E (Setup_SRL16E_CLK_D)
                                                     -0.060     8.328    reconfigurable   pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                                 level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[12].srl_nx1/shift_reg_reg[0]_srl16
  -------------------------------------------------------------------
                         required time                          8.328                                            
                         arrival time                          -7.930                                            
  -------------------------------------------------------------------
                         slack                                  0.398                                            

Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.artrans_cntr_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_bd_22c0_clkwiz_hbm_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[14].srl_nx1/shift_reg_reg[0]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_bd_22c0_clkwiz_hbm_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_bd_22c0_clkwiz_hbm_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_bd_22c0_clkwiz_hbm_0 rise@2.222ns - clk_out1_bd_22c0_clkwiz_hbm_0 rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.368ns (23.635%)  route 1.189ns (76.365%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.522ns = ( 8.744 - 2.222 ) 
    Source Clock Delay      (SCD):    6.373ns
    Clock Pessimism Removal (CPR):    -0.294ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_out1_bd_22c0_clkwiz_hbm_0 rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.683     0.783 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.833    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.833 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     1.155    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.306 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, estimated)     2.384     3.690    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.563 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.761    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.789 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=9996, unplaced)      2.584     6.373    reconfigurable                      level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aclk
                         FDSE                                         r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.artrans_cntr_reg[5]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDSE (Prop_FDSE_C_Q)         0.079     6.452 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.artrans_cntr_reg[5]/Q
                         net (fo=2, unplaced)         0.154     6.606    reconfigurable                      level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/sel0__0[5]
                         LUT6 (Prop_LUT6_I0_O)        0.149     6.755 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr[7]_i_3/O
                         net (fo=4, unplaced)         0.197     6.952    reconfigurable                      level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr_reg[5]
                         LUT4 (Prop_LUT4_I2_O)        0.035     6.987 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_axi_arlen[3]_INST_0_i_3/O
                         net (fo=9, unplaced)         0.216     7.203    reconfigurable                      level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg_n_22
                         LUT6 (Prop_LUT6_I0_O)        0.035     7.238 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/shift_reg_reg[0]_srl16_i_2__7/O
                         net (fo=7, unplaced)         0.210     7.448    reconfigurable                      level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[8]_0
                         LUT4 (Prop_LUT4_I0_O)        0.035     7.483 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/shift_reg_reg[0]_srl16_i_2__3/O
                         net (fo=2, unplaced)         0.185     7.668    reconfigurable                      level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_pipelined.mesg_reg_reg[14][7]
                         LUT4 (Prop_LUT4_I2_O)        0.035     7.703 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/shift_reg_reg[0]_srl16_i_1__0/O
                         net (fo=1, unplaced)         0.227     7.930    reconfigurable                      level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[14].srl_nx1/exit_aruser[0]
                         SRL16E                                       r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[14].srl_nx1/shift_reg_reg[0]_srl16/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out1_bd_22c0_clkwiz_hbm_0 rise edge)
                                                      2.222     2.222 r                                      
    G17                                               0.000     2.222 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     2.301    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.573     2.874 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.914    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.914 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     3.200    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     3.331 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, estimated)     2.144     5.475    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.105 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     6.281    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     6.305 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=9996, unplaced)      2.439     8.744    reconfigurable                      level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[14].srl_nx1/aclk
                         SRL16E                                       r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[14].srl_nx1/shift_reg_reg[0]_srl16/CLK
                         clock pessimism             -0.294     8.450                                            
                         clock uncertainty           -0.062     8.388                                            
                         SRL16E (Setup_SRL16E_CLK_D)
                                                     -0.060     8.328    reconfigurable   pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                                 level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[14].srl_nx1/shift_reg_reg[0]_srl16
  -------------------------------------------------------------------
                         required time                          8.328                                            
                         arrival time                          -7.930                                            
  -------------------------------------------------------------------
                         slack                                  0.398                                            

Slack (MET) :             0.411ns  (required time - arrival time)
  Source:                 level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.artrans_cntr_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_bd_22c0_clkwiz_hbm_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[14].srl_nx1/shift_reg_reg[0]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_bd_22c0_clkwiz_hbm_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_bd_22c0_clkwiz_hbm_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_bd_22c0_clkwiz_hbm_0 rise@2.222ns - clk_out1_bd_22c0_clkwiz_hbm_0 rise@0.000ns)
  Data Path Delay:        1.544ns  (logic 0.368ns (23.834%)  route 1.176ns (76.166%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.522ns = ( 8.744 - 2.222 ) 
    Source Clock Delay      (SCD):    6.373ns
    Clock Pessimism Removal (CPR):    -0.294ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_out1_bd_22c0_clkwiz_hbm_0 rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.683     0.783 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.833    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.833 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     1.155    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.306 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, estimated)     2.384     3.690    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.563 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.761    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.789 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=9996, unplaced)      2.584     6.373    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aclk
                         FDSE                                         r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.artrans_cntr_reg[5]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDSE (Prop_FDSE_C_Q)         0.079     6.452 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.artrans_cntr_reg[5]/Q
                         net (fo=2, unplaced)         0.154     6.606    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/sel0__0[5]
                         LUT6 (Prop_LUT6_I0_O)        0.149     6.755 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr[7]_i_3/O
                         net (fo=4, unplaced)         0.197     6.952    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr_reg[5]
                         LUT4 (Prop_LUT4_I2_O)        0.035     6.987 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_axi_arlen[3]_INST_0_i_3/O
                         net (fo=9, unplaced)         0.216     7.203    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/m_vector_i_reg[185]
                         LUT6 (Prop_LUT6_I0_O)        0.035     7.238 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl16_i_2__3/O
                         net (fo=3, unplaced)         0.191     7.429    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[8]_0
                         LUT4 (Prop_LUT4_I0_O)        0.035     7.464 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/m_vector_i[185]_i_1/O
                         net (fo=3, unplaced)         0.191     7.655    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[1066]_0[0]
                         LUT4 (Prop_LUT4_I2_O)        0.035     7.690 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/shift_reg_reg[0]_srl16_i_1__0/O
                         net (fo=1, unplaced)         0.227     7.917    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[14].srl_nx1/exit_aruser[0]
                         SRL16E                                       r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[14].srl_nx1/shift_reg_reg[0]_srl16/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out1_bd_22c0_clkwiz_hbm_0 rise edge)
                                                      2.222     2.222 r                                      
    G17                                               0.000     2.222 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     2.301    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.573     2.874 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.914    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.914 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     3.200    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     3.331 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, estimated)     2.144     5.475    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.105 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     6.281    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     6.305 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=9996, unplaced)      2.439     8.744    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[14].srl_nx1/aclk
                         SRL16E                                       r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[14].srl_nx1/shift_reg_reg[0]_srl16/CLK
                         clock pessimism             -0.294     8.450                                            
                         clock uncertainty           -0.062     8.388                                            
                         SRL16E (Setup_SRL16E_CLK_D)
                                                     -0.060     8.328    reconfigurable   pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                                 level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[14].srl_nx1/shift_reg_reg[0]_srl16
  -------------------------------------------------------------------
                         required time                          8.328                                            
                         arrival time                          -7.917                                            
  -------------------------------------------------------------------
                         slack                                  0.411                                            

Slack (MET) :             0.411ns  (required time - arrival time)
  Source:                 level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.artrans_cntr_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_bd_22c0_clkwiz_hbm_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[14].srl_nx1/shift_reg_reg[0]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_bd_22c0_clkwiz_hbm_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_bd_22c0_clkwiz_hbm_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_bd_22c0_clkwiz_hbm_0 rise@2.222ns - clk_out1_bd_22c0_clkwiz_hbm_0 rise@0.000ns)
  Data Path Delay:        1.544ns  (logic 0.368ns (23.834%)  route 1.176ns (76.166%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.522ns = ( 8.744 - 2.222 ) 
    Source Clock Delay      (SCD):    6.373ns
    Clock Pessimism Removal (CPR):    -0.294ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_out1_bd_22c0_clkwiz_hbm_0 rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.683     0.783 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.833    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.833 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     1.155    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.306 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, estimated)     2.384     3.690    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.563 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.761    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.789 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=9996, unplaced)      2.584     6.373    reconfigurable                      level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aclk
                         FDSE                                         r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.artrans_cntr_reg[5]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDSE (Prop_FDSE_C_Q)         0.079     6.452 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.artrans_cntr_reg[5]/Q
                         net (fo=2, unplaced)         0.154     6.606    reconfigurable                      level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/sel0__0[5]
                         LUT6 (Prop_LUT6_I0_O)        0.149     6.755 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr[7]_i_4/O
                         net (fo=4, unplaced)         0.197     6.952    reconfigurable                      level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr_reg[5]
                         LUT4 (Prop_LUT4_I2_O)        0.035     6.987 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_axi_arlen[3]_INST_0_i_3/O
                         net (fo=9, unplaced)         0.216     7.203    reconfigurable                      level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/m_vector_i_reg[185]
                         LUT6 (Prop_LUT6_I0_O)        0.035     7.238 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl16_i_2__0/O
                         net (fo=3, unplaced)         0.191     7.429    reconfigurable                      level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[8]_0
                         LUT4 (Prop_LUT4_I0_O)        0.035     7.464 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/m_vector_i[185]_i_1/O
                         net (fo=3, unplaced)         0.191     7.655    reconfigurable                      level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[1066]_0[0]
                         LUT4 (Prop_LUT4_I2_O)        0.035     7.690 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/shift_reg_reg[0]_srl16_i_1__0/O
                         net (fo=1, unplaced)         0.227     7.917    reconfigurable                      level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[14].srl_nx1/exit_aruser[0]
                         SRL16E                                       r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[14].srl_nx1/shift_reg_reg[0]_srl16/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out1_bd_22c0_clkwiz_hbm_0 rise edge)
                                                      2.222     2.222 r                                      
    G17                                               0.000     2.222 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     2.301    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.573     2.874 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.914    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.914 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     3.200    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     3.331 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, estimated)     2.144     5.475    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.105 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     6.281    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     6.305 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=9996, unplaced)      2.439     8.744    reconfigurable                      level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[14].srl_nx1/aclk
                         SRL16E                                       r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[14].srl_nx1/shift_reg_reg[0]_srl16/CLK
                         clock pessimism             -0.294     8.450                                            
                         clock uncertainty           -0.062     8.388                                            
                         SRL16E (Setup_SRL16E_CLK_D)
                                                     -0.060     8.328    reconfigurable   pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                                 level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[14].srl_nx1/shift_reg_reg[0]_srl16
  -------------------------------------------------------------------
                         required time                          8.328                                            
                         arrival time                          -7.917                                            
  -------------------------------------------------------------------
                         slack                                  0.411                                            

Slack (MET) :             0.545ns  (required time - arrival time)
  Source:                 level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.gen_fwft_latency_1.empty_r_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_bd_22c0_clkwiz_hbm_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr_afull_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_22c0_clkwiz_hbm_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_bd_22c0_clkwiz_hbm_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_bd_22c0_clkwiz_hbm_0 rise@2.222ns - clk_out1_bd_22c0_clkwiz_hbm_0 rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.289ns (19.331%)  route 1.206ns (80.669%))
  Logic Levels:           6  (LUT1=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.522ns = ( 8.744 - 2.222 ) 
    Source Clock Delay      (SCD):    6.373ns
    Clock Pessimism Removal (CPR):    -0.294ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_out1_bd_22c0_clkwiz_hbm_0 rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.683     0.783 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.833    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.833 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     1.155    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.306 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, estimated)     2.384     3.690    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.563 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.761    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.789 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=9996, unplaced)      2.584     6.373    reconfigurable                      level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/m_sc_aclk
                         FDSE                                         r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.gen_fwft_latency_1.empty_r_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDSE (Prop_FDSE_C_Q)         0.079     6.452 f  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.gen_fwft_latency_1.empty_r_reg/Q
                         net (fo=7, unplaced)         0.162     6.614    reconfigurable                      level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_normal_area.fifo_node_payld_empty
                         LUT1 (Prop_LUT1_I0_O)        0.035     6.649 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/m_sc_send[0]_INST_0/O
                         net (fo=7, unplaced)         0.210     6.859    reconfigurable                      level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/s_axi_awvalid
                         LUT3 (Prop_LUT3_I2_O)        0.035     6.894 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/m_axi_awvalid_INST_0_i_1/O
                         net (fo=3, unplaced)         0.191     7.085    reconfigurable                      level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/p_37_in
                         LUT6 (Prop_LUT6_I4_O)        0.035     7.120 f  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/shift_reg_reg[0]_srl32_i_3/O
                         net (fo=5, unplaced)         0.203     7.323    reconfigurable                      level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_pipelined.state_reg[0]_3
                         LUT5 (Prop_LUT5_I4_O)        0.035     7.358 f  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_pipelined.state[0]_i_3/O
                         net (fo=6, unplaced)         0.207     7.565    reconfigurable                      level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr_reg[4]_0
                         LUT6 (Prop_LUT6_I5_O)        0.035     7.600 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr_afull_i_3__2/O
                         net (fo=1, unplaced)         0.185     7.785    reconfigurable                      level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr_afull04_out
                         LUT6 (Prop_LUT6_I4_O)        0.035     7.820 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr_afull_i_1/O
                         net (fo=1, unplaced)         0.048     7.868    reconfigurable                      level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr_afull_i_1_n_0
                         FDRE                                         r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr_afull_reg/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out1_bd_22c0_clkwiz_hbm_0 rise edge)
                                                      2.222     2.222 r                                      
    G17                                               0.000     2.222 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     2.301    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.573     2.874 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.914    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.914 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     3.200    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     3.331 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, estimated)     2.144     5.475    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.105 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     6.281    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     6.305 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=9996, unplaced)      2.439     8.744    reconfigurable                      level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/aclk
                         FDRE                                         r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr_afull_reg/C
                         clock pessimism             -0.294     8.450                                            
                         clock uncertainty           -0.062     8.388                                            
                         FDRE (Setup_FDRE_C_D)        0.025     8.413    reconfigurable   pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                                 level0_i/ulp/hmss_0/inst/path_2/interconnect0_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr_afull_reg
  -------------------------------------------------------------------
                         required time                          8.413                                            
                         arrival time                          -7.868                                            
  -------------------------------------------------------------------
                         slack                                  0.545                                            

Slack (MET) :             0.552ns  (required time - arrival time)
  Source:                 level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.gen_fwft_latency_1.empty_r_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_bd_22c0_clkwiz_hbm_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr_afull_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_22c0_clkwiz_hbm_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_bd_22c0_clkwiz_hbm_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_bd_22c0_clkwiz_hbm_0 rise@2.222ns - clk_out1_bd_22c0_clkwiz_hbm_0 rise@0.000ns)
  Data Path Delay:        1.488ns  (logic 0.289ns (19.422%)  route 1.199ns (80.578%))
  Logic Levels:           6  (LUT1=1 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.522ns = ( 8.744 - 2.222 ) 
    Source Clock Delay      (SCD):    6.373ns
    Clock Pessimism Removal (CPR):    -0.294ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_out1_bd_22c0_clkwiz_hbm_0 rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.683     0.783 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.833    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.833 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     1.155    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.306 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, estimated)     2.384     3.690    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.563 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.761    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.789 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=9996, unplaced)      2.584     6.373    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/m_sc_aclk
                         FDSE                                         r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.gen_fwft_latency_1.empty_r_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDSE (Prop_FDSE_C_Q)         0.079     6.452 f  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.gen_fwft_latency_1.empty_r_reg/Q
                         net (fo=7, unplaced)         0.162     6.614    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_normal_area.fifo_node_payld_empty
                         LUT1 (Prop_LUT1_I0_O)        0.035     6.649 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/m_sc_send[0]_INST_0/O
                         net (fo=6, unplaced)         0.207     6.856    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/s_axi_awvalid
                         LUT3 (Prop_LUT3_I2_O)        0.035     6.891 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/m_axi_awvalid_INST_0_i_1/O
                         net (fo=3, unplaced)         0.191     7.082    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/p_37_in
                         LUT6 (Prop_LUT6_I4_O)        0.035     7.117 f  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/shift_reg_reg[0]_srl16_i_3__0/O
                         net (fo=5, unplaced)         0.203     7.320    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_pipelined.state_reg[0]_3
                         LUT5 (Prop_LUT5_I4_O)        0.035     7.355 f  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_pipelined.state[0]_i_3__0/O
                         net (fo=5, unplaced)         0.203     7.558    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr_reg[3]_0
                         LUT5 (Prop_LUT5_I4_O)        0.035     7.593 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr_afull_i_3__2/O
                         net (fo=1, unplaced)         0.185     7.778    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr_afull04_out
                         LUT5 (Prop_LUT5_I3_O)        0.035     7.813 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr_afull_i_1/O
                         net (fo=1, unplaced)         0.048     7.861    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr_afull_i_1_n_0
                         FDRE                                         r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr_afull_reg/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out1_bd_22c0_clkwiz_hbm_0 rise edge)
                                                      2.222     2.222 r                                      
    G17                                               0.000     2.222 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     2.301    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.573     2.874 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.914    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.914 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     3.200    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     3.331 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, estimated)     2.144     5.475    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.105 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     6.281    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     6.305 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=9996, unplaced)      2.439     8.744    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/aclk
                         FDRE                                         r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr_afull_reg/C
                         clock pessimism             -0.294     8.450                                            
                         clock uncertainty           -0.062     8.388                                            
                         FDRE (Setup_FDRE_C_D)        0.025     8.413    reconfigurable   pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                                 level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr_afull_reg
  -------------------------------------------------------------------
                         required time                          8.413                                            
                         arrival time                          -7.861                                            
  -------------------------------------------------------------------
                         slack                                  0.552                                            

Slack (MET) :             0.552ns  (required time - arrival time)
  Source:                 level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.gen_fwft_latency_1.empty_r_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_bd_22c0_clkwiz_hbm_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr_afull_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_22c0_clkwiz_hbm_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_bd_22c0_clkwiz_hbm_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_bd_22c0_clkwiz_hbm_0 rise@2.222ns - clk_out1_bd_22c0_clkwiz_hbm_0 rise@0.000ns)
  Data Path Delay:        1.488ns  (logic 0.289ns (19.422%)  route 1.199ns (80.578%))
  Logic Levels:           6  (LUT1=1 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.522ns = ( 8.744 - 2.222 ) 
    Source Clock Delay      (SCD):    6.373ns
    Clock Pessimism Removal (CPR):    -0.294ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_out1_bd_22c0_clkwiz_hbm_0 rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.683     0.783 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.833    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.833 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     1.155    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.306 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, estimated)     2.384     3.690    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.563 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.761    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.789 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=9996, unplaced)      2.584     6.373    reconfigurable                      level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/m_sc_aclk
                         FDSE                                         r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.gen_fwft_latency_1.empty_r_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDSE (Prop_FDSE_C_Q)         0.079     6.452 f  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.gen_fwft_latency_1.empty_r_reg/Q
                         net (fo=7, unplaced)         0.162     6.614    reconfigurable                      level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_normal_area.fifo_node_payld_empty
                         LUT1 (Prop_LUT1_I0_O)        0.035     6.649 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/m_sc_send[0]_INST_0/O
                         net (fo=6, unplaced)         0.207     6.856    reconfigurable                      level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/s_axi_awvalid
                         LUT3 (Prop_LUT3_I2_O)        0.035     6.891 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/m_axi_awvalid_INST_0_i_1/O
                         net (fo=3, unplaced)         0.191     7.082    reconfigurable                      level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/p_37_in
                         LUT6 (Prop_LUT6_I4_O)        0.035     7.117 f  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/shift_reg_reg[0]_srl16_i_3__0/O
                         net (fo=5, unplaced)         0.203     7.320    reconfigurable                      level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_pipelined.state_reg[0]_3
                         LUT5 (Prop_LUT5_I4_O)        0.035     7.355 f  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_pipelined.state[0]_i_3/O
                         net (fo=5, unplaced)         0.203     7.558    reconfigurable                      level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr_reg[3]_0
                         LUT5 (Prop_LUT5_I4_O)        0.035     7.593 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr_afull_i_3__2/O
                         net (fo=1, unplaced)         0.185     7.778    reconfigurable                      level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr_afull04_out
                         LUT5 (Prop_LUT5_I3_O)        0.035     7.813 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr_afull_i_1/O
                         net (fo=1, unplaced)         0.048     7.861    reconfigurable                      level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr_afull_i_1_n_0
                         FDRE                                         r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr_afull_reg/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out1_bd_22c0_clkwiz_hbm_0 rise edge)
                                                      2.222     2.222 r                                      
    G17                                               0.000     2.222 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     2.301    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.573     2.874 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.914    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.914 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     3.200    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     3.331 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, estimated)     2.144     5.475    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.105 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     6.281    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     6.305 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=9996, unplaced)      2.439     8.744    reconfigurable                      level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/aclk
                         FDRE                                         r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr_afull_reg/C
                         clock pessimism             -0.294     8.450                                            
                         clock uncertainty           -0.062     8.388                                            
                         FDRE (Setup_FDRE_C_D)        0.025     8.413    reconfigurable   pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                                 level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr_afull_reg
  -------------------------------------------------------------------
                         required time                          8.413                                            
                         arrival time                          -7.861                                            
  -------------------------------------------------------------------
                         slack                                  0.552                                            

Slack (MET) :             0.629ns  (required time - arrival time)
  Source:                 level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.artrans_cntr_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_bd_22c0_clkwiz_hbm_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.artrans_cntr_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_bd_22c0_clkwiz_hbm_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_bd_22c0_clkwiz_hbm_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_bd_22c0_clkwiz_hbm_0 rise@2.222ns - clk_out1_bd_22c0_clkwiz_hbm_0 rise@0.000ns)
  Data Path Delay:        1.312ns  (logic 0.333ns (25.381%)  route 0.979ns (74.619%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.522ns = ( 8.744 - 2.222 ) 
    Source Clock Delay      (SCD):    6.373ns
    Clock Pessimism Removal (CPR):    -0.294ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_out1_bd_22c0_clkwiz_hbm_0 rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.683     0.783 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.833    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.833 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.322     1.155    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.306 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, estimated)     2.384     3.690    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.563 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.761    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.789 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=9996, unplaced)      2.584     6.373    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aclk
                         FDSE                                         r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.artrans_cntr_reg[5]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDSE (Prop_FDSE_C_Q)         0.079     6.452 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.artrans_cntr_reg[5]/Q
                         net (fo=2, unplaced)         0.154     6.606    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/sel0__0[5]
                         LUT6 (Prop_LUT6_I0_O)        0.149     6.755 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr[7]_i_3/O
                         net (fo=4, unplaced)         0.197     6.952    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg_n_18
                         LUT3 (Prop_LUT3_I1_O)        0.035     6.987 f  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.artrans_cntr[3]_i_4/O
                         net (fo=2, unplaced)         0.185     7.172    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr_reg[4]_3
                         LUT6 (Prop_LUT6_I5_O)        0.035     7.207 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr[3]_i_1/O
                         net (fo=33, unplaced)        0.245     7.452    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr
                         LUT5 (Prop_LUT5_I4_O)        0.035     7.487 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr[7]_i_1/O
                         net (fo=4, unplaced)         0.198     7.685    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg_n_8
                         FDSE                                         r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.artrans_cntr_reg[4]/S
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out1_bd_22c0_clkwiz_hbm_0 rise edge)
                                                      2.222     2.222 r                                      
    G17                                               0.000     2.222 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     2.301    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.573     2.874 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.914    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.914 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     3.200    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     3.331 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, estimated)     2.144     5.475    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.105 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     6.281    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     6.305 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=9996, unplaced)      2.439     8.744    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aclk
                         FDSE                                         r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.artrans_cntr_reg[4]/C
                         clock pessimism             -0.294     8.450                                            
                         clock uncertainty           -0.062     8.388                                            
                         FDSE (Setup_FDSE_C_S)       -0.074     8.314    reconfigurable   pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                                 level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.artrans_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                          8.314                                            
                         arrival time                          -7.685                                            
  -------------------------------------------------------------------
                         slack                                  0.629                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.094ns  (arrival time - required time)
  Source:                 level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_22c0_clkwiz_hbm_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_bd_22c0_clkwiz_hbm_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_bd_22c0_clkwiz_hbm_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_22c0_clkwiz_hbm_0 rise@0.000ns - clk_out1_bd_22c0_clkwiz_hbm_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.039ns (34.513%)  route 0.074ns (65.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    -0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_out1_bd_22c0_clkwiz_hbm_0 rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     0.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.349     0.428 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.468    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.468 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.612    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.701 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, estimated)     1.316     2.017    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     2.247 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     2.365    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     2.382 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=9996, unplaced)      1.114     3.496    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
                         FDRE                                         r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     3.535 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/Q
                         net (fo=23, unplaced)        0.074     3.609    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH2
                         RAMD32                                       r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA/WADR2
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out1_bd_22c0_clkwiz_hbm_0 rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.554 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.604    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.604 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.180     0.784    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.884 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, estimated)     1.469     2.353    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     2.058 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     2.190    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     2.209 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=9996, unplaced)      1.259     3.468    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
                         RAMD32                                       r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA/CLK
                         clock pessimism              0.173     3.641                                            
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     3.703    reconfigurable   pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                                 level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         -3.703                                            
                         arrival time                           3.609                                            
  -------------------------------------------------------------------
                         slack                                 -0.094                                            

Slack (VIOLATED) :        -0.094ns  (arrival time - required time)
  Source:                 level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_22c0_clkwiz_hbm_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_bd_22c0_clkwiz_hbm_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_bd_22c0_clkwiz_hbm_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_22c0_clkwiz_hbm_0 rise@0.000ns - clk_out1_bd_22c0_clkwiz_hbm_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.039ns (34.513%)  route 0.074ns (65.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    -0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_out1_bd_22c0_clkwiz_hbm_0 rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     0.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.349     0.428 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.468    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.468 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.612    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.701 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, estimated)     1.316     2.017    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     2.247 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     2.365    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     2.382 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=9996, unplaced)      1.114     3.496    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
                         FDRE                                         r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     3.535 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/Q
                         net (fo=23, unplaced)        0.074     3.609    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH2
                         RAMD32                                       r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out1_bd_22c0_clkwiz_hbm_0 rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.554 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.604    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.604 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.180     0.784    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.884 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, estimated)     1.469     2.353    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     2.058 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     2.190    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     2.209 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=9996, unplaced)      1.259     3.468    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
                         RAMD32                                       r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA_D1/CLK
                         clock pessimism              0.173     3.641                                            
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     3.703    reconfigurable   pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                                 level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.703                                            
                         arrival time                           3.609                                            
  -------------------------------------------------------------------
                         slack                                 -0.094                                            

Slack (VIOLATED) :        -0.094ns  (arrival time - required time)
  Source:                 level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_22c0_clkwiz_hbm_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_bd_22c0_clkwiz_hbm_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_bd_22c0_clkwiz_hbm_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_22c0_clkwiz_hbm_0 rise@0.000ns - clk_out1_bd_22c0_clkwiz_hbm_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.039ns (34.513%)  route 0.074ns (65.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    -0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_out1_bd_22c0_clkwiz_hbm_0 rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     0.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.349     0.428 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.468    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.468 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.612    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.701 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, estimated)     1.316     2.017    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     2.247 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     2.365    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     2.382 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=9996, unplaced)      1.114     3.496    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
                         FDRE                                         r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     3.535 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/Q
                         net (fo=23, unplaced)        0.074     3.609    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH2
                         RAMD32                                       r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB/WADR2
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out1_bd_22c0_clkwiz_hbm_0 rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.554 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.604    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.604 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.180     0.784    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.884 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, estimated)     1.469     2.353    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     2.058 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     2.190    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     2.209 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=9996, unplaced)      1.259     3.468    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
                         RAMD32                                       r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB/CLK
                         clock pessimism              0.173     3.641                                            
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     3.703    reconfigurable   pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                                 level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB
  -------------------------------------------------------------------
                         required time                         -3.703                                            
                         arrival time                           3.609                                            
  -------------------------------------------------------------------
                         slack                                 -0.094                                            

Slack (VIOLATED) :        -0.094ns  (arrival time - required time)
  Source:                 level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_22c0_clkwiz_hbm_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_bd_22c0_clkwiz_hbm_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_bd_22c0_clkwiz_hbm_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_22c0_clkwiz_hbm_0 rise@0.000ns - clk_out1_bd_22c0_clkwiz_hbm_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.039ns (34.513%)  route 0.074ns (65.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    -0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_out1_bd_22c0_clkwiz_hbm_0 rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     0.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.349     0.428 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.468    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.468 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.612    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.701 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, estimated)     1.316     2.017    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     2.247 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     2.365    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     2.382 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=9996, unplaced)      1.114     3.496    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
                         FDRE                                         r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     3.535 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/Q
                         net (fo=23, unplaced)        0.074     3.609    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH2
                         RAMD32                                       r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out1_bd_22c0_clkwiz_hbm_0 rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.554 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.604    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.604 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.180     0.784    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.884 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, estimated)     1.469     2.353    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     2.058 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     2.190    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     2.209 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=9996, unplaced)      1.259     3.468    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
                         RAMD32                                       r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB_D1/CLK
                         clock pessimism              0.173     3.641                                            
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     3.703    reconfigurable   pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                                 level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.703                                            
                         arrival time                           3.609                                            
  -------------------------------------------------------------------
                         slack                                 -0.094                                            

Slack (VIOLATED) :        -0.094ns  (arrival time - required time)
  Source:                 level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_22c0_clkwiz_hbm_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_bd_22c0_clkwiz_hbm_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_bd_22c0_clkwiz_hbm_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_22c0_clkwiz_hbm_0 rise@0.000ns - clk_out1_bd_22c0_clkwiz_hbm_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.039ns (34.513%)  route 0.074ns (65.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    -0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_out1_bd_22c0_clkwiz_hbm_0 rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     0.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.349     0.428 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.468    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.468 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.612    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.701 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, estimated)     1.316     2.017    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     2.247 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     2.365    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     2.382 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=9996, unplaced)      1.114     3.496    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
                         FDRE                                         r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     3.535 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/Q
                         net (fo=23, unplaced)        0.074     3.609    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH2
                         RAMD32                                       r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC/WADR2
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out1_bd_22c0_clkwiz_hbm_0 rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.554 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.604    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.604 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.180     0.784    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.884 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, estimated)     1.469     2.353    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     2.058 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     2.190    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     2.209 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=9996, unplaced)      1.259     3.468    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
                         RAMD32                                       r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC/CLK
                         clock pessimism              0.173     3.641                                            
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     3.703    reconfigurable   pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                                 level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC
  -------------------------------------------------------------------
                         required time                         -3.703                                            
                         arrival time                           3.609                                            
  -------------------------------------------------------------------
                         slack                                 -0.094                                            

Slack (VIOLATED) :        -0.094ns  (arrival time - required time)
  Source:                 level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_22c0_clkwiz_hbm_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_bd_22c0_clkwiz_hbm_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_bd_22c0_clkwiz_hbm_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_22c0_clkwiz_hbm_0 rise@0.000ns - clk_out1_bd_22c0_clkwiz_hbm_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.039ns (34.513%)  route 0.074ns (65.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    -0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_out1_bd_22c0_clkwiz_hbm_0 rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     0.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.349     0.428 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.468    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.468 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.612    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.701 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, estimated)     1.316     2.017    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     2.247 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     2.365    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     2.382 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=9996, unplaced)      1.114     3.496    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
                         FDRE                                         r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     3.535 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/Q
                         net (fo=23, unplaced)        0.074     3.609    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH2
                         RAMD32                                       r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out1_bd_22c0_clkwiz_hbm_0 rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.554 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.604    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.604 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.180     0.784    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.884 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, estimated)     1.469     2.353    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     2.058 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     2.190    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     2.209 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=9996, unplaced)      1.259     3.468    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
                         RAMD32                                       r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC_D1/CLK
                         clock pessimism              0.173     3.641                                            
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     3.703    reconfigurable   pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                                 level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -3.703                                            
                         arrival time                           3.609                                            
  -------------------------------------------------------------------
                         slack                                 -0.094                                            

Slack (VIOLATED) :        -0.094ns  (arrival time - required time)
  Source:                 level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_22c0_clkwiz_hbm_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMD/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_bd_22c0_clkwiz_hbm_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_bd_22c0_clkwiz_hbm_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_22c0_clkwiz_hbm_0 rise@0.000ns - clk_out1_bd_22c0_clkwiz_hbm_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.039ns (34.513%)  route 0.074ns (65.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    -0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_out1_bd_22c0_clkwiz_hbm_0 rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     0.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.349     0.428 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.468    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.468 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.612    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.701 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, estimated)     1.316     2.017    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     2.247 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     2.365    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     2.382 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=9996, unplaced)      1.114     3.496    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
                         FDRE                                         r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     3.535 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/Q
                         net (fo=23, unplaced)        0.074     3.609    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH2
                         RAMD32                                       r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMD/WADR2
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out1_bd_22c0_clkwiz_hbm_0 rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.554 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.604    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.604 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.180     0.784    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.884 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, estimated)     1.469     2.353    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     2.058 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     2.190    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     2.209 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=9996, unplaced)      1.259     3.468    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
                         RAMD32                                       r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMD/CLK
                         clock pessimism              0.173     3.641                                            
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     3.703    reconfigurable   pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                                 level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMD
  -------------------------------------------------------------------
                         required time                         -3.703                                            
                         arrival time                           3.609                                            
  -------------------------------------------------------------------
                         slack                                 -0.094                                            

Slack (VIOLATED) :        -0.094ns  (arrival time - required time)
  Source:                 level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_22c0_clkwiz_hbm_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMD_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_bd_22c0_clkwiz_hbm_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_bd_22c0_clkwiz_hbm_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_22c0_clkwiz_hbm_0 rise@0.000ns - clk_out1_bd_22c0_clkwiz_hbm_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.039ns (34.513%)  route 0.074ns (65.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    -0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_out1_bd_22c0_clkwiz_hbm_0 rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     0.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.349     0.428 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.468    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.468 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.612    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.701 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, estimated)     1.316     2.017    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     2.247 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     2.365    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     2.382 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=9996, unplaced)      1.114     3.496    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
                         FDRE                                         r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     3.535 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/Q
                         net (fo=23, unplaced)        0.074     3.609    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH2
                         RAMD32                                       r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMD_D1/WADR2
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out1_bd_22c0_clkwiz_hbm_0 rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.554 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.604    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.604 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.180     0.784    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.884 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, estimated)     1.469     2.353    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     2.058 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     2.190    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     2.209 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=9996, unplaced)      1.259     3.468    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
                         RAMD32                                       r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMD_D1/CLK
                         clock pessimism              0.173     3.641                                            
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     3.703    reconfigurable   pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                                 level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -3.703                                            
                         arrival time                           3.609                                            
  -------------------------------------------------------------------
                         slack                                 -0.094                                            

Slack (VIOLATED) :        -0.094ns  (arrival time - required time)
  Source:                 level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_22c0_clkwiz_hbm_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAME/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_bd_22c0_clkwiz_hbm_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_bd_22c0_clkwiz_hbm_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_22c0_clkwiz_hbm_0 rise@0.000ns - clk_out1_bd_22c0_clkwiz_hbm_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.039ns (34.513%)  route 0.074ns (65.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    -0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_out1_bd_22c0_clkwiz_hbm_0 rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     0.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.349     0.428 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.468    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.468 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.612    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.701 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, estimated)     1.316     2.017    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     2.247 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     2.365    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     2.382 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=9996, unplaced)      1.114     3.496    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
                         FDRE                                         r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     3.535 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/Q
                         net (fo=23, unplaced)        0.074     3.609    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH2
                         RAMD32                                       r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAME/WADR2
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out1_bd_22c0_clkwiz_hbm_0 rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.554 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.604    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.604 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.180     0.784    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.884 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, estimated)     1.469     2.353    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     2.058 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     2.190    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     2.209 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=9996, unplaced)      1.259     3.468    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
                         RAMD32                                       r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAME/CLK
                         clock pessimism              0.173     3.641                                            
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     3.703    reconfigurable   pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                                 level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAME
  -------------------------------------------------------------------
                         required time                         -3.703                                            
                         arrival time                           3.609                                            
  -------------------------------------------------------------------
                         slack                                 -0.094                                            

Slack (VIOLATED) :        -0.094ns  (arrival time - required time)
  Source:                 level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_22c0_clkwiz_hbm_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAME_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_bd_22c0_clkwiz_hbm_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_bd_22c0_clkwiz_hbm_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_22c0_clkwiz_hbm_0 rise@0.000ns - clk_out1_bd_22c0_clkwiz_hbm_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.039ns (34.513%)  route 0.074ns (65.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    -0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_out1_bd_22c0_clkwiz_hbm_0 rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     0.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.349     0.428 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.468    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.468 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.612    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.701 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, estimated)     1.316     2.017    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     2.247 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     2.365    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     2.382 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=9996, unplaced)      1.114     3.496    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
                         FDRE                                         r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     3.535 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/Q
                         net (fo=23, unplaced)        0.074     3.609    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH2
                         RAMD32                                       r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAME_D1/WADR2
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out1_bd_22c0_clkwiz_hbm_0 rise edge)
                                                      0.000     0.000 r                                      
    G17                                               0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y106
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.554 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.604    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    G17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.604 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.180     0.784    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y16     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.884 r  static         pblock_level0_blp    level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1317, estimated)     1.469     2.353    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    SLR Crossing[1->0]   
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     2.058 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     2.190    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     2.209 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=9996, unplaced)      1.259     3.468    reconfigurable                      level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
                         RAMD32                                       r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAME_D1/CLK
                         clock pessimism              0.173     3.641                                            
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     3.703    reconfigurable   pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                                 level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAME_D1
  -------------------------------------------------------------------
                         required time                         -3.703                                            
                         arrival time                           3.609                                            
  -------------------------------------------------------------------
                         slack                                 -0.094                                            





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_bd_22c0_clkwiz_hbm_0
Waveform(ns):       { 0.000 1.111 }
Period(ns):         2.222
Sources:            { level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     HBM_SNGLBLI_INTF_AXI/ACLK  n/a            2.220         2.222       0.002                level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
Min Period        n/a     HBM_SNGLBLI_INTF_AXI/ACLK  n/a            2.220         2.222       0.002                level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<10>_INST/ACLK
Min Period        n/a     HBM_SNGLBLI_INTF_AXI/ACLK  n/a            2.220         2.222       0.002                level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<11>_INST/ACLK
Min Period        n/a     HBM_SNGLBLI_INTF_AXI/ACLK  n/a            2.220         2.222       0.002                level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<12>_INST/ACLK
Min Period        n/a     HBM_SNGLBLI_INTF_AXI/ACLK  n/a            2.220         2.222       0.002                level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<13>_INST/ACLK
Min Period        n/a     HBM_SNGLBLI_INTF_AXI/ACLK  n/a            2.220         2.222       0.002                level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<14>_INST/ACLK
Min Period        n/a     HBM_SNGLBLI_INTF_AXI/ACLK  n/a            2.220         2.222       0.002                level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<15>_INST/ACLK
Min Period        n/a     HBM_SNGLBLI_INTF_AXI/ACLK  n/a            2.220         2.222       0.002                level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<1>_INST/ACLK
Min Period        n/a     HBM_SNGLBLI_INTF_AXI/ACLK  n/a            2.220         2.222       0.002                level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<2>_INST/ACLK
Min Period        n/a     HBM_SNGLBLI_INTF_AXI/ACLK  n/a            2.220         2.222       0.002                level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<3>_INST/ACLK
Low Pulse Width   Slow    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         1.111       0.001                level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
Low Pulse Width   Slow    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         1.111       0.001                level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<10>_INST/ACLK
Low Pulse Width   Slow    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         1.111       0.001                level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<11>_INST/ACLK
Low Pulse Width   Slow    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         1.111       0.001                level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<12>_INST/ACLK
Low Pulse Width   Slow    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         1.111       0.001                level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<13>_INST/ACLK
Low Pulse Width   Slow    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         1.111       0.001                level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<14>_INST/ACLK
Low Pulse Width   Slow    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         1.111       0.001                level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<15>_INST/ACLK
Low Pulse Width   Slow    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         1.111       0.001                level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<1>_INST/ACLK
Low Pulse Width   Slow    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         1.111       0.001                level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<2>_INST/ACLK
Low Pulse Width   Slow    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         1.111       0.001                level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<3>_INST/ACLK
High Pulse Width  Fast    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         1.111       0.001                level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
High Pulse Width  Fast    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         1.111       0.001                level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<10>_INST/ACLK
High Pulse Width  Fast    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         1.111       0.001                level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<11>_INST/ACLK
High Pulse Width  Fast    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         1.111       0.001                level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<12>_INST/ACLK
High Pulse Width  Fast    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         1.111       0.001                level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<13>_INST/ACLK
High Pulse Width  Fast    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         1.111       0.001                level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<14>_INST/ACLK
High Pulse Width  Fast    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         1.111       0.001                level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<15>_INST/ACLK
High Pulse Width  Fast    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         1.111       0.001                level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<1>_INST/ACLK
High Pulse Width  Fast    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         1.111       0.001                level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<2>_INST/ACLK
High Pulse Width  Fast    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         1.111       0.001                level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<3>_INST/ACLK



---------------------------------------------------------------------------------------------------
From Clock:  io_clk_pcie_user_00
  To Clock:  io_clk_pcie_user_00

Setup :            0  Failing Endpoints,  Worst Slack        6.374ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.374ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by io_clk_pcie_user_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[3].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by io_clk_pcie_user_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             io_clk_pcie_user_00
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (io_clk_pcie_user_00 rise@10.000ns - io_clk_pcie_user_00 rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 0.229ns (6.651%)  route 3.214ns (93.349%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.582ns = ( 11.582 - 10.000 ) 
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.547ns (routing 0.456ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.282ns (routing 0.415ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock io_clk_pcie_user_00 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_COMMON_X1Y1                                 0.000     0.000 r  static                              io_clk_pcie_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X1Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.383     0.383 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.086     0.469    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_clk
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.599 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk/O
    X6Y1 (CLOCK_ROOT)    net (fo=8337, routed)        1.547     2.146    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_axi4l_s_inst/AXI_aclk
    SLICE_X216Y112       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X216Y112       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.225 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr_reg[0]/Q
                         net (fo=293, routed)         2.392     4.617    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[3].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_2_2/DPRA0
    SLICE_X197Y100       RAMD32 (Prop_G6LUT_SLICEM_RADR0_O)
                                                      0.150     4.767 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[3].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_2_2/DP/O
                         net (fo=1, routed)           0.822     5.589    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[3].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_rd_b.doutb_reg0[2]
    SLICE_X200Y100       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[3].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock io_clk_pcie_user_00 rise edge)
                                                     10.000    10.000 r                                      
    GTYE4_COMMON_X1Y1                                 0.000    10.000 r  static                              io_clk_pcie_00_clk_p (IN)
                         net (fo=0)                   0.000    10.000    static                              level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X1Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.109    10.109 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078    10.187    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_clk
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.301 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk/O
    X6Y1 (CLOCK_ROOT)    net (fo=8337, routed)        1.282    11.582    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[3].rxdet_trc_mem_inst/xpm_memory_base_inst/clkb
    SLICE_X200Y100       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[3].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[2]/C
                         clock pessimism              0.391    11.974                                            
                         clock uncertainty           -0.035    11.938                                            
    SLICE_X200Y100       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.963    static           pblock_level0_blp      level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[3].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         11.963                                            
                         arrival time                          -5.589                                            
  -------------------------------------------------------------------
                         slack                                  6.374                                            

Slack (MET) :             6.492ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by io_clk_pcie_user_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[10].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by io_clk_pcie_user_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             io_clk_pcie_user_00
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (io_clk_pcie_user_00 rise@10.000ns - io_clk_pcie_user_00 rise@0.000ns)
  Data Path Delay:        3.311ns  (logic 0.243ns (7.340%)  route 3.068ns (92.660%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 11.568 - 10.000 ) 
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.547ns (routing 0.456ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.267ns (routing 0.415ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock io_clk_pcie_user_00 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_COMMON_X1Y1                                 0.000     0.000 r  static                              io_clk_pcie_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X1Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.383     0.383 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.086     0.469    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_clk
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.599 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk/O
    X6Y1 (CLOCK_ROOT)    net (fo=8337, routed)        1.547     2.146    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_axi4l_s_inst/AXI_aclk
    SLICE_X216Y112       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X216Y112       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.225 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr_reg[0]/Q
                         net (fo=293, routed)         2.501     4.726    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[10].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_5_5/DPRA0
    SLICE_X196Y95        RAMD32 (Prop_E5LUT_SLICEM_RADR0_O)
                                                      0.164     4.890 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[10].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_5_5/DP/O
                         net (fo=1, routed)           0.567     5.457    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[10].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_rd_b.doutb_reg0[5]
    SLICE_X195Y88        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[10].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock io_clk_pcie_user_00 rise edge)
                                                     10.000    10.000 r                                      
    GTYE4_COMMON_X1Y1                                 0.000    10.000 r  static                              io_clk_pcie_00_clk_p (IN)
                         net (fo=0)                   0.000    10.000    static                              level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X1Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.109    10.109 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078    10.187    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_clk
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.301 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk/O
    X6Y1 (CLOCK_ROOT)    net (fo=8337, routed)        1.267    11.568    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[10].rxdet_trc_mem_inst/xpm_memory_base_inst/clkb
    SLICE_X195Y88        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[10].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[5]/C
                         clock pessimism              0.392    11.959                                            
                         clock uncertainty           -0.035    11.924                                            
    SLICE_X195Y88        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025    11.949    static           pblock_level0_blp      level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[10].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         11.949                                            
                         arrival time                          -5.457                                            
  -------------------------------------------------------------------
                         slack                                  6.492                                            

Slack (MET) :             6.502ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by io_clk_pcie_user_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[7].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by io_clk_pcie_user_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             io_clk_pcie_user_00
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (io_clk_pcie_user_00 rise@10.000ns - io_clk_pcie_user_00 rise@0.000ns)
  Data Path Delay:        3.319ns  (logic 0.242ns (7.291%)  route 3.077ns (92.709%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 11.586 - 10.000 ) 
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.547ns (routing 0.456ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.286ns (routing 0.415ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock io_clk_pcie_user_00 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_COMMON_X1Y1                                 0.000     0.000 r  static                              io_clk_pcie_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X1Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.383     0.383 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.086     0.469    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_clk
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.599 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk/O
    X6Y1 (CLOCK_ROOT)    net (fo=8337, routed)        1.547     2.146    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_axi4l_s_inst/AXI_aclk
    SLICE_X216Y112       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X216Y112       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.225 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr_reg[0]/Q
                         net (fo=293, routed)         2.537     4.762    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[7].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_9_9/DPRA0
    SLICE_X197Y98        RAMD32 (Prop_A5LUT_SLICEM_RADR0_O)
                                                      0.163     4.925 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[7].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_9_9/DP/O
                         net (fo=1, routed)           0.540     5.465    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[7].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_rd_b.doutb_reg0[9]
    SLICE_X200Y105       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[7].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock io_clk_pcie_user_00 rise edge)
                                                     10.000    10.000 r                                      
    GTYE4_COMMON_X1Y1                                 0.000    10.000 r  static                              io_clk_pcie_00_clk_p (IN)
                         net (fo=0)                   0.000    10.000    static                              level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X1Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.109    10.109 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078    10.187    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_clk
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.301 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk/O
    X6Y1 (CLOCK_ROOT)    net (fo=8337, routed)        1.286    11.586    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[7].rxdet_trc_mem_inst/xpm_memory_base_inst/clkb
    SLICE_X200Y105       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[7].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[9]/C
                         clock pessimism              0.391    11.978                                            
                         clock uncertainty           -0.035    11.942                                            
    SLICE_X200Y105       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    11.967    static           pblock_level0_blp      level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[7].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         11.967                                            
                         arrival time                          -5.465                                            
  -------------------------------------------------------------------
                         slack                                  6.502                                            

Slack (MET) :             6.511ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by io_clk_pcie_user_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by io_clk_pcie_user_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             io_clk_pcie_user_00
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (io_clk_pcie_user_00 rise@10.000ns - io_clk_pcie_user_00 rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 0.235ns (7.837%)  route 2.764ns (92.163%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.756ns = ( 11.756 - 10.000 ) 
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.609ns (routing 0.456ns, distribution 1.153ns)
  Clock Net Delay (Destination): 1.455ns (routing 0.415ns, distribution 1.040ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock io_clk_pcie_user_00 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_COMMON_X1Y1                                 0.000     0.000 r  static                              io_clk_pcie_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X1Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.383     0.383 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.086     0.469    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_clk
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.599 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk/O
    X6Y1 (CLOCK_ROOT)    net (fo=8337, routed)        1.609     2.208    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_2
    SLICE_X221Y118       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X221Y118       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.287 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/Q
                         net (fo=9, routed)           1.104     3.392    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/curr_fwft_state[0]
    SLICE_X221Y118       LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066     3.458 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[1]_i_1__1/O
                         net (fo=2, routed)           0.657     4.115    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt
    SLICE_X221Y118       LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.090     4.205 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_129/O
                         net (fo=1, routed)           1.002     5.207    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_42
    RAMB36_X12Y24        RAMB36E2                                     r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock io_clk_pcie_user_00 rise edge)
                                                     10.000    10.000 r                                      
    GTYE4_COMMON_X1Y1                                 0.000    10.000 r  static                              io_clk_pcie_00_clk_p (IN)
                         net (fo=0)                   0.000    10.000    static                              level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X1Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.109    10.109 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078    10.187    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_clk
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.301 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk/O
    X6Y1 (CLOCK_ROOT)    net (fo=8337, routed)        1.455    11.756    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X12Y24        RAMB36E2                                     r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                         clock pessimism              0.340    12.095                                            
                         clock uncertainty           -0.035    12.060                                            
    RAMB36_X12Y24        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.342    11.718    static           pblock_level0_blp      level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         11.718                                            
                         arrival time                          -5.207                                            
  -------------------------------------------------------------------
                         slack                                  6.511                                            

Slack (MET) :             6.513ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by io_clk_pcie_user_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[10].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by io_clk_pcie_user_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             io_clk_pcie_user_00
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (io_clk_pcie_user_00 rise@10.000ns - io_clk_pcie_user_00 rise@0.000ns)
  Data Path Delay:        3.308ns  (logic 0.229ns (6.923%)  route 3.079ns (93.077%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 11.586 - 10.000 ) 
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.547ns (routing 0.456ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.286ns (routing 0.415ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock io_clk_pcie_user_00 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_COMMON_X1Y1                                 0.000     0.000 r  static                              io_clk_pcie_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X1Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.383     0.383 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.086     0.469    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_clk
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.599 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk/O
    X6Y1 (CLOCK_ROOT)    net (fo=8337, routed)        1.547     2.146    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_axi4l_s_inst/AXI_aclk
    SLICE_X216Y112       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X216Y112       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.225 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr_reg[0]/Q
                         net (fo=293, routed)         2.595     4.820    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[10].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_8_8/DPRA0
    SLICE_X196Y95        RAMD32 (Prop_A6LUT_SLICEM_RADR0_O)
                                                      0.150     4.970 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[10].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_8_8/DP/O
                         net (fo=1, routed)           0.484     5.454    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[10].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_rd_b.doutb_reg0[8]
    SLICE_X202Y103       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[10].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock io_clk_pcie_user_00 rise edge)
                                                     10.000    10.000 r                                      
    GTYE4_COMMON_X1Y1                                 0.000    10.000 r  static                              io_clk_pcie_00_clk_p (IN)
                         net (fo=0)                   0.000    10.000    static                              level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X1Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.109    10.109 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078    10.187    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_clk
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.301 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk/O
    X6Y1 (CLOCK_ROOT)    net (fo=8337, routed)        1.286    11.586    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[10].rxdet_trc_mem_inst/xpm_memory_base_inst/clkb
    SLICE_X202Y103       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[10].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[8]/C
                         clock pessimism              0.391    11.978                                            
                         clock uncertainty           -0.035    11.942                                            
    SLICE_X202Y103       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025    11.967    static           pblock_level0_blp      level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[10].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         11.967                                            
                         arrival time                          -5.454                                            
  -------------------------------------------------------------------
                         slack                                  6.513                                            

Slack (MET) :             6.515ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by io_clk_pcie_user_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[6].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by io_clk_pcie_user_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             io_clk_pcie_user_00
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (io_clk_pcie_user_00 rise@10.000ns - io_clk_pcie_user_00 rise@0.000ns)
  Data Path Delay:        3.305ns  (logic 0.238ns (7.201%)  route 3.067ns (92.799%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.585ns = ( 11.585 - 10.000 ) 
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.547ns (routing 0.456ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.285ns (routing 0.415ns, distribution 0.870ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock io_clk_pcie_user_00 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_COMMON_X1Y1                                 0.000     0.000 r  static                              io_clk_pcie_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X1Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.383     0.383 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.086     0.469    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_clk
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.599 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk/O
    X6Y1 (CLOCK_ROOT)    net (fo=8337, routed)        1.547     2.146    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_axi4l_s_inst/AXI_aclk
    SLICE_X216Y112       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X216Y112       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.225 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr_reg[0]/Q
                         net (fo=293, routed)         2.577     4.802    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[6].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_7_7/DPRA0
    SLICE_X197Y101       RAMD32 (Prop_C5LUT_SLICEM_RADR0_O)
                                                      0.159     4.961 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[6].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_7_7/DP/O
                         net (fo=1, routed)           0.490     5.451    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[6].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_rd_b.doutb_reg0[7]
    SLICE_X196Y101       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[6].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock io_clk_pcie_user_00 rise edge)
                                                     10.000    10.000 r                                      
    GTYE4_COMMON_X1Y1                                 0.000    10.000 r  static                              io_clk_pcie_00_clk_p (IN)
                         net (fo=0)                   0.000    10.000    static                              level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X1Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.109    10.109 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078    10.187    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_clk
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.301 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk/O
    X6Y1 (CLOCK_ROOT)    net (fo=8337, routed)        1.285    11.585    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[6].rxdet_trc_mem_inst/xpm_memory_base_inst/clkb
    SLICE_X196Y101       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[6].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[7]/C
                         clock pessimism              0.391    11.977                                            
                         clock uncertainty           -0.035    11.941                                            
    SLICE_X196Y101       FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    11.966    static           pblock_level0_blp      level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[6].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         11.966                                            
                         arrival time                          -5.451                                            
  -------------------------------------------------------------------
                         slack                                  6.515                                            

Slack (MET) :             6.517ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by io_clk_pcie_user_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[14].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by io_clk_pcie_user_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             io_clk_pcie_user_00
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (io_clk_pcie_user_00 rise@10.000ns - io_clk_pcie_user_00 rise@0.000ns)
  Data Path Delay:        3.296ns  (logic 0.229ns (6.948%)  route 3.067ns (93.052%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 11.578 - 10.000 ) 
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.547ns (routing 0.456ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.415ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock io_clk_pcie_user_00 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_COMMON_X1Y1                                 0.000     0.000 r  static                              io_clk_pcie_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X1Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.383     0.383 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.086     0.469    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_clk
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.599 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk/O
    X6Y1 (CLOCK_ROOT)    net (fo=8337, routed)        1.547     2.146    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_axi4l_s_inst/AXI_aclk
    SLICE_X216Y112       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X216Y112       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.225 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr_reg[0]/Q
                         net (fo=293, routed)         2.608     4.833    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[14].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0/DPRA0
    SLICE_X208Y90        RAMD32 (Prop_G6LUT_SLICEM_RADR0_O)
                                                      0.150     4.983 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[14].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0/DP/O
                         net (fo=1, routed)           0.459     5.442    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[14].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_rd_b.doutb_reg0[0]
    SLICE_X205Y89        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[14].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock io_clk_pcie_user_00 rise edge)
                                                     10.000    10.000 r                                      
    GTYE4_COMMON_X1Y1                                 0.000    10.000 r  static                              io_clk_pcie_00_clk_p (IN)
                         net (fo=0)                   0.000    10.000    static                              level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X1Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.109    10.109 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078    10.187    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_clk
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.301 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk/O
    X6Y1 (CLOCK_ROOT)    net (fo=8337, routed)        1.278    11.578    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[14].rxdet_trc_mem_inst/xpm_memory_base_inst/clkb
    SLICE_X205Y89        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[14].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[0]/C
                         clock pessimism              0.391    11.970                                            
                         clock uncertainty           -0.035    11.934                                            
    SLICE_X205Y89        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025    11.959    static           pblock_level0_blp      level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[14].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.959                                            
                         arrival time                          -5.442                                            
  -------------------------------------------------------------------
                         slack                                  6.517                                            

Slack (MET) :             6.532ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by io_clk_pcie_user_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[3].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by io_clk_pcie_user_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             io_clk_pcie_user_00
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (io_clk_pcie_user_00 rise@10.000ns - io_clk_pcie_user_00 rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 0.242ns (7.358%)  route 3.047ns (92.642%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 11.586 - 10.000 ) 
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.547ns (routing 0.456ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.286ns (routing 0.415ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock io_clk_pcie_user_00 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_COMMON_X1Y1                                 0.000     0.000 r  static                              io_clk_pcie_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X1Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.383     0.383 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.086     0.469    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_clk
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.599 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk/O
    X6Y1 (CLOCK_ROOT)    net (fo=8337, routed)        1.547     2.146    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_axi4l_s_inst/AXI_aclk
    SLICE_X216Y112       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X216Y112       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.225 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr_reg[0]/Q
                         net (fo=293, routed)         2.607     4.832    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[3].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_9_9/DPRA0
    SLICE_X197Y100       RAMD32 (Prop_A5LUT_SLICEM_RADR0_O)
                                                      0.163     4.995 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[3].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_9_9/DP/O
                         net (fo=1, routed)           0.440     5.435    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[3].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_rd_b.doutb_reg0[9]
    SLICE_X200Y105       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[3].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock io_clk_pcie_user_00 rise edge)
                                                     10.000    10.000 r                                      
    GTYE4_COMMON_X1Y1                                 0.000    10.000 r  static                              io_clk_pcie_00_clk_p (IN)
                         net (fo=0)                   0.000    10.000    static                              level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X1Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.109    10.109 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078    10.187    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_clk
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.301 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk/O
    X6Y1 (CLOCK_ROOT)    net (fo=8337, routed)        1.286    11.586    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[3].rxdet_trc_mem_inst/xpm_memory_base_inst/clkb
    SLICE_X200Y105       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[3].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[9]/C
                         clock pessimism              0.391    11.978                                            
                         clock uncertainty           -0.035    11.942                                            
    SLICE_X200Y105       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    11.967    static           pblock_level0_blp      level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[3].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         11.967                                            
                         arrival time                          -5.435                                            
  -------------------------------------------------------------------
                         slack                                  6.532                                            

Slack (MET) :             6.538ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by io_clk_pcie_user_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[13].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by io_clk_pcie_user_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             io_clk_pcie_user_00
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (io_clk_pcie_user_00 rise@10.000ns - io_clk_pcie_user_00 rise@0.000ns)
  Data Path Delay:        3.272ns  (logic 0.238ns (7.275%)  route 3.034ns (92.725%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 11.574 - 10.000 ) 
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.547ns (routing 0.456ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.274ns (routing 0.415ns, distribution 0.859ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock io_clk_pcie_user_00 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_COMMON_X1Y1                                 0.000     0.000 r  static                              io_clk_pcie_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X1Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.383     0.383 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.086     0.469    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_clk
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.599 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk/O
    X6Y1 (CLOCK_ROOT)    net (fo=8337, routed)        1.547     2.146    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_axi4l_s_inst/AXI_aclk
    SLICE_X216Y112       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X216Y112       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.225 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr_reg[0]/Q
                         net (fo=293, routed)         2.440     4.665    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[13].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_7_7/DPRA0
    SLICE_X197Y94        RAMD32 (Prop_C5LUT_SLICEM_RADR0_O)
                                                      0.159     4.824 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[13].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_7_7/DP/O
                         net (fo=1, routed)           0.594     5.418    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[13].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_rd_b.doutb_reg0[7]
    SLICE_X196Y93        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[13].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock io_clk_pcie_user_00 rise edge)
                                                     10.000    10.000 r                                      
    GTYE4_COMMON_X1Y1                                 0.000    10.000 r  static                              io_clk_pcie_00_clk_p (IN)
                         net (fo=0)                   0.000    10.000    static                              level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X1Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.109    10.109 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078    10.187    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_clk
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.301 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk/O
    X6Y1 (CLOCK_ROOT)    net (fo=8337, routed)        1.274    11.574    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[13].rxdet_trc_mem_inst/xpm_memory_base_inst/clkb
    SLICE_X196Y93        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[13].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[7]/C
                         clock pessimism              0.391    11.966                                            
                         clock uncertainty           -0.035    11.930                                            
    SLICE_X196Y93        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025    11.955    static           pblock_level0_blp      level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[13].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         11.955                                            
                         arrival time                          -5.418                                            
  -------------------------------------------------------------------
                         slack                                  6.538                                            

Slack (MET) :             6.543ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by io_clk_pcie_user_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[14].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by io_clk_pcie_user_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             io_clk_pcie_user_00
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (io_clk_pcie_user_00 rise@10.000ns - io_clk_pcie_user_00 rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 0.242ns (7.401%)  route 3.028ns (92.599%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 11.578 - 10.000 ) 
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.547ns (routing 0.456ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.415ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock io_clk_pcie_user_00 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_COMMON_X1Y1                                 0.000     0.000 r  static                              io_clk_pcie_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X1Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.383     0.383 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.086     0.469    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_clk
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.599 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk/O
    X6Y1 (CLOCK_ROOT)    net (fo=8337, routed)        1.547     2.146    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_axi4l_s_inst/AXI_aclk
    SLICE_X216Y112       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X216Y112       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.225 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_axi4l_s_inst/trc_addr_reg[0]/Q
                         net (fo=293, routed)         2.608     4.833    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[14].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_10_10/DPRA0
    SLICE_X208Y90        RAMD32 (Prop_G5LUT_SLICEM_RADR0_O)
                                                      0.163     4.996 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[14].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_10_10/DP/O
                         net (fo=1, routed)           0.420     5.416    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[14].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_rd_b.doutb_reg0[10]
    SLICE_X205Y89        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[14].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock io_clk_pcie_user_00 rise edge)
                                                     10.000    10.000 r                                      
    GTYE4_COMMON_X1Y1                                 0.000    10.000 r  static                              io_clk_pcie_00_clk_p (IN)
                         net (fo=0)                   0.000    10.000    static                              level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X1Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.109    10.109 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078    10.187    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_clk
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.301 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk/O
    X6Y1 (CLOCK_ROOT)    net (fo=8337, routed)        1.278    11.578    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[14].rxdet_trc_mem_inst/xpm_memory_base_inst/clkb
    SLICE_X205Y89        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[14].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[10]/C
                         clock pessimism              0.391    11.970                                            
                         clock uncertainty           -0.035    11.934                                            
    SLICE_X205Y89        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025    11.959    static           pblock_level0_blp      level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[14].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         11.959                                            
                         arrival time                          -5.416                                            
  -------------------------------------------------------------------
                         slack                                  6.543                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gte4_drp_arb_i/di_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by io_clk_pcie_user_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gte4_drp_arb_i/DI_O_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by io_clk_pcie_user_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             io_clk_pcie_user_00
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (io_clk_pcie_user_00 rise@0.000ns - io_clk_pcie_user_00 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.059ns (33.714%)  route 0.116ns (66.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Net Delay (Source):      1.420ns (routing 0.415ns, distribution 1.005ns)
  Clock Net Delay (Destination): 1.620ns (routing 0.456ns, distribution 1.164ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock io_clk_pcie_user_00 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_COMMON_X1Y1                                 0.000     0.000 r  static                              io_clk_pcie_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X1Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.109     0.109 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078     0.187    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_clk
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.301 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk/O
    X6Y1 (CLOCK_ROOT)    net (fo=8337, routed)        1.420     1.720    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gte4_drp_arb_i/dmonitorclk_in[0]
    SLICE_X231Y91        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gte4_drp_arb_i/di_reg[10]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X231Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     1.779 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gte4_drp_arb_i/di_reg[10]/Q
                         net (fo=1, routed)           0.116     1.895    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gte4_drp_arb_i/di_reg_n_0_[10]
    SLICE_X231Y88        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gte4_drp_arb_i/DI_O_reg[10]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock io_clk_pcie_user_00 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_COMMON_X1Y1                                 0.000     0.000 r  static                              io_clk_pcie_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X1Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.383     0.383 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.086     0.469    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_clk
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.599 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk/O
    X6Y1 (CLOCK_ROOT)    net (fo=8337, routed)        1.620     2.219    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gte4_drp_arb_i/dmonitorclk_in[0]
    SLICE_X231Y88        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gte4_drp_arb_i/DI_O_reg[10]/C
                         clock pessimism             -0.395     1.824                                            
    SLICE_X231Y88        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     1.886    static           pblock_level0_blp      level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gte4_drp_arb_i/DI_O_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.886                                            
                         arrival time                           1.895                                            
  -------------------------------------------------------------------
                         slack                                  0.010                                            

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[13].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by io_clk_pcie_user_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[13].rxdet_lane_trace_r_reg[13][5]/D
                            (rising edge-triggered cell FDRE clocked by io_clk_pcie_user_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             io_clk_pcie_user_00
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (io_clk_pcie_user_00 rise@0.000ns - io_clk_pcie_user_00 rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.060ns (40.541%)  route 0.088ns (59.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Net Delay (Source):      1.278ns (routing 0.415ns, distribution 0.863ns)
  Clock Net Delay (Destination): 1.446ns (routing 0.456ns, distribution 0.990ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock io_clk_pcie_user_00 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_COMMON_X1Y1                                 0.000     0.000 r  static                              io_clk_pcie_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X1Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.109     0.109 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078     0.187    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_clk
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.301 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk/O
    X6Y1 (CLOCK_ROOT)    net (fo=8337, routed)        1.278     1.578    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[13].rxdet_trc_mem_inst/xpm_memory_base_inst/clkb
    SLICE_X196Y96        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[13].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X196Y96        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     1.638 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[13].rxdet_trc_mem_inst/xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/Q
                         net (fo=1, routed)           0.088     1.726    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/rxdet_lane_trace[13][5]
    SLICE_X195Y96        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[13].rxdet_lane_trace_r_reg[13][5]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock io_clk_pcie_user_00 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_COMMON_X1Y1                                 0.000     0.000 r  static                              io_clk_pcie_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X1Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.383     0.383 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.086     0.469    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_clk
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.599 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk/O
    X6Y1 (CLOCK_ROOT)    net (fo=8337, routed)        1.446     2.045    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/trc_clk
    SLICE_X195Y96        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[13].rxdet_lane_trace_r_reg[13][5]/C
                         clock pessimism             -0.389     1.656                                            
    SLICE_X195Y96        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     1.716    static           pblock_level0_blp      level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[13].rxdet_lane_trace_r_reg[13][5]
  -------------------------------------------------------------------
                         required time                         -1.716                                            
                         arrival time                           1.726                                            
  -------------------------------------------------------------------
                         slack                                  0.010                                            

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by io_clk_pcie_user_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_data_out_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by io_clk_pcie_user_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             io_clk_pcie_user_00
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (io_clk_pcie_user_00 rise@0.000ns - io_clk_pcie_user_00 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.058ns (35.366%)  route 0.106ns (64.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.148ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Net Delay (Source):      1.360ns (routing 0.415ns, distribution 0.945ns)
  Clock Net Delay (Destination): 1.549ns (routing 0.456ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock io_clk_pcie_user_00 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_COMMON_X1Y1                                 0.000     0.000 r  static                              io_clk_pcie_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X1Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.109     0.109 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078     0.187    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_clk
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.301 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk/O
    X6Y1 (CLOCK_ROOT)    net (fo=8337, routed)        1.360     1.660    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
    SLICE_X215Y111       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[36]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X215Y111       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.718 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[36]/Q
                         net (fo=1, routed)           0.106     1.824    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i_n_32
    SLICE_X216Y112       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_data_out_reg[36]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock io_clk_pcie_user_00 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_COMMON_X1Y1                                 0.000     0.000 r  static                              io_clk_pcie_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X1Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.383     0.383 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.086     0.469    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_clk
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.599 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk/O
    X6Y1 (CLOCK_ROOT)    net (fo=8337, routed)        1.549     2.148    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/goreg_bm.dout_i_reg[63]
    SLICE_X216Y112       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_data_out_reg[36]/C
                         clock pessimism             -0.396     1.752                                            
    SLICE_X216Y112       FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     1.814    static           pblock_level0_blp      level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_data_out_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.814                                            
                         arrival time                           1.824                                            
  -------------------------------------------------------------------
                         slack                                  0.010                                            

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by io_clk_pcie_user_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_data_out_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by io_clk_pcie_user_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             io_clk_pcie_user_00
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (io_clk_pcie_user_00 rise@0.000ns - io_clk_pcie_user_00 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.059ns (35.976%)  route 0.105ns (64.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.148ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Net Delay (Source):      1.360ns (routing 0.415ns, distribution 0.945ns)
  Clock Net Delay (Destination): 1.549ns (routing 0.456ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock io_clk_pcie_user_00 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_COMMON_X1Y1                                 0.000     0.000 r  static                              io_clk_pcie_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X1Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.109     0.109 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078     0.187    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_clk
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.301 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk/O
    X6Y1 (CLOCK_ROOT)    net (fo=8337, routed)        1.360     1.660    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
    SLICE_X215Y111       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[41]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X215Y111       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.719 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[41]/Q
                         net (fo=1, routed)           0.105     1.824    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i_n_27
    SLICE_X216Y112       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_data_out_reg[41]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock io_clk_pcie_user_00 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_COMMON_X1Y1                                 0.000     0.000 r  static                              io_clk_pcie_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X1Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.383     0.383 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.086     0.469    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_clk
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.599 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk/O
    X6Y1 (CLOCK_ROOT)    net (fo=8337, routed)        1.549     2.148    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/goreg_bm.dout_i_reg[63]
    SLICE_X216Y112       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_data_out_reg[41]/C
                         clock pessimism             -0.396     1.752                                            
    SLICE_X216Y112       FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.062     1.814    static           pblock_level0_blp      level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_data_out_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.814                                            
                         arrival time                           1.824                                            
  -------------------------------------------------------------------
                         slack                                  0.010                                            

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gte4_drp_arb_i/DADDR_O_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by io_clk_pcie_user_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/DRPADDR[3]
                            (rising edge-triggered cell GTYE4_CHANNEL clocked by io_clk_pcie_user_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             io_clk_pcie_user_00
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (io_clk_pcie_user_00 rise@0.000ns - io_clk_pcie_user_00 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.060ns (14.599%)  route 0.351ns (85.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Net Delay (Source):      1.412ns (routing 0.415ns, distribution 0.997ns)
  Clock Net Delay (Destination): 1.602ns (routing 0.456ns, distribution 1.146ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock io_clk_pcie_user_00 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_COMMON_X1Y1                                 0.000     0.000 r  static                              io_clk_pcie_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X1Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.109     0.109 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078     0.187    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_clk
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.301 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk/O
    X6Y1 (CLOCK_ROOT)    net (fo=8337, routed)        1.412     1.712    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gte4_drp_arb_i/dmonitorclk_in[0]
    SLICE_X231Y90        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gte4_drp_arb_i/DADDR_O_reg[3]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X231Y90        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     1.772 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gte4_drp_arb_i/DADDR_O_reg[3]/Q
                         net (fo=1, routed)           0.351     2.123    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_DRPADDR[9]
    GTYE4_CHANNEL_X1Y5   GTYE4_CHANNEL                                r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/DRPADDR[3]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock io_clk_pcie_user_00 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_COMMON_X1Y1                                 0.000     0.000 r  static                              io_clk_pcie_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X1Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.383     0.383 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.086     0.469    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_clk
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.599 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk/O
    X6Y1 (CLOCK_ROOT)    net (fo=8337, routed)        1.602     2.201    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/dmonitorclk_in[0]
    GTYE4_CHANNEL_X1Y5   GTYE4_CHANNEL                                r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/DRPCLK
                         clock pessimism             -0.395     1.806                                            
    GTYE4_CHANNEL_X1Y5   GTYE4_CHANNEL (Hold_GTYE4_CHANNEL_DRPCLK_DRPADDR[3])
                                                      0.307     2.113    static           pblock_level0_blp      level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -2.113                                            
                         arrival time                           2.123                                            
  -------------------------------------------------------------------
                         slack                                  0.010                                            

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_data_out_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by io_clk_pcie_user_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/axi_bridge_u/read_axi_lite_u/cmd_fifo_data_out_ff_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by io_clk_pcie_user_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             io_clk_pcie_user_00
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (io_clk_pcie_user_00 rise@0.000ns - io_clk_pcie_user_00 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.061ns (37.195%)  route 0.103ns (62.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Net Delay (Source):      1.358ns (routing 0.415ns, distribution 0.943ns)
  Clock Net Delay (Destination): 1.547ns (routing 0.456ns, distribution 1.091ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock io_clk_pcie_user_00 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_COMMON_X1Y1                                 0.000     0.000 r  static                              io_clk_pcie_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X1Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.109     0.109 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078     0.187    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_clk
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.301 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk/O
    X6Y1 (CLOCK_ROOT)    net (fo=8337, routed)        1.358     1.658    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/goreg_bm.dout_i_reg[63]
    SLICE_X215Y111       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_data_out_reg[35]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X215Y111       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.719 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_data_out_reg[35]/Q
                         net (fo=1, routed)           0.103     1.822    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/axi_bridge_u/read_axi_lite_u/cmd_fifo_data_out_ff_reg[63]_0[35]
    SLICE_X216Y112       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/axi_bridge_u/read_axi_lite_u/cmd_fifo_data_out_ff_reg[35]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock io_clk_pcie_user_00 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_COMMON_X1Y1                                 0.000     0.000 r  static                              io_clk_pcie_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X1Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.383     0.383 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.086     0.469    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_clk
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.599 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk/O
    X6Y1 (CLOCK_ROOT)    net (fo=8337, routed)        1.547     2.146    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/axi_bridge_u/read_axi_lite_u/out
    SLICE_X216Y112       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/axi_bridge_u/read_axi_lite_u/cmd_fifo_data_out_ff_reg[35]/C
                         clock pessimism             -0.396     1.750                                            
    SLICE_X216Y112       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     1.812    static           pblock_level0_blp      level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/axi_bridge_u/read_axi_lite_u/cmd_fifo_data_out_ff_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.812                                            
                         arrival time                           1.822                                            
  -------------------------------------------------------------------
                         slack                                  0.010                                            

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by io_clk_pcie_user_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gte4_drp_arb_i/data_i_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by io_clk_pcie_user_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             io_clk_pcie_user_00
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (io_clk_pcie_user_00 rise@0.000ns - io_clk_pcie_user_00 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.058ns (33.526%)  route 0.115ns (66.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Net Delay (Source):      1.429ns (routing 0.415ns, distribution 1.014ns)
  Clock Net Delay (Destination): 1.632ns (routing 0.456ns, distribution 1.176ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock io_clk_pcie_user_00 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_COMMON_X1Y1                                 0.000     0.000 r  static                              io_clk_pcie_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X1Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.109     0.109 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078     0.187    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_clk
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.301 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk/O
    X6Y1 (CLOCK_ROOT)    net (fo=8337, routed)        1.429     1.730    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/dmonitorclk_in[0]
    SLICE_X231Y31        FDCE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[14]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X231Y31        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.788 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/di_reg[14]/Q
                         net (fo=1, routed)           0.115     1.903    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gte4_drp_arb_i/data_i_reg[47]_0[14]
    SLICE_X232Y30        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gte4_drp_arb_i/data_i_reg[46]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock io_clk_pcie_user_00 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_COMMON_X1Y1                                 0.000     0.000 r  static                              io_clk_pcie_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X1Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.383     0.383 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.086     0.469    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_clk
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.599 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk/O
    X6Y1 (CLOCK_ROOT)    net (fo=8337, routed)        1.632     2.231    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gte4_drp_arb_i/dmonitorclk_in[0]
    SLICE_X232Y30        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gte4_drp_arb_i/data_i_reg[46]/C
                         clock pessimism             -0.399     1.832                                            
    SLICE_X232Y30        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     1.893    static           pblock_level0_blp      level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gte4_drp_arb_i/data_i_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.893                                            
                         arrival time                           1.903                                            
  -------------------------------------------------------------------
                         slack                                  0.010                                            

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gte4_drp_arb_i/do_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by io_clk_pcie_user_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gte4_drp_arb_i/DO_USR_O_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by io_clk_pcie_user_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             io_clk_pcie_user_00
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (io_clk_pcie_user_00 rise@0.000ns - io_clk_pcie_user_00 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.058ns (33.526%)  route 0.115ns (66.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Net Delay (Source):      1.435ns (routing 0.415ns, distribution 1.020ns)
  Clock Net Delay (Destination): 1.632ns (routing 0.456ns, distribution 1.176ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock io_clk_pcie_user_00 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_COMMON_X1Y1                                 0.000     0.000 r  static                              io_clk_pcie_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X1Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.109     0.109 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078     0.187    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_clk
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.301 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk/O
    X6Y1 (CLOCK_ROOT)    net (fo=8337, routed)        1.435     1.735    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gte4_drp_arb_i/dmonitorclk_in[0]
    SLICE_X232Y72        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gte4_drp_arb_i/do_r_reg[10]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X232Y72        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.793 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gte4_drp_arb_i/do_r_reg[10]/Q
                         net (fo=1, routed)           0.115     1.908    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gte4_drp_arb_i/DO_USR_O0[42]
    SLICE_X231Y72        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gte4_drp_arb_i/DO_USR_O_reg[42]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock io_clk_pcie_user_00 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_COMMON_X1Y1                                 0.000     0.000 r  static                              io_clk_pcie_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X1Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.383     0.383 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.086     0.469    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_clk
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.599 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk/O
    X6Y1 (CLOCK_ROOT)    net (fo=8337, routed)        1.632     2.231    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gte4_drp_arb_i/dmonitorclk_in[0]
    SLICE_X231Y72        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gte4_drp_arb_i/DO_USR_O_reg[42]/C
                         clock pessimism             -0.395     1.836                                            
    SLICE_X231Y72        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.898    static           pblock_level0_blp      level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gte4_drp_arb_i/DO_USR_O_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.898                                            
                         arrival time                           1.908                                            
  -------------------------------------------------------------------
                         slack                                  0.010                                            

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[14].receiver_detect_termination_i/rxelecidle_int_reg/C
                            (rising edge-triggered cell FDRE clocked by io_clk_pcie_user_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[14].receiver_detect_termination_i/FSM_sequential_ctrl_fsm_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by io_clk_pcie_user_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             io_clk_pcie_user_00
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (io_clk_pcie_user_00 rise@0.000ns - io_clk_pcie_user_00 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.080ns (48.505%)  route 0.085ns (51.495%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.237ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Net Delay (Source):      1.443ns (routing 0.415ns, distribution 1.028ns)
  Clock Net Delay (Destination): 1.638ns (routing 0.456ns, distribution 1.182ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock io_clk_pcie_user_00 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_COMMON_X1Y1                                 0.000     0.000 r  static                              io_clk_pcie_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X1Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.109     0.109 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078     0.187    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_clk
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.301 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk/O
    X6Y1 (CLOCK_ROOT)    net (fo=8337, routed)        1.443     1.743    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[14].receiver_detect_termination_i/sync_reg[0]
    SLICE_X232Y58        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[14].receiver_detect_termination_i/rxelecidle_int_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X232Y58        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     1.801 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[14].receiver_detect_termination_i/rxelecidle_int_reg/Q
                         net (fo=2, routed)           0.062     1.863    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[14].receiver_detect_termination_i/sync_mac_in_detect/sync_vec[0].sync_cell_i/rxelecidle_int
    SLICE_X231Y58        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.022     1.885 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[14].receiver_detect_termination_i/sync_mac_in_detect/sync_vec[0].sync_cell_i/FSM_sequential_ctrl_fsm[0]_i_1__13/O
                         net (fo=1, routed)           0.023     1.908    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[14].receiver_detect_termination_i/ctrl_fsm__0[0]
    SLICE_X231Y58        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[14].receiver_detect_termination_i/FSM_sequential_ctrl_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock io_clk_pcie_user_00 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_COMMON_X1Y1                                 0.000     0.000 r  static                              io_clk_pcie_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X1Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.383     0.383 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.086     0.469    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_clk
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.599 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk/O
    X6Y1 (CLOCK_ROOT)    net (fo=8337, routed)        1.638     2.237    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[14].receiver_detect_termination_i/sync_reg[0]
    SLICE_X231Y58        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[14].receiver_detect_termination_i/FSM_sequential_ctrl_fsm_reg[0]/C
                         clock pessimism             -0.399     1.838                                            
    SLICE_X231Y58        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     1.898    static           pblock_level0_blp      level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[14].receiver_detect_termination_i/FSM_sequential_ctrl_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.898                                            
                         arrival time                           1.908                                            
  -------------------------------------------------------------------
                         slack                                  0.011                                            

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bit_synchronizer_cplllock_inst/i_in_sync3_reg/C
                            (rising edge-triggered cell FDRE clocked by io_clk_pcie_user_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bit_synchronizer_cplllock_inst/i_in_out_reg/D
                            (rising edge-triggered cell FDRE clocked by io_clk_pcie_user_00  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             io_clk_pcie_user_00
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (io_clk_pcie_user_00 rise@0.000ns - io_clk_pcie_user_00 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.059ns (34.503%)  route 0.112ns (65.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.287ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Net Delay (Source):      1.485ns (routing 0.415ns, distribution 1.070ns)
  Clock Net Delay (Destination): 1.688ns (routing 0.456ns, distribution 1.232ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock io_clk_pcie_user_00 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_COMMON_X1Y1                                 0.000     0.000 r  static                              io_clk_pcie_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X1Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.109     0.109 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078     0.187    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_clk
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.301 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk/O
    X6Y1 (CLOCK_ROOT)    net (fo=8337, routed)        1.485     1.785    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bit_synchronizer_cplllock_inst/dmonitorclk_in[0]
    SLICE_X232Y231       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bit_synchronizer_cplllock_inst/i_in_sync3_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X232Y231       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     1.844 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bit_synchronizer_cplllock_inst/i_in_sync3_reg/Q
                         net (fo=1, routed)           0.112     1.956    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bit_synchronizer_cplllock_inst/i_in_sync3
    SLICE_X231Y231       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bit_synchronizer_cplllock_inst/i_in_out_reg/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock io_clk_pcie_user_00 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_COMMON_X1Y1                                 0.000     0.000 r  static                              io_clk_pcie_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X1Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.383     0.383 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.086     0.469    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_clk
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.599 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk/O
    X6Y1 (CLOCK_ROOT)    net (fo=8337, routed)        1.688     2.287    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bit_synchronizer_cplllock_inst/dmonitorclk_in[0]
    SLICE_X231Y231       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bit_synchronizer_cplllock_inst/i_in_out_reg/C
                         clock pessimism             -0.403     1.884                                            
    SLICE_X231Y231       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.946    static           pblock_level0_blp      level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bit_synchronizer_cplllock_inst/i_in_out_reg
  -------------------------------------------------------------------
                         required time                         -1.946                                            
                         arrival time                           1.956                                            
  -------------------------------------------------------------------
                         slack                                  0.011                                            





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         io_clk_pcie_user_00
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { io_clk_pcie_00_clk_p }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTYE4_CHANNEL_X1Y0  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTYE4_CHANNEL_X1Y1  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTYE4_CHANNEL_X1Y2  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTYE4_CHANNEL_X1Y3  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTYE4_CHANNEL_X1Y4  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTYE4_CHANNEL_X1Y5  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTYE4_CHANNEL_X1Y6  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTYE4_CHANNEL_X1Y7  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTYE4_CHANNEL_X1Y8  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTYE4_CHANNEL_X1Y9  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTYE4_CHANNEL_X1Y0  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTYE4_CHANNEL_X1Y0  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTYE4_CHANNEL_X1Y1  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTYE4_CHANNEL_X1Y1  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTYE4_CHANNEL_X1Y2  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTYE4_CHANNEL_X1Y2  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTYE4_CHANNEL_X1Y3  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTYE4_CHANNEL_X1Y3  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTYE4_CHANNEL_X1Y4  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTYE4_CHANNEL_X1Y4  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTYE4_CHANNEL_X1Y0  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTYE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTYE4_CHANNEL_X1Y0  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTYE4_CHANNEL_X1Y1  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTYE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTYE4_CHANNEL_X1Y1  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTYE4_CHANNEL_X1Y2  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTYE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTYE4_CHANNEL_X1Y2  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTYE4_CHANNEL_X1Y3  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTYE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTYE4_CHANNEL_X1Y3  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTYE4_CHANNEL_X1Y4  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTYE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTYE4_CHANNEL_X1Y4  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLK[0]_4
  To Clock:  GTYE4_CHANNEL_TXOUTCLK[0]_4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLK[0]_4
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         2.000       0.710      BUFG_GT_X1Y16  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLK[1]_4
  To Clock:  GTYE4_CHANNEL_TXOUTCLK[1]_4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLK[1]_4
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         2.000       0.710      BUFG_GT_X1Y11  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLK[2]_4
  To Clock:  GTYE4_CHANNEL_TXOUTCLK[2]_4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLK[2]_4
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         2.000       0.710      BUFG_GT_X1Y15  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLK[3]_4
  To Clock:  GTYE4_CHANNEL_TXOUTCLK[3]_4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLK[3]_4
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         2.000       0.710      BUFG_GT_X1Y17  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLK[0]_5
  To Clock:  GTYE4_CHANNEL_TXOUTCLK[0]_5

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLK[0]_5
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         2.000       0.710      BUFG_GT_X1Y30  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLK[1]_5
  To Clock:  GTYE4_CHANNEL_TXOUTCLK[1]_5

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLK[1]_5
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         2.000       0.710      BUFG_GT_X1Y34  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLK[2]_5
  To Clock:  GTYE4_CHANNEL_TXOUTCLK[2]_5

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLK[2]_5
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         2.000       0.710      BUFG_GT_X1Y39  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLK[3]_5
  To Clock:  GTYE4_CHANNEL_TXOUTCLK[3]_5

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLK[3]_5
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         2.000       0.710      BUFG_GT_X1Y24  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLK[0]_6
  To Clock:  GTYE4_CHANNEL_TXOUTCLK[0]_6

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLK[0]_6
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         2.000       0.710      BUFG_GT_X1Y71  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLK[1]_6
  To Clock:  GTYE4_CHANNEL_TXOUTCLK[1]_6

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLK[1]_6
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         2.000       0.710      BUFG_GT_X1Y51  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLK[2]_6
  To Clock:  GTYE4_CHANNEL_TXOUTCLK[2]_6

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLK[2]_6
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         2.000       0.710      BUFG_GT_X1Y65  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLK[3]_6
  To Clock:  GTYE4_CHANNEL_TXOUTCLK[3]_6

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLK[3]_6
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         2.000       0.710      BUFG_GT_X1Y62  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLK[0]_7
  To Clock:  GTYE4_CHANNEL_TXOUTCLK[0]_7

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLK[0]_7
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         2.000       0.710      BUFG_GT_X1Y78  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLK[1]_7
  To Clock:  GTYE4_CHANNEL_TXOUTCLK[1]_7

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLK[1]_7
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         2.000       0.710      BUFG_GT_X1Y95  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLK[2]_7
  To Clock:  GTYE4_CHANNEL_TXOUTCLK[2]_7

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLK[2]_7
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         2.000       0.710      BUFG_GT_X1Y87  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLK[3]_7
  To Clock:  GTYE4_CHANNEL_TXOUTCLK[3]_7

Setup :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLK[3]_7  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_o_reg[153]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLK[3]_7  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLK[3]_7
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (GTYE4_CHANNEL_TXOUTCLK[3]_7 rise@2.000ns - GTYE4_CHANNEL_TXOUTCLK[3]_7 rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.201ns (11.816%)  route 1.500ns (88.184%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.675ns = ( 3.675 - 2.000 ) 
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.680ns (routing 0.211ns, distribution 1.469ns)
  Clock Net Delay (Destination): 1.483ns (routing 0.190ns, distribution 1.293ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock GTYE4_CHANNEL_TXOUTCLK[3]_7 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y91        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=6110, routed)        1.680     1.895    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/CLK_CORECLK
    SLICE_X211Y49        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_valid_o_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X211Y49        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.974 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_valid_o_reg/Q
                         net (fo=8, routed)           0.229     2.203    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_valid_o_reg_0
    SLICE_X211Y43        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     2.325 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_o[255]_i_1__2/O
                         net (fo=128, routed)         1.271     3.596    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_o[255]_i_1__2_n_0
    SLICE_X212Y80        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_o_reg[153]/CE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock GTYE4_CHANNEL_TXOUTCLK[3]_7 rise edge)
                                                      2.000     2.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     2.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     2.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y91        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=6110, routed)        1.483     3.675    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/CLK_CORECLK
    SLICE_X212Y80        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_o_reg[153]/C
                         clock pessimism              0.084     3.759                                            
                         clock uncertainty           -0.046     3.712                                            
    SLICE_X212Y80        FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.061     3.651    static           pblock_level0_blp      level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_o_reg[153]
  -------------------------------------------------------------------
                         required time                          3.651                                            
                         arrival time                          -3.596                                            
  -------------------------------------------------------------------
                         slack                                  0.055                                            

Slack (MET) :             0.055ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLK[3]_7  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_o_reg[206]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLK[3]_7  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLK[3]_7
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (GTYE4_CHANNEL_TXOUTCLK[3]_7 rise@2.000ns - GTYE4_CHANNEL_TXOUTCLK[3]_7 rise@0.000ns)
  Data Path Delay:        1.685ns  (logic 0.201ns (11.927%)  route 1.484ns (88.073%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 3.659 - 2.000 ) 
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.680ns (routing 0.211ns, distribution 1.469ns)
  Clock Net Delay (Destination): 1.467ns (routing 0.190ns, distribution 1.277ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock GTYE4_CHANNEL_TXOUTCLK[3]_7 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y91        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=6110, routed)        1.680     1.895    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/CLK_CORECLK
    SLICE_X211Y49        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_valid_o_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X211Y49        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.974 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_valid_o_reg/Q
                         net (fo=8, routed)           0.229     2.203    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_valid_o_reg_0
    SLICE_X211Y43        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     2.325 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_o[255]_i_1__2/O
                         net (fo=128, routed)         1.255     3.580    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_o[255]_i_1__2_n_0
    SLICE_X217Y80        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_o_reg[206]/CE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock GTYE4_CHANNEL_TXOUTCLK[3]_7 rise edge)
                                                      2.000     2.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     2.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     2.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y91        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=6110, routed)        1.467     3.659    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/CLK_CORECLK
    SLICE_X217Y80        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_o_reg[206]/C
                         clock pessimism              0.084     3.743                                            
                         clock uncertainty           -0.046     3.697                                            
    SLICE_X217Y80        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061     3.636    static           pblock_level0_blp      level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_o_reg[206]
  -------------------------------------------------------------------
                         required time                          3.636                                            
                         arrival time                          -3.580                                            
  -------------------------------------------------------------------
                         slack                                  0.055                                            

Slack (MET) :             0.055ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLK[3]_7  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_o_reg[232]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLK[3]_7  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLK[3]_7
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (GTYE4_CHANNEL_TXOUTCLK[3]_7 rise@2.000ns - GTYE4_CHANNEL_TXOUTCLK[3]_7 rise@0.000ns)
  Data Path Delay:        1.685ns  (logic 0.201ns (11.927%)  route 1.484ns (88.073%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 3.659 - 2.000 ) 
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.680ns (routing 0.211ns, distribution 1.469ns)
  Clock Net Delay (Destination): 1.467ns (routing 0.190ns, distribution 1.277ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock GTYE4_CHANNEL_TXOUTCLK[3]_7 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y91        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=6110, routed)        1.680     1.895    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/CLK_CORECLK
    SLICE_X211Y49        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_valid_o_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X211Y49        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.974 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_valid_o_reg/Q
                         net (fo=8, routed)           0.229     2.203    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_valid_o_reg_0
    SLICE_X211Y43        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     2.325 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_o[255]_i_1__2/O
                         net (fo=128, routed)         1.255     3.580    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_o[255]_i_1__2_n_0
    SLICE_X217Y80        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_o_reg[232]/CE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock GTYE4_CHANNEL_TXOUTCLK[3]_7 rise edge)
                                                      2.000     2.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     2.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     2.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y91        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=6110, routed)        1.467     3.659    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/CLK_CORECLK
    SLICE_X217Y80        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_o_reg[232]/C
                         clock pessimism              0.084     3.743                                            
                         clock uncertainty           -0.046     3.697                                            
    SLICE_X217Y80        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061     3.636    static           pblock_level0_blp      level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_o_reg[232]
  -------------------------------------------------------------------
                         required time                          3.636                                            
                         arrival time                          -3.580                                            
  -------------------------------------------------------------------
                         slack                                  0.055                                            

Slack (MET) :             0.056ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLK[3]_7  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_o_reg[207]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLK[3]_7  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLK[3]_7
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (GTYE4_CHANNEL_TXOUTCLK[3]_7 rise@2.000ns - GTYE4_CHANNEL_TXOUTCLK[3]_7 rise@0.000ns)
  Data Path Delay:        1.685ns  (logic 0.201ns (11.927%)  route 1.484ns (88.073%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 3.659 - 2.000 ) 
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.680ns (routing 0.211ns, distribution 1.469ns)
  Clock Net Delay (Destination): 1.467ns (routing 0.190ns, distribution 1.277ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock GTYE4_CHANNEL_TXOUTCLK[3]_7 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y91        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=6110, routed)        1.680     1.895    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/CLK_CORECLK
    SLICE_X211Y49        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_valid_o_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X211Y49        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.974 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_valid_o_reg/Q
                         net (fo=8, routed)           0.229     2.203    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_valid_o_reg_0
    SLICE_X211Y43        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     2.325 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_o[255]_i_1__2/O
                         net (fo=128, routed)         1.255     3.580    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_o[255]_i_1__2_n_0
    SLICE_X217Y80        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_o_reg[207]/CE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock GTYE4_CHANNEL_TXOUTCLK[3]_7 rise edge)
                                                      2.000     2.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     2.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     2.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y91        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=6110, routed)        1.467     3.659    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/CLK_CORECLK
    SLICE_X217Y80        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_o_reg[207]/C
                         clock pessimism              0.084     3.743                                            
                         clock uncertainty           -0.046     3.697                                            
    SLICE_X217Y80        FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.060     3.637    static           pblock_level0_blp      level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_o_reg[207]
  -------------------------------------------------------------------
                         required time                          3.637                                            
                         arrival time                          -3.580                                            
  -------------------------------------------------------------------
                         slack                                  0.056                                            

Slack (MET) :             0.056ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLK[3]_7  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_o_reg[233]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLK[3]_7  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLK[3]_7
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (GTYE4_CHANNEL_TXOUTCLK[3]_7 rise@2.000ns - GTYE4_CHANNEL_TXOUTCLK[3]_7 rise@0.000ns)
  Data Path Delay:        1.685ns  (logic 0.201ns (11.927%)  route 1.484ns (88.073%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 3.659 - 2.000 ) 
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.680ns (routing 0.211ns, distribution 1.469ns)
  Clock Net Delay (Destination): 1.467ns (routing 0.190ns, distribution 1.277ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock GTYE4_CHANNEL_TXOUTCLK[3]_7 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y91        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=6110, routed)        1.680     1.895    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/CLK_CORECLK
    SLICE_X211Y49        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_valid_o_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X211Y49        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.974 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_valid_o_reg/Q
                         net (fo=8, routed)           0.229     2.203    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_valid_o_reg_0
    SLICE_X211Y43        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     2.325 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_o[255]_i_1__2/O
                         net (fo=128, routed)         1.255     3.580    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_o[255]_i_1__2_n_0
    SLICE_X217Y80        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_o_reg[233]/CE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock GTYE4_CHANNEL_TXOUTCLK[3]_7 rise edge)
                                                      2.000     2.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     2.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     2.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y91        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=6110, routed)        1.467     3.659    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/CLK_CORECLK
    SLICE_X217Y80        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_o_reg[233]/C
                         clock pessimism              0.084     3.743                                            
                         clock uncertainty           -0.046     3.697                                            
    SLICE_X217Y80        FDRE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.060     3.637    static           pblock_level0_blp      level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_o_reg[233]
  -------------------------------------------------------------------
                         required time                          3.637                                            
                         arrival time                          -3.580                                            
  -------------------------------------------------------------------
                         slack                                  0.056                                            

Slack (MET) :             0.057ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLK[3]_7  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_o_reg[152]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLK[3]_7  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLK[3]_7
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (GTYE4_CHANNEL_TXOUTCLK[3]_7 rise@2.000ns - GTYE4_CHANNEL_TXOUTCLK[3]_7 rise@0.000ns)
  Data Path Delay:        1.699ns  (logic 0.201ns (11.830%)  route 1.498ns (88.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.675ns = ( 3.675 - 2.000 ) 
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.680ns (routing 0.211ns, distribution 1.469ns)
  Clock Net Delay (Destination): 1.483ns (routing 0.190ns, distribution 1.293ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock GTYE4_CHANNEL_TXOUTCLK[3]_7 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y91        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=6110, routed)        1.680     1.895    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/CLK_CORECLK
    SLICE_X211Y49        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_valid_o_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X211Y49        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.974 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_valid_o_reg/Q
                         net (fo=8, routed)           0.229     2.203    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_valid_o_reg_0
    SLICE_X211Y43        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     2.325 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_o[255]_i_1__2/O
                         net (fo=128, routed)         1.269     3.594    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_o[255]_i_1__2_n_0
    SLICE_X212Y80        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_o_reg[152]/CE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock GTYE4_CHANNEL_TXOUTCLK[3]_7 rise edge)
                                                      2.000     2.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     2.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     2.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y91        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=6110, routed)        1.483     3.675    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/CLK_CORECLK
    SLICE_X212Y80        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_o_reg[152]/C
                         clock pessimism              0.084     3.759                                            
                         clock uncertainty           -0.046     3.712                                            
    SLICE_X212Y80        FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061     3.651    static           pblock_level0_blp      level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_o_reg[152]
  -------------------------------------------------------------------
                         required time                          3.651                                            
                         arrival time                          -3.594                                            
  -------------------------------------------------------------------
                         slack                                  0.057                                            

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE4CE4 clocked by GTYE4_CHANNEL_TXOUTCLK[3]_7  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/core_cq_tdata_reg_upper_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLK[3]_7  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLK[3]_7
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (GTYE4_CHANNEL_TXOUTCLK[3]_7 rise@2.000ns - GTYE4_CHANNEL_TXOUTCLK[3]_7 rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 0.654ns (36.824%)  route 1.122ns (63.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.626ns = ( 3.626 - 2.000 ) 
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.639ns (routing 0.211ns, distribution 1.428ns)
  Clock Net Delay (Destination): 1.434ns (routing 0.190ns, distribution 1.244ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock GTYE4_CHANNEL_TXOUTCLK[3]_7 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y91        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=6110, routed)        1.639     1.854    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE4CE4_X1Y0        PCIE4CE4                                     r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------------------------------------------
    PCIE4CE4_X1Y0        PCIE4CE4 (Prop_PCIE4CE4_CORECLK_MAXISCQTDATA[53])
                                                      0.654     2.508 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/MAXISCQTDATA[53]
                         net (fo=2, routed)           1.122     3.630    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/core_cq_tdata_reg_lower_reg[255]_0[53]
    SLICE_X223Y72        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/core_cq_tdata_reg_upper_reg[53]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock GTYE4_CHANNEL_TXOUTCLK[3]_7 rise edge)
                                                      2.000     2.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     2.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     2.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y91        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=6110, routed)        1.434     3.626    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/CLK_CORECLK
    SLICE_X223Y72        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/core_cq_tdata_reg_upper_reg[53]/C
                         clock pessimism              0.084     3.710                                            
                         clock uncertainty           -0.046     3.664                                            
    SLICE_X223Y72        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     3.689    static           pblock_level0_blp      level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/core_cq_tdata_reg_upper_reg[53]
  -------------------------------------------------------------------
                         required time                          3.689                                            
                         arrival time                          -3.630                                            
  -------------------------------------------------------------------
                         slack                                  0.059                                            

Slack (MET) :             0.060ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE4CE4 clocked by GTYE4_CHANNEL_TXOUTCLK[3]_7  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/core_cq_tdata_reg_lower_reg[183]/D
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLK[3]_7  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLK[3]_7
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (GTYE4_CHANNEL_TXOUTCLK[3]_7 rise@2.000ns - GTYE4_CHANNEL_TXOUTCLK[3]_7 rise@0.000ns)
  Data Path Delay:        1.781ns  (logic 0.615ns (34.533%)  route 1.166ns (65.467%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.633ns = ( 3.633 - 2.000 ) 
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.639ns (routing 0.211ns, distribution 1.428ns)
  Clock Net Delay (Destination): 1.441ns (routing 0.190ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock GTYE4_CHANNEL_TXOUTCLK[3]_7 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y91        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=6110, routed)        1.639     1.854    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE4CE4_X1Y0        PCIE4CE4                                     r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------------------------------------------
    PCIE4CE4_X1Y0        PCIE4CE4 (Prop_PCIE4CE4_CORECLK_MAXISCQTDATA[183])
                                                      0.615     2.469 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/MAXISCQTDATA[183]
                         net (fo=2, routed)           1.166     3.635    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/core_cq_tdata_reg_lower_reg[255]_0[183]
    SLICE_X221Y73        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/core_cq_tdata_reg_lower_reg[183]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock GTYE4_CHANNEL_TXOUTCLK[3]_7 rise edge)
                                                      2.000     2.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     2.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     2.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y91        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=6110, routed)        1.441     3.633    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/CLK_CORECLK
    SLICE_X221Y73        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/core_cq_tdata_reg_lower_reg[183]/C
                         clock pessimism              0.084     3.717                                            
                         clock uncertainty           -0.046     3.670                                            
    SLICE_X221Y73        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     3.695    static           pblock_level0_blp      level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/core_cq_tdata_reg_lower_reg[183]
  -------------------------------------------------------------------
                         required time                          3.695                                            
                         arrival time                          -3.635                                            
  -------------------------------------------------------------------
                         slack                                  0.060                                            

Slack (MET) :             0.061ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/reg_raddr0_10_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLK[3]_7  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/FRMRDPIPELINE.reg_rdata0_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLK[3]_7  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLK[3]_7
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (GTYE4_CHANNEL_TXOUTCLK[3]_7 rise@2.000ns - GTYE4_CHANNEL_TXOUTCLK[3]_7 rise@0.000ns)
  Data Path Delay:        1.808ns  (logic 0.204ns (11.285%)  route 1.604ns (88.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.643ns = ( 3.643 - 2.000 ) 
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.671ns (routing 0.211ns, distribution 1.460ns)
  Clock Net Delay (Destination): 1.451ns (routing 0.190ns, distribution 1.261ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock GTYE4_CHANNEL_TXOUTCLK[3]_7 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y91        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=6110, routed)        1.671     1.886    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/CLK_CORECLK
    SLICE_X216Y37        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/reg_raddr0_10_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X216Y37        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.965 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/reg_raddr0_10_p1_reg[0]/Q
                         net (fo=144, routed)         1.545     3.510    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/reg_raddr0_10_p1
    SLICE_X222Y48        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     3.635 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/FRMRDPIPELINE.reg_rdata0[44]_i_1/O
                         net (fo=1, routed)           0.059     3.694    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/FRMRDPIPELINE.reg_rdata0[44]_i_1_n_0
    SLICE_X222Y48        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/FRMRDPIPELINE.reg_rdata0_reg[44]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock GTYE4_CHANNEL_TXOUTCLK[3]_7 rise edge)
                                                      2.000     2.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     2.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     2.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y91        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=6110, routed)        1.451     3.643    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/CLK_CORECLK
    SLICE_X222Y48        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/FRMRDPIPELINE.reg_rdata0_reg[44]/C
                         clock pessimism              0.133     3.776                                            
                         clock uncertainty           -0.046     3.730                                            
    SLICE_X222Y48        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     3.755    static           pblock_level0_blp      level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/FRMRDPIPELINE.reg_rdata0_reg[44]
  -------------------------------------------------------------------
                         required time                          3.755                                            
                         arrival time                          -3.694                                            
  -------------------------------------------------------------------
                         slack                                  0.061                                            

Slack (MET) :             0.061ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE4CE4 clocked by GTYE4_CHANNEL_TXOUTCLK[3]_7  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/core_rc_tuser_reg_lower_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLK[3]_7  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLK[3]_7
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (GTYE4_CHANNEL_TXOUTCLK[3]_7 rise@2.000ns - GTYE4_CHANNEL_TXOUTCLK[3]_7 rise@0.000ns)
  Data Path Delay:        1.785ns  (logic 0.617ns (34.574%)  route 1.168ns (65.426%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.637ns = ( 3.637 - 2.000 ) 
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.639ns (routing 0.211ns, distribution 1.428ns)
  Clock Net Delay (Destination): 1.445ns (routing 0.190ns, distribution 1.255ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock GTYE4_CHANNEL_TXOUTCLK[3]_7 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y91        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=6110, routed)        1.639     1.854    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE4CE4_X1Y0        PCIE4CE4                                     r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------------------------------------------
    PCIE4CE4_X1Y0        PCIE4CE4 (Prop_PCIE4CE4_CORECLK_MAXISRCTUSER[53])
                                                      0.617     2.471 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/MAXISRCTUSER[53]
                         net (fo=2, routed)           1.168     3.639    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/core_rc_tuser_reg_lower_reg[74]_0[53]
    SLICE_X222Y71        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/core_rc_tuser_reg_lower_reg[53]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock GTYE4_CHANNEL_TXOUTCLK[3]_7 rise edge)
                                                      2.000     2.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     2.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     2.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y91        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=6110, routed)        1.445     3.637    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/CLK_CORECLK
    SLICE_X222Y71        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/core_rc_tuser_reg_lower_reg[53]/C
                         clock pessimism              0.084     3.721                                            
                         clock uncertainty           -0.046     3.674                                            
    SLICE_X222Y71        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025     3.699    static           pblock_level0_blp      level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/core_rc_tuser_reg_lower_reg[53]
  -------------------------------------------------------------------
                         required time                          3.699                                            
                         arrival time                          -3.639                                            
  -------------------------------------------------------------------
                         slack                                  0.061                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.wdata_reg[129]/C
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLK[3]_7  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e2_inst/DINADIN[1]
                            (rising edge-triggered cell RAMB36E2 clocked by GTYE4_CHANNEL_TXOUTCLK[3]_7  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLK[3]_7
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTYE4_CHANNEL_TXOUTCLK[3]_7 rise@0.000ns - GTYE4_CHANNEL_TXOUTCLK[3]_7 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.060ns (32.967%)  route 0.122ns (67.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      1.467ns (routing 0.190ns, distribution 1.277ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.211ns, distribution 1.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock GTYE4_CHANNEL_TXOUTCLK[3]_7 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y91        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=6110, routed)        1.467     1.659    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/CLK_CORECLK
    SLICE_X220Y37        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.wdata_reg[129]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X220Y37        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     1.719 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.wdata_reg[129]/Q
                         net (fo=1, routed)           0.122     1.841    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst_0[129]
    RAMB36_X12Y7         RAMB36E2                                     r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e2_inst/DINADIN[1]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock GTYE4_CHANNEL_TXOUTCLK[3]_7 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y91        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=6110, routed)        1.780     1.995    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/CLK_CORECLK
    RAMB36_X12Y7         RAMB36E2                                     r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e2_inst/CLKBWRCLK
                         clock pessimism             -0.136     1.859                                            
    RAMB36_X12Y7         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[1])
                                                     -0.028     1.831    static           pblock_level0_blp      level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e2_inst
  -------------------------------------------------------------------
                         required time                         -1.831                                            
                         arrival time                           1.841                                            
  -------------------------------------------------------------------
                         slack                                  0.009                                            

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.wdata_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLK[3]_7  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst/DINBDIN[30]
                            (rising edge-triggered cell RAMB36E2 clocked by GTYE4_CHANNEL_TXOUTCLK[3]_7  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLK[3]_7
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTYE4_CHANNEL_TXOUTCLK[3]_7 rise@0.000ns - GTYE4_CHANNEL_TXOUTCLK[3]_7 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.059ns (50.862%)  route 0.057ns (49.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Net Delay (Source):      1.462ns (routing 0.190ns, distribution 1.272ns)
  Clock Net Delay (Destination): 1.774ns (routing 0.211ns, distribution 1.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock GTYE4_CHANNEL_TXOUTCLK[3]_7 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y91        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=6110, routed)        1.462     1.654    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/CLK_CORECLK
    SLICE_X219Y32        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.wdata_reg[62]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X219Y32        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     1.713 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.wdata_reg[62]/Q
                         net (fo=1, routed)           0.057     1.770    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst_0[62]
    RAMB36_X12Y6         RAMB36E2                                     r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst/DINBDIN[30]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock GTYE4_CHANNEL_TXOUTCLK[3]_7 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y91        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=6110, routed)        1.774     1.989    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/CLK_CORECLK
    RAMB36_X12Y6         RAMB36E2                                     r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst/CLKBWRCLK
                         clock pessimism             -0.183     1.806                                            
    RAMB36_X12Y6         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[30])
                                                     -0.046     1.760    static           pblock_level0_blp      level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst
  -------------------------------------------------------------------
                         required time                         -1.760                                            
                         arrival time                           1.770                                            
  -------------------------------------------------------------------
                         slack                                  0.009                                            

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.wdata_reg[161]/C
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLK[3]_7  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e2_inst/DINBDIN[1]
                            (rising edge-triggered cell RAMB36E2 clocked by GTYE4_CHANNEL_TXOUTCLK[3]_7  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLK[3]_7
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTYE4_CHANNEL_TXOUTCLK[3]_7 rise@0.000ns - GTYE4_CHANNEL_TXOUTCLK[3]_7 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.058ns (34.320%)  route 0.111ns (65.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      1.480ns (routing 0.190ns, distribution 1.290ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.211ns, distribution 1.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock GTYE4_CHANNEL_TXOUTCLK[3]_7 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y91        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=6110, routed)        1.480     1.672    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/CLK_CORECLK
    SLICE_X218Y37        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.wdata_reg[161]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X218Y37        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.730 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.wdata_reg[161]/Q
                         net (fo=1, routed)           0.111     1.841    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst_0[161]
    RAMB36_X12Y7         RAMB36E2                                     r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e2_inst/DINBDIN[1]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock GTYE4_CHANNEL_TXOUTCLK[3]_7 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y91        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=6110, routed)        1.780     1.995    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/CLK_CORECLK
    RAMB36_X12Y7         RAMB36E2                                     r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e2_inst/CLKBWRCLK
                         clock pessimism             -0.136     1.859                                            
    RAMB36_X12Y7         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[1])
                                                     -0.028     1.831    static           pblock_level0_blp      level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e2_inst
  -------------------------------------------------------------------
                         required time                         -1.831                                            
                         arrival time                           1.841                                            
  -------------------------------------------------------------------
                         slack                                  0.010                                            

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.wdata_reg[172]/C
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLK[3]_7  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e2_inst/DINBDIN[12]
                            (rising edge-triggered cell RAMB36E2 clocked by GTYE4_CHANNEL_TXOUTCLK[3]_7  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLK[3]_7
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTYE4_CHANNEL_TXOUTCLK[3]_7 rise@0.000ns - GTYE4_CHANNEL_TXOUTCLK[3]_7 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.059ns (34.706%)  route 0.111ns (65.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      1.479ns (routing 0.190ns, distribution 1.289ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.211ns, distribution 1.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock GTYE4_CHANNEL_TXOUTCLK[3]_7 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y91        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=6110, routed)        1.479     1.671    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/CLK_CORECLK
    SLICE_X218Y36        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.wdata_reg[172]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X218Y36        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.730 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.wdata_reg[172]/Q
                         net (fo=1, routed)           0.111     1.841    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst_0[172]
    RAMB36_X12Y7         RAMB36E2                                     r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e2_inst/DINBDIN[12]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock GTYE4_CHANNEL_TXOUTCLK[3]_7 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y91        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=6110, routed)        1.780     1.995    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/CLK_CORECLK
    RAMB36_X12Y7         RAMB36E2                                     r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e2_inst/CLKBWRCLK
                         clock pessimism             -0.136     1.859                                            
    RAMB36_X12Y7         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[12])
                                                     -0.028     1.831    static           pblock_level0_blp      level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e2_inst
  -------------------------------------------------------------------
                         required time                         -1.831                                            
                         arrival time                           1.841                                            
  -------------------------------------------------------------------
                         slack                                  0.010                                            

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_async_fifo_blk/write_data_reg_reg[237]/C
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLK[3]_7  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_async_fifo_blk/ram_array_reg[15][237]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by GTYE4_CHANNEL_TXOUTCLK[3]_7  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLK[3]_7
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTYE4_CHANNEL_TXOUTCLK[3]_7 rise@0.000ns - GTYE4_CHANNEL_TXOUTCLK[3]_7 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.058ns (44.275%)  route 0.073ns (55.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      1.487ns (routing 0.190ns, distribution 1.297ns)
  Clock Net Delay (Destination): 1.714ns (routing 0.211ns, distribution 1.503ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock GTYE4_CHANNEL_TXOUTCLK[3]_7 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y91        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=6110, routed)        1.487     1.679    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_async_fifo_blk/CLK_CORECLK
    SLICE_X208Y55        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_async_fifo_blk/write_data_reg_reg[237]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X208Y55        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.737 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_async_fifo_blk/write_data_reg_reg[237]/Q
                         net (fo=1, routed)           0.073     1.810    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_async_fifo_blk/write_data_reg[237]
    SLICE_X208Y53        SRL16E                                       r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_async_fifo_blk/ram_array_reg[15][237]_srl16/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock GTYE4_CHANNEL_TXOUTCLK[3]_7 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y91        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=6110, routed)        1.714     1.929    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_async_fifo_blk/CLK_CORECLK
    SLICE_X208Y53        SRL16E                                       r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_async_fifo_blk/ram_array_reg[15][237]_srl16/CLK
                         clock pessimism             -0.185     1.744                                            
    SLICE_X208Y53        SRL16E (Hold_F5LUT_SLICEM_CLK_D)
                                                      0.056     1.800    static           pblock_level0_blp      level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_async_fifo_blk/ram_array_reg[15][237]_srl16
  -------------------------------------------------------------------
                         required time                         -1.800                                            
                         arrival time                           1.810                                            
  -------------------------------------------------------------------
                         slack                                  0.010                                            

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.wdata_reg[175]/C
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLK[3]_7  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e2_inst/DINBDIN[15]
                            (rising edge-triggered cell RAMB36E2 clocked by GTYE4_CHANNEL_TXOUTCLK[3]_7  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLK[3]_7
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTYE4_CHANNEL_TXOUTCLK[3]_7 rise@0.000ns - GTYE4_CHANNEL_TXOUTCLK[3]_7 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.058ns (34.320%)  route 0.111ns (65.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      1.480ns (routing 0.190ns, distribution 1.290ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.211ns, distribution 1.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock GTYE4_CHANNEL_TXOUTCLK[3]_7 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y91        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=6110, routed)        1.480     1.672    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/CLK_CORECLK
    SLICE_X218Y39        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.wdata_reg[175]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X218Y39        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.730 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.wdata_reg[175]/Q
                         net (fo=1, routed)           0.111     1.841    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst_0[175]
    RAMB36_X12Y7         RAMB36E2                                     r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e2_inst/DINBDIN[15]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock GTYE4_CHANNEL_TXOUTCLK[3]_7 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y91        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=6110, routed)        1.780     1.995    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/CLK_CORECLK
    RAMB36_X12Y7         RAMB36E2                                     r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e2_inst/CLKBWRCLK
                         clock pessimism             -0.136     1.859                                            
    RAMB36_X12Y7         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[15])
                                                     -0.028     1.831    static           pblock_level0_blp      level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e2_inst
  -------------------------------------------------------------------
                         required time                         -1.831                                            
                         arrival time                           1.841                                            
  -------------------------------------------------------------------
                         slack                                  0.010                                            

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.wdata_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLK[3]_7  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst/DINBDIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by GTYE4_CHANNEL_TXOUTCLK[3]_7  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLK[3]_7
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTYE4_CHANNEL_TXOUTCLK[3]_7 rise@0.000ns - GTYE4_CHANNEL_TXOUTCLK[3]_7 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.059ns (33.908%)  route 0.115ns (66.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      1.469ns (routing 0.190ns, distribution 1.279ns)
  Clock Net Delay (Destination): 1.774ns (routing 0.211ns, distribution 1.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock GTYE4_CHANNEL_TXOUTCLK[3]_7 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y91        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=6110, routed)        1.469     1.661    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/CLK_CORECLK
    SLICE_X218Y30        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.wdata_reg[34]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X218Y30        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.720 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.wdata_reg[34]/Q
                         net (fo=1, routed)           0.115     1.835    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst_0[34]
    RAMB36_X12Y6         RAMB36E2                                     r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst/DINBDIN[2]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock GTYE4_CHANNEL_TXOUTCLK[3]_7 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y91        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=6110, routed)        1.774     1.989    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/CLK_CORECLK
    RAMB36_X12Y6         RAMB36E2                                     r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst/CLKBWRCLK
                         clock pessimism             -0.136     1.853                                            
    RAMB36_X12Y6         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[2])
                                                     -0.028     1.825    static           pblock_level0_blp      level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst
  -------------------------------------------------------------------
                         required time                         -1.825                                            
                         arrival time                           1.835                                            
  -------------------------------------------------------------------
                         slack                                  0.010                                            

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.wdata_reg[249]/C
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLK[3]_7  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst/DINBDIN[25]
                            (rising edge-triggered cell RAMB36E2 clocked by GTYE4_CHANNEL_TXOUTCLK[3]_7  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLK[3]_7
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTYE4_CHANNEL_TXOUTCLK[3]_7 rise@0.000ns - GTYE4_CHANNEL_TXOUTCLK[3]_7 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.058ns (32.044%)  route 0.123ns (67.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      1.476ns (routing 0.190ns, distribution 1.286ns)
  Clock Net Delay (Destination): 1.782ns (routing 0.211ns, distribution 1.571ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock GTYE4_CHANNEL_TXOUTCLK[3]_7 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y91        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=6110, routed)        1.476     1.668    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/CLK_CORECLK
    SLICE_X220Y68        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.wdata_reg[249]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X220Y68        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.726 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.wdata_reg[249]/Q
                         net (fo=1, routed)           0.123     1.849    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst_0[249]
    RAMB36_X12Y13        RAMB36E2                                     r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst/DINBDIN[25]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock GTYE4_CHANNEL_TXOUTCLK[3]_7 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y91        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=6110, routed)        1.782     1.997    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/CLK_CORECLK
    RAMB36_X12Y13        RAMB36E2                                     r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst/CLKBWRCLK
                         clock pessimism             -0.132     1.865                                            
    RAMB36_X12Y13        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[25])
                                                     -0.028     1.837    static           pblock_level0_blp      level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst
  -------------------------------------------------------------------
                         required time                         -1.837                                            
                         arrival time                           1.849                                            
  -------------------------------------------------------------------
                         slack                                  0.011                                            

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.wdata_reg[176]/C
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLK[3]_7  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e2_inst/DINBDIN[16]
                            (rising edge-triggered cell RAMB36E2 clocked by GTYE4_CHANNEL_TXOUTCLK[3]_7  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLK[3]_7
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTYE4_CHANNEL_TXOUTCLK[3]_7 rise@0.000ns - GTYE4_CHANNEL_TXOUTCLK[3]_7 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.059ns (34.104%)  route 0.114ns (65.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      1.478ns (routing 0.190ns, distribution 1.288ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.211ns, distribution 1.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock GTYE4_CHANNEL_TXOUTCLK[3]_7 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y91        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=6110, routed)        1.478     1.670    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/CLK_CORECLK
    SLICE_X218Y35        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.wdata_reg[176]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X218Y35        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.729 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.wdata_reg[176]/Q
                         net (fo=1, routed)           0.114     1.843    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst_0[176]
    RAMB36_X12Y7         RAMB36E2                                     r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e2_inst/DINBDIN[16]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock GTYE4_CHANNEL_TXOUTCLK[3]_7 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y91        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=6110, routed)        1.780     1.995    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/CLK_CORECLK
    RAMB36_X12Y7         RAMB36E2                                     r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e2_inst/CLKBWRCLK
                         clock pessimism             -0.136     1.859                                            
    RAMB36_X12Y7         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[16])
                                                     -0.028     1.831    static           pblock_level0_blp      level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e2_inst
  -------------------------------------------------------------------
                         required time                         -1.831                                            
                         arrival time                           1.843                                            
  -------------------------------------------------------------------
                         slack                                  0.012                                            

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/TOWRPIPELINE.wdata1_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLK[3]_7  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst/DINADIN[4]
                            (rising edge-triggered cell RAMB36E2 clocked by GTYE4_CHANNEL_TXOUTCLK[3]_7  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLK[3]_7
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTYE4_CHANNEL_TXOUTCLK[3]_7 rise@0.000ns - GTYE4_CHANNEL_TXOUTCLK[3]_7 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.060ns (41.958%)  route 0.083ns (58.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Net Delay (Source):      1.435ns (routing 0.190ns, distribution 1.245ns)
  Clock Net Delay (Destination): 1.749ns (routing 0.211ns, distribution 1.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock GTYE4_CHANNEL_TXOUTCLK[3]_7 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y91        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=6110, routed)        1.435     1.627    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/CLK_CORECLK
    SLICE_X224Y65        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/TOWRPIPELINE.wdata1_reg[68]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X224Y65        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     1.687 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/TOWRPIPELINE.wdata1_reg[68]/Q
                         net (fo=1, routed)           0.083     1.770    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst_2[68]
    RAMB36_X13Y13        RAMB36E2                                     r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst/DINADIN[4]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock GTYE4_CHANNEL_TXOUTCLK[3]_7 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y91        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=6110, routed)        1.749     1.964    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/CLK_CORECLK
    RAMB36_X13Y13        RAMB36E2                                     r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst/CLKBWRCLK
                         clock pessimism             -0.178     1.786                                            
    RAMB36_X13Y13        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[4])
                                                     -0.028     1.758    static           pblock_level0_blp      level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst
  -------------------------------------------------------------------
                         required time                         -1.758                                            
                         arrival time                           1.770                                            
  -------------------------------------------------------------------
                         slack                                  0.012                                            





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLK[3]_7
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type        Corner  Lib Pin                                Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PCIE4CE4/CORECLK                       n/a               2.000         2.000       0.000      PCIE4CE4_X1Y0  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/CORECLK
Min Period        n/a     PCIE4CE4/CORECLKMIREPLAYRAM0           n/a               2.000         2.000       0.000      PCIE4CE4_X1Y0  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/CORECLKMIREPLAYRAM0
Min Period        n/a     PCIE4CE4/CORECLKMIREPLAYRAM1           n/a               2.000         2.000       0.000      PCIE4CE4_X1Y0  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/CORECLKMIREPLAYRAM1
Min Period        n/a     PCIE4CE4/CORECLKMIRXCOMPLETIONRAM0     n/a               2.000         2.000       0.000      PCIE4CE4_X1Y0  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/CORECLKMIRXCOMPLETIONRAM0
Min Period        n/a     PCIE4CE4/CORECLKMIRXCOMPLETIONRAM1     n/a               2.000         2.000       0.000      PCIE4CE4_X1Y0  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/CORECLKMIRXCOMPLETIONRAM1
Min Period        n/a     PCIE4CE4/CORECLKMIRXPOSTEDREQUESTRAM0  n/a               2.000         2.000       0.000      PCIE4CE4_X1Y0  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/CORECLKMIRXPOSTEDREQUESTRAM0
Min Period        n/a     PCIE4CE4/CORECLKMIRXPOSTEDREQUESTRAM1  n/a               2.000         2.000       0.000      PCIE4CE4_X1Y0  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/CORECLKMIRXPOSTEDREQUESTRAM1
Min Period        n/a     RAMB36E2/CLKARDCLK                     n/a               1.569         2.000       0.431      RAMB36_X12Y6   level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK                     n/a               1.569         2.000       0.431      RAMB36_X11Y12  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[1].ramb36e2_inst/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK                     n/a               1.569         2.000       0.431      RAMB36_X12Y7   level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e2_inst/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK                     n/a               0.542         1.000       0.458      RAMB36_X12Y10  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK                     n/a               0.542         1.000       0.458      RAMB36_X12Y10  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK                     n/a               0.542         1.000       0.458      RAMB36_X12Y10  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK                     n/a               0.542         1.000       0.458      RAMB36_X12Y10  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK                     n/a               0.542         1.000       0.458      RAMB36_X13Y7   level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK                     n/a               0.542         1.000       0.458      RAMB36_X13Y7   level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK                     n/a               0.542         1.000       0.458      RAMB36_X13Y7   level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK                     n/a               0.542         1.000       0.458      RAMB36_X13Y7   level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK                     n/a               0.542         1.000       0.458      RAMB36_X12Y15  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK                     n/a               0.542         1.000       0.458      RAMB36_X12Y15  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK                     n/a               0.542         1.000       0.458      RAMB36_X12Y10  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK                     n/a               0.542         1.000       0.458      RAMB36_X12Y10  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK                     n/a               0.542         1.000       0.458      RAMB36_X12Y10  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK                     n/a               0.542         1.000       0.458      RAMB36_X12Y10  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK                     n/a               0.542         1.000       0.458      RAMB36_X13Y7   level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK                     n/a               0.542         1.000       0.458      RAMB36_X13Y7   level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK                     n/a               0.542         1.000       0.458      RAMB36_X13Y7   level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK                     n/a               0.542         1.000       0.458      RAMB36_X13Y7   level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK                     n/a               0.542         1.000       0.458      RAMB36_X12Y15  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK                     n/a               0.542         1.000       0.458      RAMB36_X12Y15  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst/CLKARDCLK
Max Skew          Fast    PCIE4CE4/CORECLK                       PCIE4CE4/PIPECLK  0.273         0.149       0.124      PCIE4CE4_X1Y0  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/CORECLK
Max Skew          Slow    PCIE4CE4/CORECLK                       PCIE4CE4/PIPECLK  0.410         0.237       0.173      PCIE4CE4_X1Y0  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/CORECLK
Max Skew          Fast    PCIE4CE4/CORECLKMIREPLAYRAM1           PCIE4CE4/CORECLK  0.281         0.075       0.206      PCIE4CE4_X1Y0  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/CORECLKMIREPLAYRAM1
Max Skew          Fast    PCIE4CE4/CORECLKMIRXCOMPLETIONRAM0     PCIE4CE4/CORECLK  0.281         0.074       0.207      PCIE4CE4_X1Y0  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/CORECLKMIRXCOMPLETIONRAM0
Max Skew          Fast    PCIE4CE4/CORECLKMIREPLAYRAM0           PCIE4CE4/CORECLK  0.281         0.073       0.208      PCIE4CE4_X1Y0  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/CORECLKMIREPLAYRAM0
Max Skew          Fast    PCIE4CE4/CORECLKMIRXPOSTEDREQUESTRAM1  PCIE4CE4/CORECLK  0.281         0.035       0.246      PCIE4CE4_X1Y0  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/CORECLKMIRXPOSTEDREQUESTRAM1
Max Skew          Fast    PCIE4CE4/CORECLKMIRXPOSTEDREQUESTRAM0  PCIE4CE4/CORECLK  0.281         0.032       0.249      PCIE4CE4_X1Y0  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/CORECLKMIRXPOSTEDREQUESTRAM0
Max Skew          Fast    PCIE4CE4/CORECLKMIRXCOMPLETIONRAM1     PCIE4CE4/CORECLK  0.281         0.022       0.259      PCIE4CE4_X1Y0  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/CORECLKMIRXCOMPLETIONRAM1
Max Skew          Slow    PCIE4CE4/CORECLKMIRXCOMPLETIONRAM0     PCIE4CE4/CORECLK  0.436         0.121       0.315      PCIE4CE4_X1Y0  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/CORECLKMIRXCOMPLETIONRAM0
Max Skew          Slow    PCIE4CE4/CORECLKMIREPLAYRAM1           PCIE4CE4/CORECLK  0.436         0.121       0.315      PCIE4CE4_X1Y0  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/CORECLKMIREPLAYRAM1



---------------------------------------------------------------------------------------------------
From Clock:  dma_ip_axi_aclk_1
  To Clock:  dma_ip_axi_aclk_1

Setup :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
Hold  :        16710  Failing Endpoints,  Worst Slack       -0.444ns,  Total Violation    -1347.356ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/ram_top/gen_h2c_bram.H2C_DAT0_FIFO/enb_reg/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/ram_top/gen_h2c_bram.H2C_DAT0_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E2 clocked by dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dma_ip_axi_aclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dma_ip_axi_aclk_1 rise@4.000ns - dma_ip_axi_aclk_1 rise@0.000ns)
  Data Path Delay:        3.383ns  (logic 0.076ns (2.247%)  route 3.307ns (97.753%))
  Logic Levels:           0  
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.731ns = ( 5.731 - 4.000 ) 
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.853ns (routing 0.215ns, distribution 1.638ns)
  Clock Net Delay (Destination): 1.539ns (routing 0.194ns, distribution 1.345ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=134488, routed)      1.853     2.068    static                              level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/ram_top/gen_h2c_bram.H2C_DAT0_FIFO/user_clk
    SLR Crossing[0->1]   
    SLICE_X187Y354       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/ram_top/gen_h2c_bram.H2C_DAT0_FIFO/enb_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X187Y354       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.144 r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/ram_top/gen_h2c_bram.H2C_DAT0_FIFO/enb_reg/Q
                         net (fo=32, routed)          3.307     5.451    static                              level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/ram_top/gen_h2c_bram.H2C_DAT0_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/regceb
    RAMB36_X13Y74        RAMB36E2                                     r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/ram_top/gen_h2c_bram.H2C_DAT0_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/REGCEAREGCE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      4.000     4.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     4.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     4.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=134488, routed)      1.539     5.731    static                              level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/ram_top/gen_h2c_bram.H2C_DAT0_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/clka
    SLR Crossing[0->1]   
    RAMB36_X13Y74        RAMB36E2                                     r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/ram_top/gen_h2c_bram.H2C_DAT0_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKARDCLK
                         clock pessimism              0.073     5.804                                            
                         clock uncertainty           -0.046     5.757                                            
    RAMB36_X13Y74        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_REGCEAREGCE)
                                                     -0.233     5.524    static           pblock_level0_blp      level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/ram_top/gen_h2c_bram.H2C_DAT0_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3
  -------------------------------------------------------------------
                         required time                          5.524                                            
                         arrival time                          -5.451                                            
  -------------------------------------------------------------------
                         slack                                  0.074                                            

Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie_axi_bridge_user/inst/axis_cq_controller/gen_turbo.skid_en_reg/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie_axi_bridge_user/inst/axis_cq_controller/gen_turbo.skid_cq_tdata_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dma_ip_axi_aclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dma_ip_axi_aclk_1 rise@4.000ns - dma_ip_axi_aclk_1 rise@0.000ns)
  Data Path Delay:        3.708ns  (logic 0.080ns (2.157%)  route 3.628ns (97.843%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.666ns = ( 5.666 - 4.000 ) 
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.684ns (routing 0.215ns, distribution 1.469ns)
  Clock Net Delay (Destination): 1.474ns (routing 0.194ns, distribution 1.280ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=134488, routed)      1.684     1.899    static                              level0_i/blp/blp_i/ss_hif/inst/pcie_axi_bridge_user/inst/axis_cq_controller/aclk
    SLICE_X214Y126       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie_axi_bridge_user/inst/axis_cq_controller/gen_turbo.skid_en_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X214Y126       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.979 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie_axi_bridge_user/inst/axis_cq_controller/gen_turbo.skid_en_reg/Q
                         net (fo=526, routed)         3.628     5.607    static                              level0_i/blp/blp_i/ss_hif/inst/pcie_axi_bridge_user/inst/axis_cq_controller/gen_turbo.skid_en
    SLICE_X218Y122       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie_axi_bridge_user/inst/axis_cq_controller/gen_turbo.skid_cq_tdata_reg[36]/CE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      4.000     4.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     4.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     4.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=134488, routed)      1.474     5.666    static                              level0_i/blp/blp_i/ss_hif/inst/pcie_axi_bridge_user/inst/axis_cq_controller/aclk
    SLICE_X218Y122       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie_axi_bridge_user/inst/axis_cq_controller/gen_turbo.skid_cq_tdata_reg[36]/C
                         clock pessimism              0.123     5.789                                            
                         clock uncertainty           -0.046     5.743                                            
    SLICE_X218Y122       FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060     5.683    static           pblock_level0_blp      level0_i/blp/blp_i/ss_hif/inst/pcie_axi_bridge_user/inst/axis_cq_controller/gen_turbo.skid_cq_tdata_reg[36]
  -------------------------------------------------------------------
                         required time                          5.683                                            
                         arrival time                          -5.607                                            
  -------------------------------------------------------------------
                         slack                                  0.076                                            

Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie_axi_bridge_user/inst/axis_cq_controller/gen_turbo.skid_en_reg/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie_axi_bridge_user/inst/axis_cq_controller/gen_turbo.skid_cq_tdata_reg[37]/CE
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dma_ip_axi_aclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dma_ip_axi_aclk_1 rise@4.000ns - dma_ip_axi_aclk_1 rise@0.000ns)
  Data Path Delay:        3.708ns  (logic 0.080ns (2.157%)  route 3.628ns (97.843%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.666ns = ( 5.666 - 4.000 ) 
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.684ns (routing 0.215ns, distribution 1.469ns)
  Clock Net Delay (Destination): 1.474ns (routing 0.194ns, distribution 1.280ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=134488, routed)      1.684     1.899    static                              level0_i/blp/blp_i/ss_hif/inst/pcie_axi_bridge_user/inst/axis_cq_controller/aclk
    SLICE_X214Y126       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie_axi_bridge_user/inst/axis_cq_controller/gen_turbo.skid_en_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X214Y126       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.979 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie_axi_bridge_user/inst/axis_cq_controller/gen_turbo.skid_en_reg/Q
                         net (fo=526, routed)         3.628     5.607    static                              level0_i/blp/blp_i/ss_hif/inst/pcie_axi_bridge_user/inst/axis_cq_controller/gen_turbo.skid_en
    SLICE_X218Y122       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie_axi_bridge_user/inst/axis_cq_controller/gen_turbo.skid_cq_tdata_reg[37]/CE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      4.000     4.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     4.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     4.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=134488, routed)      1.474     5.666    static                              level0_i/blp/blp_i/ss_hif/inst/pcie_axi_bridge_user/inst/axis_cq_controller/aclk
    SLICE_X218Y122       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie_axi_bridge_user/inst/axis_cq_controller/gen_turbo.skid_cq_tdata_reg[37]/C
                         clock pessimism              0.123     5.789                                            
                         clock uncertainty           -0.046     5.743                                            
    SLICE_X218Y122       FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.060     5.683    static           pblock_level0_blp      level0_i/blp/blp_i/ss_hif/inst/pcie_axi_bridge_user/inst/axis_cq_controller/gen_turbo.skid_cq_tdata_reg[37]
  -------------------------------------------------------------------
                         required time                          5.683                                            
                         arrival time                          -5.607                                            
  -------------------------------------------------------------------
                         slack                                  0.076                                            

Slack (MET) :             0.095ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_slave_read_req_if_inst/rdwlength_tlp_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/pending_counters[3].pending_counter_ff_reg[3][5]/D
                            (rising edge-triggered cell FDCE clocked by dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dma_ip_axi_aclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dma_ip_axi_aclk_1 rise@4.000ns - dma_ip_axi_aclk_1 rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 1.102ns (29.299%)  route 2.659ns (70.701%))
  Logic Levels:           10  (CARRY8=2 LUT3=1 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.854ns = ( 5.854 - 4.000 ) 
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.834ns (routing 0.215ns, distribution 1.619ns)
  Clock Net Delay (Destination): 1.662ns (routing 0.194ns, distribution 1.468ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=134488, routed)      1.834     2.049    static                              level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_slave_read_req_if_inst/user_clk
    SLR Crossing[0->1]   
    SLICE_X195Y349       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_slave_read_req_if_inst/rdwlength_tlp_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X195Y349       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.129 f  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_slave_read_req_if_inst/rdwlength_tlp_ff_reg[0]/Q
                         net (fo=11, routed)          0.177     2.306    static                              level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_slave_read_req_if_inst/p_0_in2_in[2]
    SLICE_X195Y346       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     2.429 f  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_slave_read_req_if_inst/p_1_out_carry_i_12/O
                         net (fo=5, routed)           0.046     2.475    static                              level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_slave_read_req_if_inst/p_1_out_carry_i_12_n_0
    SLICE_X195Y346       LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.090     2.565 r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_slave_read_req_if_inst/p_1_out_carry_i_11/O
                         net (fo=1, routed)           0.140     2.705    static                              level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_slave_read_req_if_inst/p_1_out_carry_i_11_n_0
    SLICE_X195Y347       LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     2.794 r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_slave_read_req_if_inst/p_1_out_carry_i_4/O
                         net (fo=1, routed)           0.011     2.805    static                              level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_slave_read_req_if_inst/p_1_out_carry_i_4_n_0
    SLICE_X195Y347       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     2.960 f  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_slave_read_req_if_inst/p_1_out_carry/CO[7]
                         net (fo=1, routed)           0.026     2.986    static                              level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_slave_read_req_if_inst/p_1_out_carry_n_0
    SLICE_X195Y348       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     3.028 f  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_slave_read_req_if_inst/p_1_out_carry__0/CO[1]
                         net (fo=69, routed)          0.650     3.678    static                              level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_slave_read_req_if_inst/p_1_out_carry__0_n_6
    SLICE_X196Y392       LUT5 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.109     3.787 f  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_slave_read_req_if_inst/read_req_sent_ff_i_1/O
                         net (fo=101, routed)         0.922     4.709    static                              level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/FSM_sequential_read_reqSM_cs_reg[0]_0
    SLICE_X182Y397       LUT5 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.100     4.809 f  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/pending_counters[3].prev_pending_ptr_ff[3][5]_i_1/O
                         net (fo=8, routed)           0.165     4.974    static                              level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/p_0_in98_in
    SLICE_X183Y398       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     5.071 f  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/pending_counters[3].pending_counter_ff[3][4]_i_2/O
                         net (fo=5, routed)           0.138     5.209    static                              level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/pending_counters[3].pending_counter_ff[3][4]_i_2_n_0
    SLICE_X182Y398       LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.068     5.277 r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/pending_counters[3].pending_counter_ff[3][5]_i_3/O
                         net (fo=1, routed)           0.206     5.483    static                              level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/pending_counters[3].pending_counter_ff[3][5]_i_3_n_0
    SLICE_X182Y398       LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.149     5.632 r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/pending_counters[3].pending_counter_ff[3][5]_i_2/O
                         net (fo=1, routed)           0.178     5.810    static                              level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/pending_counters[3].pending_counter_ff[3][5]_i_2_n_0
    SLICE_X182Y398       FDCE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/pending_counters[3].pending_counter_ff_reg[3][5]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      4.000     4.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     4.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     4.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=134488, routed)      1.662     5.854    static                              level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/user_clk
    SLR Crossing[0->1]   
    SLICE_X182Y398       FDCE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/pending_counters[3].pending_counter_ff_reg[3][5]/C
                         clock pessimism              0.073     5.927                                            
                         clock uncertainty           -0.046     5.880                                            
    SLICE_X182Y398       FDCE (Setup_EFF2_SLICEM_C_D)
                                                      0.025     5.905    static           pblock_level0_blp      level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/pending_counters[3].pending_counter_ff_reg[3][5]
  -------------------------------------------------------------------
                         required time                          5.905                                            
                         arrival time                          -5.810                                            
  -------------------------------------------------------------------
                         slack                                  0.095                                            

Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/cq_ram/U0/inst_blk_mem_gen/gnuram_with_32bit_addr.uram_tdp.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_0/CLK
                            (rising edge-triggered cell URAM288 clocked by dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/cq_ram_ctrl_ert/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dma_ip_axi_aclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dma_ip_axi_aclk_1 rise@4.000ns - dma_ip_axi_aclk_1 rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 2.707ns (73.578%)  route 0.972ns (26.422%))
  Logic Levels:           3  (URAM288=3)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 5.698 - 4.000 ) 
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.813ns (routing 0.215ns, distribution 1.598ns)
  Clock Net Delay (Destination): 1.506ns (routing 0.194ns, distribution 1.312ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=134488, routed)      1.813     2.028    static                              level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/cq_ram/U0/inst_blk_mem_gen/gnuram_with_32bit_addr.uram_tdp.xpm_memory_tdpram_inst/xpm_memory_base_inst/clka
    URAM288_X4Y48        URAM288                                      r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/cq_ram/U0/inst_blk_mem_gen/gnuram_with_32bit_addr.uram_tdp.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_0/CLK
  -------------------------------------------------------------------    -------------------------------------------------------
    URAM288_X4Y48        URAM288 (Prop_URAM_288K_INST_URAM288_CLK_CAS_OUT_DOUT_B[10])
                                                      2.128     4.156 r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/cq_ram/U0/inst_blk_mem_gen/gnuram_with_32bit_addr.uram_tdp.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_0/CAS_OUT_DOUT_B[10]
                         net (fo=1, routed)           0.001     4.157    static                              level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/cq_ram/U0/inst_blk_mem_gen/gnuram_with_32bit_addr.uram_tdp.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_1_Cas_DoutB_1[10]
    URAM288_X4Y49        URAM288 (Prop_URAM_288K_INST_URAM288_CAS_IN_DOUT_B[10]_CAS_OUT_DOUT_B[10])
                                                      0.193     4.350 r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/cq_ram/U0/inst_blk_mem_gen/gnuram_with_32bit_addr.uram_tdp.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_1/CAS_OUT_DOUT_B[10]
                         net (fo=1, routed)           0.001     4.351    static                              level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/cq_ram/U0/inst_blk_mem_gen/gnuram_with_32bit_addr.uram_tdp.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_2_Cas_DoutB_2[10]
    URAM288_X4Y50        URAM288 (Prop_URAM_288K_INST_URAM288_CAS_IN_DOUT_B[10]_CAS_OUT_DOUT_B[10])
                                                      0.193     4.544 r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/cq_ram/U0/inst_blk_mem_gen/gnuram_with_32bit_addr.uram_tdp.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_2/CAS_OUT_DOUT_B[10]
                         net (fo=1, routed)           0.001     4.545    static                              level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/cq_ram/U0/inst_blk_mem_gen/gnuram_with_32bit_addr.uram_tdp.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_3_Cas_DoutB_3[10]
    URAM288_X4Y51        URAM288 (Prop_URAM_288K_INST_URAM288_CAS_IN_DOUT_B[10]_DOUT_B[10])
                                                      0.193     4.738 r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/cq_ram/U0/inst_blk_mem_gen/gnuram_with_32bit_addr.uram_tdp.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_3/DOUT_B[10]
                         net (fo=2, routed)           0.969     5.707    static                              level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/cq_ram_ctrl_ert/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rddata_a[10]
    SLICE_X201Y207       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/cq_ram_ctrl_ert/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[10]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      4.000     4.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     4.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     4.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=134488, routed)      1.506     5.698    static                              level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/cq_ram_ctrl_ert/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X201Y207       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/cq_ram_ctrl_ert/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[10]/C
                         clock pessimism              0.129     5.827                                            
                         clock uncertainty           -0.046     5.781                                            
    SLICE_X201Y207       FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     5.806    static           pblock_level0_blp      level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/cq_ram_ctrl_ert/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[10]
  -------------------------------------------------------------------
                         required time                          5.806                                            
                         arrival time                          -5.707                                            
  -------------------------------------------------------------------
                         slack                                  0.099                                            

Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__3/C
                            (rising edge-triggered cell FDCE clocked by dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/core_rc_tuser_reg_lower_user_clk_reg[62]/R
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dma_ip_axi_aclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dma_ip_axi_aclk_1 rise@4.000ns - dma_ip_axi_aclk_1 rise@0.000ns)
  Data Path Delay:        3.606ns  (logic 0.079ns (2.191%)  route 3.527ns (97.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.640ns = ( 5.640 - 4.000 ) 
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.682ns (routing 0.215ns, distribution 1.467ns)
  Clock Net Delay (Destination): 1.448ns (routing 0.194ns, distribution 1.254ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=134488, routed)      1.682     1.897    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X214Y101       FDCE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__3/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X214Y101       FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.976 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__3/Q
                         net (fo=925, routed)         3.527     5.503    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/reset_n_o_reg_rep__3_n_0_alias
    SLICE_X221Y15        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/core_rc_tuser_reg_lower_user_clk_reg[62]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      4.000     4.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     4.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     4.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=134488, routed)      1.448     5.640    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/CLK_USERCLK
    SLICE_X221Y15        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/core_rc_tuser_reg_lower_user_clk_reg[62]/C
                         clock pessimism              0.084     5.724                                            
                         clock uncertainty           -0.046     5.678                                            
    SLICE_X221Y15        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.074     5.604    static           pblock_level0_blp      level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/core_rc_tuser_reg_lower_user_clk_reg[62]
  -------------------------------------------------------------------
                         required time                          5.604                                            
                         arrival time                          -5.503                                            
  -------------------------------------------------------------------
                         slack                                  0.101                                            

Slack (MET) :             0.103ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/cq_ram/U0/inst_blk_mem_gen/gnuram_with_32bit_addr.uram_tdp.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_0/CLK
                            (rising edge-triggered cell URAM288 clocked by dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/cq_ram_ctrl_ert/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[2].axi_rdata_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dma_ip_axi_aclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dma_ip_axi_aclk_1 rise@4.000ns - dma_ip_axi_aclk_1 rise@0.000ns)
  Data Path Delay:        3.687ns  (logic 2.820ns (76.490%)  route 0.867ns (23.510%))
  Logic Levels:           4  (LUT3=1 URAM288=3)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.710ns = ( 5.710 - 4.000 ) 
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.813ns (routing 0.215ns, distribution 1.598ns)
  Clock Net Delay (Destination): 1.518ns (routing 0.194ns, distribution 1.324ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=134488, routed)      1.813     2.028    static                              level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/cq_ram/U0/inst_blk_mem_gen/gnuram_with_32bit_addr.uram_tdp.xpm_memory_tdpram_inst/xpm_memory_base_inst/clka
    URAM288_X4Y48        URAM288                                      r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/cq_ram/U0/inst_blk_mem_gen/gnuram_with_32bit_addr.uram_tdp.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_0/CLK
  -------------------------------------------------------------------    -------------------------------------------------------
    URAM288_X4Y48        URAM288 (Prop_URAM_288K_INST_URAM288_CLK_CAS_OUT_DOUT_B[2])
                                                      2.177     4.205 r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/cq_ram/U0/inst_blk_mem_gen/gnuram_with_32bit_addr.uram_tdp.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_0/CAS_OUT_DOUT_B[2]
                         net (fo=1, routed)           0.001     4.206    static                              level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/cq_ram/U0/inst_blk_mem_gen/gnuram_with_32bit_addr.uram_tdp.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_1_Cas_DoutB_1[2]
    URAM288_X4Y49        URAM288 (Prop_URAM_288K_INST_URAM288_CAS_IN_DOUT_B[2]_CAS_OUT_DOUT_B[2])
                                                      0.200     4.406 r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/cq_ram/U0/inst_blk_mem_gen/gnuram_with_32bit_addr.uram_tdp.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_1/CAS_OUT_DOUT_B[2]
                         net (fo=1, routed)           0.001     4.407    static                              level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/cq_ram/U0/inst_blk_mem_gen/gnuram_with_32bit_addr.uram_tdp.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_2_Cas_DoutB_2[2]
    URAM288_X4Y50        URAM288 (Prop_URAM_288K_INST_URAM288_CAS_IN_DOUT_B[2]_CAS_OUT_DOUT_B[2])
                                                      0.200     4.607 r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/cq_ram/U0/inst_blk_mem_gen/gnuram_with_32bit_addr.uram_tdp.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_2/CAS_OUT_DOUT_B[2]
                         net (fo=1, routed)           0.001     4.608    static                              level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/cq_ram/U0/inst_blk_mem_gen/gnuram_with_32bit_addr.uram_tdp.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_3_Cas_DoutB_3[2]
    URAM288_X4Y51        URAM288 (Prop_URAM_288K_INST_URAM288_CAS_IN_DOUT_B[2]_DOUT_B[2])
                                                      0.193     4.801 r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/cq_ram/U0/inst_blk_mem_gen/gnuram_with_32bit_addr.uram_tdp.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_3/DOUT_B[2]
                         net (fo=2, routed)           0.816     5.617    static                              level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/cq_ram_ctrl_ert/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rddata_a[2]
    SLICE_X199Y195       LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     5.667 r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/cq_ram_ctrl_ert/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[2].axi_rdata_int[2]_i_1/O
                         net (fo=1, routed)           0.048     5.715    static                              level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/cq_ram_ctrl_ert/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[2].axi_rdata_int[2]_i_1_n_0
    SLICE_X199Y195       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/cq_ram_ctrl_ert/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[2].axi_rdata_int_reg[2]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      4.000     4.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     4.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     4.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=134488, routed)      1.518     5.710    static                              level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/cq_ram_ctrl_ert/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X199Y195       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/cq_ram_ctrl_ert/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[2].axi_rdata_int_reg[2]/C
                         clock pessimism              0.129     5.839                                            
                         clock uncertainty           -0.046     5.793                                            
    SLICE_X199Y195       FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     5.818    static           pblock_level0_blp      level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/cq_ram_ctrl_ert/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[2].axi_rdata_int_reg[2]
  -------------------------------------------------------------------
                         required time                          5.818                                            
                         arrival time                          -5.715                                            
  -------------------------------------------------------------------
                         slack                                  0.103                                            

Slack (MET) :             0.110ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_dat_buf_504_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WTLP_DAT_FIFO/MemArray_reg_0_7_98_111/RAMF_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dma_ip_axi_aclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dma_ip_axi_aclk_1 rise@4.000ns - dma_ip_axi_aclk_1 rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 0.078ns (2.399%)  route 3.173ns (97.601%))
  Logic Levels:           0  
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 5.602 - 4.000 ) 
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.182ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    1.602ns
    Common Clock Delay      (CCD):    0.386ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      1.759ns (routing 0.215ns, distribution 1.544ns)
  Clock Net Delay (Destination): 1.410ns (routing 0.194ns, distribution 1.216ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=134488, routed)      1.759     1.974    static                              level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/aclk
    SLR Crossing[0->1]   
    SLICE_X216Y363       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_dat_buf_504_reg[109]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X216Y363       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.052 r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_dat_buf_504_reg[109]/Q
                         net (fo=2, routed)           3.173     5.226    static                              level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WTLP_DAT_FIFO/MemArray_reg_0_7_98_111/DIF1
    SLR Crossing[1->0]   
    SLICE_X227Y205       RAMD32                                       r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WTLP_DAT_FIFO/MemArray_reg_0_7_98_111/RAMF_D1/I
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      4.000     4.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     4.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     4.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=134488, routed)      1.410     5.602    static                              level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WTLP_DAT_FIFO/MemArray_reg_0_7_98_111/WCLK
    SLICE_X227Y205       RAMD32                                       r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WTLP_DAT_FIFO/MemArray_reg_0_7_98_111/RAMF_D1/CLK
                         clock pessimism              0.044     5.646                                            
                         inter-SLR compensation      -0.182     5.463                                            
                         clock uncertainty           -0.046     5.417                                            
    SLICE_X227Y205       RAMD32 (Setup_F6LUT_SLICEM_CLK_I)
                                                     -0.081     5.336    static           pblock_level0_blp      level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WTLP_DAT_FIFO/MemArray_reg_0_7_98_111/RAMF_D1
  -------------------------------------------------------------------
                         required time                          5.336                                            
                         arrival time                          -5.226                                            
  -------------------------------------------------------------------
                         slack                                  0.110                                            

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/axi4mm_round_robin_wait/mask_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.maswrpendQ_ff_reg[59][4]/CE
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dma_ip_axi_aclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dma_ip_axi_aclk_1 rise@4.000ns - dma_ip_axi_aclk_1 rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 1.124ns (30.461%)  route 2.566ns (69.539%))
  Logic Levels:           10  (LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.858ns = ( 5.858 - 4.000 ) 
    Source Clock Delay      (SCD):    2.093ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.878ns (routing 0.215ns, distribution 1.663ns)
  Clock Net Delay (Destination): 1.666ns (routing 0.194ns, distribution 1.472ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=134488, routed)      1.878     2.093    static                              level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/axi4mm_round_robin_wait/user_clk
    SLR Crossing[0->1]   
    SLICE_X187Y416       FDSE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/axi4mm_round_robin_wait/mask_reg[7]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X187Y416       FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.171 r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/axi4mm_round_robin_wait/mask_reg[7]/Q
                         net (fo=3, routed)           0.377     2.548    static                              level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/axi4mm_round_robin_wait/mask[7]
    SLICE_X188Y418       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     2.671 r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/axi4mm_round_robin_wait/mask[34]_i_13/O
                         net (fo=1, routed)           0.166     2.837    static                              level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/axi4mm_round_robin_wait/mask[34]_i_13_n_0
    SLICE_X188Y413       LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     2.986 r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/axi4mm_round_robin_wait/mask[34]_i_4/O
                         net (fo=1, routed)           0.107     3.093    static                              level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/axi4mm_round_robin_wait/mask[34]_i_4_n_0
    SLICE_X188Y412       LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051     3.144 r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/axi4mm_round_robin_wait/mask[34]_i_2/O
                         net (fo=102, routed)         0.198     3.342    static                              level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/axi4mm_round_robin_wait/not_roll_over
    SLICE_X191Y412       LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.089     3.431 f  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/axi4mm_round_robin_wait/mask[27]_i_2/O
                         net (fo=7, routed)           0.180     3.611    static                              level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/axi4mm_round_robin_wait/mask[27]_i_2_n_0
    SLICE_X191Y413       LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.037     3.648 f  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/axi4mm_round_robin_wait/mask[40]_i_3/O
                         net (fo=14, routed)          0.277     3.924    static                              level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/axi4mm_round_robin_wait/mask[40]_i_3_n_0
    SLICE_X187Y411       LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.100     4.024 f  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/axi4mm_round_robin_wait/mask[63]_i_8/O
                         net (fo=81, routed)          0.182     4.206    static                              level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/axi4mm_round_robin_wait/mask[63]_i_8_n_0
    SLICE_X186Y411       LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     4.354 r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/axi4mm_round_robin_wait/wait_done_sequence_ff[45]_i_3/O
                         net (fo=9, routed)           0.166     4.520    static                              level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/axi4mm_round_robin_wait/mask_reg[56]_0[43]
    SLICE_X185Y413       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     4.670 r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/axi4mm_round_robin_wait/mask[63]_i_9/O
                         net (fo=2, routed)           0.115     4.785    static                              level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/axi4mm_round_robin_wait/mask[63]_i_9_n_0
    SLICE_X185Y412       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     4.934 r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/axi4mm_round_robin_wait/mask[63]_i_3/O
                         net (fo=201, routed)         0.574     5.508    static                              level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/axi4mm_round_robin_wait/E[0]
    SLICE_X181Y413       LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.050     5.558 r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/axi4mm_round_robin_wait/mm_slave_port.maswrpendQ_ff[59][5]_i_1/O
                         net (fo=6, routed)           0.225     5.783    static                              level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst_n_480
    SLICE_X178Y413       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.maswrpendQ_ff_reg[59][4]/CE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      4.000     4.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     4.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     4.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=134488, routed)      1.666     5.858    static                              level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/user_clk
    SLR Crossing[0->1]   
    SLICE_X178Y413       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.maswrpendQ_ff_reg[59][4]/C
                         clock pessimism              0.146     6.003                                            
                         clock uncertainty           -0.046     5.957                                            
    SLICE_X178Y413       FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060     5.897    static           pblock_level0_blp      level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.maswrpendQ_ff_reg[59][4]
  -------------------------------------------------------------------
                         required time                          5.897                                            
                         arrival time                          -5.783                                            
  -------------------------------------------------------------------
                         slack                                  0.114                                            

Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/axi4mm_round_robin_wait/mask_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.maswrpendQ_ff_reg[43][0]/CE
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dma_ip_axi_aclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dma_ip_axi_aclk_1 rise@4.000ns - dma_ip_axi_aclk_1 rise@0.000ns)
  Data Path Delay:        3.688ns  (logic 1.197ns (32.453%)  route 2.491ns (67.547%))
  Logic Levels:           10  (LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.859ns = ( 5.859 - 4.000 ) 
    Source Clock Delay      (SCD):    2.093ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.878ns (routing 0.215ns, distribution 1.663ns)
  Clock Net Delay (Destination): 1.667ns (routing 0.194ns, distribution 1.473ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=134488, routed)      1.878     2.093    static                              level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/axi4mm_round_robin_wait/user_clk
    SLR Crossing[0->1]   
    SLICE_X187Y416       FDSE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/axi4mm_round_robin_wait/mask_reg[7]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X187Y416       FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.171 r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/axi4mm_round_robin_wait/mask_reg[7]/Q
                         net (fo=3, routed)           0.377     2.548    static                              level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/axi4mm_round_robin_wait/mask[7]
    SLICE_X188Y418       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     2.671 r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/axi4mm_round_robin_wait/mask[34]_i_13/O
                         net (fo=1, routed)           0.166     2.837    static                              level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/axi4mm_round_robin_wait/mask[34]_i_13_n_0
    SLICE_X188Y413       LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     2.986 r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/axi4mm_round_robin_wait/mask[34]_i_4/O
                         net (fo=1, routed)           0.107     3.093    static                              level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/axi4mm_round_robin_wait/mask[34]_i_4_n_0
    SLICE_X188Y412       LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051     3.144 r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/axi4mm_round_robin_wait/mask[34]_i_2/O
                         net (fo=102, routed)         0.198     3.342    static                              level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/axi4mm_round_robin_wait/not_roll_over
    SLICE_X191Y412       LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.089     3.431 f  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/axi4mm_round_robin_wait/mask[27]_i_2/O
                         net (fo=7, routed)           0.180     3.611    static                              level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/axi4mm_round_robin_wait/mask[27]_i_2_n_0
    SLICE_X191Y413       LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.037     3.648 f  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/axi4mm_round_robin_wait/mask[40]_i_3/O
                         net (fo=14, routed)          0.277     3.924    static                              level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/axi4mm_round_robin_wait/mask[40]_i_3_n_0
    SLICE_X187Y411       LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.100     4.024 f  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/axi4mm_round_robin_wait/mask[63]_i_8/O
                         net (fo=81, routed)          0.182     4.206    static                              level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/axi4mm_round_robin_wait/mask[63]_i_8_n_0
    SLICE_X186Y411       LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     4.354 r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/axi4mm_round_robin_wait/wait_done_sequence_ff[45]_i_3/O
                         net (fo=9, routed)           0.166     4.520    static                              level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/axi4mm_round_robin_wait/mask_reg[56]_0[43]
    SLICE_X185Y413       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     4.670 r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/axi4mm_round_robin_wait/mask[63]_i_9/O
                         net (fo=2, routed)           0.115     4.785    static                              level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/axi4mm_round_robin_wait/mask[63]_i_9_n_0
    SLICE_X185Y412       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     4.934 r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/axi4mm_round_robin_wait/mask[63]_i_3/O
                         net (fo=201, routed)         0.516     5.450    static                              level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/axi4mm_round_robin_wait/E[0]
    SLICE_X179Y412       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123     5.573 r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/axi4mm_round_robin_wait/mm_slave_port.maswrpendQ_ff[43][5]_i_1/O
                         net (fo=6, routed)           0.208     5.781    static                              level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst_n_477
    SLICE_X179Y411       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.maswrpendQ_ff_reg[43][0]/CE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      4.000     4.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     4.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     4.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=134488, routed)      1.667     5.859    static                              level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/user_clk
    SLR Crossing[0->1]   
    SLICE_X179Y411       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.maswrpendQ_ff_reg[43][0]/C
                         clock pessimism              0.146     6.004                                            
                         clock uncertainty           -0.046     5.958                                            
    SLICE_X179Y411       FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061     5.897    static           pblock_level0_blp      level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.maswrpendQ_ff_reg[43][0]
  -------------------------------------------------------------------
                         required time                          5.897                                            
                         arrival time                          -5.781                                            
  -------------------------------------------------------------------
                         slack                                  0.116                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.444ns  (arrival time - required time)
  Source:                 level0_i/ulp/SLR1/regslice_control_userpf/inst/r.r_pipe/m_payload_i_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/r.r_pipe/skid_buffer_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dma_ip_axi_aclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dma_ip_axi_aclk_1 rise@0.000ns - dma_ip_axi_aclk_1 rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.039ns (37.143%)  route 0.066ns (62.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.318ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.022ns
  Inter-SLR Compensation: 0.177ns  ((DCD - CCD) * DF)
    Destination Clock Delay (DCD):    1.318ns
    Common Clock Delay      (CCD):    0.139ns
    Derating Factor          (DF):    0.150
  Clock Net Delay (Destination): 1.179ns (routing 0.132ns, distribution 1.047ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, unplaced)    0.845     0.970    boundary                            level0_i/ulp/SLR1/regslice_control_userpf/inst/r.r_pipe/aclk
                         FDRE                                         r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR1
                                                                                                             level0_i/ulp/SLR1/regslice_control_userpf/inst/r.r_pipe/m_payload_i_reg[32]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     1.009 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR1
                                                                                                             level0_i/ulp/SLR1/regslice_control_userpf/inst/r.r_pipe/m_payload_i_reg[32]/Q
                         net (fo=2, unplaced)         0.066     1.075    boundary                            level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/r.r_pipe/m_axi_rresp[0]
    SLR Crossing[0->1]   
    SLICE_X176Y361       FDRE                                         r  static         pblock_ii_blp_ulp_pipe_0/pblock_ii_blp_ulp_pipe_0_slr1
                                                                                                             level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/r.r_pipe/skid_buffer_reg[32]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=134488, routed)      1.179     1.318    static                              level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/r.r_pipe/aclk
    SLR Crossing[0->1]   
    SLICE_X176Y361       FDRE                                         r  static         pblock_ii_blp_ulp_pipe_0/pblock_ii_blp_ulp_pipe_0_slr1
                                                                                                             level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/r.r_pipe/skid_buffer_reg[32]/C
                         clock pessimism             -0.022     1.296                                            
                         inter-SLR compensation       0.177     1.473                                            
    SLICE_X176Y361       FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     1.519    static           pblock_ii_blp_ulp_pipe_0/pblock_ii_blp_ulp_pipe_0_slr1
                                                                                                                 level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/r.r_pipe/skid_buffer_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.519                                            
                         arrival time                           1.075                                            
  -------------------------------------------------------------------
                         slack                                 -0.444                                            

Slack (VIOLATED) :        -0.437ns  (arrival time - required time)
  Source:                 level0_i/ulp/SLR1/regslice_control_userpf/inst/r.r_pipe/m_payload_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/r.r_pipe/skid_buffer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dma_ip_axi_aclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dma_ip_axi_aclk_1 rise@0.000ns - dma_ip_axi_aclk_1 rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.039ns (34.821%)  route 0.073ns (65.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.318ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.022ns
  Inter-SLR Compensation: 0.177ns  ((DCD - CCD) * DF)
    Destination Clock Delay (DCD):    1.318ns
    Common Clock Delay      (CCD):    0.139ns
    Derating Factor          (DF):    0.150
  Clock Net Delay (Destination): 1.179ns (routing 0.132ns, distribution 1.047ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, unplaced)    0.845     0.970    boundary                            level0_i/ulp/SLR1/regslice_control_userpf/inst/r.r_pipe/aclk
                         FDRE                                         r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR1
                                                                                                             level0_i/ulp/SLR1/regslice_control_userpf/inst/r.r_pipe/m_payload_i_reg[26]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     1.009 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR1
                                                                                                             level0_i/ulp/SLR1/regslice_control_userpf/inst/r.r_pipe/m_payload_i_reg[26]/Q
                         net (fo=2, unplaced)         0.073     1.082    boundary                            level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/r.r_pipe/m_axi_rdata[26]
    SLR Crossing[0->1]   
    SLICE_X176Y361       FDRE                                         r  static         pblock_ii_blp_ulp_pipe_0/pblock_ii_blp_ulp_pipe_0_slr1
                                                                                                             level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/r.r_pipe/skid_buffer_reg[26]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=134488, routed)      1.179     1.318    static                              level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/r.r_pipe/aclk
    SLR Crossing[0->1]   
    SLICE_X176Y361       FDRE                                         r  static         pblock_ii_blp_ulp_pipe_0/pblock_ii_blp_ulp_pipe_0_slr1
                                                                                                             level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/r.r_pipe/skid_buffer_reg[26]/C
                         clock pessimism             -0.022     1.296                                            
                         inter-SLR compensation       0.177     1.473                                            
    SLICE_X176Y361       FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.046     1.519    static           pblock_ii_blp_ulp_pipe_0/pblock_ii_blp_ulp_pipe_0_slr1
                                                                                                                 level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/r.r_pipe/skid_buffer_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.519                                            
                         arrival time                           1.082                                            
  -------------------------------------------------------------------
                         slack                                 -0.437                                            

Slack (VIOLATED) :        -0.436ns  (arrival time - required time)
  Source:                 level0_i/ulp/SLR1/regslice_control_userpf/inst/r.r_pipe/m_payload_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/r.r_pipe/skid_buffer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dma_ip_axi_aclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dma_ip_axi_aclk_1 rise@0.000ns - dma_ip_axi_aclk_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.039ns (34.513%)  route 0.074ns (65.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.318ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.022ns
  Inter-SLR Compensation: 0.177ns  ((DCD - CCD) * DF)
    Destination Clock Delay (DCD):    1.318ns
    Common Clock Delay      (CCD):    0.139ns
    Derating Factor          (DF):    0.150
  Clock Net Delay (Destination): 1.179ns (routing 0.132ns, distribution 1.047ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, unplaced)    0.845     0.970    boundary                            level0_i/ulp/SLR1/regslice_control_userpf/inst/r.r_pipe/aclk
                         FDRE                                         r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR1
                                                                                                             level0_i/ulp/SLR1/regslice_control_userpf/inst/r.r_pipe/m_payload_i_reg[24]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     1.009 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR1
                                                                                                             level0_i/ulp/SLR1/regslice_control_userpf/inst/r.r_pipe/m_payload_i_reg[24]/Q
                         net (fo=2, unplaced)         0.074     1.083    boundary                            level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/r.r_pipe/m_axi_rdata[24]
    SLR Crossing[0->1]   
    SLICE_X176Y361       FDRE                                         r  static         pblock_ii_blp_ulp_pipe_0/pblock_ii_blp_ulp_pipe_0_slr1
                                                                                                             level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/r.r_pipe/skid_buffer_reg[24]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=134488, routed)      1.179     1.318    static                              level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/r.r_pipe/aclk
    SLR Crossing[0->1]   
    SLICE_X176Y361       FDRE                                         r  static         pblock_ii_blp_ulp_pipe_0/pblock_ii_blp_ulp_pipe_0_slr1
                                                                                                             level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/r.r_pipe/skid_buffer_reg[24]/C
                         clock pessimism             -0.022     1.296                                            
                         inter-SLR compensation       0.177     1.473                                            
    SLICE_X176Y361       FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.046     1.519    static           pblock_ii_blp_ulp_pipe_0/pblock_ii_blp_ulp_pipe_0_slr1
                                                                                                                 level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/r.r_pipe/skid_buffer_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.519                                            
                         arrival time                           1.083                                            
  -------------------------------------------------------------------
                         slack                                 -0.436                                            

Slack (VIOLATED) :        -0.436ns  (arrival time - required time)
  Source:                 level0_i/ulp/SLR1/regslice_control_userpf/inst/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/b.b_pipe/m_payload_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dma_ip_axi_aclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dma_ip_axi_aclk_1 rise@0.000ns - dma_ip_axi_aclk_1 rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.039ns (37.143%)  route 0.066ns (62.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.311ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.022ns
  Inter-SLR Compensation: 0.176ns  ((DCD - CCD) * DF)
    Destination Clock Delay (DCD):    1.311ns
    Common Clock Delay      (CCD):    0.139ns
    Derating Factor          (DF):    0.150
  Clock Net Delay (Destination): 1.172ns (routing 0.132ns, distribution 1.040ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, unplaced)    0.845     0.970    boundary                            level0_i/ulp/SLR1/regslice_control_userpf/inst/b.b_pipe/aclk
                         FDRE                                         r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR1
                                                                                                             level0_i/ulp/SLR1/regslice_control_userpf/inst/b.b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     1.009 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR1
                                                                                                             level0_i/ulp/SLR1/regslice_control_userpf/inst/b.b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, unplaced)         0.066     1.075    boundary                            level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/b.b_pipe/m_axi_bresp[1]
    SLR Crossing[0->1]   
    SLICE_X177Y377       FDRE                                         r  static         pblock_ii_blp_ulp_pipe_0/pblock_ii_blp_ulp_pipe_0_slr1
                                                                                                             level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/b.b_pipe/m_payload_i_reg[1]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=134488, routed)      1.172     1.311    static                              level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/b.b_pipe/aclk
    SLR Crossing[0->1]   
    SLICE_X177Y377       FDRE                                         r  static         pblock_ii_blp_ulp_pipe_0/pblock_ii_blp_ulp_pipe_0_slr1
                                                                                                             level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/b.b_pipe/m_payload_i_reg[1]/C
                         clock pessimism             -0.022     1.289                                            
                         inter-SLR compensation       0.176     1.465                                            
    SLICE_X177Y377       FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     1.511    static           pblock_ii_blp_ulp_pipe_0/pblock_ii_blp_ulp_pipe_0_slr1
                                                                                                                 level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/b.b_pipe/m_payload_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.511                                            
                         arrival time                           1.075                                            
  -------------------------------------------------------------------
                         slack                                 -0.436                                            

Slack (VIOLATED) :        -0.435ns  (arrival time - required time)
  Source:                 level0_i/ulp/SLR1/regslice_control_userpf/inst/b.b_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/b.b_pipe/m_payload_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dma_ip_axi_aclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dma_ip_axi_aclk_1 rise@0.000ns - dma_ip_axi_aclk_1 rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.039ns (36.792%)  route 0.067ns (63.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.311ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.022ns
  Inter-SLR Compensation: 0.176ns  ((DCD - CCD) * DF)
    Destination Clock Delay (DCD):    1.311ns
    Common Clock Delay      (CCD):    0.139ns
    Derating Factor          (DF):    0.150
  Clock Net Delay (Destination): 1.172ns (routing 0.132ns, distribution 1.040ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, unplaced)    0.845     0.970    boundary                            level0_i/ulp/SLR1/regslice_control_userpf/inst/b.b_pipe/aclk
                         FDRE                                         r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR1
                                                                                                             level0_i/ulp/SLR1/regslice_control_userpf/inst/b.b_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     1.009 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR1
                                                                                                             level0_i/ulp/SLR1/regslice_control_userpf/inst/b.b_pipe/m_payload_i_reg[0]/Q
                         net (fo=1, unplaced)         0.067     1.076    boundary                            level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/b.b_pipe/m_axi_bresp[0]
    SLR Crossing[0->1]   
    SLICE_X177Y377       FDRE                                         r  static         pblock_ii_blp_ulp_pipe_0/pblock_ii_blp_ulp_pipe_0_slr1
                                                                                                             level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/b.b_pipe/m_payload_i_reg[0]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=134488, routed)      1.172     1.311    static                              level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/b.b_pipe/aclk
    SLR Crossing[0->1]   
    SLICE_X177Y377       FDRE                                         r  static         pblock_ii_blp_ulp_pipe_0/pblock_ii_blp_ulp_pipe_0_slr1
                                                                                                             level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/b.b_pipe/m_payload_i_reg[0]/C
                         clock pessimism             -0.022     1.289                                            
                         inter-SLR compensation       0.176     1.465                                            
    SLICE_X177Y377       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.511    static           pblock_ii_blp_ulp_pipe_0/pblock_ii_blp_ulp_pipe_0_slr1
                                                                                                                 level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/b.b_pipe/m_payload_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.511                                            
                         arrival time                           1.076                                            
  -------------------------------------------------------------------
                         slack                                 -0.435                                            

Slack (VIOLATED) :        -0.431ns  (arrival time - required time)
  Source:                 level0_i/ulp/SLR1/regslice_control_userpf/inst/r.r_pipe/m_payload_i_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/r.r_pipe/skid_buffer_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dma_ip_axi_aclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dma_ip_axi_aclk_1 rise@0.000ns - dma_ip_axi_aclk_1 rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.039ns (32.773%)  route 0.080ns (67.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.318ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.022ns
  Inter-SLR Compensation: 0.177ns  ((DCD - CCD) * DF)
    Destination Clock Delay (DCD):    1.318ns
    Common Clock Delay      (CCD):    0.139ns
    Derating Factor          (DF):    0.150
  Clock Net Delay (Destination): 1.179ns (routing 0.132ns, distribution 1.047ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, unplaced)    0.845     0.970    boundary                            level0_i/ulp/SLR1/regslice_control_userpf/inst/r.r_pipe/aclk
                         FDRE                                         r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR1
                                                                                                             level0_i/ulp/SLR1/regslice_control_userpf/inst/r.r_pipe/m_payload_i_reg[33]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     1.009 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR1
                                                                                                             level0_i/ulp/SLR1/regslice_control_userpf/inst/r.r_pipe/m_payload_i_reg[33]/Q
                         net (fo=2, unplaced)         0.080     1.089    boundary                            level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/r.r_pipe/m_axi_rresp[1]
    SLR Crossing[0->1]   
    SLICE_X176Y361       FDRE                                         r  static         pblock_ii_blp_ulp_pipe_0/pblock_ii_blp_ulp_pipe_0_slr1
                                                                                                             level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/r.r_pipe/skid_buffer_reg[33]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=134488, routed)      1.179     1.318    static                              level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/r.r_pipe/aclk
    SLR Crossing[0->1]   
    SLICE_X176Y361       FDRE                                         r  static         pblock_ii_blp_ulp_pipe_0/pblock_ii_blp_ulp_pipe_0_slr1
                                                                                                             level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/r.r_pipe/skid_buffer_reg[33]/C
                         clock pessimism             -0.022     1.296                                            
                         inter-SLR compensation       0.177     1.473                                            
    SLICE_X176Y361       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.520    static           pblock_ii_blp_ulp_pipe_0/pblock_ii_blp_ulp_pipe_0_slr1
                                                                                                                 level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/r.r_pipe/skid_buffer_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.520                                            
                         arrival time                           1.089                                            
  -------------------------------------------------------------------
                         slack                                 -0.431                                            

Slack (VIOLATED) :        -0.426ns  (arrival time - required time)
  Source:                 level0_i/ulp/SLR1/regslice_control_userpf/inst/r.r_pipe/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/r.r_pipe/skid_buffer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dma_ip_axi_aclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dma_ip_axi_aclk_1 rise@0.000ns - dma_ip_axi_aclk_1 rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.452%)  route 0.085ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.318ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.022ns
  Inter-SLR Compensation: 0.177ns  ((DCD - CCD) * DF)
    Destination Clock Delay (DCD):    1.318ns
    Common Clock Delay      (CCD):    0.139ns
    Derating Factor          (DF):    0.150
  Clock Net Delay (Destination): 1.179ns (routing 0.132ns, distribution 1.047ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, unplaced)    0.845     0.970    boundary                            level0_i/ulp/SLR1/regslice_control_userpf/inst/r.r_pipe/aclk
                         FDRE                                         r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR1
                                                                                                             level0_i/ulp/SLR1/regslice_control_userpf/inst/r.r_pipe/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     1.009 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR1
                                                                                                             level0_i/ulp/SLR1/regslice_control_userpf/inst/r.r_pipe/m_payload_i_reg[27]/Q
                         net (fo=2, unplaced)         0.085     1.094    boundary                            level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/r.r_pipe/m_axi_rdata[27]
    SLR Crossing[0->1]   
    SLICE_X176Y361       FDRE                                         r  static         pblock_ii_blp_ulp_pipe_0/pblock_ii_blp_ulp_pipe_0_slr1
                                                                                                             level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/r.r_pipe/skid_buffer_reg[27]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=134488, routed)      1.179     1.318    static                              level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/r.r_pipe/aclk
    SLR Crossing[0->1]   
    SLICE_X176Y361       FDRE                                         r  static         pblock_ii_blp_ulp_pipe_0/pblock_ii_blp_ulp_pipe_0_slr1
                                                                                                             level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/r.r_pipe/skid_buffer_reg[27]/C
                         clock pessimism             -0.022     1.296                                            
                         inter-SLR compensation       0.177     1.473                                            
    SLICE_X176Y361       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     1.520    static           pblock_ii_blp_ulp_pipe_0/pblock_ii_blp_ulp_pipe_0_slr1
                                                                                                                 level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/r.r_pipe/skid_buffer_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.520                                            
                         arrival time                           1.094                                            
  -------------------------------------------------------------------
                         slack                                 -0.426                                            

Slack (VIOLATED) :        -0.425ns  (arrival time - required time)
  Source:                 level0_i/ulp/SLR1/regslice_control_userpf/inst/r.r_pipe/m_payload_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/r.r_pipe/skid_buffer_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dma_ip_axi_aclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dma_ip_axi_aclk_1 rise@0.000ns - dma_ip_axi_aclk_1 rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.039ns (31.200%)  route 0.086ns (68.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.318ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.022ns
  Inter-SLR Compensation: 0.177ns  ((DCD - CCD) * DF)
    Destination Clock Delay (DCD):    1.318ns
    Common Clock Delay      (CCD):    0.139ns
    Derating Factor          (DF):    0.150
  Clock Net Delay (Destination): 1.179ns (routing 0.132ns, distribution 1.047ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, unplaced)    0.845     0.970    boundary                            level0_i/ulp/SLR1/regslice_control_userpf/inst/r.r_pipe/aclk
                         FDRE                                         r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR1
                                                                                                             level0_i/ulp/SLR1/regslice_control_userpf/inst/r.r_pipe/m_payload_i_reg[15]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     1.009 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR1
                                                                                                             level0_i/ulp/SLR1/regslice_control_userpf/inst/r.r_pipe/m_payload_i_reg[15]/Q
                         net (fo=2, unplaced)         0.086     1.095    boundary                            level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/r.r_pipe/m_axi_rdata[15]
    SLR Crossing[0->1]   
    SLICE_X176Y361       FDRE                                         r  static         pblock_ii_blp_ulp_pipe_0/pblock_ii_blp_ulp_pipe_0_slr1
                                                                                                             level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/r.r_pipe/skid_buffer_reg[15]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=134488, routed)      1.179     1.318    static                              level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/r.r_pipe/aclk
    SLR Crossing[0->1]   
    SLICE_X176Y361       FDRE                                         r  static         pblock_ii_blp_ulp_pipe_0/pblock_ii_blp_ulp_pipe_0_slr1
                                                                                                             level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/r.r_pipe/skid_buffer_reg[15]/C
                         clock pessimism             -0.022     1.296                                            
                         inter-SLR compensation       0.177     1.473                                            
    SLICE_X176Y361       FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     1.520    static           pblock_ii_blp_ulp_pipe_0/pblock_ii_blp_ulp_pipe_0_slr1
                                                                                                                 level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/r.r_pipe/skid_buffer_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.520                                            
                         arrival time                           1.095                                            
  -------------------------------------------------------------------
                         slack                                 -0.425                                            

Slack (VIOLATED) :        -0.425ns  (arrival time - required time)
  Source:                 level0_i/ulp/SLR1/regslice_control_userpf/inst/r.r_pipe/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/r.r_pipe/skid_buffer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dma_ip_axi_aclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dma_ip_axi_aclk_1 rise@0.000ns - dma_ip_axi_aclk_1 rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.039ns (31.200%)  route 0.086ns (68.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.318ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.022ns
  Inter-SLR Compensation: 0.177ns  ((DCD - CCD) * DF)
    Destination Clock Delay (DCD):    1.318ns
    Common Clock Delay      (CCD):    0.139ns
    Derating Factor          (DF):    0.150
  Clock Net Delay (Destination): 1.179ns (routing 0.132ns, distribution 1.047ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, unplaced)    0.845     0.970    boundary                            level0_i/ulp/SLR1/regslice_control_userpf/inst/r.r_pipe/aclk
                         FDRE                                         r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR1
                                                                                                             level0_i/ulp/SLR1/regslice_control_userpf/inst/r.r_pipe/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     1.009 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR1
                                                                                                             level0_i/ulp/SLR1/regslice_control_userpf/inst/r.r_pipe/m_payload_i_reg[25]/Q
                         net (fo=2, unplaced)         0.086     1.095    boundary                            level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/r.r_pipe/m_axi_rdata[25]
    SLR Crossing[0->1]   
    SLICE_X176Y361       FDRE                                         r  static         pblock_ii_blp_ulp_pipe_0/pblock_ii_blp_ulp_pipe_0_slr1
                                                                                                             level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/r.r_pipe/skid_buffer_reg[25]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=134488, routed)      1.179     1.318    static                              level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/r.r_pipe/aclk
    SLR Crossing[0->1]   
    SLICE_X176Y361       FDRE                                         r  static         pblock_ii_blp_ulp_pipe_0/pblock_ii_blp_ulp_pipe_0_slr1
                                                                                                             level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/r.r_pipe/skid_buffer_reg[25]/C
                         clock pessimism             -0.022     1.296                                            
                         inter-SLR compensation       0.177     1.473                                            
    SLICE_X176Y361       FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.047     1.520    static           pblock_ii_blp_ulp_pipe_0/pblock_ii_blp_ulp_pipe_0_slr1
                                                                                                                 level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/r.r_pipe/skid_buffer_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.520                                            
                         arrival time                           1.095                                            
  -------------------------------------------------------------------
                         slack                                 -0.425                                            

Slack (VIOLATED) :        -0.420ns  (arrival time - required time)
  Source:                 level0_i/ulp/SLR1/regslice_control_userpf/inst/ar.ar_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/ar.ar_pipe/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dma_ip_axi_aclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dma_ip_axi_aclk_1 rise@0.000ns - dma_ip_axi_aclk_1 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.072ns (55.385%)  route 0.058ns (44.615%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.318ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.022ns
  Inter-SLR Compensation: 0.177ns  ((DCD - CCD) * DF)
    Destination Clock Delay (DCD):    1.318ns
    Common Clock Delay      (CCD):    0.139ns
    Derating Factor          (DF):    0.150
  Clock Net Delay (Destination): 1.179ns (routing 0.132ns, distribution 1.047ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, unplaced)    0.845     0.970    boundary                            level0_i/ulp/SLR1/regslice_control_userpf/inst/ar.ar_pipe/aclk
                         FDRE                                         r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR1
                                                                                                             level0_i/ulp/SLR1/regslice_control_userpf/inst/ar.ar_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     1.009 f  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR1
                                                                                                             level0_i/ulp/SLR1/regslice_control_userpf/inst/ar.ar_pipe/s_ready_i_reg/Q
                         net (fo=3, unplaced)         0.052     1.061    boundary                            level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/ar.ar_pipe/m_axi_arready
    SLR Crossing[0->1]   
    SLICE_X176Y363       LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.033     1.094 r  static         pblock_ii_blp_ulp_pipe_0/pblock_ii_blp_ulp_pipe_0_slr1
                                                                                                             level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/ar.ar_pipe/m_valid_i_i_1__1/O
                         net (fo=1, routed)           0.006     1.100    static                              level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/ar.ar_pipe/m_valid_i_i_1__1_n_0
    SLICE_X176Y363       FDRE                                         r  static         pblock_ii_blp_ulp_pipe_0/pblock_ii_blp_ulp_pipe_0_slr1
                                                                                                             level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/ar.ar_pipe/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y3 (CLOCK_ROOT)    net (fo=134488, routed)      1.179     1.318    static                              level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/ar.ar_pipe/aclk
    SLR Crossing[0->1]   
    SLICE_X176Y363       FDRE                                         r  static         pblock_ii_blp_ulp_pipe_0/pblock_ii_blp_ulp_pipe_0_slr1
                                                                                                             level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/ar.ar_pipe/m_valid_i_reg/C
                         clock pessimism             -0.022     1.296                                            
                         inter-SLR compensation       0.177     1.473                                            
    SLICE_X176Y363       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.520    static           pblock_ii_blp_ulp_pipe_0/pblock_ii_blp_ulp_pipe_0_slr1
                                                                                                                 level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst/ar.ar_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.520                                            
                         arrival time                           1.100                                            
  -------------------------------------------------------------------
                         slack                                 -0.420                                            





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dma_ip_axi_aclk_1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PCIE4CE4/DRPCLK     n/a            4.000         4.000       0.000      PCIE4CE4_X1Y0  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/DRPCLK
Min Period        n/a     URAM288/CLK         n/a            2.000         4.000       2.000      URAM288_X4Y48  level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/cq_ram/U0/inst_blk_mem_gen/gnuram_with_32bit_addr.uram_tdp.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_0/CLK
Min Period        n/a     URAM288/CLK         n/a            2.000         4.000       2.000      URAM288_X4Y49  level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/cq_ram/U0/inst_blk_mem_gen/gnuram_with_32bit_addr.uram_tdp.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_1/CLK
Min Period        n/a     URAM288/CLK         n/a            2.000         4.000       2.000      URAM288_X4Y50  level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/cq_ram/U0/inst_blk_mem_gen/gnuram_with_32bit_addr.uram_tdp.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_2/CLK
Min Period        n/a     URAM288/CLK         n/a            2.000         4.000       2.000      URAM288_X4Y51  level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/cq_ram/U0/inst_blk_mem_gen/gnuram_with_32bit_addr.uram_tdp.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_3/CLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         4.000       2.431      RAMB36_X11Y43  level0_i/blp/blp_i/PLP/ss_dma/inst/addr_remap_c2h/inst/gen_dpram.remap_addr_bram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         4.000       2.431      RAMB36_X11Y42  level0_i/blp/blp_i/PLP/ss_dma/inst/addr_remap_c2h/inst/gen_dpram.remap_addr_bram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         4.000       2.431      RAMB36_X12Y38  level0_i/blp/blp_i/PLP/ss_dma/inst/addr_remap_p2p/inst/gen_dpram.remap_addr_bram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         4.000       2.431      RAMB36_X12Y40  level0_i/blp/blp_i/PLP/ss_dma/inst/addr_remap_p2p/inst/gen_dpram.remap_addr_bram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         4.000       2.431      RAMB36_X11Y73  level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg_bram_0/CLKARDCLK
Max Period        n/a     PLLE4_ADV/CLKIN     n/a            14.286        4.000       10.286     PLL_X0Y2       level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKIN
Low Pulse Width   Slow    PLLE4_ADV/CLKIN     n/a            1.400         2.000       0.600      PLL_X0Y2       level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKIN
Low Pulse Width   Fast    PLLE4_ADV/CLKIN     n/a            1.400         2.000       0.600      PLL_X0Y2       level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKIN
Low Pulse Width   Slow    URAM288/CLK         n/a            0.700         2.000       1.300      URAM288_X4Y48  level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/cq_ram/U0/inst_blk_mem_gen/gnuram_with_32bit_addr.uram_tdp.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_0/CLK
Low Pulse Width   Fast    URAM288/CLK         n/a            0.700         2.000       1.300      URAM288_X4Y48  level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/cq_ram/U0/inst_blk_mem_gen/gnuram_with_32bit_addr.uram_tdp.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_0/CLK
Low Pulse Width   Slow    URAM288/CLK         n/a            0.700         2.000       1.300      URAM288_X4Y49  level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/cq_ram/U0/inst_blk_mem_gen/gnuram_with_32bit_addr.uram_tdp.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_1/CLK
Low Pulse Width   Fast    URAM288/CLK         n/a            0.700         2.000       1.300      URAM288_X4Y49  level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/cq_ram/U0/inst_blk_mem_gen/gnuram_with_32bit_addr.uram_tdp.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_1/CLK
Low Pulse Width   Slow    URAM288/CLK         n/a            0.700         2.000       1.300      URAM288_X4Y50  level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/cq_ram/U0/inst_blk_mem_gen/gnuram_with_32bit_addr.uram_tdp.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_2/CLK
Low Pulse Width   Fast    URAM288/CLK         n/a            0.700         2.000       1.300      URAM288_X4Y50  level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/cq_ram/U0/inst_blk_mem_gen/gnuram_with_32bit_addr.uram_tdp.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_2/CLK
Low Pulse Width   Slow    URAM288/CLK         n/a            0.700         2.000       1.300      URAM288_X4Y51  level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/cq_ram/U0/inst_blk_mem_gen/gnuram_with_32bit_addr.uram_tdp.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_3/CLK
Low Pulse Width   Fast    URAM288/CLK         n/a            0.700         2.000       1.300      URAM288_X4Y51  level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/cq_ram/U0/inst_blk_mem_gen/gnuram_with_32bit_addr.uram_tdp.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_3/CLK
High Pulse Width  Slow    PLLE4_ADV/CLKIN     n/a            1.400         2.000       0.600      PLL_X0Y2       level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKIN
High Pulse Width  Fast    PLLE4_ADV/CLKIN     n/a            1.400         2.000       0.600      PLL_X0Y2       level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKIN
High Pulse Width  Slow    URAM288/CLK         n/a            0.700         2.000       1.300      URAM288_X4Y48  level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/cq_ram/U0/inst_blk_mem_gen/gnuram_with_32bit_addr.uram_tdp.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_0/CLK
High Pulse Width  Fast    URAM288/CLK         n/a            0.700         2.000       1.300      URAM288_X4Y48  level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/cq_ram/U0/inst_blk_mem_gen/gnuram_with_32bit_addr.uram_tdp.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_0/CLK
High Pulse Width  Slow    URAM288/CLK         n/a            0.700         2.000       1.300      URAM288_X4Y49  level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/cq_ram/U0/inst_blk_mem_gen/gnuram_with_32bit_addr.uram_tdp.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_1/CLK
High Pulse Width  Fast    URAM288/CLK         n/a            0.700         2.000       1.300      URAM288_X4Y49  level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/cq_ram/U0/inst_blk_mem_gen/gnuram_with_32bit_addr.uram_tdp.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_1/CLK
High Pulse Width  Slow    URAM288/CLK         n/a            0.700         2.000       1.300      URAM288_X4Y50  level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/cq_ram/U0/inst_blk_mem_gen/gnuram_with_32bit_addr.uram_tdp.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_2/CLK
High Pulse Width  Fast    URAM288/CLK         n/a            0.700         2.000       1.300      URAM288_X4Y50  level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/cq_ram/U0/inst_blk_mem_gen/gnuram_with_32bit_addr.uram_tdp.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_2/CLK
High Pulse Width  Slow    URAM288/CLK         n/a            0.700         2.000       1.300      URAM288_X4Y51  level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/cq_ram/U0/inst_blk_mem_gen/gnuram_with_32bit_addr.uram_tdp.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_3/CLK
High Pulse Width  Fast    URAM288/CLK         n/a            0.700         2.000       1.300      URAM288_X4Y51  level0_i/blp/blp_i/PLP/ss_ert/inst/ert_peripherals/cq_ram/U0/inst_blk_mem_gen/gnuram_with_32bit_addr.uram_tdp.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_bd_39ab_clkwiz_level0_periph_0_1
  To Clock:  clk_out1_bd_39ab_clkwiz_level0_periph_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.801ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.801ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/EXT_ICAP_0.N_7SEIRES.icape3_inst/CLK
                            (rising edge-triggered cell ICAPE3 clocked by clk_out1_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_39ab_clkwiz_level0_periph_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise@10.000ns - clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns)
  Data Path Delay:        4.902ns  (logic 3.023ns (61.674%)  route 1.879ns (38.326%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.075ns = ( 14.075 - 10.000 ) 
    Source Clock Delay      (SCD):    4.262ns
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.791ns (routing 0.785ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.466ns (routing 0.718ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.925     2.140    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     2.173 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     2.443    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.471 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf/O
    X6Y1 (CLOCK_ROOT)    net (fo=527, routed)         1.791     4.262    static                              level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_clk
    CONFIG_SITE_X0Y0     ICAPE3                                       r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/EXT_ICAP_0.N_7SEIRES.icape3_inst/CLK
  -------------------------------------------------------------------    -------------------------------------------------------
    CONFIG_SITE_X0Y0     ICAPE3 (Prop_ICAP_TOP_CONFIG_SITE_CLK_O[4])
                                                      2.862     7.124 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/EXT_ICAP_0.N_7SEIRES.icape3_inst/O[4]
                         net (fo=1, routed)           1.022     8.146    static                              level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/O[4]
    SLICE_X187Y118       LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.161     8.307 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/s00_icap_o[4]_INST_0/O
                         net (fo=2, routed)           0.857     9.164    static                              level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_i[4]
    SLICE_X183Y123       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[27]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                     10.000    10.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    10.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078    10.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.732    11.924    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430    12.354 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231    12.585    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.609 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf/O
    X6Y1 (CLOCK_ROOT)    net (fo=527, routed)         1.466    14.075    static                              level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_clk
    SLICE_X183Y123       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[27]/C
                         clock pessimism             -0.071    14.004                                            
                         clock uncertainty           -0.065    13.939                                            
    SLICE_X183Y123       FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025    13.964    static           pblock_level0_blp      level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[27]
  -------------------------------------------------------------------
                         required time                         13.964                                            
                         arrival time                          -9.164                                            
  -------------------------------------------------------------------
                         slack                                  4.801                                            

Slack (MET) :             4.803ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/mux_sel_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/EXT_ICAP_0.N_7SEIRES.icape3_inst/I[2]
                            (rising edge-triggered cell ICAPE3 clocked by clk_out1_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_39ab_clkwiz_level0_periph_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise@10.000ns - clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns)
  Data Path Delay:        2.523ns  (logic 0.329ns (13.040%)  route 2.194ns (86.960%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.166ns = ( 14.166 - 10.000 ) 
    Source Clock Delay      (SCD):    4.092ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.621ns (routing 0.785ns, distribution 0.836ns)
  Clock Net Delay (Destination): 1.557ns (routing 0.718ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.925     2.140    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     2.173 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     2.443    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.471 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf/O
    X6Y1 (CLOCK_ROOT)    net (fo=527, routed)         1.621     4.092    static                              level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/icap_clk
    SLICE_X187Y105       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/mux_sel_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X187Y105       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     4.171 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/mux_sel_reg_reg[3]/Q
                         net (fo=3, routed)           0.216     4.387    static                              level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/mux_sel_reg_reg_n_0_[3]
    SLICE_X188Y104       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     4.535 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/s00_icap_o[31]_INST_0_i_1/O
                         net (fo=66, routed)          0.906     5.441    static                              level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/s00_icap_o[31]_INST_0_i_1_n_0
    SLICE_X212Y116       LUT4 (Prop_E5LUT_SLICEM_I3_O)
                                                      0.102     5.543 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/EXT_ICAP_0.N_7SEIRES.icape3_inst_i_32/O
                         net (fo=1, routed)           1.072     6.615    static                              level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_i[2]
    CONFIG_SITE_X0Y0     ICAPE3                                       r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/EXT_ICAP_0.N_7SEIRES.icape3_inst/I[2]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                     10.000    10.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    10.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078    10.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.732    11.924    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430    12.354 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231    12.585    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.609 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf/O
    X6Y1 (CLOCK_ROOT)    net (fo=527, routed)         1.557    14.166    static                              level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_clk
    CONFIG_SITE_X0Y0     ICAPE3                                       r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/EXT_ICAP_0.N_7SEIRES.icape3_inst/CLK
                         clock pessimism             -0.034    14.132                                            
                         clock uncertainty           -0.065    14.068                                            
    CONFIG_SITE_X0Y0     ICAPE3 (Setup_ICAP_TOP_CONFIG_SITE_CLK_I[2])
                                                     -2.650    11.418    static           pblock_level0_blp      level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/EXT_ICAP_0.N_7SEIRES.icape3_inst
  -------------------------------------------------------------------
                         required time                         11.418                                            
                         arrival time                          -6.615                                            
  -------------------------------------------------------------------
                         slack                                  4.803                                            

Slack (MET) :             4.853ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/mux_sel_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/EXT_ICAP_0.N_7SEIRES.icape3_inst/I[7]
                            (rising edge-triggered cell ICAPE3 clocked by clk_out1_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_39ab_clkwiz_level0_periph_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise@10.000ns - clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns)
  Data Path Delay:        2.529ns  (logic 0.363ns (14.354%)  route 2.166ns (85.646%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.166ns = ( 14.166 - 10.000 ) 
    Source Clock Delay      (SCD):    4.092ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.621ns (routing 0.785ns, distribution 0.836ns)
  Clock Net Delay (Destination): 1.557ns (routing 0.718ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.925     2.140    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     2.173 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     2.443    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.471 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf/O
    X6Y1 (CLOCK_ROOT)    net (fo=527, routed)         1.621     4.092    static                              level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/icap_clk
    SLICE_X187Y105       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/mux_sel_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X187Y105       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     4.171 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/mux_sel_reg_reg[3]/Q
                         net (fo=3, routed)           0.216     4.387    static                              level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/mux_sel_reg_reg_n_0_[3]
    SLICE_X188Y104       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     4.535 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/s00_icap_o[31]_INST_0_i_1/O
                         net (fo=66, routed)          0.591     5.126    static                              level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/s00_icap_o[31]_INST_0_i_1_n_0
    SLICE_X193Y115       LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.136     5.262 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/EXT_ICAP_0.N_7SEIRES.icape3_inst_i_27/O
                         net (fo=1, routed)           1.359     6.621    static                              level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_i[7]
    CONFIG_SITE_X0Y0     ICAPE3                                       r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/EXT_ICAP_0.N_7SEIRES.icape3_inst/I[7]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                     10.000    10.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    10.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078    10.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.732    11.924    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430    12.354 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231    12.585    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.609 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf/O
    X6Y1 (CLOCK_ROOT)    net (fo=527, routed)         1.557    14.166    static                              level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_clk
    CONFIG_SITE_X0Y0     ICAPE3                                       r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/EXT_ICAP_0.N_7SEIRES.icape3_inst/CLK
                         clock pessimism             -0.034    14.132                                            
                         clock uncertainty           -0.065    14.068                                            
    CONFIG_SITE_X0Y0     ICAPE3 (Setup_ICAP_TOP_CONFIG_SITE_CLK_I[7])
                                                     -2.594    11.474    static           pblock_level0_blp      level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/EXT_ICAP_0.N_7SEIRES.icape3_inst
  -------------------------------------------------------------------
                         required time                         11.474                                            
                         arrival time                          -6.621                                            
  -------------------------------------------------------------------
                         slack                                  4.853                                            

Slack (MET) :             4.891ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/mux_sel_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/EXT_ICAP_0.N_7SEIRES.icape3_inst/I[15]
                            (rising edge-triggered cell ICAPE3 clocked by clk_out1_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_39ab_clkwiz_level0_periph_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise@10.000ns - clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns)
  Data Path Delay:        2.887ns  (logic 0.323ns (11.187%)  route 2.564ns (88.813%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.166ns = ( 14.166 - 10.000 ) 
    Source Clock Delay      (SCD):    4.092ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.621ns (routing 0.785ns, distribution 0.836ns)
  Clock Net Delay (Destination): 1.557ns (routing 0.718ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.925     2.140    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     2.173 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     2.443    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.471 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf/O
    X6Y1 (CLOCK_ROOT)    net (fo=527, routed)         1.621     4.092    static                              level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/icap_clk
    SLICE_X187Y105       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/mux_sel_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X187Y105       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     4.171 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/mux_sel_reg_reg[3]/Q
                         net (fo=3, routed)           0.216     4.387    static                              level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/mux_sel_reg_reg_n_0_[3]
    SLICE_X188Y104       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     4.535 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/s00_icap_o[31]_INST_0_i_1/O
                         net (fo=66, routed)          1.243     5.778    static                              level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/s00_icap_o[31]_INST_0_i_1_n_0
    SLICE_X203Y116       LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.096     5.874 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/EXT_ICAP_0.N_7SEIRES.icape3_inst_i_19/O
                         net (fo=1, routed)           1.105     6.979    static                              level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_i[15]
    CONFIG_SITE_X0Y0     ICAPE3                                       r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/EXT_ICAP_0.N_7SEIRES.icape3_inst/I[15]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                     10.000    10.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    10.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078    10.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.732    11.924    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430    12.354 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231    12.585    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.609 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf/O
    X6Y1 (CLOCK_ROOT)    net (fo=527, routed)         1.557    14.166    static                              level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_clk
    CONFIG_SITE_X0Y0     ICAPE3                                       r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/EXT_ICAP_0.N_7SEIRES.icape3_inst/CLK
                         clock pessimism             -0.034    14.132                                            
                         clock uncertainty           -0.065    14.068                                            
    CONFIG_SITE_X0Y0     ICAPE3 (Setup_ICAP_TOP_CONFIG_SITE_CLK_I[15])
                                                     -2.197    11.871    static           pblock_level0_blp      level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/EXT_ICAP_0.N_7SEIRES.icape3_inst
  -------------------------------------------------------------------
                         required time                         11.871                                            
                         arrival time                          -6.979                                            
  -------------------------------------------------------------------
                         slack                                  4.891                                            

Slack (MET) :             4.920ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/mux_sel_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/EXT_ICAP_0.N_7SEIRES.icape3_inst/I[4]
                            (rising edge-triggered cell ICAPE3 clocked by clk_out1_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_39ab_clkwiz_level0_periph_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise@10.000ns - clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 0.338ns (14.061%)  route 2.066ns (85.939%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.166ns = ( 14.166 - 10.000 ) 
    Source Clock Delay      (SCD):    4.092ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.621ns (routing 0.785ns, distribution 0.836ns)
  Clock Net Delay (Destination): 1.557ns (routing 0.718ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.925     2.140    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     2.173 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     2.443    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.471 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf/O
    X6Y1 (CLOCK_ROOT)    net (fo=527, routed)         1.621     4.092    static                              level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/icap_clk
    SLICE_X187Y105       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/mux_sel_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X187Y105       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     4.171 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/mux_sel_reg_reg[3]/Q
                         net (fo=3, routed)           0.216     4.387    static                              level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/mux_sel_reg_reg_n_0_[3]
    SLICE_X188Y104       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     4.535 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/s00_icap_o[31]_INST_0_i_1/O
                         net (fo=66, routed)          0.976     5.511    static                              level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/s00_icap_o[31]_INST_0_i_1_n_0
    SLICE_X210Y115       LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.111     5.622 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/EXT_ICAP_0.N_7SEIRES.icape3_inst_i_30/O
                         net (fo=1, routed)           0.874     6.496    static                              level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_i[4]
    CONFIG_SITE_X0Y0     ICAPE3                                       r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/EXT_ICAP_0.N_7SEIRES.icape3_inst/I[4]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                     10.000    10.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    10.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078    10.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.732    11.924    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430    12.354 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231    12.585    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.609 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf/O
    X6Y1 (CLOCK_ROOT)    net (fo=527, routed)         1.557    14.166    static                              level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_clk
    CONFIG_SITE_X0Y0     ICAPE3                                       r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/EXT_ICAP_0.N_7SEIRES.icape3_inst/CLK
                         clock pessimism             -0.034    14.132                                            
                         clock uncertainty           -0.065    14.068                                            
    CONFIG_SITE_X0Y0     ICAPE3 (Setup_ICAP_TOP_CONFIG_SITE_CLK_I[4])
                                                     -2.652    11.416    static           pblock_level0_blp      level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/EXT_ICAP_0.N_7SEIRES.icape3_inst
  -------------------------------------------------------------------
                         required time                         11.416                                            
                         arrival time                          -6.496                                            
  -------------------------------------------------------------------
                         slack                                  4.920                                            

Slack (MET) :             4.937ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/mux_sel_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/EXT_ICAP_0.N_7SEIRES.icape3_inst/I[16]
                            (rising edge-triggered cell ICAPE3 clocked by clk_out1_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_39ab_clkwiz_level0_periph_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise@10.000ns - clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns)
  Data Path Delay:        2.778ns  (logic 0.377ns (13.570%)  route 2.401ns (86.430%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.166ns = ( 14.166 - 10.000 ) 
    Source Clock Delay      (SCD):    4.092ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.621ns (routing 0.785ns, distribution 0.836ns)
  Clock Net Delay (Destination): 1.557ns (routing 0.718ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.925     2.140    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     2.173 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     2.443    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.471 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf/O
    X6Y1 (CLOCK_ROOT)    net (fo=527, routed)         1.621     4.092    static                              level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/icap_clk
    SLICE_X187Y105       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/mux_sel_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X187Y105       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     4.171 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/mux_sel_reg_reg[3]/Q
                         net (fo=3, routed)           0.216     4.387    static                              level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/mux_sel_reg_reg_n_0_[3]
    SLICE_X188Y104       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     4.535 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/s00_icap_o[31]_INST_0_i_1/O
                         net (fo=66, routed)          0.999     5.534    static                              level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/s00_icap_o[31]_INST_0_i_1_n_0
    SLICE_X211Y119       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     5.684 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/EXT_ICAP_0.N_7SEIRES.icape3_inst_i_18/O
                         net (fo=1, routed)           1.186     6.870    static                              level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_i[16]
    CONFIG_SITE_X0Y0     ICAPE3                                       r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/EXT_ICAP_0.N_7SEIRES.icape3_inst/I[16]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                     10.000    10.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    10.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078    10.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.732    11.924    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430    12.354 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231    12.585    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.609 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf/O
    X6Y1 (CLOCK_ROOT)    net (fo=527, routed)         1.557    14.166    static                              level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_clk
    CONFIG_SITE_X0Y0     ICAPE3                                       r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/EXT_ICAP_0.N_7SEIRES.icape3_inst/CLK
                         clock pessimism             -0.034    14.132                                            
                         clock uncertainty           -0.065    14.068                                            
    CONFIG_SITE_X0Y0     ICAPE3 (Setup_ICAP_TOP_CONFIG_SITE_CLK_I[16])
                                                     -2.260    11.808    static           pblock_level0_blp      level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/EXT_ICAP_0.N_7SEIRES.icape3_inst
  -------------------------------------------------------------------
                         required time                         11.808                                            
                         arrival time                          -6.870                                            
  -------------------------------------------------------------------
                         slack                                  4.937                                            

Slack (MET) :             5.006ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/EXT_ICAP_0.N_7SEIRES.icape3_inst/CLK
                            (rising edge-triggered cell ICAPE3 clocked by clk_out1_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_39ab_clkwiz_level0_periph_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise@10.000ns - clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns)
  Data Path Delay:        4.696ns  (logic 2.992ns (63.713%)  route 1.704ns (36.287%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.075ns = ( 14.075 - 10.000 ) 
    Source Clock Delay      (SCD):    4.262ns
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.791ns (routing 0.785ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.466ns (routing 0.718ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.925     2.140    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     2.173 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     2.443    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.471 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf/O
    X6Y1 (CLOCK_ROOT)    net (fo=527, routed)         1.791     4.262    static                              level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_clk
    CONFIG_SITE_X0Y0     ICAPE3                                       r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/EXT_ICAP_0.N_7SEIRES.icape3_inst/CLK
  -------------------------------------------------------------------    -------------------------------------------------------
    CONFIG_SITE_X0Y0     ICAPE3 (Prop_ICAP_TOP_CONFIG_SITE_CLK_O[0])
                                                      2.867     7.129 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/EXT_ICAP_0.N_7SEIRES.icape3_inst/O[0]
                         net (fo=1, routed)           1.122     8.251    static                              level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/O[0]
    SLICE_X187Y118       LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.125     8.376 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/s00_icap_o[0]_INST_0/O
                         net (fo=2, routed)           0.582     8.958    static                              level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_i[0]
    SLICE_X183Y123       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[31]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                     10.000    10.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    10.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078    10.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.732    11.924    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430    12.354 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231    12.585    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.609 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf/O
    X6Y1 (CLOCK_ROOT)    net (fo=527, routed)         1.466    14.075    static                              level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_clk
    SLICE_X183Y123       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[31]/C
                         clock pessimism             -0.071    14.004                                            
                         clock uncertainty           -0.065    13.939                                            
    SLICE_X183Y123       FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025    13.964    static           pblock_level0_blp      level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[31]
  -------------------------------------------------------------------
                         required time                         13.964                                            
                         arrival time                          -8.958                                            
  -------------------------------------------------------------------
                         slack                                  5.006                                            

Slack (MET) :             5.057ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/EXT_ICAP_0.N_7SEIRES.icape3_inst/CLK
                            (rising edge-triggered cell ICAPE3 clocked by clk_out1_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_39ab_clkwiz_level0_periph_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise@10.000ns - clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 3.008ns (64.755%)  route 1.637ns (35.245%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.075ns = ( 14.075 - 10.000 ) 
    Source Clock Delay      (SCD):    4.262ns
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.791ns (routing 0.785ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.466ns (routing 0.718ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.925     2.140    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     2.173 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     2.443    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.471 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf/O
    X6Y1 (CLOCK_ROOT)    net (fo=527, routed)         1.791     4.262    static                              level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_clk
    CONFIG_SITE_X0Y0     ICAPE3                                       r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/EXT_ICAP_0.N_7SEIRES.icape3_inst/CLK
  -------------------------------------------------------------------    -------------------------------------------------------
    CONFIG_SITE_X0Y0     ICAPE3 (Prop_ICAP_TOP_CONFIG_SITE_CLK_O[5])
                                                      2.863     7.125 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/EXT_ICAP_0.N_7SEIRES.icape3_inst/O[5]
                         net (fo=1, routed)           0.866     7.991    static                              level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/O[5]
    SLICE_X187Y117       LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.145     8.136 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/s00_icap_o[5]_INST_0/O
                         net (fo=2, routed)           0.771     8.907    static                              level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_i[5]
    SLICE_X183Y123       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[26]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                     10.000    10.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    10.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078    10.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.732    11.924    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430    12.354 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231    12.585    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.609 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf/O
    X6Y1 (CLOCK_ROOT)    net (fo=527, routed)         1.466    14.075    static                              level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_clk
    SLICE_X183Y123       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[26]/C
                         clock pessimism             -0.071    14.004                                            
                         clock uncertainty           -0.065    13.939                                            
    SLICE_X183Y123       FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025    13.964    static           pblock_level0_blp      level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[26]
  -------------------------------------------------------------------
                         required time                         13.964                                            
                         arrival time                          -8.907                                            
  -------------------------------------------------------------------
                         slack                                  5.057                                            

Slack (MET) :             5.077ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/mux_sel_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/EXT_ICAP_0.N_7SEIRES.icape3_inst/I[24]
                            (rising edge-triggered cell ICAPE3 clocked by clk_out1_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_39ab_clkwiz_level0_periph_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise@10.000ns - clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns)
  Data Path Delay:        2.653ns  (logic 0.387ns (14.587%)  route 2.266ns (85.413%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.166ns = ( 14.166 - 10.000 ) 
    Source Clock Delay      (SCD):    4.092ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.621ns (routing 0.785ns, distribution 0.836ns)
  Clock Net Delay (Destination): 1.557ns (routing 0.718ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.925     2.140    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     2.173 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     2.443    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.471 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf/O
    X6Y1 (CLOCK_ROOT)    net (fo=527, routed)         1.621     4.092    static                              level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/icap_clk
    SLICE_X187Y105       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/mux_sel_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X187Y105       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     4.171 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/mux_sel_reg_reg[3]/Q
                         net (fo=3, routed)           0.216     4.387    static                              level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/mux_sel_reg_reg_n_0_[3]
    SLICE_X188Y104       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     4.535 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/s00_icap_o[31]_INST_0_i_1/O
                         net (fo=66, routed)          0.998     5.533    static                              level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/s00_icap_o[31]_INST_0_i_1_n_0
    SLICE_X211Y119       LUT4 (Prop_G5LUT_SLICEL_I3_O)
                                                      0.160     5.693 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/EXT_ICAP_0.N_7SEIRES.icape3_inst_i_10/O
                         net (fo=1, routed)           1.052     6.745    static                              level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_i[24]
    CONFIG_SITE_X0Y0     ICAPE3                                       r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/EXT_ICAP_0.N_7SEIRES.icape3_inst/I[24]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                     10.000    10.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    10.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078    10.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.732    11.924    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430    12.354 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231    12.585    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.609 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf/O
    X6Y1 (CLOCK_ROOT)    net (fo=527, routed)         1.557    14.166    static                              level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_clk
    CONFIG_SITE_X0Y0     ICAPE3                                       r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/EXT_ICAP_0.N_7SEIRES.icape3_inst/CLK
                         clock pessimism             -0.034    14.132                                            
                         clock uncertainty           -0.065    14.068                                            
    CONFIG_SITE_X0Y0     ICAPE3 (Setup_ICAP_TOP_CONFIG_SITE_CLK_I[24])
                                                     -2.245    11.823    static           pblock_level0_blp      level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/EXT_ICAP_0.N_7SEIRES.icape3_inst
  -------------------------------------------------------------------
                         required time                         11.823                                            
                         arrival time                          -6.745                                            
  -------------------------------------------------------------------
                         slack                                  5.077                                            

Slack (MET) :             5.079ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/mux_sel_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/EXT_ICAP_0.N_7SEIRES.icape3_inst/I[8]
                            (rising edge-triggered cell ICAPE3 clocked by clk_out1_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_39ab_clkwiz_level0_periph_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise@10.000ns - clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 0.332ns (12.443%)  route 2.336ns (87.557%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.166ns = ( 14.166 - 10.000 ) 
    Source Clock Delay      (SCD):    4.092ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.621ns (routing 0.785ns, distribution 0.836ns)
  Clock Net Delay (Destination): 1.557ns (routing 0.718ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.925     2.140    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     2.173 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     2.443    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.471 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf/O
    X6Y1 (CLOCK_ROOT)    net (fo=527, routed)         1.621     4.092    static                              level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/icap_clk
    SLICE_X187Y105       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/mux_sel_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X187Y105       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     4.171 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/mux_sel_reg_reg[3]/Q
                         net (fo=3, routed)           0.216     4.387    static                              level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/mux_sel_reg_reg_n_0_[3]
    SLICE_X188Y104       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     4.535 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/s00_icap_o[31]_INST_0_i_1/O
                         net (fo=66, routed)          1.071     5.606    static                              level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/s00_icap_o[31]_INST_0_i_1_n_0
    SLICE_X212Y118       LUT4 (Prop_F5LUT_SLICEM_I3_O)
                                                      0.105     5.711 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/EXT_ICAP_0.N_7SEIRES.icape3_inst_i_26/O
                         net (fo=1, routed)           1.049     6.760    static                              level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_i[8]
    CONFIG_SITE_X0Y0     ICAPE3                                       r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/EXT_ICAP_0.N_7SEIRES.icape3_inst/I[8]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                     10.000    10.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    10.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078    10.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.732    11.924    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430    12.354 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231    12.585    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.609 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf/O
    X6Y1 (CLOCK_ROOT)    net (fo=527, routed)         1.557    14.166    static                              level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_clk
    CONFIG_SITE_X0Y0     ICAPE3                                       r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/EXT_ICAP_0.N_7SEIRES.icape3_inst/CLK
                         clock pessimism             -0.034    14.132                                            
                         clock uncertainty           -0.065    14.068                                            
    CONFIG_SITE_X0Y0     ICAPE3 (Setup_ICAP_TOP_CONFIG_SITE_CLK_I[8])
                                                     -2.228    11.840    static           pblock_level0_blp      level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/EXT_ICAP_0.N_7SEIRES.icape3_inst
  -------------------------------------------------------------------
                         required time                         11.840                                            
                         arrival time                          -6.760                                            
  -------------------------------------------------------------------
                         slack                                  5.079                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_status_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/sr_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_39ab_clkwiz_level0_periph_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns - clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    2.331ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Net Delay (Source):      0.922ns (routing 0.426ns, distribution 0.496ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.471ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.058     1.183    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     1.233 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.159     1.392    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.409 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf/O
    X6Y1 (CLOCK_ROOT)    net (fo=527, routed)         0.922     2.331    static                              level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_clk
    SLICE_X193Y135       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_status_i_reg[29]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X193Y135       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.370 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_status_i_reg[29]/Q
                         net (fo=1, routed)           0.035     2.405    static                              level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/sr_i_reg[0]_0[2]
    SLICE_X193Y135       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/sr_i_reg[29]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.175     1.314    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     1.184 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.181     1.365    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.384 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf/O
    X6Y1 (CLOCK_ROOT)    net (fo=527, routed)         1.043     2.427    static                              level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/icap_clk
    SLICE_X193Y135       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/sr_i_reg[29]/C
                         clock pessimism             -0.090     2.337                                            
    SLICE_X193Y135       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.384    static           pblock_level0_blp      level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/sr_i_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.384                                            
                         arrival time                           2.405                                            
  -------------------------------------------------------------------
                         slack                                  0.021                                            

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_status_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/sr_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_39ab_clkwiz_level0_periph_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns - clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    2.324ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Net Delay (Source):      0.915ns (routing 0.426ns, distribution 0.489ns)
  Clock Net Delay (Destination): 1.033ns (routing 0.471ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.058     1.183    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     1.233 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.159     1.392    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.409 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf/O
    X6Y1 (CLOCK_ROOT)    net (fo=527, routed)         0.915     2.324    static                              level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_clk
    SLICE_X189Y145       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_status_i_reg[9]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X189Y145       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.363 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_status_i_reg[9]/Q
                         net (fo=2, routed)           0.035     2.398    static                              level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/sr_i_reg[0]_0[22]
    SLICE_X189Y145       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/sr_i_reg[9]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.175     1.314    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     1.184 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.181     1.365    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.384 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf/O
    X6Y1 (CLOCK_ROOT)    net (fo=527, routed)         1.033     2.417    static                              level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/icap_clk
    SLICE_X189Y145       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/sr_i_reg[9]/C
                         clock pessimism             -0.087     2.330                                            
    SLICE_X189Y145       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.377    static           pblock_level0_blp      level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/sr_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.377                                            
                         arrival time                           2.398                                            
  -------------------------------------------------------------------
                         slack                                  0.021                                            

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_status_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_status_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_39ab_clkwiz_level0_periph_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns - clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.059ns (23.413%)  route 0.193ns (76.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.152ns
    Source Clock Delay      (SCD):    4.053ns
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Net Delay (Source):      1.444ns (routing 0.718ns, distribution 0.726ns)
  Clock Net Delay (Destination): 1.681ns (routing 0.785ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.732     1.924    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     2.354 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231     2.585    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.609 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf/O
    X6Y1 (CLOCK_ROOT)    net (fo=527, routed)         1.444     4.053    static                              level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_clk
    SLICE_X187Y119       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_status_i_reg[4]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X187Y119       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     4.112 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_status_i_reg[4]/Q
                         net (fo=2, routed)           0.193     4.305    static                              level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_status_i_reg[0]_0[27]
    SLICE_X187Y137       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_status_i_reg[12]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.925     2.140    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     2.173 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     2.443    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.471 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf/O
    X6Y1 (CLOCK_ROOT)    net (fo=527, routed)         1.681     4.152    static                              level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_clk
    SLICE_X187Y137       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_status_i_reg[12]/C
                         clock pessimism              0.071     4.223                                            
    SLICE_X187Y137       FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     4.283    static           pblock_level0_blp      level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_status_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -4.283                                            
                         arrival time                           4.305                                            
  -------------------------------------------------------------------
                         slack                                  0.022                                            

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_status_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/sr_i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_39ab_clkwiz_level0_periph_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns - clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns)
  Data Path Delay:        0.076ns  (logic 0.039ns (51.531%)  route 0.037ns (48.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    2.324ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Net Delay (Source):      0.915ns (routing 0.426ns, distribution 0.489ns)
  Clock Net Delay (Destination): 1.033ns (routing 0.471ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.058     1.183    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     1.233 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.159     1.392    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.409 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf/O
    X6Y1 (CLOCK_ROOT)    net (fo=527, routed)         0.915     2.324    static                              level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_clk
    SLICE_X189Y145       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_status_i_reg[17]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X189Y145       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.363 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_status_i_reg[17]/Q
                         net (fo=2, routed)           0.037     2.400    static                              level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/sr_i_reg[0]_0[14]
    SLICE_X189Y145       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/sr_i_reg[17]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.175     1.314    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     1.184 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.181     1.365    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.384 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf/O
    X6Y1 (CLOCK_ROOT)    net (fo=527, routed)         1.033     2.417    static                              level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/icap_clk
    SLICE_X189Y145       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/sr_i_reg[17]/C
                         clock pessimism             -0.087     2.330                                            
    SLICE_X189Y145       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.377    static           pblock_level0_blp      level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/sr_i_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.377                                            
                         arrival time                           2.400                                            
  -------------------------------------------------------------------
                         slack                                  0.023                                            

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_status_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/sr_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_39ab_clkwiz_level0_periph_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns - clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.037ns (47.436%)  route 0.041ns (52.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    2.325ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Net Delay (Source):      0.916ns (routing 0.426ns, distribution 0.490ns)
  Clock Net Delay (Destination): 1.035ns (routing 0.471ns, distribution 0.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.058     1.183    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     1.233 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.159     1.392    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.409 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf/O
    X6Y1 (CLOCK_ROOT)    net (fo=527, routed)         0.916     2.325    static                              level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_clk
    SLICE_X187Y140       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_status_i_reg[30]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X187Y140       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.362 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_status_i_reg[30]/Q
                         net (fo=1, routed)           0.041     2.403    static                              level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/sr_i_reg[0]_0[1]
    SLICE_X187Y140       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/sr_i_reg[30]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.175     1.314    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     1.184 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.181     1.365    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.384 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf/O
    X6Y1 (CLOCK_ROOT)    net (fo=527, routed)         1.035     2.419    static                              level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/icap_clk
    SLICE_X187Y140       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/sr_i_reg[30]/C
                         clock pessimism             -0.088     2.331                                            
    SLICE_X187Y140       FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     2.378    static           pblock_level0_blp      level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/sr_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.378                                            
                         arrival time                           2.403                                            
  -------------------------------------------------------------------
                         slack                                  0.025                                            

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/BUS2ICAP_SIZE_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/BUS2ICAP_SIZE_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_39ab_clkwiz_level0_periph_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns - clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns)
  Data Path Delay:        0.079ns  (logic 0.038ns (48.101%)  route 0.041ns (51.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    2.325ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Net Delay (Source):      0.916ns (routing 0.426ns, distribution 0.490ns)
  Clock Net Delay (Destination): 1.035ns (routing 0.471ns, distribution 0.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.058     1.183    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     1.233 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.159     1.392    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.409 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf/O
    X6Y1 (CLOCK_ROOT)    net (fo=527, routed)         0.916     2.325    static                              level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/BUS2ICAP_SIZE_REGISTER_PROCESS/icap_clk
    SLICE_X186Y136       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/BUS2ICAP_SIZE_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X186Y136       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.363 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/BUS2ICAP_SIZE_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.041     2.404    static                              level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/BUS2ICAP_SIZE_REGISTER_PROCESS/s_level_out_bus_d1_cdc_to_4
    SLICE_X186Y136       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/BUS2ICAP_SIZE_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.175     1.314    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     1.184 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.181     1.365    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.384 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf/O
    X6Y1 (CLOCK_ROOT)    net (fo=527, routed)         1.035     2.419    static                              level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/BUS2ICAP_SIZE_REGISTER_PROCESS/icap_clk
    SLICE_X186Y136       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/BUS2ICAP_SIZE_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                         clock pessimism             -0.088     2.331                                            
    SLICE_X186Y136       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.378    static           pblock_level0_blp      level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/BUS2ICAP_SIZE_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2
  -------------------------------------------------------------------
                         required time                         -2.378                                            
                         arrival time                           2.404                                            
  -------------------------------------------------------------------
                         slack                                  0.026                                            

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_39ab_clkwiz_level0_periph_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns - clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.081ns (44.256%)  route 0.102ns (55.743%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.143ns
    Source Clock Delay      (SCD):    4.078ns
    Clock Pessimism Removal (CPR):    -0.032ns
  Clock Net Delay (Source):      1.469ns (routing 0.718ns, distribution 0.751ns)
  Clock Net Delay (Destination): 1.672ns (routing 0.785ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.732     1.924    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     2.354 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231     2.585    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.609 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf/O
    X6Y1 (CLOCK_ROOT)    net (fo=527, routed)         1.469     4.078    static                              level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X184Y125       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[4]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X184Y125       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     4.137 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[4]/Q
                         net (fo=4, routed)           0.080     4.217    static                              level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/Q[3]
    SLICE_X183Y125       LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.022     4.239 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[5]_i_1__0/O
                         net (fo=1, routed)           0.022     4.261    static                              level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[5]_i_1__0_n_0
    SLICE_X183Y125       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[5]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.925     2.140    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     2.173 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     2.443    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.471 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf/O
    X6Y1 (CLOCK_ROOT)    net (fo=527, routed)         1.672     4.143    static                              level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X183Y125       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[5]/C
                         clock pessimism              0.032     4.175                                            
    SLICE_X183Y125       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     4.235    static           pblock_level0_blp      level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.235                                            
                         arrival time                           4.261                                            
  -------------------------------------------------------------------
                         slack                                  0.026                                            

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_39ab_clkwiz_level0_periph_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns - clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.096ns (52.190%)  route 0.088ns (47.810%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.143ns
    Source Clock Delay      (SCD):    4.078ns
    Clock Pessimism Removal (CPR):    -0.032ns
  Clock Net Delay (Source):      1.469ns (routing 0.718ns, distribution 0.751ns)
  Clock Net Delay (Destination): 1.672ns (routing 0.785ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.732     1.924    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     2.354 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231     2.585    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.609 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf/O
    X6Y1 (CLOCK_ROOT)    net (fo=527, routed)         1.469     4.078    static                              level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X184Y125       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X184Y125       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     4.139 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[2]/Q
                         net (fo=6, routed)           0.064     4.203    static                              level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_pntr_plus1_pf[3]
    SLICE_X183Y125       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     4.238 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[6]_i_1__0/O
                         net (fo=1, routed)           0.024     4.262    static                              level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[6]_i_1__0_n_0
    SLICE_X183Y125       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[6]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.925     2.140    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     2.173 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     2.443    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.471 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf/O
    X6Y1 (CLOCK_ROOT)    net (fo=527, routed)         1.672     4.143    static                              level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X183Y125       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[6]/C
                         clock pessimism              0.032     4.175                                            
    SLICE_X183Y125       FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     4.235    static           pblock_level0_blp      level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.235                                            
                         arrival time                           4.262                                            
  -------------------------------------------------------------------
                         slack                                  0.027                                            

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/int1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_datain_cs_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_39ab_clkwiz_level0_periph_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns - clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.059ns (33.146%)  route 0.119ns (66.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.150ns
    Source Clock Delay      (SCD):    4.099ns
    Clock Pessimism Removal (CPR):    -0.032ns
  Clock Net Delay (Source):      1.490ns (routing 0.718ns, distribution 0.772ns)
  Clock Net Delay (Destination): 1.679ns (routing 0.785ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.732     1.924    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     2.354 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231     2.585    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.609 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf/O
    X6Y1 (CLOCK_ROOT)    net (fo=527, routed)         1.490     4.099    static                              level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_clk
    SLICE_X190Y123       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/int1_reg[30]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X190Y123       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     4.158 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/int1_reg[30]/Q
                         net (fo=1, routed)           0.119     4.277    static                              level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/int1[30]
    SLICE_X193Y123       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_datain_cs_reg[30]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.925     2.140    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     2.173 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     2.443    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.471 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf/O
    X6Y1 (CLOCK_ROOT)    net (fo=527, routed)         1.679     4.150    static                              level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_clk
    SLICE_X193Y123       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_datain_cs_reg[30]/C
                         clock pessimism              0.032     4.182                                            
    SLICE_X193Y123       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     4.244    static           pblock_level0_blp      level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_datain_cs_reg[30]
  -------------------------------------------------------------------
                         required time                         -4.244                                            
                         arrival time                           4.277                                            
  -------------------------------------------------------------------
                         slack                                  0.033                                            

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/int1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_datain_cs_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_39ab_clkwiz_level0_periph_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns - clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.039ns (31.200%)  route 0.086ns (68.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Net Delay (Source):      0.927ns (routing 0.426ns, distribution 0.501ns)
  Clock Net Delay (Destination): 1.016ns (routing 0.471ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.058     1.183    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     1.233 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.159     1.392    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.409 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf/O
    X6Y1 (CLOCK_ROOT)    net (fo=527, routed)         0.927     2.336    static                              level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_clk
    SLICE_X195Y120       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/int1_reg[17]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X195Y120       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.375 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/int1_reg[17]/Q
                         net (fo=1, routed)           0.086     2.461    static                              level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/int1[17]
    SLICE_X195Y118       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_datain_cs_reg[17]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.175     1.314    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     1.184 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.181     1.365    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.384 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf/O
    X6Y1 (CLOCK_ROOT)    net (fo=527, routed)         1.016     2.400    static                              level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_clk
    SLICE_X195Y118       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_datain_cs_reg[17]/C
                         clock pessimism             -0.020     2.380                                            
    SLICE_X195Y118       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.427    static           pblock_level0_blp      level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_datain_cs_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.427                                            
                         arrival time                           2.461                                            
  -------------------------------------------------------------------
                         slack                                  0.034                                            





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_bd_39ab_clkwiz_level0_periph_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     ICAPE3/CLK          n/a            4.875         10.000      5.125      CONFIG_SITE_X0Y0  level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/EXT_ICAP_0.N_7SEIRES.icape3_inst/CLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB18_X11Y48     level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB18_X11Y49     level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         10.000      8.710      BUFGCE_X0Y26      level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf/I
Min Period        n/a     PLLE4_ADV/CLKOUT0   n/a            1.290         10.000      8.710      PLL_X0Y2          level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X186Y125    level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/abort_del1_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X183Y119    level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/abort_del2_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X183Y119    level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/abort_del3_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X186Y124    level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/abort_detect_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X183Y119    level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/ce_del1_reg/C
Low Pulse Width   Slow    ICAPE3/CLK          n/a            2.275         5.000       2.725      CONFIG_SITE_X0Y0  level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/EXT_ICAP_0.N_7SEIRES.icape3_inst/CLK
Low Pulse Width   Fast    ICAPE3/CLK          n/a            2.275         5.000       2.725      CONFIG_SITE_X0Y0  level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/EXT_ICAP_0.N_7SEIRES.icape3_inst/CLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB18_X11Y48     level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB18_X11Y48     level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X11Y49     level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X11Y49     level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X186Y125    level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/abort_del1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X186Y125    level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/abort_del1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X183Y119    level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/abort_del2_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X183Y119    level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/abort_del2_reg/C
High Pulse Width  Slow    ICAPE3/CLK          n/a            2.275         5.000       2.725      CONFIG_SITE_X0Y0  level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/EXT_ICAP_0.N_7SEIRES.icape3_inst/CLK
High Pulse Width  Fast    ICAPE3/CLK          n/a            2.275         5.000       2.725      CONFIG_SITE_X0Y0  level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/EXT_ICAP_0.N_7SEIRES.icape3_inst/CLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB18_X11Y48     level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB18_X11Y48     level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X11Y49     level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X11Y49     level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X186Y125    level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/abort_del1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X186Y125    level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/abort_del1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X183Y119    level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/abort_del2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X183Y119    level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/abort_del2_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_bd_39ab_clkwiz_level0_periph_0_1
  To Clock:  clk_out2_bd_39ab_clkwiz_level0_periph_0_1

Setup :            0  Failing Endpoints,  Worst Slack       12.944ns,  Total Violation        0.000ns
Hold  :         8516  Failing Endpoints,  Worst Slack       -0.354ns,  Total Violation     -868.514ns
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.944ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_39ab_clkwiz_level0_periph_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise@20.000ns - clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns)
  Data Path Delay:        6.466ns  (logic 0.807ns (12.480%)  route 5.659ns (87.520%))
  Logic Levels:           8  (CARRY8=4 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 25.005 - 20.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    -0.054ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.712ns (routing 0.874ns, distribution 1.838ns)
  Clock Net Delay (Destination): 2.389ns (routing 0.795ns, distribution 1.594ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.925     2.140    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=24096, routed)       2.712     5.191    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X205Y150       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X205Y150       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     5.270 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]/Q
                         net (fo=53, routed)          1.187     6.457    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X198Y158       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     6.603 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.009     6.612    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_9
    SLICE_X198Y158       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     6.766 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.792    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X198Y159       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.807 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.833    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X198Y160       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.848 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.874    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X198Y161       CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.123     6.997 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[7]
                         net (fo=7, routed)           0.263     7.261    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][26]
    SLICE_X201Y161       LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     7.349 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[3]_INST_0/O
                         net (fo=5, routed)           0.166     7.514    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram_if_cntlr/U0/lmb_mux_I/LMB1_ABus[3]
    SLICE_X203Y163       LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136     7.650 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram_if_cntlr/U0/lmb_mux_I/BRAM_Addr_A[0]_INST_0_i_1/O
                         net (fo=53, routed)          0.759     8.409    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram_if_cntlr/U0/lmb_mux_I/ongoing_new
    SLICE_X204Y159       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.051     8.460 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram_if_cntlr/U0/lmb_mux_I/BRAM_Addr_A[19]_INST_0/O
                         net (fo=32, routed)          3.197    11.657    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X11Y44        RAMB36E2                                     r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                     20.000    20.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    20.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078    20.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    20.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.732    21.924    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430    22.354 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238    22.592    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.616 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=24096, routed)       2.389    25.005    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X11Y44        RAMB36E2                                     r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.054    24.951                                            
                         clock uncertainty           -0.073    24.877                                            
    RAMB36_X11Y44        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.276    24.601    static           pblock_level0_blp      level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         24.601                                            
                         arrival time                         -11.657                                            
  -------------------------------------------------------------------
                         slack                                 12.944                                            

Slack (MET) :             13.087ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_39ab_clkwiz_level0_periph_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise@20.000ns - clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns)
  Data Path Delay:        6.327ns  (logic 0.807ns (12.754%)  route 5.520ns (87.246%))
  Logic Levels:           8  (CARRY8=4 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 25.009 - 20.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    -0.054ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.712ns (routing 0.874ns, distribution 1.838ns)
  Clock Net Delay (Destination): 2.393ns (routing 0.795ns, distribution 1.598ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.925     2.140    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=24096, routed)       2.712     5.191    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X205Y150       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X205Y150       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     5.270 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]/Q
                         net (fo=53, routed)          1.187     6.457    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X198Y158       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     6.603 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.009     6.612    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_9
    SLICE_X198Y158       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     6.766 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.792    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X198Y159       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.807 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.833    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X198Y160       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.848 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.874    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X198Y161       CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.123     6.997 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[7]
                         net (fo=7, routed)           0.263     7.261    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][26]
    SLICE_X201Y161       LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     7.349 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[3]_INST_0/O
                         net (fo=5, routed)           0.166     7.514    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram_if_cntlr/U0/lmb_mux_I/LMB1_ABus[3]
    SLICE_X203Y163       LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136     7.650 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram_if_cntlr/U0/lmb_mux_I/BRAM_Addr_A[0]_INST_0_i_1/O
                         net (fo=53, routed)          0.759     8.409    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram_if_cntlr/U0/lmb_mux_I/ongoing_new
    SLICE_X204Y159       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.051     8.460 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram_if_cntlr/U0/lmb_mux_I/BRAM_Addr_A[19]_INST_0/O
                         net (fo=32, routed)          3.058    11.518    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X11Y45        RAMB36E2                                     r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                     20.000    20.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    20.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078    20.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    20.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.732    21.924    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430    22.354 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238    22.592    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.616 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=24096, routed)       2.393    25.009    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X11Y45        RAMB36E2                                     r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.054    24.955                                            
                         clock uncertainty           -0.073    24.881                                            
    RAMB36_X11Y45        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.276    24.605    static           pblock_level0_blp      level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         24.605                                            
                         arrival time                         -11.518                                            
  -------------------------------------------------------------------
                         slack                                 13.087                                            

Slack (MET) :             13.102ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_39ab_clkwiz_level0_periph_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise@20.000ns - clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns)
  Data Path Delay:        6.369ns  (logic 0.808ns (12.687%)  route 5.561ns (87.313%))
  Logic Levels:           8  (CARRY8=4 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns = ( 25.046 - 20.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    -0.037ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.712ns (routing 0.874ns, distribution 1.838ns)
  Clock Net Delay (Destination): 2.430ns (routing 0.795ns, distribution 1.635ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.925     2.140    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=24096, routed)       2.712     5.191    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X205Y150       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X205Y150       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     5.270 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]/Q
                         net (fo=53, routed)          1.187     6.457    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X198Y158       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     6.603 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.009     6.612    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_9
    SLICE_X198Y158       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     6.766 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.792    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X198Y159       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.807 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.833    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X198Y160       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.848 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.874    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X198Y161       CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.123     6.997 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[7]
                         net (fo=7, routed)           0.263     7.261    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][26]
    SLICE_X201Y161       LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     7.349 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[3]_INST_0/O
                         net (fo=5, routed)           0.166     7.514    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram_if_cntlr/U0/lmb_mux_I/LMB1_ABus[3]
    SLICE_X203Y163       LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136     7.650 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram_if_cntlr/U0/lmb_mux_I/BRAM_Addr_A[0]_INST_0_i_1/O
                         net (fo=53, routed)          0.318     7.968    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram_if_cntlr/U0/lmb_mux_I/ongoing_new
    SLICE_X205Y161       LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     8.020 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram_if_cntlr/U0/lmb_mux_I/BRAM_Addr_A[16]_INST_0/O
                         net (fo=32, routed)          3.539    11.560    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X11Y22        RAMB36E2                                     r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                     20.000    20.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    20.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078    20.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    20.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.732    21.924    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430    22.354 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238    22.592    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.616 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=24096, routed)       2.430    25.046    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X11Y22        RAMB36E2                                     r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.037    25.009                                            
                         clock uncertainty           -0.073    24.935                                            
    RAMB36_X11Y22        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.274    24.661    static           pblock_level0_blp      level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         24.661                                            
                         arrival time                         -11.560                                            
  -------------------------------------------------------------------
                         slack                                 13.102                                            

Slack (MET) :             13.176ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_39ab_clkwiz_level0_periph_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise@20.000ns - clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns)
  Data Path Delay:        6.182ns  (logic 0.880ns (14.236%)  route 5.302ns (85.764%))
  Logic Levels:           8  (CARRY8=4 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 25.009 - 20.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    -0.054ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.712ns (routing 0.874ns, distribution 1.838ns)
  Clock Net Delay (Destination): 2.393ns (routing 0.795ns, distribution 1.598ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.925     2.140    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=24096, routed)       2.712     5.191    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X205Y150       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X205Y150       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     5.270 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]/Q
                         net (fo=53, routed)          1.187     6.457    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X198Y158       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     6.603 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.009     6.612    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_9
    SLICE_X198Y158       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     6.766 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.792    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X198Y159       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.807 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.833    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X198Y160       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.848 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.874    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X198Y161       CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.123     6.997 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[7]
                         net (fo=7, routed)           0.263     7.261    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][26]
    SLICE_X201Y161       LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     7.349 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[3]_INST_0/O
                         net (fo=5, routed)           0.166     7.514    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram_if_cntlr/U0/lmb_mux_I/LMB1_ABus[3]
    SLICE_X203Y163       LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136     7.650 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram_if_cntlr/U0/lmb_mux_I/BRAM_Addr_A[0]_INST_0_i_1/O
                         net (fo=53, routed)          0.532     8.182    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram_if_cntlr/U0/lmb_mux_I/ongoing_new
    SLICE_X203Y155       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.124     8.306 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram_if_cntlr/U0/lmb_mux_I/BRAM_Addr_A[28]_INST_0/O
                         net (fo=32, routed)          3.067    11.373    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X11Y45        RAMB36E2                                     r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                     20.000    20.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    20.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078    20.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    20.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.732    21.924    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430    22.354 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238    22.592    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.616 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=24096, routed)       2.393    25.009    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X11Y45        RAMB36E2                                     r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.054    24.955                                            
                         clock uncertainty           -0.073    24.881                                            
    RAMB36_X11Y45        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.333    24.548    static           pblock_level0_blp      level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         24.548                                            
                         arrival time                         -11.373                                            
  -------------------------------------------------------------------
                         slack                                 13.176                                            

Slack (MET) :             13.195ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_39ab_clkwiz_level0_periph_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise@20.000ns - clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns)
  Data Path Delay:        6.208ns  (logic 0.807ns (12.998%)  route 5.401ns (87.002%))
  Logic Levels:           8  (CARRY8=4 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 24.998 - 20.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    -0.054ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.712ns (routing 0.874ns, distribution 1.838ns)
  Clock Net Delay (Destination): 2.382ns (routing 0.795ns, distribution 1.587ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.925     2.140    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=24096, routed)       2.712     5.191    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X205Y150       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X205Y150       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     5.270 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]/Q
                         net (fo=53, routed)          1.187     6.457    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X198Y158       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     6.603 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.009     6.612    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_9
    SLICE_X198Y158       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     6.766 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.792    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X198Y159       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.807 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.833    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X198Y160       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.848 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.874    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X198Y161       CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.123     6.997 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[7]
                         net (fo=7, routed)           0.263     7.261    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][26]
    SLICE_X201Y161       LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     7.349 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[3]_INST_0/O
                         net (fo=5, routed)           0.166     7.514    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram_if_cntlr/U0/lmb_mux_I/LMB1_ABus[3]
    SLICE_X203Y163       LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136     7.650 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram_if_cntlr/U0/lmb_mux_I/BRAM_Addr_A[0]_INST_0_i_1/O
                         net (fo=53, routed)          0.759     8.409    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram_if_cntlr/U0/lmb_mux_I/ongoing_new
    SLICE_X204Y159       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.051     8.460 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram_if_cntlr/U0/lmb_mux_I/BRAM_Addr_A[19]_INST_0/O
                         net (fo=32, routed)          2.939    11.399    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X11Y41        RAMB36E2                                     r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                     20.000    20.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    20.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078    20.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    20.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.732    21.924    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430    22.354 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238    22.592    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.616 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=24096, routed)       2.382    24.998    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X11Y41        RAMB36E2                                     r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.054    24.944                                            
                         clock uncertainty           -0.073    24.870                                            
    RAMB36_X11Y41        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.276    24.594    static           pblock_level0_blp      level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         24.594                                            
                         arrival time                         -11.399                                            
  -------------------------------------------------------------------
                         slack                                 13.195                                            

Slack (MET) :             13.202ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_39ab_clkwiz_level0_periph_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise@20.000ns - clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns)
  Data Path Delay:        6.127ns  (logic 0.791ns (12.911%)  route 5.336ns (87.089%))
  Logic Levels:           8  (CARRY8=4 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 25.005 - 20.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    -0.054ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.712ns (routing 0.874ns, distribution 1.838ns)
  Clock Net Delay (Destination): 2.389ns (routing 0.795ns, distribution 1.594ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.925     2.140    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=24096, routed)       2.712     5.191    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X205Y150       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X205Y150       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     5.270 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]/Q
                         net (fo=53, routed)          1.187     6.457    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X198Y158       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     6.603 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.009     6.612    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_9
    SLICE_X198Y158       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     6.766 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.792    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X198Y159       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.807 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.833    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X198Y160       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.848 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.874    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X198Y161       CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.123     6.997 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[7]
                         net (fo=7, routed)           0.263     7.261    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][26]
    SLICE_X201Y161       LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     7.349 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[3]_INST_0/O
                         net (fo=5, routed)           0.166     7.514    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram_if_cntlr/U0/lmb_mux_I/LMB1_ABus[3]
    SLICE_X203Y163       LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136     7.650 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram_if_cntlr/U0/lmb_mux_I/BRAM_Addr_A[0]_INST_0_i_1/O
                         net (fo=53, routed)          0.636     8.286    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram_if_cntlr/U0/lmb_mux_I/ongoing_new
    SLICE_X200Y157       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035     8.321 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram_if_cntlr/U0/lmb_mux_I/BRAM_Addr_A[29]_INST_0/O
                         net (fo=32, routed)          2.997    11.318    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X11Y44        RAMB36E2                                     r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                     20.000    20.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    20.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078    20.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    20.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.732    21.924    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430    22.354 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238    22.592    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.616 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=24096, routed)       2.389    25.005    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X11Y44        RAMB36E2                                     r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.054    24.951                                            
                         clock uncertainty           -0.073    24.877                                            
    RAMB36_X11Y44        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.358    24.519    static           pblock_level0_blp      level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         24.519                                            
                         arrival time                         -11.318                                            
  -------------------------------------------------------------------
                         slack                                 13.202                                            

Slack (MET) :             13.215ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_39ab_clkwiz_level0_periph_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise@20.000ns - clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns)
  Data Path Delay:        6.257ns  (logic 0.808ns (12.913%)  route 5.449ns (87.087%))
  Logic Levels:           8  (CARRY8=4 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.048ns = ( 25.048 - 20.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    -0.037ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.712ns (routing 0.874ns, distribution 1.838ns)
  Clock Net Delay (Destination): 2.432ns (routing 0.795ns, distribution 1.637ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.925     2.140    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=24096, routed)       2.712     5.191    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X205Y150       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X205Y150       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     5.270 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]/Q
                         net (fo=53, routed)          1.187     6.457    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X198Y158       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     6.603 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.009     6.612    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_9
    SLICE_X198Y158       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     6.766 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.792    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X198Y159       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.807 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.833    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X198Y160       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.848 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.874    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X198Y161       CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.123     6.997 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[7]
                         net (fo=7, routed)           0.263     7.261    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][26]
    SLICE_X201Y161       LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     7.349 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[3]_INST_0/O
                         net (fo=5, routed)           0.166     7.514    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram_if_cntlr/U0/lmb_mux_I/LMB1_ABus[3]
    SLICE_X203Y163       LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136     7.650 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram_if_cntlr/U0/lmb_mux_I/BRAM_Addr_A[0]_INST_0_i_1/O
                         net (fo=53, routed)          0.318     7.968    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram_if_cntlr/U0/lmb_mux_I/ongoing_new
    SLICE_X205Y161       LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     8.020 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram_if_cntlr/U0/lmb_mux_I/BRAM_Addr_A[16]_INST_0/O
                         net (fo=32, routed)          3.428    11.448    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X11Y23        RAMB36E2                                     r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                     20.000    20.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    20.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078    20.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    20.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.732    21.924    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430    22.354 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238    22.592    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.616 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=24096, routed)       2.432    25.048    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X11Y23        RAMB36E2                                     r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.037    25.011                                            
                         clock uncertainty           -0.073    24.937                                            
    RAMB36_X11Y23        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.274    24.663    static           pblock_level0_blp      level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         24.663                                            
                         arrival time                         -11.448                                            
  -------------------------------------------------------------------
                         slack                                 13.215                                            

Slack (MET) :             13.254ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_cmc/inst/axi_ic_cmc_local/s00_mmu/inst/gen_write.w_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_firewall_ctrl_user_dbg/inst/gen_mi.soft_vec_ctl_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_39ab_clkwiz_level0_periph_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise@20.000ns - clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns)
  Data Path Delay:        6.359ns  (logic 1.493ns (23.479%)  route 4.866ns (76.521%))
  Logic Levels:           11  (LUT3=2 LUT5=6 LUT6=3)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 25.015 - 20.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    -0.054ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.735ns (routing 0.874ns, distribution 1.861ns)
  Clock Net Delay (Destination): 2.399ns (routing 0.795ns, distribution 1.604ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.925     2.140    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=24096, routed)       2.735     5.214    static                              level0_i/blp/blp_i/ss_cmc/inst/axi_ic_cmc_local/s00_mmu/inst/aclk
    SLICE_X193Y168       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/axi_ic_cmc_local/s00_mmu/inst/gen_write.w_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X193Y168       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     5.294 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/axi_ic_cmc_local/s00_mmu/inst/gen_write.w_cnt_reg[3]/Q
                         net (fo=4, routed)           0.280     5.574    static                              level0_i/blp/blp_i/ss_cmc/inst/axi_ic_cmc_local/s00_mmu/inst/gen_write.w_cnt_reg[3]
    SLICE_X193Y169       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     5.722 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/axi_ic_cmc_local/s00_mmu/inst/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.388     6.110    static                              level0_i/blp/blp_i/ss_cmc/inst/axi_ic_cmc_local/s00_mmu/inst/s_axi_wready_INST_0_i_1_n_0
    SLICE_X189Y166       LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     6.243 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/axi_ic_cmc_local/s00_mmu/inst/m_axi_wvalid_INST_0/O
                         net (fo=13, routed)          0.495     6.739    static                              level0_i/blp/blp_i/ss_cmc/inst/axi_ic_cmc_local/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X188Y175       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     6.887 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/axi_ic_cmc_local/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[13]_INST_0/O
                         net (fo=2, routed)           0.297     7.184    static                              level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp2plp/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[1]
    SLICE_X192Y176       LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.148     7.332 r  static         pblock_level0_blp    level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp2plp/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.599     7.931    static                              level0_i/blp/blp_i/PLP/plp_axi/axi_ic_mgmt_plp/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X202Y212       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     7.982 r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/plp_axi/axi_ic_mgmt_plp/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=8, routed)           0.218     8.200    static                              level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X200Y214       LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     8.323 r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.485     8.808    static                              level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X197Y205       LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.150     8.958 r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=2, routed)           0.276     9.234    static                              level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_firewall_ctrl_user_dbg/inst/s_axi_ctl_wvalid
    SLICE_X198Y202       LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.146     9.380 f  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_firewall_ctrl_user_dbg/inst/gen_mi.prescaler_ctl[31]_i_3/O
                         net (fo=5, routed)           0.611     9.990    static                              level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_firewall_ctrl_user_dbg/inst/gen_mi.prescaler_ctl[31]_i_3_n_0
    SLICE_X192Y197       LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123    10.113 r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_firewall_ctrl_user_dbg/inst/gen_mi.MAX_W_WAITS_ctl[15]_i_2/O
                         net (fo=5, routed)           0.163    10.276    static                              level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_firewall_ctrl_user_dbg/inst/gen_mi.MAX_W_WAITS_ctl[15]_i_2_n_0
    SLICE_X191Y199       LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100    10.376 r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_firewall_ctrl_user_dbg/inst/gen_mi.soft_vec_ctl[31]_i_3/O
                         net (fo=34, routed)          0.367    10.744    static                              level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_firewall_ctrl_user_dbg/inst/gen_mi.soft_vec_ctl[31]_i_3_n_0
    SLICE_X192Y195       LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.143    10.887 r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_firewall_ctrl_user_dbg/inst/gen_mi.soft_vec_ctl[31]_i_1/O
                         net (fo=16, routed)          0.686    11.573    static                              level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_firewall_ctrl_user_dbg/inst/gen_mi.soft_vec_ctl[31]_i_1_n_0
    SLICE_X185Y204       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_firewall_ctrl_user_dbg/inst/gen_mi.soft_vec_ctl_reg[20]/CE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                     20.000    20.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    20.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078    20.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    20.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.732    21.924    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430    22.354 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238    22.592    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.616 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=24096, routed)       2.399    25.015    static                              level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_firewall_ctrl_user_dbg/inst/aclk
    SLICE_X185Y204       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_firewall_ctrl_user_dbg/inst/gen_mi.soft_vec_ctl_reg[20]/C
                         clock pessimism             -0.054    24.961                                            
                         clock uncertainty           -0.073    24.887                                            
    SLICE_X185Y204       FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060    24.827    static           pblock_level0_blp      level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_firewall_ctrl_user_dbg/inst/gen_mi.soft_vec_ctl_reg[20]
  -------------------------------------------------------------------
                         required time                         24.827                                            
                         arrival time                         -11.573                                            
  -------------------------------------------------------------------
                         slack                                 13.254                                            

Slack (MET) :             13.254ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_cmc/inst/axi_ic_cmc_local/s00_mmu/inst/gen_write.w_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_firewall_ctrl_user_dbg/inst/gen_mi.soft_vec_ctl_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_39ab_clkwiz_level0_periph_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise@20.000ns - clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns)
  Data Path Delay:        6.360ns  (logic 1.493ns (23.475%)  route 4.867ns (76.525%))
  Logic Levels:           11  (LUT3=2 LUT5=6 LUT6=3)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 25.015 - 20.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    -0.054ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.735ns (routing 0.874ns, distribution 1.861ns)
  Clock Net Delay (Destination): 2.399ns (routing 0.795ns, distribution 1.604ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.925     2.140    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=24096, routed)       2.735     5.214    static                              level0_i/blp/blp_i/ss_cmc/inst/axi_ic_cmc_local/s00_mmu/inst/aclk
    SLICE_X193Y168       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/axi_ic_cmc_local/s00_mmu/inst/gen_write.w_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X193Y168       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     5.294 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/axi_ic_cmc_local/s00_mmu/inst/gen_write.w_cnt_reg[3]/Q
                         net (fo=4, routed)           0.280     5.574    static                              level0_i/blp/blp_i/ss_cmc/inst/axi_ic_cmc_local/s00_mmu/inst/gen_write.w_cnt_reg[3]
    SLICE_X193Y169       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     5.722 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/axi_ic_cmc_local/s00_mmu/inst/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.388     6.110    static                              level0_i/blp/blp_i/ss_cmc/inst/axi_ic_cmc_local/s00_mmu/inst/s_axi_wready_INST_0_i_1_n_0
    SLICE_X189Y166       LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     6.243 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/axi_ic_cmc_local/s00_mmu/inst/m_axi_wvalid_INST_0/O
                         net (fo=13, routed)          0.495     6.739    static                              level0_i/blp/blp_i/ss_cmc/inst/axi_ic_cmc_local/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X188Y175       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     6.887 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/axi_ic_cmc_local/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[13]_INST_0/O
                         net (fo=2, routed)           0.297     7.184    static                              level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp2plp/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[1]
    SLICE_X192Y176       LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.148     7.332 r  static         pblock_level0_blp    level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp2plp/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.599     7.931    static                              level0_i/blp/blp_i/PLP/plp_axi/axi_ic_mgmt_plp/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X202Y212       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     7.982 r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/plp_axi/axi_ic_mgmt_plp/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=8, routed)           0.218     8.200    static                              level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X200Y214       LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     8.323 r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.485     8.808    static                              level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X197Y205       LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.150     8.958 r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_fic/inst/axi_ic_ctrl_mgmt_fw/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=2, routed)           0.276     9.234    static                              level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_firewall_ctrl_user_dbg/inst/s_axi_ctl_wvalid
    SLICE_X198Y202       LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.146     9.380 f  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_firewall_ctrl_user_dbg/inst/gen_mi.prescaler_ctl[31]_i_3/O
                         net (fo=5, routed)           0.611     9.990    static                              level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_firewall_ctrl_user_dbg/inst/gen_mi.prescaler_ctl[31]_i_3_n_0
    SLICE_X192Y197       LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123    10.113 r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_firewall_ctrl_user_dbg/inst/gen_mi.MAX_W_WAITS_ctl[15]_i_2/O
                         net (fo=5, routed)           0.163    10.276    static                              level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_firewall_ctrl_user_dbg/inst/gen_mi.MAX_W_WAITS_ctl[15]_i_2_n_0
    SLICE_X191Y199       LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100    10.376 r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_firewall_ctrl_user_dbg/inst/gen_mi.soft_vec_ctl[31]_i_3/O
                         net (fo=34, routed)          0.367    10.744    static                              level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_firewall_ctrl_user_dbg/inst/gen_mi.soft_vec_ctl[31]_i_3_n_0
    SLICE_X192Y195       LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.143    10.887 r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_firewall_ctrl_user_dbg/inst/gen_mi.soft_vec_ctl[31]_i_1/O
                         net (fo=16, routed)          0.687    11.574    static                              level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_firewall_ctrl_user_dbg/inst/gen_mi.soft_vec_ctl[31]_i_1_n_0
    SLICE_X185Y204       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_firewall_ctrl_user_dbg/inst/gen_mi.soft_vec_ctl_reg[21]/CE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                     20.000    20.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    20.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078    20.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    20.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.732    21.924    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430    22.354 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238    22.592    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.616 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=24096, routed)       2.399    25.015    static                              level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_firewall_ctrl_user_dbg/inst/aclk
    SLICE_X185Y204       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_firewall_ctrl_user_dbg/inst/gen_mi.soft_vec_ctl_reg[21]/C
                         clock pessimism             -0.054    24.961                                            
                         clock uncertainty           -0.073    24.887                                            
    SLICE_X185Y204       FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.059    24.828    static           pblock_level0_blp      level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices/axi_firewall_ctrl_user_dbg/inst/gen_mi.soft_vec_ctl_reg[21]
  -------------------------------------------------------------------
                         required time                         24.828                                            
                         arrival time                         -11.574                                            
  -------------------------------------------------------------------
                         slack                                 13.254                                            

Slack (MET) :             13.268ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_39ab_clkwiz_level0_periph_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise@20.000ns - clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns)
  Data Path Delay:        6.085ns  (logic 0.880ns (14.461%)  route 5.205ns (85.539%))
  Logic Levels:           8  (CARRY8=4 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 25.005 - 20.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    -0.054ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.712ns (routing 0.874ns, distribution 1.838ns)
  Clock Net Delay (Destination): 2.389ns (routing 0.795ns, distribution 1.594ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.925     2.140    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=24096, routed)       2.712     5.191    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X205Y150       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X205Y150       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     5.270 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]/Q
                         net (fo=53, routed)          1.187     6.457    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X198Y158       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     6.603 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.009     6.612    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_9
    SLICE_X198Y158       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     6.766 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.792    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X198Y159       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.807 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.833    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X198Y160       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.848 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.874    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X198Y161       CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.123     6.997 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[7]
                         net (fo=7, routed)           0.263     7.261    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][26]
    SLICE_X201Y161       LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     7.349 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[3]_INST_0/O
                         net (fo=5, routed)           0.166     7.514    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram_if_cntlr/U0/lmb_mux_I/LMB1_ABus[3]
    SLICE_X203Y163       LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136     7.650 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram_if_cntlr/U0/lmb_mux_I/BRAM_Addr_A[0]_INST_0_i_1/O
                         net (fo=53, routed)          0.532     8.182    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram_if_cntlr/U0/lmb_mux_I/ongoing_new
    SLICE_X203Y155       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.124     8.306 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram_if_cntlr/U0/lmb_mux_I/BRAM_Addr_A[28]_INST_0/O
                         net (fo=32, routed)          2.970    11.276    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X11Y44        RAMB36E2                                     r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                     20.000    20.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    20.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078    20.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    20.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.732    21.924    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430    22.354 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238    22.592    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.616 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=24096, routed)       2.389    25.005    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X11Y44        RAMB36E2                                     r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.054    24.951                                            
                         clock uncertainty           -0.073    24.877                                            
    RAMB36_X11Y44        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.333    24.544    static           pblock_level0_blp      level0_i/blp/blp_i/ss_cmc/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         24.544                                            
                         arrival time                         -11.276                                            
  -------------------------------------------------------------------
                         slack                                 13.268                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.354ns  (arrival time - required time)
  Source:                 level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/r.r_pipe/skid_buffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_39ab_clkwiz_level0_periph_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns - clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.039ns (37.143%)  route 0.066ns (62.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.051ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    0.182ns
  Inter-SLR Compensation: 0.249ns  ((DCD - CCD) * DF)
    Destination Clock Delay (DCD):    3.051ns
    Common Clock Delay      (CCD):    1.390ns
    Derating Factor          (DF):    0.150
  Clock Net Delay (Destination): 1.661ns (routing 0.536ns, distribution 1.125ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.058     1.183    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.050     1.233 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.163     1.396    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.413 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, unplaced)     1.292     2.705    boundary                            level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     2.744 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/Q
                         net (fo=2, unplaced)         0.066     2.810    boundary                            level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/r.r_pipe/m_axi_rdata[11]
    SLR Crossing[0->1]   
    SLICE_X177Y298       FDRE                                         r  static         pblock_ii_blp_ulp_pipe_0/pblock_ii_blp_ulp_pipe_0_slr1
                                                                                                             level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/r.r_pipe/skid_buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.175     1.314    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.130     1.184 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.187     1.371    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.390 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=24096, routed)       1.661     3.051    static                              level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/r.r_pipe/aclk
    SLR Crossing[0->1]   
    SLICE_X177Y298       FDRE                                         r  static         pblock_ii_blp_ulp_pipe_0/pblock_ii_blp_ulp_pipe_0_slr1
                                                                                                             level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/r.r_pipe/skid_buffer_reg[11]/C
                         clock pessimism             -0.182     2.869                                            
                         inter-SLR compensation       0.249     3.118                                            
    SLICE_X177Y298       FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     3.164    static           pblock_ii_blp_ulp_pipe_0/pblock_ii_blp_ulp_pipe_0_slr1
                                                                                                                 level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/r.r_pipe/skid_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.164                                            
                         arrival time                           2.810                                            
  -------------------------------------------------------------------
                         slack                                 -0.354                                            

Slack (VIOLATED) :        -0.353ns  (arrival time - required time)
  Source:                 level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/r.r_pipe/skid_buffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_39ab_clkwiz_level0_periph_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns - clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.039ns (36.792%)  route 0.067ns (63.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.051ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    0.182ns
  Inter-SLR Compensation: 0.249ns  ((DCD - CCD) * DF)
    Destination Clock Delay (DCD):    3.051ns
    Common Clock Delay      (CCD):    1.390ns
    Derating Factor          (DF):    0.150
  Clock Net Delay (Destination): 1.661ns (routing 0.536ns, distribution 1.125ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.058     1.183    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.050     1.233 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.163     1.396    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.413 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, unplaced)     1.292     2.705    boundary                            level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     2.744 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/Q
                         net (fo=2, unplaced)         0.067     2.811    boundary                            level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/r.r_pipe/m_axi_rdata[10]
    SLR Crossing[0->1]   
    SLICE_X177Y298       FDRE                                         r  static         pblock_ii_blp_ulp_pipe_0/pblock_ii_blp_ulp_pipe_0_slr1
                                                                                                             level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/r.r_pipe/skid_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.175     1.314    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.130     1.184 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.187     1.371    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.390 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=24096, routed)       1.661     3.051    static                              level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/r.r_pipe/aclk
    SLR Crossing[0->1]   
    SLICE_X177Y298       FDRE                                         r  static         pblock_ii_blp_ulp_pipe_0/pblock_ii_blp_ulp_pipe_0_slr1
                                                                                                             level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/r.r_pipe/skid_buffer_reg[10]/C
                         clock pessimism             -0.182     2.869                                            
                         inter-SLR compensation       0.249     3.118                                            
    SLICE_X177Y298       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     3.164    static           pblock_ii_blp_ulp_pipe_0/pblock_ii_blp_ulp_pipe_0_slr1
                                                                                                                 level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/r.r_pipe/skid_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.164                                            
                         arrival time                           2.811                                            
  -------------------------------------------------------------------
                         slack                                 -0.353                                            

Slack (VIOLATED) :        -0.353ns  (arrival time - required time)
  Source:                 level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/r.r_pipe/skid_buffer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_39ab_clkwiz_level0_periph_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns - clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.039ns (33.333%)  route 0.078ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.060ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    0.182ns
  Inter-SLR Compensation: 0.250ns  ((DCD - CCD) * DF)
    Destination Clock Delay (DCD):    3.060ns
    Common Clock Delay      (CCD):    1.390ns
    Derating Factor          (DF):    0.150
  Clock Net Delay (Destination): 1.670ns (routing 0.536ns, distribution 1.134ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.058     1.183    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.050     1.233 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.163     1.396    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.413 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, unplaced)     1.292     2.705    boundary                            level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     2.744 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/Q
                         net (fo=2, unplaced)         0.078     2.822    boundary                            level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/r.r_pipe/m_axi_rdata[29]
    SLR Crossing[0->1]   
    SLICE_X177Y294       FDRE                                         r  static         pblock_ii_blp_ulp_pipe_0/pblock_ii_blp_ulp_pipe_0_slr1
                                                                                                             level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/r.r_pipe/skid_buffer_reg[29]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.175     1.314    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.130     1.184 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.187     1.371    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.390 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=24096, routed)       1.670     3.060    static                              level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/r.r_pipe/aclk
    SLR Crossing[0->1]   
    SLICE_X177Y294       FDRE                                         r  static         pblock_ii_blp_ulp_pipe_0/pblock_ii_blp_ulp_pipe_0_slr1
                                                                                                             level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/r.r_pipe/skid_buffer_reg[29]/C
                         clock pessimism             -0.182     2.877                                            
                         inter-SLR compensation       0.250     3.128                                            
    SLICE_X177Y294       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     3.175    static           pblock_ii_blp_ulp_pipe_0/pblock_ii_blp_ulp_pipe_0_slr1
                                                                                                                 level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/r.r_pipe/skid_buffer_reg[29]
  -------------------------------------------------------------------
                         required time                         -3.175                                            
                         arrival time                           2.822                                            
  -------------------------------------------------------------------
                         slack                                 -0.353                                            

Slack (VIOLATED) :        -0.352ns  (arrival time - required time)
  Source:                 level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/r.r_pipe/skid_buffer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_39ab_clkwiz_level0_periph_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns - clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.051%)  route 0.079ns (66.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.060ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    0.182ns
  Inter-SLR Compensation: 0.250ns  ((DCD - CCD) * DF)
    Destination Clock Delay (DCD):    3.060ns
    Common Clock Delay      (CCD):    1.390ns
    Derating Factor          (DF):    0.150
  Clock Net Delay (Destination): 1.670ns (routing 0.536ns, distribution 1.134ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.058     1.183    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.050     1.233 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.163     1.396    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.413 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, unplaced)     1.292     2.705    boundary                            level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     2.744 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/Q
                         net (fo=2, unplaced)         0.079     2.823    boundary                            level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/r.r_pipe/m_axi_rdata[28]
    SLR Crossing[0->1]   
    SLICE_X177Y294       FDRE                                         r  static         pblock_ii_blp_ulp_pipe_0/pblock_ii_blp_ulp_pipe_0_slr1
                                                                                                             level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/r.r_pipe/skid_buffer_reg[28]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.175     1.314    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.130     1.184 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.187     1.371    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.390 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=24096, routed)       1.670     3.060    static                              level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/r.r_pipe/aclk
    SLR Crossing[0->1]   
    SLICE_X177Y294       FDRE                                         r  static         pblock_ii_blp_ulp_pipe_0/pblock_ii_blp_ulp_pipe_0_slr1
                                                                                                             level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/r.r_pipe/skid_buffer_reg[28]/C
                         clock pessimism             -0.182     2.877                                            
                         inter-SLR compensation       0.250     3.128                                            
    SLICE_X177Y294       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     3.175    static           pblock_ii_blp_ulp_pipe_0/pblock_ii_blp_ulp_pipe_0_slr1
                                                                                                                 level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/r.r_pipe/skid_buffer_reg[28]
  -------------------------------------------------------------------
                         required time                         -3.175                                            
                         arrival time                           2.823                                            
  -------------------------------------------------------------------
                         slack                                 -0.352                                            

Slack (VIOLATED) :        -0.352ns  (arrival time - required time)
  Source:                 level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/r.r_pipe/skid_buffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_39ab_clkwiz_level0_periph_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns - clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.039ns (33.333%)  route 0.078ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.059ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    0.182ns
  Inter-SLR Compensation: 0.250ns  ((DCD - CCD) * DF)
    Destination Clock Delay (DCD):    3.059ns
    Common Clock Delay      (CCD):    1.390ns
    Derating Factor          (DF):    0.150
  Clock Net Delay (Destination): 1.669ns (routing 0.536ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.058     1.183    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.050     1.233 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.163     1.396    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.413 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, unplaced)     1.292     2.705    boundary                            level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     2.744 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/Q
                         net (fo=2, unplaced)         0.078     2.822    boundary                            level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/r.r_pipe/m_axi_rdata[5]
    SLR Crossing[0->1]   
    SLICE_X177Y292       FDRE                                         r  static         pblock_ii_blp_ulp_pipe_0/pblock_ii_blp_ulp_pipe_0_slr1
                                                                                                             level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/r.r_pipe/skid_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.175     1.314    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.130     1.184 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.187     1.371    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.390 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=24096, routed)       1.669     3.059    static                              level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/r.r_pipe/aclk
    SLR Crossing[0->1]   
    SLICE_X177Y292       FDRE                                         r  static         pblock_ii_blp_ulp_pipe_0/pblock_ii_blp_ulp_pipe_0_slr1
                                                                                                             level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/r.r_pipe/skid_buffer_reg[5]/C
                         clock pessimism             -0.182     2.876                                            
                         inter-SLR compensation       0.250     3.127                                            
    SLICE_X177Y292       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     3.174    static           pblock_ii_blp_ulp_pipe_0/pblock_ii_blp_ulp_pipe_0_slr1
                                                                                                                 level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/r.r_pipe/skid_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.174                                            
                         arrival time                           2.822                                            
  -------------------------------------------------------------------
                         slack                                 -0.352                                            

Slack (VIOLATED) :        -0.351ns  (arrival time - required time)
  Source:                 level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/r.r_pipe/skid_buffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_39ab_clkwiz_level0_periph_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns - clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.039ns (37.143%)  route 0.066ns (62.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.048ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    0.182ns
  Inter-SLR Compensation: 0.249ns  ((DCD - CCD) * DF)
    Destination Clock Delay (DCD):    3.048ns
    Common Clock Delay      (CCD):    1.390ns
    Derating Factor          (DF):    0.150
  Clock Net Delay (Destination): 1.658ns (routing 0.536ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.058     1.183    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.050     1.233 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.163     1.396    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.413 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, unplaced)     1.292     2.705    boundary                            level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     2.744 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/Q
                         net (fo=2, unplaced)         0.066     2.810    boundary                            level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/r.r_pipe/m_axi_rdata[6]
    SLR Crossing[0->1]   
    SLICE_X176Y286       FDRE                                         r  static         pblock_ii_blp_ulp_pipe_0/pblock_ii_blp_ulp_pipe_0_slr1
                                                                                                             level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/r.r_pipe/skid_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.175     1.314    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.130     1.184 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.187     1.371    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.390 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=24096, routed)       1.658     3.048    static                              level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/r.r_pipe/aclk
    SLR Crossing[0->1]   
    SLICE_X176Y286       FDRE                                         r  static         pblock_ii_blp_ulp_pipe_0/pblock_ii_blp_ulp_pipe_0_slr1
                                                                                                             level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/r.r_pipe/skid_buffer_reg[6]/C
                         clock pessimism             -0.182     2.866                                            
                         inter-SLR compensation       0.249     3.115                                            
    SLICE_X176Y286       FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     3.161    static           pblock_ii_blp_ulp_pipe_0/pblock_ii_blp_ulp_pipe_0_slr1
                                                                                                                 level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/r.r_pipe/skid_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.161                                            
                         arrival time                           2.810                                            
  -------------------------------------------------------------------
                         slack                                 -0.351                                            

Slack (VIOLATED) :        -0.351ns  (arrival time - required time)
  Source:                 level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/r.r_pipe/skid_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_39ab_clkwiz_level0_periph_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns - clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.051%)  route 0.079ns (66.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.059ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    0.182ns
  Inter-SLR Compensation: 0.250ns  ((DCD - CCD) * DF)
    Destination Clock Delay (DCD):    3.059ns
    Common Clock Delay      (CCD):    1.390ns
    Derating Factor          (DF):    0.150
  Clock Net Delay (Destination): 1.669ns (routing 0.536ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.058     1.183    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.050     1.233 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.163     1.396    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.413 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, unplaced)     1.292     2.705    boundary                            level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     2.744 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/Q
                         net (fo=2, unplaced)         0.079     2.823    boundary                            level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/r.r_pipe/m_axi_rdata[4]
    SLR Crossing[0->1]   
    SLICE_X177Y292       FDRE                                         r  static         pblock_ii_blp_ulp_pipe_0/pblock_ii_blp_ulp_pipe_0_slr1
                                                                                                             level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/r.r_pipe/skid_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.175     1.314    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.130     1.184 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.187     1.371    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.390 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=24096, routed)       1.669     3.059    static                              level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/r.r_pipe/aclk
    SLR Crossing[0->1]   
    SLICE_X177Y292       FDRE                                         r  static         pblock_ii_blp_ulp_pipe_0/pblock_ii_blp_ulp_pipe_0_slr1
                                                                                                             level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/r.r_pipe/skid_buffer_reg[4]/C
                         clock pessimism             -0.182     2.876                                            
                         inter-SLR compensation       0.250     3.127                                            
    SLICE_X177Y292       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     3.174    static           pblock_ii_blp_ulp_pipe_0/pblock_ii_blp_ulp_pipe_0_slr1
                                                                                                                 level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/r.r_pipe/skid_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.174                                            
                         arrival time                           2.823                                            
  -------------------------------------------------------------------
                         slack                                 -0.351                                            

Slack (VIOLATED) :        -0.349ns  (arrival time - required time)
  Source:                 level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/r.r_pipe/skid_buffer_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_39ab_clkwiz_level0_periph_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns - clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.039ns (32.500%)  route 0.081ns (67.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.059ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    0.182ns
  Inter-SLR Compensation: 0.250ns  ((DCD - CCD) * DF)
    Destination Clock Delay (DCD):    3.059ns
    Common Clock Delay      (CCD):    1.390ns
    Derating Factor          (DF):    0.150
  Clock Net Delay (Destination): 1.669ns (routing 0.536ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.058     1.183    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.050     1.233 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.163     1.396    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.413 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, unplaced)     1.292     2.705    boundary                            level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     2.744 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/Q
                         net (fo=2, unplaced)         0.081     2.825    boundary                            level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/r.r_pipe/m_axi_rdata[14]
    SLR Crossing[0->1]   
    SLICE_X177Y292       FDRE                                         r  static         pblock_ii_blp_ulp_pipe_0/pblock_ii_blp_ulp_pipe_0_slr1
                                                                                                             level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/r.r_pipe/skid_buffer_reg[14]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.175     1.314    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.130     1.184 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.187     1.371    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.390 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=24096, routed)       1.669     3.059    static                              level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/r.r_pipe/aclk
    SLR Crossing[0->1]   
    SLICE_X177Y292       FDRE                                         r  static         pblock_ii_blp_ulp_pipe_0/pblock_ii_blp_ulp_pipe_0_slr1
                                                                                                             level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/r.r_pipe/skid_buffer_reg[14]/C
                         clock pessimism             -0.182     2.876                                            
                         inter-SLR compensation       0.250     3.127                                            
    SLICE_X177Y292       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     3.174    static           pblock_ii_blp_ulp_pipe_0/pblock_ii_blp_ulp_pipe_0_slr1
                                                                                                                 level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/r.r_pipe/skid_buffer_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.174                                            
                         arrival time                           2.825                                            
  -------------------------------------------------------------------
                         slack                                 -0.349                                            

Slack (VIOLATED) :        -0.349ns  (arrival time - required time)
  Source:                 level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/r.r_pipe/skid_buffer_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_39ab_clkwiz_level0_periph_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns - clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.039ns (32.500%)  route 0.081ns (67.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.059ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    0.182ns
  Inter-SLR Compensation: 0.250ns  ((DCD - CCD) * DF)
    Destination Clock Delay (DCD):    3.059ns
    Common Clock Delay      (CCD):    1.390ns
    Derating Factor          (DF):    0.150
  Clock Net Delay (Destination): 1.669ns (routing 0.536ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.058     1.183    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.050     1.233 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.163     1.396    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.413 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, unplaced)     1.292     2.705    boundary                            level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     2.744 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/Q
                         net (fo=2, unplaced)         0.081     2.825    boundary                            level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/r.r_pipe/m_axi_rdata[15]
    SLR Crossing[0->1]   
    SLICE_X177Y292       FDRE                                         r  static         pblock_ii_blp_ulp_pipe_0/pblock_ii_blp_ulp_pipe_0_slr1
                                                                                                             level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/r.r_pipe/skid_buffer_reg[15]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.175     1.314    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.130     1.184 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.187     1.371    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.390 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=24096, routed)       1.669     3.059    static                              level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/r.r_pipe/aclk
    SLR Crossing[0->1]   
    SLICE_X177Y292       FDRE                                         r  static         pblock_ii_blp_ulp_pipe_0/pblock_ii_blp_ulp_pipe_0_slr1
                                                                                                             level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/r.r_pipe/skid_buffer_reg[15]/C
                         clock pessimism             -0.182     2.876                                            
                         inter-SLR compensation       0.250     3.127                                            
    SLICE_X177Y292       FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     3.174    static           pblock_ii_blp_ulp_pipe_0/pblock_ii_blp_ulp_pipe_0_slr1
                                                                                                                 level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/r.r_pipe/skid_buffer_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.174                                            
                         arrival time                           2.825                                            
  -------------------------------------------------------------------
                         slack                                 -0.349                                            

Slack (VIOLATED) :        -0.349ns  (arrival time - required time)
  Source:                 level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/r.r_pipe/skid_buffer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_39ab_clkwiz_level0_periph_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns - clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.039ns (32.773%)  route 0.080ns (67.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.058ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    0.182ns
  Inter-SLR Compensation: 0.250ns  ((DCD - CCD) * DF)
    Destination Clock Delay (DCD):    3.058ns
    Common Clock Delay      (CCD):    1.390ns
    Derating Factor          (DF):    0.150
  Clock Net Delay (Destination): 1.668ns (routing 0.536ns, distribution 1.132ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.058     1.183    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.050     1.233 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.163     1.396    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.413 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, unplaced)     1.292     2.705    boundary                            level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     2.744 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/Q
                         net (fo=2, unplaced)         0.080     2.824    boundary                            level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/r.r_pipe/m_axi_rdata[24]
    SLR Crossing[0->1]   
    SLICE_X176Y291       FDRE                                         r  static         pblock_ii_blp_ulp_pipe_0/pblock_ii_blp_ulp_pipe_0_slr1
                                                                                                             level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/r.r_pipe/skid_buffer_reg[24]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.175     1.314    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.130     1.184 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.187     1.371    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.390 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=24096, routed)       1.668     3.058    static                              level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/r.r_pipe/aclk
    SLR Crossing[0->1]   
    SLICE_X176Y291       FDRE                                         r  static         pblock_ii_blp_ulp_pipe_0/pblock_ii_blp_ulp_pipe_0_slr1
                                                                                                             level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/r.r_pipe/skid_buffer_reg[24]/C
                         clock pessimism             -0.182     2.875                                            
                         inter-SLR compensation       0.250     3.126                                            
    SLICE_X176Y291       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     3.173    static           pblock_ii_blp_ulp_pipe_0/pblock_ii_blp_ulp_pipe_0_slr1
                                                                                                                 level0_i/ii_level0_pipe/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst/r.r_pipe/skid_buffer_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.173                                            
                         arrival time                           2.824                                            
  -------------------------------------------------------------------
                         slack                                 -0.349                                            





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_bd_39ab_clkwiz_level0_periph_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     HBM_SNGLBLI_INTF_APB/PCLK  n/a            10.000        20.000      10.000                    level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
Min Period        n/a     MMCME4_ADV/DCLK            n/a            4.000         20.000      16.000     MMCM_X0Y0      level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/DCLK
Min Period        n/a     MMCME4_ADV/DCLK            n/a            4.000         20.000      16.000                    level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/DCLK
Min Period        n/a     MMCME4_ADV/DCLK            n/a            4.000         20.000      16.000                    level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/DCLK
Min Period        n/a     RAMB36E2/CLKARDCLK         n/a            1.569         20.000      18.431                    level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.xpm_memory_spram_inst_0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK         n/a            1.569         20.000      18.431                    level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.xpm_memory_spram_inst_0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK         n/a            1.355         20.000      18.645     RAMB36_X12Y47  level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK         n/a            1.355         20.000      18.645     RAMB18_X13Y80  level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK         n/a            1.355         20.000      18.645     RAMB36_X13Y47  level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK         n/a            1.355         20.000      18.645     RAMB36_X12Y44  level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Slow    HBM_SNGLBLI_INTF_APB/PCLK  n/a            5.000         10.000      5.000                     level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
Low Pulse Width   Fast    HBM_SNGLBLI_INTF_APB/PCLK  n/a            5.000         10.000      5.000                     level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
Low Pulse Width   Slow    MMCME4_ADV/DCLK            n/a            2.000         10.000      8.000      MMCM_X0Y0      level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/DCLK
Low Pulse Width   Fast    MMCME4_ADV/DCLK            n/a            2.000         10.000      8.000      MMCM_X0Y0      level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/DCLK
Low Pulse Width   Slow    MMCME4_ADV/DCLK            n/a            2.000         10.000      8.000                     level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/DCLK
Low Pulse Width   Fast    MMCME4_ADV/DCLK            n/a            2.000         10.000      8.000                     level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/DCLK
Low Pulse Width   Slow    MMCME4_ADV/DCLK            n/a            2.000         10.000      8.000                     level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/DCLK
Low Pulse Width   Fast    MMCME4_ADV/DCLK            n/a            2.000         10.000      8.000                     level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/DCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK         n/a            0.542         10.000      9.458      RAMB36_X12Y47  level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK         n/a            0.542         10.000      9.458      RAMB36_X12Y47  level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
High Pulse Width  Slow    HBM_SNGLBLI_INTF_APB/PCLK  n/a            5.000         10.000      5.000                     level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
High Pulse Width  Fast    HBM_SNGLBLI_INTF_APB/PCLK  n/a            5.000         10.000      5.000                     level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
High Pulse Width  Slow    MMCME4_ADV/DCLK            n/a            2.000         10.000      8.000      MMCM_X0Y0      level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/DCLK
High Pulse Width  Fast    MMCME4_ADV/DCLK            n/a            2.000         10.000      8.000      MMCM_X0Y0      level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/DCLK
High Pulse Width  Slow    MMCME4_ADV/DCLK            n/a            2.000         10.000      8.000                     level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/DCLK
High Pulse Width  Fast    MMCME4_ADV/DCLK            n/a            2.000         10.000      8.000                     level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/DCLK
High Pulse Width  Slow    MMCME4_ADV/DCLK            n/a            2.000         10.000      8.000                     level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/DCLK
High Pulse Width  Fast    MMCME4_ADV/DCLK            n/a            2.000         10.000      8.000                     level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/DCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK         n/a            0.542         10.000      9.458      RAMB36_X12Y47  level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK         n/a            0.542         10.000      9.458      RAMB36_X12Y47  level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  To Clock:  level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       71.285ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       79.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             71.285ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/D
                            (falling edge-triggered cell FDCE clocked by level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns - level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        8.425ns  (logic 1.815ns (21.542%)  route 6.610ns (78.458%))
  Logic Levels:           15  (LUT1=2 LUT2=2 LUT3=3 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.685ns = ( 87.685 - 80.000 ) 
    Source Clock Delay      (SCD):    8.573ns
    Clock Pessimism Removal (CPR):    0.847ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.508ns (routing 0.586ns, distribution 0.922ns)
  Clock Net Delay (Destination): 1.321ns (routing 0.533ns, distribution 0.788ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.925     2.140    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       2.673     5.152    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     5.228 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.809     7.037    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.065 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X5Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.508     8.573    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X178Y66        FDCE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X178Y66        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     8.652 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/Q
                         net (fo=4, routed)           0.121     8.773    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/instr_reg[2]
    SLICE_X178Y67        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.149     8.922 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/user_code_sel_inferred__1/i_/O
                         net (fo=5, routed)           0.176     9.098    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/SEL
    SLICE_X178Y68        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.136     9.234 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_INST_0/O
                         net (fo=1, routed)           0.467     9.701    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift
    SLICE_X178Y93        LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.161     9.862 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_hold_fix/O
                         net (fo=1, routed)           0.555    10.417    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/shift_hold_fix_1_alias
    SLICE_X178Y68        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157    10.574 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/shift_INST_0/O
                         net (fo=37, routed)          0.406    10.980    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X180Y64        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.123    11.103 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=38, routed)          0.471    11.574    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X184Y61        LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.159    11.733 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_bscanid_en[0]_INST_0/O
                         net (fo=71, routed)          1.619    13.352    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/bscan_ext_bscanid_en
    SLICE_X208Y153       LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.091    13.443 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/bscan_ext_tdo_INST_0_i_1/O
                         net (fo=1, routed)           0.357    13.800    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/bscan_ext_tdo_0
    SLICE_X209Y154       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089    13.889 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/bscan_ext_tdo_INST_0/O
                         net (fo=1, routed)           1.092    14.981    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_tdo[1]
    SLICE_X189Y66        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035    15.016 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0_i_3/O
                         net (fo=2, routed)           0.390    15.406    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0_i_3_n_0
    SLICE_X183Y61        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036    15.442 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.149    15.591    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/lut_buffer/inst/tdo_i
    SLICE_X182Y63        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148    15.739 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/lut_buffer/inst/u_tdo/O
                         net (fo=2, routed)           0.222    15.960    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X180Y64        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.125    16.085 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=2, routed)           0.217    16.303    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/tdo
    SLICE_X178Y67        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110    16.413 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_tdo_INST_0/O
                         net (fo=1, routed)           0.264    16.677    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/tdo
    SLICE_X178Y67        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149    16.826 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/dr_tdo_inferred_i_1/O
                         net (fo=1, routed)           0.089    16.915    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/dr_tdo
    SLICE_X178Y67        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.068    16.983 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/tdo_rise_edge_inferred_i_1/O
                         net (fo=1, routed)           0.016    16.999    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/tdo_rise_edge
    SLICE_X178Y67        FDCE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    80.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078    80.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    80.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.732    81.924    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430    82.354 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238    82.592    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.616 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       2.398    85.014    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058    85.072 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.268    86.340    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    86.364 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X5Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.321    87.685    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/REG_O_reg[5]
    SLICE_X178Y67        FDCE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C  (IS_INVERTED)
                         clock pessimism              0.847    88.532                                            
                         clock uncertainty           -0.273    88.259                                            
    SLICE_X178Y67        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    88.284    static           pblock_level0_blp      level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg
  -------------------------------------------------------------------
                         required time                         88.284                                            
                         arrival time                         -16.999                                            
  -------------------------------------------------------------------
                         slack                                 71.285                                            

Slack (MET) :             73.223ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        7.128ns  (logic 1.175ns (16.484%)  route 5.953ns (83.516%))
  Logic Levels:           10  (LUT1=2 LUT2=1 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.465ns = ( 168.465 - 160.000 ) 
    Source Clock Delay      (SCD):    8.580ns = ( 88.580 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.714ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.515ns (routing 0.586ns, distribution 0.929ns)
  Clock Net Delay (Destination): 1.477ns (routing 0.757ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    80.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085    80.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    80.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.925    82.140    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033    82.173 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278    82.451    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    82.479 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       2.673    85.152    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    85.228 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.809    87.037    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    87.065 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X5Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.515    88.580    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X179Y67        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X179Y67        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    88.658 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=35, routed)          0.201    88.860    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/SHIFTDR_O
    SLICE_X178Y68        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.098    88.958 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_INST_0/O
                         net (fo=1, routed)           0.467    89.425    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift
    SLICE_X178Y93        LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.161    89.586 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_hold_fix/O
                         net (fo=1, routed)           0.555    90.141    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/shift_hold_fix_1_alias
    SLICE_X178Y68        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157    90.298 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/shift_INST_0/O
                         net (fo=37, routed)          0.406    90.704    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X180Y64        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.123    90.827 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=38, routed)          0.471    91.298    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X184Y61        LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.159    91.457 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_bscanid_en[0]_INST_0/O
                         net (fo=71, routed)          1.619    93.076    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/bscan_ext_bscanid_en
    SLICE_X208Y153       LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.091    93.167 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/bscan_ext_tdo_INST_0_i_1/O
                         net (fo=1, routed)           0.357    93.524    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/bscan_ext_tdo_0
    SLICE_X209Y154       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089    93.613 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/bscan_ext_tdo_INST_0/O
                         net (fo=1, routed)           1.092    94.705    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_tdo[1]
    SLICE_X189Y66        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035    94.740 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0_i_3/O
                         net (fo=2, routed)           0.390    95.130    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0_i_3_n_0
    SLICE_X183Y61        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036    95.166 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.149    95.315    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/lut_buffer/inst/tdo_i
    SLICE_X182Y63        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148    95.463 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/lut_buffer/inst/u_tdo/O
                         net (fo=2, routed)           0.246    95.708    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X180Y63        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[31]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000   160.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078   160.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114   160.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.732   161.924    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430   162.354 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238   162.592    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   162.616 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       2.398   165.014    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058   165.072 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.268   166.340    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   166.364 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.546   166.910    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   166.989 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux/O
    X6Y1 (CLOCK_ROOT)    net (fo=642, routed)         1.477   168.465    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X180Y63        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[31]/C
                         clock pessimism              0.714   169.180                                            
                         clock uncertainty           -0.273   168.907                                            
    SLICE_X180Y63        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025   168.932    static           pblock_level0_blp      level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[31]
  -------------------------------------------------------------------
                         required time                        168.932                                            
                         arrival time                         -95.708                                            
  -------------------------------------------------------------------
                         slack                                 73.223                                            

Slack (MET) :             73.580ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        6.758ns  (logic 0.991ns (14.664%)  route 5.767ns (85.336%))
  Logic Levels:           8  (LUT1=1 LUT2=1 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.453ns = ( 168.453 - 160.000 ) 
    Source Clock Delay      (SCD):    8.580ns = ( 88.580 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.714ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.515ns (routing 0.586ns, distribution 0.929ns)
  Clock Net Delay (Destination): 1.464ns (routing 0.757ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    80.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085    80.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    80.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.925    82.140    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033    82.173 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278    82.451    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    82.479 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       2.673    85.152    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    85.228 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.809    87.037    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    87.065 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X5Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.515    88.580    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X179Y67        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X179Y67        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    88.658 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=35, routed)          0.201    88.860    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/SHIFTDR_O
    SLICE_X178Y68        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.098    88.958 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_INST_0/O
                         net (fo=1, routed)           0.467    89.425    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift
    SLICE_X178Y93        LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.161    89.586 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_hold_fix/O
                         net (fo=1, routed)           0.555    90.141    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/shift_hold_fix_1_alias
    SLICE_X178Y68        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157    90.298 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/shift_INST_0/O
                         net (fo=37, routed)          0.406    90.704    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X180Y64        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.123    90.827 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=38, routed)          0.471    91.298    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X184Y61        LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.159    91.457 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_bscanid_en[0]_INST_0/O
                         net (fo=71, routed)          1.619    93.076    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/bscan_ext_bscanid_en
    SLICE_X208Y153       LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.091    93.167 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/bscan_ext_tdo_INST_0_i_1/O
                         net (fo=1, routed)           0.357    93.524    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/bscan_ext_tdo_0
    SLICE_X209Y154       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089    93.613 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/bscan_ext_tdo_INST_0/O
                         net (fo=1, routed)           1.092    94.705    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_tdo[1]
    SLICE_X189Y66        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035    94.740 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0_i_3/O
                         net (fo=2, routed)           0.599    95.338    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0_i_3_n_0
    SLICE_X184Y64        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[31]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000   160.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078   160.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114   160.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.732   161.924    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430   162.354 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238   162.592    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   162.616 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       2.398   165.014    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058   165.072 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.268   166.340    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   166.364 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.546   166.910    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   166.989 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux/O
    X6Y1 (CLOCK_ROOT)    net (fo=642, routed)         1.464   168.453    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X184Y64        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[31]/C
                         clock pessimism              0.714   169.167                                            
                         clock uncertainty           -0.273   168.894                                            
    SLICE_X184Y64        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025   168.919    static           pblock_level0_blp      level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[31]
  -------------------------------------------------------------------
                         required time                        168.919                                            
                         arrival time                         -95.338                                            
  -------------------------------------------------------------------
                         slack                                 73.580                                            

Slack (MET) :             74.873ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        5.481ns  (logic 0.793ns (14.469%)  route 4.687ns (85.530%))
  Logic Levels:           6  (LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.567ns = ( 168.567 - 160.000 ) 
    Source Clock Delay      (SCD):    8.580ns = ( 88.580 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.714ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.515ns (routing 0.586ns, distribution 0.929ns)
  Clock Net Delay (Destination): 1.578ns (routing 0.757ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    80.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085    80.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    80.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.925    82.140    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033    82.173 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278    82.451    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    82.479 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       2.673    85.152    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    85.228 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.809    87.037    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    87.065 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X5Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.515    88.580    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X179Y67        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X179Y67        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    88.658 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=35, routed)          0.201    88.860    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/SHIFTDR_O
    SLICE_X178Y68        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.098    88.958 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_INST_0/O
                         net (fo=1, routed)           0.467    89.425    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift
    SLICE_X178Y93        LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.161    89.586 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_hold_fix/O
                         net (fo=1, routed)           0.555    90.141    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/shift_hold_fix_1_alias
    SLICE_X178Y68        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157    90.298 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/shift_INST_0/O
                         net (fo=37, routed)          0.406    90.704    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X180Y64        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.123    90.827 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=38, routed)          0.403    91.230    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X184Y64        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.125    91.355 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.431    92.785    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X223Y94        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051    92.836 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           1.225    94.061    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X220Y104       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000   160.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078   160.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114   160.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.732   161.924    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430   162.354 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238   162.592    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   162.616 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       2.398   165.014    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058   165.072 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.268   166.340    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   166.364 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.546   166.910    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   166.989 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux/O
    X6Y1 (CLOCK_ROOT)    net (fo=642, routed)         1.578   168.567    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/tck
    SLICE_X220Y104       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/C
                         clock pessimism              0.714   169.281                                            
                         clock uncertainty           -0.273   169.008                                            
    SLICE_X220Y104       FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.074   168.934    static           pblock_level0_blp      level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]
  -------------------------------------------------------------------
                         required time                        168.934                                            
                         arrival time                         -94.061                                            
  -------------------------------------------------------------------
                         slack                                 74.873                                            

Slack (MET) :             74.873ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        5.481ns  (logic 0.793ns (14.469%)  route 4.687ns (85.530%))
  Logic Levels:           6  (LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.567ns = ( 168.567 - 160.000 ) 
    Source Clock Delay      (SCD):    8.580ns = ( 88.580 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.714ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.515ns (routing 0.586ns, distribution 0.929ns)
  Clock Net Delay (Destination): 1.578ns (routing 0.757ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    80.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085    80.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    80.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.925    82.140    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033    82.173 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278    82.451    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    82.479 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       2.673    85.152    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    85.228 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.809    87.037    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    87.065 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X5Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.515    88.580    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X179Y67        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X179Y67        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    88.658 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=35, routed)          0.201    88.860    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/SHIFTDR_O
    SLICE_X178Y68        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.098    88.958 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_INST_0/O
                         net (fo=1, routed)           0.467    89.425    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift
    SLICE_X178Y93        LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.161    89.586 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_hold_fix/O
                         net (fo=1, routed)           0.555    90.141    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/shift_hold_fix_1_alias
    SLICE_X178Y68        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157    90.298 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/shift_INST_0/O
                         net (fo=37, routed)          0.406    90.704    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X180Y64        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.123    90.827 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=38, routed)          0.403    91.230    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X184Y64        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.125    91.355 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.431    92.785    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X223Y94        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051    92.836 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           1.225    94.061    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X220Y104       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000   160.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078   160.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114   160.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.732   161.924    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430   162.354 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238   162.592    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   162.616 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       2.398   165.014    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058   165.072 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.268   166.340    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   166.364 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.546   166.910    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   166.989 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux/O
    X6Y1 (CLOCK_ROOT)    net (fo=642, routed)         1.578   168.567    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/tck
    SLICE_X220Y104       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/C
                         clock pessimism              0.714   169.281                                            
                         clock uncertainty           -0.273   169.008                                            
    SLICE_X220Y104       FDRE (Setup_EFF2_SLICEM_C_R)
                                                     -0.074   168.934    static           pblock_level0_blp      level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]
  -------------------------------------------------------------------
                         required time                        168.934                                            
                         arrival time                         -94.061                                            
  -------------------------------------------------------------------
                         slack                                 74.873                                            

Slack (MET) :             74.873ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        5.481ns  (logic 0.793ns (14.469%)  route 4.687ns (85.530%))
  Logic Levels:           6  (LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.567ns = ( 168.567 - 160.000 ) 
    Source Clock Delay      (SCD):    8.580ns = ( 88.580 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.714ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.515ns (routing 0.586ns, distribution 0.929ns)
  Clock Net Delay (Destination): 1.578ns (routing 0.757ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    80.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085    80.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    80.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.925    82.140    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033    82.173 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278    82.451    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    82.479 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       2.673    85.152    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    85.228 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.809    87.037    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    87.065 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X5Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.515    88.580    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X179Y67        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X179Y67        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    88.658 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=35, routed)          0.201    88.860    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/SHIFTDR_O
    SLICE_X178Y68        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.098    88.958 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_INST_0/O
                         net (fo=1, routed)           0.467    89.425    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift
    SLICE_X178Y93        LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.161    89.586 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_hold_fix/O
                         net (fo=1, routed)           0.555    90.141    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/shift_hold_fix_1_alias
    SLICE_X178Y68        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157    90.298 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/shift_INST_0/O
                         net (fo=37, routed)          0.406    90.704    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X180Y64        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.123    90.827 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=38, routed)          0.403    91.230    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X184Y64        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.125    91.355 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.431    92.785    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X223Y94        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051    92.836 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           1.225    94.061    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X220Y104       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000   160.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078   160.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114   160.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.732   161.924    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430   162.354 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238   162.592    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   162.616 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       2.398   165.014    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058   165.072 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.268   166.340    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   166.364 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.546   166.910    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   166.989 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux/O
    X6Y1 (CLOCK_ROOT)    net (fo=642, routed)         1.578   168.567    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/tck
    SLICE_X220Y104       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/C
                         clock pessimism              0.714   169.281                                            
                         clock uncertainty           -0.273   169.008                                            
    SLICE_X220Y104       FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.074   168.934    static           pblock_level0_blp      level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]
  -------------------------------------------------------------------
                         required time                        168.934                                            
                         arrival time                         -94.061                                            
  -------------------------------------------------------------------
                         slack                                 74.873                                            

Slack (MET) :             75.116ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        5.224ns  (logic 0.900ns (17.227%)  route 4.324ns (82.773%))
  Logic Levels:           6  (LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.554ns = ( 168.554 - 160.000 ) 
    Source Clock Delay      (SCD):    8.580ns = ( 88.580 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.714ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.515ns (routing 0.586ns, distribution 0.929ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.757ns, distribution 0.808ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    80.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085    80.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    80.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.925    82.140    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033    82.173 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278    82.451    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    82.479 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       2.673    85.152    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    85.228 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.809    87.037    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    87.065 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X5Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.515    88.580    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X179Y67        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X179Y67        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    88.658 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=35, routed)          0.201    88.860    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/SHIFTDR_O
    SLICE_X178Y68        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.098    88.958 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_INST_0/O
                         net (fo=1, routed)           0.467    89.425    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift
    SLICE_X178Y93        LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.161    89.586 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_hold_fix/O
                         net (fo=1, routed)           0.555    90.141    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/shift_hold_fix_1_alias
    SLICE_X178Y68        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157    90.298 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/shift_INST_0/O
                         net (fo=37, routed)          0.406    90.704    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X180Y64        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.123    90.827 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=38, routed)          0.403    91.230    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X184Y64        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.125    91.355 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.446    92.800    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X223Y94        LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.158    92.958 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.847    93.805    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X219Y100       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000   160.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078   160.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114   160.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.732   161.924    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430   162.354 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238   162.592    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   162.616 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       2.398   165.014    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058   165.072 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.268   166.340    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   166.364 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.546   166.910    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   166.989 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux/O
    X6Y1 (CLOCK_ROOT)    net (fo=642, routed)         1.565   168.554    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/tck
    SLICE_X219Y100       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
                         clock pessimism              0.714   169.268                                            
                         clock uncertainty           -0.273   168.995                                            
    SLICE_X219Y100       FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.074   168.921    static           pblock_level0_blp      level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]
  -------------------------------------------------------------------
                         required time                        168.921                                            
                         arrival time                         -93.805                                            
  -------------------------------------------------------------------
                         slack                                 75.116                                            

Slack (MET) :             75.292ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        5.094ns  (logic 0.815ns (16.000%)  route 4.279ns (84.000%))
  Logic Levels:           6  (LUT1=1 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.585ns = ( 168.585 - 160.000 ) 
    Source Clock Delay      (SCD):    8.580ns = ( 88.580 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.714ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.515ns (routing 0.586ns, distribution 0.929ns)
  Clock Net Delay (Destination): 1.597ns (routing 0.757ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    80.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085    80.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    80.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.925    82.140    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033    82.173 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278    82.451    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    82.479 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       2.673    85.152    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    85.228 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.809    87.037    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    87.065 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X5Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.515    88.580    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X179Y67        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X179Y67        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    88.658 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=35, routed)          0.201    88.860    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/SHIFTDR_O
    SLICE_X178Y68        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.098    88.958 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_INST_0/O
                         net (fo=1, routed)           0.467    89.425    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift
    SLICE_X178Y93        LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.161    89.586 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_hold_fix/O
                         net (fo=1, routed)           0.555    90.141    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/shift_hold_fix_1_alias
    SLICE_X178Y68        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157    90.298 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/shift_INST_0/O
                         net (fo=37, routed)          0.406    90.704    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X180Y64        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.123    90.827 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=38, routed)          0.403    91.230    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X184Y64        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.125    91.355 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.431    92.785    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X223Y94        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073    92.858 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.816    93.674    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X223Y94        FDCE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000   160.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078   160.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114   160.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.732   161.924    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430   162.354 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238   162.592    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   162.616 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       2.398   165.014    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058   165.072 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.268   166.340    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   166.364 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.546   166.910    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   166.989 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux/O
    X6Y1 (CLOCK_ROOT)    net (fo=642, routed)         1.597   168.585    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/tck
    SLICE_X223Y94        FDCE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.714   169.300                                            
                         clock uncertainty           -0.273   169.026                                            
    SLICE_X223Y94        FDCE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060   168.966    static           pblock_level0_blp      level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                        168.966                                            
                         arrival time                         -93.674                                            
  -------------------------------------------------------------------
                         slack                                 75.292                                            

Slack (MET) :             75.292ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        5.094ns  (logic 0.815ns (16.000%)  route 4.279ns (84.000%))
  Logic Levels:           6  (LUT1=1 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.585ns = ( 168.585 - 160.000 ) 
    Source Clock Delay      (SCD):    8.580ns = ( 88.580 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.714ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.515ns (routing 0.586ns, distribution 0.929ns)
  Clock Net Delay (Destination): 1.597ns (routing 0.757ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    80.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085    80.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    80.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.925    82.140    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033    82.173 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278    82.451    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    82.479 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       2.673    85.152    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    85.228 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.809    87.037    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    87.065 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X5Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.515    88.580    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X179Y67        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X179Y67        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    88.658 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=35, routed)          0.201    88.860    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/SHIFTDR_O
    SLICE_X178Y68        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.098    88.958 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_INST_0/O
                         net (fo=1, routed)           0.467    89.425    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift
    SLICE_X178Y93        LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.161    89.586 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_hold_fix/O
                         net (fo=1, routed)           0.555    90.141    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/shift_hold_fix_1_alias
    SLICE_X178Y68        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157    90.298 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/shift_INST_0/O
                         net (fo=37, routed)          0.406    90.704    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X180Y64        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.123    90.827 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=38, routed)          0.403    91.230    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X184Y64        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.125    91.355 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.431    92.785    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X223Y94        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073    92.858 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.816    93.674    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X223Y94        FDCE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000   160.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078   160.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114   160.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.732   161.924    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430   162.354 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238   162.592    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   162.616 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       2.398   165.014    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058   165.072 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.268   166.340    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   166.364 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.546   166.910    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   166.989 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux/O
    X6Y1 (CLOCK_ROOT)    net (fo=642, routed)         1.597   168.585    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/tck
    SLICE_X223Y94        FDCE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.714   169.300                                            
                         clock uncertainty           -0.273   169.026                                            
    SLICE_X223Y94        FDCE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.060   168.966    static           pblock_level0_blp      level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                        168.966                                            
                         arrival time                         -93.674                                            
  -------------------------------------------------------------------
                         slack                                 75.292                                            

Slack (MET) :             75.292ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        5.094ns  (logic 0.815ns (16.000%)  route 4.279ns (84.000%))
  Logic Levels:           6  (LUT1=1 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.585ns = ( 168.585 - 160.000 ) 
    Source Clock Delay      (SCD):    8.580ns = ( 88.580 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.714ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.515ns (routing 0.586ns, distribution 0.929ns)
  Clock Net Delay (Destination): 1.597ns (routing 0.757ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    80.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085    80.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    80.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.925    82.140    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033    82.173 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278    82.451    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    82.479 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       2.673    85.152    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    85.228 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.809    87.037    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    87.065 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X5Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.515    88.580    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X179Y67        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X179Y67        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    88.658 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=35, routed)          0.201    88.860    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/SHIFTDR_O
    SLICE_X178Y68        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.098    88.958 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_INST_0/O
                         net (fo=1, routed)           0.467    89.425    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift
    SLICE_X178Y93        LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.161    89.586 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_hold_fix/O
                         net (fo=1, routed)           0.555    90.141    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/shift_hold_fix_1_alias
    SLICE_X178Y68        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157    90.298 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/shift_INST_0/O
                         net (fo=37, routed)          0.406    90.704    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X180Y64        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.123    90.827 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=38, routed)          0.403    91.230    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X184Y64        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.125    91.355 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.431    92.785    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X223Y94        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073    92.858 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.816    93.674    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X223Y94        FDCE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000   160.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078   160.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114   160.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.732   161.924    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430   162.354 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238   162.592    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   162.616 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       2.398   165.014    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058   165.072 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.268   166.340    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   166.364 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.546   166.910    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   166.989 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux/O
    X6Y1 (CLOCK_ROOT)    net (fo=642, routed)         1.597   168.585    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/tck
    SLICE_X223Y94        FDCE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.714   169.300                                            
                         clock uncertainty           -0.273   169.026                                            
    SLICE_X223Y94        FDCE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.060   168.966    static           pblock_level0_blp      level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                        168.966                                            
                         arrival time                         -93.674                                            
  -------------------------------------------------------------------
                         slack                                 75.292                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.903ns
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Net Delay (Source):      1.000ns (routing 0.449ns, distribution 0.551ns)
  Clock Net Delay (Destination): 1.130ns (routing 0.499ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.058     1.183    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.050     1.233 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.163     1.396    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.413 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       1.472     2.885    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.923 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.931     3.854    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.871 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.334     4.205    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     4.257 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux/O
    X6Y1 (CLOCK_ROOT)    net (fo=642, routed)         1.000     5.257    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X223Y110       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X223Y110       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     5.296 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/Q
                         net (fo=1, routed)           0.033     5.329    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[10]
    SLICE_X223Y110       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.175     1.314    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.130     1.184 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.187     1.371    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.390 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       1.650     3.040    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.050     3.090 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.234     4.325    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     4.344 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.368     4.712    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     4.773 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux/O
    X6Y1 (CLOCK_ROOT)    net (fo=642, routed)         1.130     5.903    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X223Y110       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/C
                         clock pessimism             -0.640     5.263                                            
    SLICE_X223Y110       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     5.310    static           pblock_level0_blp      level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -5.310                                            
                         arrival time                           5.329                                            
  -------------------------------------------------------------------
                         slack                                  0.019                                            

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP/I
                            (rising edge-triggered cell RAMD32 clocked by level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.058ns (29.156%)  route 0.141ns (70.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.660ns
    Source Clock Delay      (SCD):    8.649ns
    Clock Pessimism Removal (CPR):    0.889ns
  Clock Net Delay (Source):      1.660ns (routing 0.757ns, distribution 0.903ns)
  Clock Net Delay (Destination): 1.903ns (routing 0.830ns, distribution 1.073ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.732     1.924    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       2.398     5.014    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     5.072 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.268     6.340    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.364 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.546     6.910    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     6.989 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux/O
    X6Y1 (CLOCK_ROOT)    net (fo=642, routed)         1.660     8.649    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/tck
    SLICE_X226Y128       FDCE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X226Y128       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     8.707 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=3, routed)           0.141     8.847    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/D
    SLICE_X227Y129       RAMD32                                       r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP/I
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.925     2.140    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       2.673     5.152    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     5.228 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.809     7.037    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.065 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.600     7.665    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     7.757 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux/O
    X6Y1 (CLOCK_ROOT)    net (fo=642, routed)         1.903     9.660    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X227Y129       RAMD32                                       r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP/CLK
                         clock pessimism             -0.889     8.771                                            
    SLICE_X227Y129       RAMD32 (Hold_H6LUT_SLICEM_CLK_I)
                                                      0.056     8.827    static           pblock_level0_blp      level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP
  -------------------------------------------------------------------
                         required time                         -8.827                                            
                         arrival time                           8.847                                            
  -------------------------------------------------------------------
                         slack                                  0.021                                            

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.288ns
    Source Clock Delay      (SCD):    4.702ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Net Delay (Source):      0.832ns (routing 0.317ns, distribution 0.515ns)
  Clock Net Delay (Destination): 0.944ns (routing 0.352ns, distribution 0.592ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.058     1.183    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.050     1.233 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.163     1.396    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.413 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       1.472     2.885    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.923 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.931     3.854    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.871 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X5Y1 (CLOCK_ROOT)    net (fo=60, routed)          0.832     4.702    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[31]_0
    SLICE_X178Y64        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X178Y64        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     4.741 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[29]/Q
                         net (fo=1, routed)           0.035     4.776    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg[29]
    SLICE_X178Y64        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.175     1.314    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.130     1.184 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.187     1.371    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.390 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       1.650     3.040    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.050     3.090 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.234     4.325    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     4.344 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X5Y1 (CLOCK_ROOT)    net (fo=60, routed)          0.944     5.288    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[31]_0
    SLICE_X178Y64        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[28]/C
                         clock pessimism             -0.580     4.708                                            
    SLICE_X178Y64        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     4.755    static           pblock_level0_blp      level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -4.755                                            
                         arrival time                           4.776                                            
  -------------------------------------------------------------------
                         slack                                  0.021                                            

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.060ns (35.378%)  route 0.110ns (64.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.423ns
    Source Clock Delay      (SCD):    8.460ns
    Clock Pessimism Removal (CPR):    0.878ns
  Clock Net Delay (Source):      1.471ns (routing 0.757ns, distribution 0.714ns)
  Clock Net Delay (Destination): 1.666ns (routing 0.830ns, distribution 0.836ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.732     1.924    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       2.398     5.014    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     5.072 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.268     6.340    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.364 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.546     6.910    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     6.989 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux/O
    X6Y1 (CLOCK_ROOT)    net (fo=642, routed)         1.471     8.460    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X186Y62        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[14]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X186Y62        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     8.520 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[14]/Q
                         net (fo=2, routed)           0.110     8.629    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[14]
    SLICE_X185Y62        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[13]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.925     2.140    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       2.673     5.152    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     5.228 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.809     7.037    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.065 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.600     7.665    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     7.757 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux/O
    X6Y1 (CLOCK_ROOT)    net (fo=642, routed)         1.666     9.423    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X185Y62        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[13]/C
                         clock pessimism             -0.878     8.545                                            
    SLICE_X185Y62        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     8.607    static           pblock_level0_blp      level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[13]
  -------------------------------------------------------------------
                         required time                         -8.607                                            
                         arrival time                           8.629                                            
  -------------------------------------------------------------------
                         slack                                  0.022                                            

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.084ns  (logic 0.039ns (46.429%)  route 0.045ns (53.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.890ns
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Net Delay (Source):      0.986ns (routing 0.449ns, distribution 0.537ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.499ns, distribution 0.618ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.058     1.183    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.050     1.233 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.163     1.396    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.413 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       1.472     2.885    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.923 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.931     3.854    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.871 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.334     4.205    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     4.257 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux/O
    X6Y1 (CLOCK_ROOT)    net (fo=642, routed)         0.986     5.242    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/tck
    SLICE_X223Y94        FDCE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X223Y94        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     5.281 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.045     5.326    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X223Y94        FDCE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.175     1.314    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.130     1.184 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.187     1.371    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.390 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       1.650     3.040    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.050     3.090 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.234     4.325    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     4.344 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.368     4.712    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     4.773 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux/O
    X6Y1 (CLOCK_ROOT)    net (fo=642, routed)         1.117     5.890    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/tck
    SLICE_X223Y94        FDCE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism             -0.632     5.258                                            
    SLICE_X223Y94        FDCE (Hold_FFF_SLICEL_C_D)
                                                      0.046     5.304    static           pblock_level0_blp      level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         -5.304                                            
                         arrival time                           5.326                                            
  -------------------------------------------------------------------
                         slack                                  0.022                                            

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.076ns  (logic 0.039ns (51.531%)  route 0.037ns (48.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.928ns
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Net Delay (Source):      1.024ns (routing 0.449ns, distribution 0.575ns)
  Clock Net Delay (Destination): 1.155ns (routing 0.499ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.058     1.183    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.050     1.233 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.163     1.396    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.413 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       1.472     2.885    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.923 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.931     3.854    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.871 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.334     4.205    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     4.257 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux/O
    X6Y1 (CLOCK_ROOT)    net (fo=642, routed)         1.024     5.280    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/tck
    SLICE_X226Y132       FDCE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X226Y132       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     5.319 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.037     5.356    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/fifo_din[7]
    SLICE_X226Y132       FDCE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.175     1.314    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.130     1.184 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.187     1.371    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.390 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       1.650     3.040    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.050     3.090 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.234     4.325    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     4.344 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.368     4.712    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     4.773 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux/O
    X6Y1 (CLOCK_ROOT)    net (fo=642, routed)         1.155     5.928    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/tck
    SLICE_X226Y132       FDCE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                         clock pessimism             -0.642     5.286                                            
    SLICE_X226Y132       FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     5.333    static           pblock_level0_blp      level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.333                                            
                         arrival time                           5.356                                            
  -------------------------------------------------------------------
                         slack                                  0.023                                            

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/I
                            (rising edge-triggered cell RAMD32 clocked by level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.059ns (29.074%)  route 0.144ns (70.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.659ns
    Source Clock Delay      (SCD):    8.650ns
    Clock Pessimism Removal (CPR):    0.889ns
  Clock Net Delay (Source):      1.662ns (routing 0.757ns, distribution 0.905ns)
  Clock Net Delay (Destination): 1.902ns (routing 0.830ns, distribution 1.072ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.732     1.924    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       2.398     5.014    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     5.072 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.268     6.340    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.364 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.546     6.910    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     6.989 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux/O
    X6Y1 (CLOCK_ROOT)    net (fo=642, routed)         1.662     8.650    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/tck
    SLICE_X226Y132       FDCE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X226Y132       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     8.709 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.144     8.853    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DID1
    SLICE_X227Y131       RAMD32                                       r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/I
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.925     2.140    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       2.673     5.152    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     5.228 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.809     7.037    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.065 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.600     7.665    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     7.757 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux/O
    X6Y1 (CLOCK_ROOT)    net (fo=642, routed)         1.902     9.659    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X227Y131       RAMD32                                       r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
                         clock pessimism             -0.889     8.770                                            
    SLICE_X227Y131       RAMD32 (Hold_D6LUT_SLICEM_CLK_I)
                                                      0.059     8.829    static           pblock_level0_blp      level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -8.829                                            
                         arrival time                           8.853                                            
  -------------------------------------------------------------------
                         slack                                  0.024                                            

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.204%)  route 0.039ns (49.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.929ns
    Source Clock Delay      (SCD):    5.281ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Net Delay (Source):      1.024ns (routing 0.449ns, distribution 0.575ns)
  Clock Net Delay (Destination): 1.156ns (routing 0.499ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.058     1.183    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.050     1.233 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.163     1.396    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.413 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       1.472     2.885    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.923 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.931     3.854    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.871 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.334     4.205    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     4.257 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux/O
    X6Y1 (CLOCK_ROOT)    net (fo=642, routed)         1.024     5.281    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/tck
    SLICE_X226Y128       FDCE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X226Y128       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     5.320 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=3, routed)           0.039     5.358    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/fifo_din[14]
    SLICE_X226Y128       FDCE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.175     1.314    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.130     1.184 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.187     1.371    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.390 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       1.650     3.040    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.050     3.090 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.234     4.325    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     4.344 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.368     4.712    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     4.773 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux/O
    X6Y1 (CLOCK_ROOT)    net (fo=642, routed)         1.156     5.929    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/tck
    SLICE_X226Y128       FDCE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                         clock pessimism             -0.642     5.287                                            
    SLICE_X226Y128       FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     5.334    static           pblock_level0_blp      level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]
  -------------------------------------------------------------------
                         required time                         -5.334                                            
                         arrival time                           5.358                                            
  -------------------------------------------------------------------
                         slack                                  0.025                                            

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.bscanid_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.bscanid_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.037ns (47.436%)  route 0.041ns (52.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.807ns
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Net Delay (Source):      0.912ns (routing 0.449ns, distribution 0.463ns)
  Clock Net Delay (Destination): 1.034ns (routing 0.499ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.058     1.183    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.050     1.233 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.163     1.396    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.413 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       1.472     2.885    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.923 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.931     3.854    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.871 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.334     4.205    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     4.257 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux/O
    X6Y1 (CLOCK_ROOT)    net (fo=642, routed)         0.912     5.169    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/bscan_ext_tck
    SLICE_X180Y64        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.bscanid_reg[24]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X180Y64        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     5.206 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.bscanid_reg[24]/Q
                         net (fo=1, routed)           0.041     5.247    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/bscanid[24]
    SLICE_X180Y64        FDSE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.bscanid_reg[23]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.175     1.314    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.130     1.184 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.187     1.371    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.390 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       1.650     3.040    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.050     3.090 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.234     4.325    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     4.344 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.368     4.712    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     4.773 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux/O
    X6Y1 (CLOCK_ROOT)    net (fo=642, routed)         1.034     5.807    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/bscan_ext_tck
    SLICE_X180Y64        FDSE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.bscanid_reg[23]/C
                         clock pessimism             -0.632     5.175                                            
    SLICE_X180Y64        FDSE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     5.222    static           pblock_level0_blp      level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.bscanid_reg[23]
  -------------------------------------------------------------------
                         required time                         -5.222                                            
                         arrival time                           5.247                                            
  -------------------------------------------------------------------
                         slack                                  0.025                                            

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.037ns (47.436%)  route 0.041ns (52.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.807ns
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Net Delay (Source):      0.912ns (routing 0.449ns, distribution 0.463ns)
  Clock Net Delay (Destination): 1.034ns (routing 0.499ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.058     1.183    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.050     1.233 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.163     1.396    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.413 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       1.472     2.885    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.923 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.931     3.854    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.871 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.334     4.205    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     4.257 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux/O
    X6Y1 (CLOCK_ROOT)    net (fo=642, routed)         0.912     5.168    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X179Y63        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[20]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X179Y63        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     5.205 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[20]/Q
                         net (fo=2, routed)           0.041     5.246    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[20]
    SLICE_X179Y63        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[19]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.175     1.314    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.130     1.184 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.187     1.371    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.390 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       1.650     3.040    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.050     3.090 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.234     4.325    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     4.344 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.368     4.712    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     4.773 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux/O
    X6Y1 (CLOCK_ROOT)    net (fo=642, routed)         1.034     5.807    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X179Y63        FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[19]/C
                         clock pessimism             -0.633     5.174                                            
    SLICE_X179Y63        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     5.221    static           pblock_level0_blp      level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[19]
  -------------------------------------------------------------------
                         required time                         -5.221                                            
                         arrival time                           5.246                                            
  -------------------------------------------------------------------
                         slack                                  0.025                                            





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
Waveform(ns):       { 0.000 80.000 }
Period(ns):         160.000
Sources:            { level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I     n/a            1.290         160.000     158.710    BUFGCE_X0Y28    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     BUFGCTRL/I0  n/a            1.290         160.000     158.710    BUFGCTRL_X0Y8   level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux/I0
Min Period        n/a     BUFGCE/I     n/a            1.290         160.000     158.710    BUFGCE_X0Y31    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
Min Period        n/a     RAMD32/CLK   n/a            1.064         160.000     158.936    SLICE_X227Y131  level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK   n/a            1.064         160.000     158.936    SLICE_X227Y131  level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK   n/a            1.064         160.000     158.936    SLICE_X227Y131  level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK   n/a            1.064         160.000     158.936    SLICE_X227Y131  level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK   n/a            1.064         160.000     158.936    SLICE_X227Y131  level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK   n/a            1.064         160.000     158.936    SLICE_X227Y131  level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK   n/a            1.064         160.000     158.936    SLICE_X227Y131  level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            0.532         80.000      79.468     SLICE_X227Y131  level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            0.532         80.000      79.468     SLICE_X227Y131  level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            0.532         80.000      79.468     SLICE_X227Y131  level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            0.532         80.000      79.468     SLICE_X227Y131  level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            0.532         80.000      79.468     SLICE_X227Y131  level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            0.532         80.000      79.468     SLICE_X227Y131  level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            0.532         80.000      79.468     SLICE_X227Y131  level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            0.532         80.000      79.468     SLICE_X227Y131  level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            0.532         80.000      79.468     SLICE_X227Y131  level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            0.532         80.000      79.468     SLICE_X227Y131  level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            0.532         80.000      79.468     SLICE_X227Y131  level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            0.532         80.000      79.468     SLICE_X227Y131  level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            0.532         80.000      79.468     SLICE_X227Y131  level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            0.532         80.000      79.468     SLICE_X227Y131  level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            0.532         80.000      79.468     SLICE_X227Y131  level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            0.532         80.000      79.468     SLICE_X227Y131  level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            0.532         80.000      79.468     SLICE_X227Y131  level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            0.532         80.000      79.468     SLICE_X227Y131  level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            0.532         80.000      79.468     SLICE_X227Y131  level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            0.532         80.000      79.468     SLICE_X227Y131  level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
  To Clock:  level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O

Setup :            0  Failing Endpoints,  Worst Slack       77.773ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       79.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.773ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O rise@160.000ns - level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O fall@80.000ns)
  Data Path Delay:        1.932ns  (logic 0.267ns (13.820%)  route 1.665ns (86.180%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.434ns = ( 171.434 - 160.000 ) 
    Source Clock Delay      (SCD):    14.203ns = ( 94.203 - 80.000 ) 
    Clock Pessimism Removal (CPR):    2.722ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.935ns (routing 1.002ns, distribution 0.933ns)
  Clock Net Delay (Destination): 1.799ns (routing 0.913ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O fall edge)
                                                     80.000    80.000 f                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    80.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085    80.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    80.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.925    82.140    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033    82.173 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278    82.451    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    82.479 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       2.673    85.152    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    85.228 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.809    87.037    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    87.065 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.600    87.665    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092    87.757 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux/O
                         net (fo=642, routed)         1.667    89.425    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X179Y66        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    89.502 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.530    90.032    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X180Y67        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090    90.122 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.098    90.220    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X180Y66        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.091    90.311 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0/O
                         net (fo=2, routed)           1.412    91.723    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_drck
    SLICE_X117Y91        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124    91.847 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0/O
                         net (fo=1, routed)           0.393    92.240    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/bscan_ext_drck
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    92.268 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X6Y2 (CLOCK_ROOT)    net (fo=380, routed)         1.935    94.203    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X211Y154       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X211Y154       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    94.282 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=2, routed)           0.047    94.329    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X211Y154       LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.090    94.419 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_1_INST_0/O
                         net (fo=16, routed)          1.299    95.718    static                              level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X231Y220       LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.098    95.816 r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.319    96.135    static                              level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[2]
    SLICE_X231Y220       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O rise edge)
                                                    160.000   160.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000   160.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078   160.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114   160.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.732   161.924    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430   162.354 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238   162.592    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   162.616 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       2.398   165.014    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058   165.072 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.268   166.340    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   166.364 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          1.321   167.684    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/REG_O_reg[5]
    SLICE_X178Y68        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.066   167.750 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP//i_/O
                         net (fo=1, routed)           0.187   167.937    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_drck
    SLICE_X178Y69        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.063   168.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/drck_INST_0/O
                         net (fo=1, routed)           0.193   168.193    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_drck
    SLICE_X180Y66        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.082   168.275 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0/O
                         net (fo=2, routed)           0.964   169.240    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_drck
    SLICE_X117Y91        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.082   169.322 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0/O
                         net (fo=1, routed)           0.289   169.611    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/bscan_ext_drck
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   169.635 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X6Y2 (CLOCK_ROOT)    net (fo=380, routed)         1.799   171.434    static                              level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X231Y220       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              2.722   174.156                                            
                         clock uncertainty           -0.273   173.883                                            
    SLICE_X231Y220       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025   173.908    static           pblock_level0_blp      level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                        173.908                                            
                         arrival time                         -96.135                                            
  -------------------------------------------------------------------
                         slack                                 77.773                                            

Slack (MET) :             77.779ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O rise@160.000ns - level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O fall@80.000ns)
  Data Path Delay:        1.922ns  (logic 0.292ns (15.192%)  route 1.630ns (84.808%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.430ns = ( 171.430 - 160.000 ) 
    Source Clock Delay      (SCD):    14.203ns = ( 94.203 - 80.000 ) 
    Clock Pessimism Removal (CPR):    2.722ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.935ns (routing 1.002ns, distribution 0.933ns)
  Clock Net Delay (Destination): 1.795ns (routing 0.913ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O fall edge)
                                                     80.000    80.000 f                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    80.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085    80.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    80.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.925    82.140    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033    82.173 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278    82.451    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    82.479 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       2.673    85.152    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    85.228 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.809    87.037    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    87.065 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.600    87.665    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092    87.757 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux/O
                         net (fo=642, routed)         1.667    89.425    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X179Y66        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    89.502 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.530    90.032    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X180Y67        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090    90.122 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.098    90.220    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X180Y66        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.091    90.311 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0/O
                         net (fo=2, routed)           1.412    91.723    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_drck
    SLICE_X117Y91        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124    91.847 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0/O
                         net (fo=1, routed)           0.393    92.240    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/bscan_ext_drck
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    92.268 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X6Y2 (CLOCK_ROOT)    net (fo=380, routed)         1.935    94.203    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X211Y154       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X211Y154       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    94.282 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=2, routed)           0.047    94.329    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X211Y154       LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.090    94.419 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_1_INST_0/O
                         net (fo=16, routed)          1.532    95.951    static                              level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X231Y217       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.123    96.074 r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.051    96.125    static                              level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[4]
    SLICE_X231Y217       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O rise edge)
                                                    160.000   160.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000   160.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078   160.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114   160.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.732   161.924    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430   162.354 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238   162.592    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   162.616 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       2.398   165.014    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058   165.072 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.268   166.340    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   166.364 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          1.321   167.684    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/REG_O_reg[5]
    SLICE_X178Y68        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.066   167.750 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP//i_/O
                         net (fo=1, routed)           0.187   167.937    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_drck
    SLICE_X178Y69        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.063   168.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/drck_INST_0/O
                         net (fo=1, routed)           0.193   168.193    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_drck
    SLICE_X180Y66        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.082   168.275 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0/O
                         net (fo=2, routed)           0.964   169.240    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_drck
    SLICE_X117Y91        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.082   169.322 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0/O
                         net (fo=1, routed)           0.289   169.611    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/bscan_ext_drck
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   169.635 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X6Y2 (CLOCK_ROOT)    net (fo=380, routed)         1.795   171.430    static                              level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X231Y217       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              2.722   174.152                                            
                         clock uncertainty           -0.273   173.879                                            
    SLICE_X231Y217       FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025   173.904    static           pblock_level0_blp      level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                        173.904                                            
                         arrival time                         -96.125                                            
  -------------------------------------------------------------------
                         slack                                 77.779                                            

Slack (MET) :             77.792ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O rise@160.000ns - level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O fall@80.000ns)
  Data Path Delay:        1.909ns  (logic 0.235ns (12.312%)  route 1.674ns (87.688%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.430ns = ( 171.430 - 160.000 ) 
    Source Clock Delay      (SCD):    14.203ns = ( 94.203 - 80.000 ) 
    Clock Pessimism Removal (CPR):    2.722ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.935ns (routing 1.002ns, distribution 0.933ns)
  Clock Net Delay (Destination): 1.795ns (routing 0.913ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O fall edge)
                                                     80.000    80.000 f                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    80.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085    80.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    80.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.925    82.140    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033    82.173 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278    82.451    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    82.479 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       2.673    85.152    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    85.228 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.809    87.037    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    87.065 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.600    87.665    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092    87.757 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux/O
                         net (fo=642, routed)         1.667    89.425    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X179Y66        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    89.502 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.530    90.032    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X180Y67        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090    90.122 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.098    90.220    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X180Y66        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.091    90.311 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0/O
                         net (fo=2, routed)           1.412    91.723    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_drck
    SLICE_X117Y91        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124    91.847 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0/O
                         net (fo=1, routed)           0.393    92.240    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/bscan_ext_drck
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    92.268 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X6Y2 (CLOCK_ROOT)    net (fo=380, routed)         1.935    94.203    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X211Y154       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X211Y154       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    94.282 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=2, routed)           0.047    94.329    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X211Y154       LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.090    94.419 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_1_INST_0/O
                         net (fo=16, routed)          1.347    95.766    static                              level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X231Y218       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.066    95.832 r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.280    96.112    static                              level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[3]
    SLICE_X231Y217       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O rise edge)
                                                    160.000   160.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000   160.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078   160.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114   160.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.732   161.924    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430   162.354 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238   162.592    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   162.616 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       2.398   165.014    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058   165.072 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.268   166.340    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   166.364 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          1.321   167.684    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/REG_O_reg[5]
    SLICE_X178Y68        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.066   167.750 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP//i_/O
                         net (fo=1, routed)           0.187   167.937    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_drck
    SLICE_X178Y69        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.063   168.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/drck_INST_0/O
                         net (fo=1, routed)           0.193   168.193    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_drck
    SLICE_X180Y66        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.082   168.275 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0/O
                         net (fo=2, routed)           0.964   169.240    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_drck
    SLICE_X117Y91        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.082   169.322 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0/O
                         net (fo=1, routed)           0.289   169.611    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/bscan_ext_drck
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   169.635 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X6Y2 (CLOCK_ROOT)    net (fo=380, routed)         1.795   171.430    static                              level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X231Y217       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              2.722   174.152                                            
                         clock uncertainty           -0.273   173.879                                            
    SLICE_X231Y217       FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025   173.904    static           pblock_level0_blp      level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                        173.904                                            
                         arrival time                         -96.112                                            
  -------------------------------------------------------------------
                         slack                                 77.792                                            

Slack (MET) :             77.871ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O rise@160.000ns - level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O fall@80.000ns)
  Data Path Delay:        1.830ns  (logic 0.259ns (14.152%)  route 1.571ns (85.848%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.430ns = ( 171.430 - 160.000 ) 
    Source Clock Delay      (SCD):    14.203ns = ( 94.203 - 80.000 ) 
    Clock Pessimism Removal (CPR):    2.722ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.935ns (routing 1.002ns, distribution 0.933ns)
  Clock Net Delay (Destination): 1.795ns (routing 0.913ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O fall edge)
                                                     80.000    80.000 f                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    80.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085    80.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    80.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.925    82.140    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033    82.173 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278    82.451    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    82.479 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       2.673    85.152    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    85.228 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.809    87.037    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    87.065 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.600    87.665    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092    87.757 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux/O
                         net (fo=642, routed)         1.667    89.425    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X179Y66        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    89.502 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.530    90.032    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X180Y67        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090    90.122 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.098    90.220    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X180Y66        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.091    90.311 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0/O
                         net (fo=2, routed)           1.412    91.723    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_drck
    SLICE_X117Y91        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124    91.847 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0/O
                         net (fo=1, routed)           0.393    92.240    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/bscan_ext_drck
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    92.268 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X6Y2 (CLOCK_ROOT)    net (fo=380, routed)         1.935    94.203    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X211Y154       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X211Y154       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    94.282 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=2, routed)           0.047    94.329    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X211Y154       LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.090    94.419 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_1_INST_0/O
                         net (fo=16, routed)          1.473    95.892    static                              level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X231Y217       LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090    95.982 r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.051    96.033    static                              level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[1]
    SLICE_X231Y217       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O rise edge)
                                                    160.000   160.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000   160.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078   160.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114   160.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.732   161.924    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430   162.354 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238   162.592    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   162.616 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       2.398   165.014    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058   165.072 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.268   166.340    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   166.364 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          1.321   167.684    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/REG_O_reg[5]
    SLICE_X178Y68        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.066   167.750 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP//i_/O
                         net (fo=1, routed)           0.187   167.937    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_drck
    SLICE_X178Y69        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.063   168.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/drck_INST_0/O
                         net (fo=1, routed)           0.193   168.193    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_drck
    SLICE_X180Y66        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.082   168.275 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0/O
                         net (fo=2, routed)           0.964   169.240    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_drck
    SLICE_X117Y91        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.082   169.322 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0/O
                         net (fo=1, routed)           0.289   169.611    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/bscan_ext_drck
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   169.635 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X6Y2 (CLOCK_ROOT)    net (fo=380, routed)         1.795   171.430    static                              level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X231Y217       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              2.722   174.152                                            
                         clock uncertainty           -0.273   173.879                                            
    SLICE_X231Y217       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025   173.904    static           pblock_level0_blp      level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                        173.904                                            
                         arrival time                         -96.033                                            
  -------------------------------------------------------------------
                         slack                                 77.871                                            

Slack (MET) :             77.876ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O rise@160.000ns - level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O fall@80.000ns)
  Data Path Delay:        1.825ns  (logic 0.258ns (14.136%)  route 1.567ns (85.864%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.430ns = ( 171.430 - 160.000 ) 
    Source Clock Delay      (SCD):    14.203ns = ( 94.203 - 80.000 ) 
    Clock Pessimism Removal (CPR):    2.722ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.935ns (routing 1.002ns, distribution 0.933ns)
  Clock Net Delay (Destination): 1.795ns (routing 0.913ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O fall edge)
                                                     80.000    80.000 f                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    80.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085    80.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    80.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.925    82.140    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033    82.173 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278    82.451    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    82.479 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       2.673    85.152    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    85.228 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.809    87.037    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    87.065 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.600    87.665    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092    87.757 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux/O
                         net (fo=642, routed)         1.667    89.425    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X179Y66        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    89.502 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.530    90.032    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X180Y67        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090    90.122 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.098    90.220    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X180Y66        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.091    90.311 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0/O
                         net (fo=2, routed)           1.412    91.723    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_drck
    SLICE_X117Y91        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124    91.847 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0/O
                         net (fo=1, routed)           0.393    92.240    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/bscan_ext_drck
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    92.268 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X6Y2 (CLOCK_ROOT)    net (fo=380, routed)         1.935    94.203    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X211Y154       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X211Y154       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    94.282 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=2, routed)           0.047    94.329    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X211Y154       LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.090    94.419 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_1_INST_0/O
                         net (fo=16, routed)          1.472    95.891    static                              level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X231Y217       LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089    95.980 r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.048    96.028    static                              level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[6]
    SLICE_X231Y217       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O rise edge)
                                                    160.000   160.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000   160.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078   160.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114   160.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.732   161.924    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430   162.354 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238   162.592    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   162.616 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       2.398   165.014    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058   165.072 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.268   166.340    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   166.364 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          1.321   167.684    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/REG_O_reg[5]
    SLICE_X178Y68        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.066   167.750 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP//i_/O
                         net (fo=1, routed)           0.187   167.937    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_drck
    SLICE_X178Y69        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.063   168.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/drck_INST_0/O
                         net (fo=1, routed)           0.193   168.193    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_drck
    SLICE_X180Y66        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.082   168.275 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0/O
                         net (fo=2, routed)           0.964   169.240    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_drck
    SLICE_X117Y91        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.082   169.322 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0/O
                         net (fo=1, routed)           0.289   169.611    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/bscan_ext_drck
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   169.635 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X6Y2 (CLOCK_ROOT)    net (fo=380, routed)         1.795   171.430    static                              level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X231Y217       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              2.722   174.152                                            
                         clock uncertainty           -0.273   173.879                                            
    SLICE_X231Y217       FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025   173.904    static           pblock_level0_blp      level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                        173.904                                            
                         arrival time                         -96.028                                            
  -------------------------------------------------------------------
                         slack                                 77.876                                            

Slack (MET) :             77.898ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O rise@160.000ns - level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O fall@80.000ns)
  Data Path Delay:        1.803ns  (logic 0.268ns (14.863%)  route 1.535ns (85.137%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.430ns = ( 171.430 - 160.000 ) 
    Source Clock Delay      (SCD):    14.203ns = ( 94.203 - 80.000 ) 
    Clock Pessimism Removal (CPR):    2.722ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.935ns (routing 1.002ns, distribution 0.933ns)
  Clock Net Delay (Destination): 1.795ns (routing 0.913ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O fall edge)
                                                     80.000    80.000 f                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    80.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085    80.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    80.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.925    82.140    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033    82.173 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278    82.451    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    82.479 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       2.673    85.152    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    85.228 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.809    87.037    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    87.065 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.600    87.665    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092    87.757 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux/O
                         net (fo=642, routed)         1.667    89.425    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X179Y66        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    89.502 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.530    90.032    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X180Y67        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090    90.122 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.098    90.220    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X180Y66        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.091    90.311 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0/O
                         net (fo=2, routed)           1.412    91.723    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_drck
    SLICE_X117Y91        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124    91.847 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0/O
                         net (fo=1, routed)           0.393    92.240    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/bscan_ext_drck
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    92.268 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X6Y2 (CLOCK_ROOT)    net (fo=380, routed)         1.935    94.203    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X211Y154       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X211Y154       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    94.282 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=2, routed)           0.047    94.329    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X211Y154       LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.090    94.419 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_1_INST_0/O
                         net (fo=16, routed)          1.472    95.891    static                              level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X231Y217       LUT4 (Prop_G5LUT_SLICEL_I3_O)
                                                      0.099    95.990 r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.016    96.006    static                              level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[7]
    SLICE_X231Y217       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O rise edge)
                                                    160.000   160.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000   160.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078   160.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114   160.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.732   161.924    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430   162.354 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238   162.592    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   162.616 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       2.398   165.014    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058   165.072 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.268   166.340    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   166.364 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          1.321   167.684    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/REG_O_reg[5]
    SLICE_X178Y68        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.066   167.750 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP//i_/O
                         net (fo=1, routed)           0.187   167.937    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_drck
    SLICE_X178Y69        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.063   168.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/drck_INST_0/O
                         net (fo=1, routed)           0.193   168.193    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_drck
    SLICE_X180Y66        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.082   168.275 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0/O
                         net (fo=2, routed)           0.964   169.240    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_drck
    SLICE_X117Y91        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.082   169.322 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0/O
                         net (fo=1, routed)           0.289   169.611    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/bscan_ext_drck
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   169.635 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X6Y2 (CLOCK_ROOT)    net (fo=380, routed)         1.795   171.430    static                              level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X231Y217       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              2.722   174.152                                            
                         clock uncertainty           -0.273   173.879                                            
    SLICE_X231Y217       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025   173.904    static           pblock_level0_blp      level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                        173.904                                            
                         arrival time                         -96.006                                            
  -------------------------------------------------------------------
                         slack                                 77.898                                            

Slack (MET) :             77.901ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O rise@160.000ns - level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O fall@80.000ns)
  Data Path Delay:        1.800ns  (logic 0.265ns (14.721%)  route 1.535ns (85.279%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.430ns = ( 171.430 - 160.000 ) 
    Source Clock Delay      (SCD):    14.203ns = ( 94.203 - 80.000 ) 
    Clock Pessimism Removal (CPR):    2.722ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.935ns (routing 1.002ns, distribution 0.933ns)
  Clock Net Delay (Destination): 1.795ns (routing 0.913ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O fall edge)
                                                     80.000    80.000 f                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    80.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085    80.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    80.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.925    82.140    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033    82.173 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278    82.451    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    82.479 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       2.673    85.152    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    85.228 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.809    87.037    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    87.065 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.600    87.665    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092    87.757 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux/O
                         net (fo=642, routed)         1.667    89.425    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X179Y66        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    89.502 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.530    90.032    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X180Y67        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090    90.122 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.098    90.220    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X180Y66        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.091    90.311 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0/O
                         net (fo=2, routed)           1.412    91.723    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_drck
    SLICE_X117Y91        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124    91.847 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0/O
                         net (fo=1, routed)           0.393    92.240    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/bscan_ext_drck
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    92.268 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X6Y2 (CLOCK_ROOT)    net (fo=380, routed)         1.935    94.203    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X211Y154       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X211Y154       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    94.282 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=2, routed)           0.047    94.329    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X211Y154       LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.090    94.419 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_1_INST_0/O
                         net (fo=16, routed)          1.473    95.892    static                              level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X231Y217       LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.096    95.988 r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.015    96.003    static                              level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[5]
    SLICE_X231Y217       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O rise edge)
                                                    160.000   160.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000   160.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078   160.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114   160.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.732   161.924    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430   162.354 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238   162.592    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   162.616 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       2.398   165.014    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058   165.072 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.268   166.340    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   166.364 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          1.321   167.684    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/REG_O_reg[5]
    SLICE_X178Y68        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.066   167.750 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP//i_/O
                         net (fo=1, routed)           0.187   167.937    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_drck
    SLICE_X178Y69        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.063   168.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/drck_INST_0/O
                         net (fo=1, routed)           0.193   168.193    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_drck
    SLICE_X180Y66        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.082   168.275 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0/O
                         net (fo=2, routed)           0.964   169.240    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_drck
    SLICE_X117Y91        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.082   169.322 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0/O
                         net (fo=1, routed)           0.289   169.611    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/bscan_ext_drck
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   169.635 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X6Y2 (CLOCK_ROOT)    net (fo=380, routed)         1.795   171.430    static                              level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X231Y217       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              2.722   174.152                                            
                         clock uncertainty           -0.273   173.879                                            
    SLICE_X231Y217       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025   173.904    static           pblock_level0_blp      level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                        173.904                                            
                         arrival time                         -96.003                                            
  -------------------------------------------------------------------
                         slack                                 77.901                                            

Slack (MET) :             78.309ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O rise@160.000ns - level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O fall@80.000ns)
  Data Path Delay:        1.352ns  (logic 0.291ns (21.525%)  route 1.061ns (78.475%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.390ns = ( 171.390 - 160.000 ) 
    Source Clock Delay      (SCD):    14.203ns = ( 94.203 - 80.000 ) 
    Clock Pessimism Removal (CPR):    2.722ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.935ns (routing 1.002ns, distribution 0.933ns)
  Clock Net Delay (Destination): 1.755ns (routing 0.913ns, distribution 0.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O fall edge)
                                                     80.000    80.000 f                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    80.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085    80.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    80.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.925    82.140    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033    82.173 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278    82.451    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    82.479 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       2.673    85.152    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    85.228 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.809    87.037    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    87.065 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.600    87.665    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092    87.757 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux/O
                         net (fo=642, routed)         1.667    89.425    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X179Y66        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    89.502 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.530    90.032    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X180Y67        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090    90.122 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.098    90.220    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X180Y66        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.091    90.311 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0/O
                         net (fo=2, routed)           1.412    91.723    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_drck
    SLICE_X117Y91        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124    91.847 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0/O
                         net (fo=1, routed)           0.393    92.240    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/bscan_ext_drck
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    92.268 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X6Y2 (CLOCK_ROOT)    net (fo=380, routed)         1.935    94.203    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X211Y154       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X211Y154       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    94.282 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=2, routed)           0.047    94.329    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X211Y154       LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.090    94.419 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_1_INST_0/O
                         net (fo=16, routed)          0.942    95.361    static                              level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X217Y222       LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122    95.483 r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.072    95.555    static                              level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1_n_0
    SLICE_X217Y222       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O rise edge)
                                                    160.000   160.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000   160.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078   160.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114   160.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.732   161.924    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430   162.354 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238   162.592    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   162.616 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       2.398   165.014    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058   165.072 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.268   166.340    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   166.364 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          1.321   167.684    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/REG_O_reg[5]
    SLICE_X178Y68        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.066   167.750 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP//i_/O
                         net (fo=1, routed)           0.187   167.937    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_drck
    SLICE_X178Y69        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.063   168.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/drck_INST_0/O
                         net (fo=1, routed)           0.193   168.193    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_drck
    SLICE_X180Y66        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.082   168.275 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0/O
                         net (fo=2, routed)           0.964   169.240    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_drck
    SLICE_X117Y91        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.082   169.322 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0/O
                         net (fo=1, routed)           0.289   169.611    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/bscan_ext_drck
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   169.635 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X6Y2 (CLOCK_ROOT)    net (fo=380, routed)         1.755   171.390    static                              level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X217Y222       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              2.722   174.112                                            
                         clock uncertainty           -0.273   173.839                                            
    SLICE_X217Y222       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025   173.864    static           pblock_level0_blp      level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                        173.864                                            
                         arrival time                         -95.555                                            
  -------------------------------------------------------------------
                         slack                                 78.309                                            

Slack (MET) :             78.567ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O fall@80.000ns - level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.169ns (16.277%)  route 0.869ns (83.723%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.342ns = ( 91.342 - 80.000 ) 
    Source Clock Delay      (SCD):    14.170ns
    Clock Pessimism Removal (CPR):    2.767ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.902ns (routing 1.002ns, distribution 0.900ns)
  Clock Net Delay (Destination): 1.707ns (routing 0.913ns, distribution 0.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.925     2.140    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       2.673     5.152    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     5.228 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.809     7.037    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.065 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.600     7.665    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     7.757 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux/O
                         net (fo=642, routed)         1.667     9.425    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X179Y66        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     9.502 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.530    10.032    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X180Y67        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090    10.122 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.098    10.220    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X180Y66        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.091    10.311 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0/O
                         net (fo=2, routed)           1.412    11.723    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_drck
    SLICE_X117Y91        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124    11.847 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0/O
                         net (fo=1, routed)           0.393    12.240    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/bscan_ext_drck
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    12.268 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X6Y2 (CLOCK_ROOT)    net (fo=380, routed)         1.902    14.170    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X213Y152       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X213Y152       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    14.249 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/Q
                         net (fo=5, routed)           0.485    14.734    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_0_in_1
    SLICE_X212Y153       LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.090    14.824 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.384    15.208    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X211Y154       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O fall edge)
                                                     80.000    80.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    80.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078    80.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    80.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.732    81.924    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430    82.354 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238    82.592    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.616 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       2.398    85.014    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058    85.072 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.268    86.340    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    86.364 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          1.321    87.684    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/REG_O_reg[5]
    SLICE_X178Y68        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.066    87.750 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP//i_/O
                         net (fo=1, routed)           0.187    87.937    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_drck
    SLICE_X178Y69        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.063    88.000 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/drck_INST_0/O
                         net (fo=1, routed)           0.193    88.193    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_drck
    SLICE_X180Y66        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.082    88.275 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0/O
                         net (fo=2, routed)           0.964    89.240    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_drck
    SLICE_X117Y91        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.082    89.322 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0/O
                         net (fo=1, routed)           0.289    89.611    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/bscan_ext_drck
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    89.635 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X6Y2 (CLOCK_ROOT)    net (fo=380, routed)         1.707    91.342    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X211Y154       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              2.767    94.108                                            
                         clock uncertainty           -0.273    93.835                                            
    SLICE_X211Y154       FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    93.775    static           pblock_level0_blp      level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         93.775                                            
                         arrival time                         -15.208                                            
  -------------------------------------------------------------------
                         slack                                 78.567                                            

Slack (MET) :             78.837ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O rise@160.000ns - level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O fall@80.000ns)
  Data Path Delay:        0.819ns  (logic 0.219ns (26.748%)  route 0.600ns (73.252%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.341ns = ( 171.341 - 160.000 ) 
    Source Clock Delay      (SCD):    14.203ns = ( 94.203 - 80.000 ) 
    Clock Pessimism Removal (CPR):    2.766ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.935ns (routing 1.002ns, distribution 0.933ns)
  Clock Net Delay (Destination): 1.706ns (routing 0.913ns, distribution 0.793ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O fall edge)
                                                     80.000    80.000 f                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    80.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085    80.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    80.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.925    82.140    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033    82.173 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278    82.451    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    82.479 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       2.673    85.152    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    85.228 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.809    87.037    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    87.065 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.600    87.665    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092    87.757 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux/O
                         net (fo=642, routed)         1.667    89.425    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X179Y66        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    89.502 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.530    90.032    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X180Y67        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090    90.122 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.098    90.220    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X180Y66        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.091    90.311 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0/O
                         net (fo=2, routed)           1.412    91.723    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_drck
    SLICE_X117Y91        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124    91.847 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0/O
                         net (fo=1, routed)           0.393    92.240    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/bscan_ext_drck
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    92.268 f  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X6Y2 (CLOCK_ROOT)    net (fo=380, routed)         1.935    94.203    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X211Y154       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X211Y154       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    94.282 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=2, routed)           0.047    94.329    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X211Y154       LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.090    94.419 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_1_INST_0/O
                         net (fo=16, routed)          0.503    94.922    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X215Y162       LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050    94.972 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.050    95.022    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X215Y162       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O rise edge)
                                                    160.000   160.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000   160.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078   160.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114   160.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.732   161.924    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430   162.354 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238   162.592    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   162.616 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       2.398   165.014    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058   165.072 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.268   166.340    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   166.364 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          1.321   167.684    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/REG_O_reg[5]
    SLICE_X178Y68        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.066   167.750 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP//i_/O
                         net (fo=1, routed)           0.187   167.937    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_drck
    SLICE_X178Y69        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.063   168.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/drck_INST_0/O
                         net (fo=1, routed)           0.193   168.193    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_drck
    SLICE_X180Y66        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.082   168.275 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0/O
                         net (fo=2, routed)           0.964   169.240    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_drck
    SLICE_X117Y91        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.082   169.322 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0/O
                         net (fo=1, routed)           0.289   169.611    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/bscan_ext_drck
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   169.635 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X6Y2 (CLOCK_ROOT)    net (fo=380, routed)         1.706   171.341    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X215Y162       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              2.766   174.107                                            
                         clock uncertainty           -0.273   173.834                                            
    SLICE_X215Y162       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025   173.859    static           pblock_level0_blp      level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                        173.859                                            
                         arrival time                         -95.022                                            
  -------------------------------------------------------------------
                         slack                                 78.837                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O rise@0.000ns - level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.058ns (33.293%)  route 0.116ns (66.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    14.187ns
    Source Clock Delay      (SCD):    11.327ns
    Clock Pessimism Removal (CPR):    2.767ns
  Clock Net Delay (Source):      1.692ns (routing 0.913ns, distribution 0.779ns)
  Clock Net Delay (Destination): 1.919ns (routing 1.002ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.732     1.924    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       2.398     5.014    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     5.072 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.268     6.340    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.364 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          1.321     7.684    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/REG_O_reg[5]
    SLICE_X178Y68        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.066     7.750 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP//i_/O
                         net (fo=1, routed)           0.187     7.937    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_drck
    SLICE_X178Y69        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.063     8.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/drck_INST_0/O
                         net (fo=1, routed)           0.193     8.193    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_drck
    SLICE_X180Y66        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.082     8.275 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0/O
                         net (fo=2, routed)           0.964     9.240    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_drck
    SLICE_X117Y91        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.082     9.322 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0/O
                         net (fo=1, routed)           0.289     9.611    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/bscan_ext_drck
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.635 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X6Y2 (CLOCK_ROOT)    net (fo=380, routed)         1.692    11.327    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X210Y152       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X210Y152       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058    11.385 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]/Q
                         net (fo=2, routed)           0.116    11.501    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[21]
    SLICE_X208Y151       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.925     2.140    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       2.673     5.152    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     5.228 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.809     7.037    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.065 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.600     7.665    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     7.757 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux/O
                         net (fo=642, routed)         1.667     9.425    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X179Y66        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     9.502 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.530    10.032    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X180Y67        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090    10.122 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.098    10.220    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X180Y66        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.091    10.311 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0/O
                         net (fo=2, routed)           1.412    11.723    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_drck
    SLICE_X117Y91        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124    11.847 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0/O
                         net (fo=1, routed)           0.393    12.240    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/bscan_ext_drck
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    12.268 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X6Y2 (CLOCK_ROOT)    net (fo=380, routed)         1.919    14.187    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X208Y151       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/C
                         clock pessimism             -2.767    11.420                                            
    SLICE_X208Y151       FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.062    11.482    static           pblock_level0_blp      level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]
  -------------------------------------------------------------------
                         required time                        -11.482                                            
                         arrival time                          11.501                                            
  -------------------------------------------------------------------
                         slack                                  0.019                                            

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O rise@0.000ns - level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.859%)  route 0.038ns (49.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.905ns
    Source Clock Delay      (SCD):    7.182ns
    Clock Pessimism Removal (CPR):    1.717ns
  Clock Net Delay (Source):      1.063ns (routing 0.545ns, distribution 0.518ns)
  Clock Net Delay (Destination): 1.201ns (routing 0.605ns, distribution 0.596ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.058     1.183    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.050     1.233 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.163     1.396    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.413 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       1.472     2.885    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.923 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.931     3.854    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.871 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.832     4.702    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/REG_O_reg[5]
    SLICE_X178Y68        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.041     4.743 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP//i_/O
                         net (fo=1, routed)           0.141     4.884    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_drck
    SLICE_X178Y69        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.039     4.923 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/drck_INST_0/O
                         net (fo=1, routed)           0.148     5.071    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_drck
    SLICE_X180Y66        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.049     5.120 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0/O
                         net (fo=2, routed)           0.723     5.843    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_drck
    SLICE_X117Y91        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.050     5.893 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0/O
                         net (fo=1, routed)           0.209     6.102    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/bscan_ext_drck
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     6.119 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X6Y2 (CLOCK_ROOT)    net (fo=380, routed)         1.063     7.182    static                              level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X213Y210       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X213Y210       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     7.221 r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/Q
                         net (fo=2, routed)           0.038     7.259    static                              level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[10]
    SLICE_X213Y210       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.175     1.314    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.130     1.184 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.187     1.371    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.390 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       1.650     3.040    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.050     3.090 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.234     4.325    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     4.344 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.368     4.712    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     4.773 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux/O
                         net (fo=642, routed)         1.034     5.807    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X179Y66        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.050     5.857 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.328     6.185    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X180Y67        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     6.238 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.065     6.303    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X180Y66        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.053     6.356 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0/O
                         net (fo=2, routed)           0.974     7.330    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_drck
    SLICE_X117Y91        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.076     7.406 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0/O
                         net (fo=1, routed)           0.279     7.685    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/bscan_ext_drck
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.704 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X6Y2 (CLOCK_ROOT)    net (fo=380, routed)         1.201     8.905    static                              level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X213Y210       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/C
                         clock pessimism             -1.717     7.188                                            
    SLICE_X213Y210       FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     7.235    static           pblock_level0_blp      level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]
  -------------------------------------------------------------------
                         required time                         -7.235                                            
                         arrival time                           7.259                                            
  -------------------------------------------------------------------
                         slack                                  0.024                                            

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O rise@0.000ns - level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.058ns (34.538%)  route 0.110ns (65.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    14.175ns
    Source Clock Delay      (SCD):    11.327ns
    Clock Pessimism Removal (CPR):    2.767ns
  Clock Net Delay (Source):      1.692ns (routing 0.913ns, distribution 0.779ns)
  Clock Net Delay (Destination): 1.907ns (routing 1.002ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.732     1.924    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       2.398     5.014    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     5.072 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.268     6.340    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.364 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          1.321     7.684    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/REG_O_reg[5]
    SLICE_X178Y68        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.066     7.750 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP//i_/O
                         net (fo=1, routed)           0.187     7.937    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_drck
    SLICE_X178Y69        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.063     8.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/drck_INST_0/O
                         net (fo=1, routed)           0.193     8.193    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_drck
    SLICE_X180Y66        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.082     8.275 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0/O
                         net (fo=2, routed)           0.964     9.240    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_drck
    SLICE_X117Y91        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.082     9.322 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0/O
                         net (fo=1, routed)           0.289     9.611    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/bscan_ext_drck
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.635 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X6Y2 (CLOCK_ROOT)    net (fo=380, routed)         1.692    11.327    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X206Y152       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[14]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X206Y152       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058    11.385 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[14]/Q
                         net (fo=2, routed)           0.110    11.494    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[14]
    SLICE_X206Y149       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.925     2.140    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       2.673     5.152    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     5.228 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.809     7.037    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.065 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.600     7.665    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     7.757 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux/O
                         net (fo=642, routed)         1.667     9.425    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X179Y66        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     9.502 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.530    10.032    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X180Y67        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090    10.122 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.098    10.220    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X180Y66        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.091    10.311 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0/O
                         net (fo=2, routed)           1.412    11.723    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_drck
    SLICE_X117Y91        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124    11.847 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0/O
                         net (fo=1, routed)           0.393    12.240    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/bscan_ext_drck
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    12.268 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X6Y2 (CLOCK_ROOT)    net (fo=380, routed)         1.907    14.175    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X206Y149       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
                         clock pessimism             -2.767    11.408                                            
    SLICE_X206Y149       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062    11.470    static           pblock_level0_blp      level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]
  -------------------------------------------------------------------
                         required time                        -11.470                                            
                         arrival time                          11.494                                            
  -------------------------------------------------------------------
                         slack                                  0.024                                            

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O rise@0.000ns - level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.204%)  route 0.039ns (49.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.886ns
    Source Clock Delay      (SCD):    7.165ns
    Clock Pessimism Removal (CPR):    1.715ns
  Clock Net Delay (Source):      1.046ns (routing 0.545ns, distribution 0.501ns)
  Clock Net Delay (Destination): 1.182ns (routing 0.605ns, distribution 0.577ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.058     1.183    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.050     1.233 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.163     1.396    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.413 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       1.472     2.885    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.923 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.931     3.854    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.871 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.832     4.702    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/REG_O_reg[5]
    SLICE_X178Y68        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.041     4.743 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP//i_/O
                         net (fo=1, routed)           0.141     4.884    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_drck
    SLICE_X178Y69        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.039     4.923 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/drck_INST_0/O
                         net (fo=1, routed)           0.148     5.071    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_drck
    SLICE_X180Y66        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.049     5.120 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0/O
                         net (fo=2, routed)           0.723     5.843    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_drck
    SLICE_X117Y91        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.050     5.893 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0/O
                         net (fo=1, routed)           0.209     6.102    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/bscan_ext_drck
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     6.119 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X6Y2 (CLOCK_ROOT)    net (fo=380, routed)         1.046     7.165    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X207Y155       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[24]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X207Y155       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     7.204 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[24]/Q
                         net (fo=3, routed)           0.039     7.243    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[24]
    SLICE_X207Y155       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[23]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.175     1.314    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.130     1.184 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.187     1.371    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.390 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       1.650     3.040    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.050     3.090 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.234     4.325    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     4.344 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.368     4.712    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     4.773 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux/O
                         net (fo=642, routed)         1.034     5.807    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X179Y66        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.050     5.857 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.328     6.185    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X180Y67        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     6.238 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.065     6.303    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X180Y66        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.053     6.356 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0/O
                         net (fo=2, routed)           0.974     7.330    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_drck
    SLICE_X117Y91        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.076     7.406 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0/O
                         net (fo=1, routed)           0.279     7.685    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/bscan_ext_drck
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.704 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X6Y2 (CLOCK_ROOT)    net (fo=380, routed)         1.182     8.886    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X207Y155       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[23]/C
                         clock pessimism             -1.715     7.171                                            
    SLICE_X207Y155       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     7.218    static           pblock_level0_blp      level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[23]
  -------------------------------------------------------------------
                         required time                         -7.218                                            
                         arrival time                           7.243                                            
  -------------------------------------------------------------------
                         slack                                  0.025                                            

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O rise@0.000ns - level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.058ns (34.411%)  route 0.111ns (65.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    14.175ns
    Source Clock Delay      (SCD):    11.327ns
    Clock Pessimism Removal (CPR):    2.767ns
  Clock Net Delay (Source):      1.692ns (routing 0.913ns, distribution 0.779ns)
  Clock Net Delay (Destination): 1.907ns (routing 1.002ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.732     1.924    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       2.398     5.014    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     5.072 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.268     6.340    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.364 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          1.321     7.684    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/REG_O_reg[5]
    SLICE_X178Y68        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.066     7.750 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP//i_/O
                         net (fo=1, routed)           0.187     7.937    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_drck
    SLICE_X178Y69        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.063     8.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/drck_INST_0/O
                         net (fo=1, routed)           0.193     8.193    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_drck
    SLICE_X180Y66        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.082     8.275 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0/O
                         net (fo=2, routed)           0.964     9.240    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_drck
    SLICE_X117Y91        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.082     9.322 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0/O
                         net (fo=1, routed)           0.289     9.611    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/bscan_ext_drck
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.635 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X6Y2 (CLOCK_ROOT)    net (fo=380, routed)         1.692    11.327    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X213Y152       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X213Y152       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058    11.385 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/Q
                         net (fo=5, routed)           0.111    11.495    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in_1
    SLICE_X211Y153       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.925     2.140    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       2.673     5.152    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     5.228 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.809     7.037    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.065 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.600     7.665    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     7.757 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux/O
                         net (fo=642, routed)         1.667     9.425    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X179Y66        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     9.502 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.530    10.032    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X180Y67        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090    10.122 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.098    10.220    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X180Y66        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.091    10.311 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0/O
                         net (fo=2, routed)           1.412    11.723    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_drck
    SLICE_X117Y91        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124    11.847 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0/O
                         net (fo=1, routed)           0.393    12.240    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/bscan_ext_drck
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    12.268 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X6Y2 (CLOCK_ROOT)    net (fo=380, routed)         1.907    14.175    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X211Y153       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
                         clock pessimism             -2.767    11.408                                            
    SLICE_X211Y153       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062    11.470    static           pblock_level0_blp      level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]
  -------------------------------------------------------------------
                         required time                        -11.470                                            
                         arrival time                          11.495                                            
  -------------------------------------------------------------------
                         slack                                  0.025                                            

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O rise@0.000ns - level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.038ns (46.860%)  route 0.043ns (53.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.888ns
    Source Clock Delay      (SCD):    7.166ns
    Clock Pessimism Removal (CPR):    1.716ns
  Clock Net Delay (Source):      1.047ns (routing 0.545ns, distribution 0.502ns)
  Clock Net Delay (Destination): 1.184ns (routing 0.605ns, distribution 0.579ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.058     1.183    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.050     1.233 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.163     1.396    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.413 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       1.472     2.885    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.923 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.931     3.854    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.871 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.832     4.702    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/REG_O_reg[5]
    SLICE_X178Y68        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.041     4.743 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP//i_/O
                         net (fo=1, routed)           0.141     4.884    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_drck
    SLICE_X178Y69        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.039     4.923 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/drck_INST_0/O
                         net (fo=1, routed)           0.148     5.071    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_drck
    SLICE_X180Y66        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.049     5.120 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0/O
                         net (fo=2, routed)           0.723     5.843    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_drck
    SLICE_X117Y91        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.050     5.893 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0/O
                         net (fo=1, routed)           0.209     6.102    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/bscan_ext_drck
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     6.119 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X6Y2 (CLOCK_ROOT)    net (fo=380, routed)         1.047     7.166    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X210Y152       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[3]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X210Y152       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     7.204 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[3]/Q
                         net (fo=2, routed)           0.043     7.247    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[3]
    SLICE_X210Y152       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.175     1.314    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.130     1.184 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.187     1.371    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.390 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       1.650     3.040    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.050     3.090 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.234     4.325    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     4.344 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.368     4.712    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     4.773 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux/O
                         net (fo=642, routed)         1.034     5.807    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X179Y66        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.050     5.857 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.328     6.185    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X180Y67        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     6.238 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.065     6.303    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X180Y66        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.053     6.356 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0/O
                         net (fo=2, routed)           0.974     7.330    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_drck
    SLICE_X117Y91        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.076     7.406 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0/O
                         net (fo=1, routed)           0.279     7.685    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/bscan_ext_drck
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.704 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X6Y2 (CLOCK_ROOT)    net (fo=380, routed)         1.184     8.888    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X210Y152       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/C
                         clock pessimism             -1.716     7.172                                            
    SLICE_X210Y152       FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     7.219    static           pblock_level0_blp      level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]
  -------------------------------------------------------------------
                         required time                         -7.219                                            
                         arrival time                           7.247                                            
  -------------------------------------------------------------------
                         slack                                  0.028                                            

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O rise@0.000ns - level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.082ns  (logic 0.039ns (47.745%)  route 0.043ns (52.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.940ns
    Source Clock Delay      (SCD):    7.214ns
    Clock Pessimism Removal (CPR):    1.720ns
  Clock Net Delay (Source):      1.095ns (routing 0.545ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.236ns (routing 0.605ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.058     1.183    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.050     1.233 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.163     1.396    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.413 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       1.472     2.885    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.923 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.931     3.854    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.871 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.832     4.702    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/REG_O_reg[5]
    SLICE_X178Y68        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.041     4.743 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP//i_/O
                         net (fo=1, routed)           0.141     4.884    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_drck
    SLICE_X178Y69        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.039     4.923 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/drck_INST_0/O
                         net (fo=1, routed)           0.148     5.071    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_drck
    SLICE_X180Y66        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.049     5.120 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0/O
                         net (fo=2, routed)           0.723     5.843    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_drck
    SLICE_X117Y91        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.050     5.893 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0/O
                         net (fo=1, routed)           0.209     6.102    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/bscan_ext_drck
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     6.119 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X6Y2 (CLOCK_ROOT)    net (fo=380, routed)         1.095     7.214    static                              level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X221Y215       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X221Y215       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     7.253 r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]/Q
                         net (fo=2, routed)           0.043     7.296    static                              level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[19]
    SLICE_X221Y215       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.175     1.314    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.130     1.184 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.187     1.371    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.390 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       1.650     3.040    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.050     3.090 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.234     4.325    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     4.344 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.368     4.712    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     4.773 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux/O
                         net (fo=642, routed)         1.034     5.807    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X179Y66        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.050     5.857 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.328     6.185    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X180Y67        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     6.238 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.065     6.303    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X180Y66        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.053     6.356 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0/O
                         net (fo=2, routed)           0.974     7.330    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_drck
    SLICE_X117Y91        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.076     7.406 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0/O
                         net (fo=1, routed)           0.279     7.685    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/bscan_ext_drck
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.704 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X6Y2 (CLOCK_ROOT)    net (fo=380, routed)         1.236     8.940    static                              level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X221Y215       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/C
                         clock pessimism             -1.720     7.220                                            
    SLICE_X221Y215       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     7.266    static           pblock_level0_blp      level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]
  -------------------------------------------------------------------
                         required time                         -7.266                                            
                         arrival time                           7.296                                            
  -------------------------------------------------------------------
                         slack                                  0.030                                            

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O rise@0.000ns - level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.058ns (31.798%)  route 0.124ns (68.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    14.185ns
    Source Clock Delay      (SCD):    11.327ns
    Clock Pessimism Removal (CPR):    2.767ns
  Clock Net Delay (Source):      1.692ns (routing 0.913ns, distribution 0.779ns)
  Clock Net Delay (Destination): 1.917ns (routing 1.002ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.732     1.924    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       2.398     5.014    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     5.072 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.268     6.340    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.364 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          1.321     7.684    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/REG_O_reg[5]
    SLICE_X178Y68        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.066     7.750 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP//i_/O
                         net (fo=1, routed)           0.187     7.937    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_drck
    SLICE_X178Y69        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.063     8.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/drck_INST_0/O
                         net (fo=1, routed)           0.193     8.193    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_drck
    SLICE_X180Y66        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.082     8.275 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0/O
                         net (fo=2, routed)           0.964     9.240    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_drck
    SLICE_X117Y91        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.082     9.322 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0/O
                         net (fo=1, routed)           0.289     9.611    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/bscan_ext_drck
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.635 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X6Y2 (CLOCK_ROOT)    net (fo=380, routed)         1.692    11.327    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X210Y152       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X210Y152       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058    11.385 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/Q
                         net (fo=2, routed)           0.124    11.509    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[2]
    SLICE_X209Y151       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.925     2.140    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       2.673     5.152    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     5.228 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.809     7.037    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.065 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.600     7.665    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     7.757 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux/O
                         net (fo=642, routed)         1.667     9.425    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X179Y66        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     9.502 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.530    10.032    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X180Y67        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090    10.122 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.098    10.220    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X180Y66        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.091    10.311 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0/O
                         net (fo=2, routed)           1.412    11.723    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_drck
    SLICE_X117Y91        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124    11.847 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0/O
                         net (fo=1, routed)           0.393    12.240    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/bscan_ext_drck
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    12.268 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X6Y2 (CLOCK_ROOT)    net (fo=380, routed)         1.917    14.185    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X209Y151       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/C
                         clock pessimism             -2.767    11.418                                            
    SLICE_X209Y151       FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060    11.478    static           pblock_level0_blp      level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]
  -------------------------------------------------------------------
                         required time                        -11.478                                            
                         arrival time                          11.509                                            
  -------------------------------------------------------------------
                         slack                                  0.031                                            

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O rise@0.000ns - level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.058ns (33.067%)  route 0.117ns (66.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    14.175ns
    Source Clock Delay      (SCD):    11.327ns
    Clock Pessimism Removal (CPR):    2.767ns
  Clock Net Delay (Source):      1.692ns (routing 0.913ns, distribution 0.779ns)
  Clock Net Delay (Destination): 1.907ns (routing 1.002ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.732     1.924    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     2.354 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     2.592    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.616 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       2.398     5.014    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     5.072 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.268     6.340    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.364 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          1.321     7.684    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/REG_O_reg[5]
    SLICE_X178Y68        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.066     7.750 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP//i_/O
                         net (fo=1, routed)           0.187     7.937    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_drck
    SLICE_X178Y69        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.063     8.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/drck_INST_0/O
                         net (fo=1, routed)           0.193     8.193    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_drck
    SLICE_X180Y66        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.082     8.275 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0/O
                         net (fo=2, routed)           0.964     9.240    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_drck
    SLICE_X117Y91        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.082     9.322 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0/O
                         net (fo=1, routed)           0.289     9.611    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/bscan_ext_drck
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.635 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X6Y2 (CLOCK_ROOT)    net (fo=380, routed)         1.692    11.327    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X206Y149       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X206Y149       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058    11.385 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/Q
                         net (fo=2, routed)           0.117    11.502    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[16]
    SLICE_X206Y152       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[15]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.925     2.140    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       2.673     5.152    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     5.228 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.809     7.037    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.065 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.600     7.665    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     7.757 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux/O
                         net (fo=642, routed)         1.667     9.425    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X179Y66        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     9.502 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.530    10.032    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X180Y67        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090    10.122 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.098    10.220    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X180Y66        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.091    10.311 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0/O
                         net (fo=2, routed)           1.412    11.723    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_drck
    SLICE_X117Y91        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124    11.847 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0/O
                         net (fo=1, routed)           0.393    12.240    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/bscan_ext_drck
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    12.268 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X6Y2 (CLOCK_ROOT)    net (fo=380, routed)         1.907    14.175    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X206Y152       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[15]/C
                         clock pessimism             -2.767    11.408                                            
    SLICE_X206Y152       FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060    11.468    static           pblock_level0_blp      level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[15]
  -------------------------------------------------------------------
                         required time                        -11.468                                            
                         arrival time                          11.502                                            
  -------------------------------------------------------------------
                         slack                                  0.034                                            

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O rise@0.000ns - level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.087ns  (logic 0.039ns (44.991%)  route 0.048ns (55.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.889ns
    Source Clock Delay      (SCD):    7.168ns
    Clock Pessimism Removal (CPR):    1.715ns
  Clock Net Delay (Source):      1.049ns (routing 0.545ns, distribution 0.504ns)
  Clock Net Delay (Destination): 1.185ns (routing 0.605ns, distribution 0.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.058     1.183    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.050     1.233 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.163     1.396    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.413 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       1.472     2.885    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.923 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.931     3.854    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.871 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.832     4.702    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/REG_O_reg[5]
    SLICE_X178Y68        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.041     4.743 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP//i_/O
                         net (fo=1, routed)           0.141     4.884    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_drck
    SLICE_X178Y69        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.039     4.923 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/drck_INST_0/O
                         net (fo=1, routed)           0.148     5.071    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_drck
    SLICE_X180Y66        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.049     5.120 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0/O
                         net (fo=2, routed)           0.723     5.843    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_drck
    SLICE_X117Y91        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.050     5.893 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0/O
                         net (fo=1, routed)           0.209     6.102    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/bscan_ext_drck
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     6.119 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X6Y2 (CLOCK_ROOT)    net (fo=380, routed)         1.049     7.168    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X213Y152       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X213Y152       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     7.207 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/Q
                         net (fo=3, routed)           0.048     7.255    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[5]
    SLICE_X213Y152       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.175     1.314    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.130     1.184 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.187     1.371    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.390 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, routed)       1.650     3.040    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X179Y124       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.050     3.090 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.234     4.325    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     4.344 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.368     4.712    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     4.773 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux/O
                         net (fo=642, routed)         1.034     5.807    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X179Y66        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.050     5.857 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.328     6.185    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X180Y67        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     6.238 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.065     6.303    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X180Y66        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.053     6.356 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0/O
                         net (fo=2, routed)           0.974     7.330    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_drck
    SLICE_X117Y91        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.076     7.406 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0/O
                         net (fo=1, routed)           0.279     7.685    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/bscan_ext_drck
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.704 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X6Y2 (CLOCK_ROOT)    net (fo=380, routed)         1.185     8.889    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X213Y152       FDRE                                         r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
                         clock pessimism             -1.715     7.174                                            
    SLICE_X213Y152       FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     7.220    static           pblock_level0_blp      level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]
  -------------------------------------------------------------------
                         required time                         -7.220                                            
                         arrival time                           7.255                                            
  -------------------------------------------------------------------
                         slack                                  0.035                                            





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
Waveform(ns):       { 0.000 80.000 }
Period(ns):         160.000
Sources:            { level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     SRL16E/CLK  n/a            1.064         160.000     158.936    SLICE_X230Y219  level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         160.000     158.936    SLICE_X230Y220  level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         160.000     158.936    SLICE_X230Y220  level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         160.000     158.936    SLICE_X230Y219  level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[2].SRL16E_Base_Vector/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         160.000     158.936    SLICE_X230Y219  level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         160.000     158.936    SLICE_X230Y219  level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         160.000     158.936    SLICE_X230Y219  level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         160.000     158.936    SLICE_X230Y219  level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         160.000     158.936    SLICE_X230Y219  level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         160.000     158.936    SLICE_X222Y224  level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         80.000      79.468     SLICE_X230Y219  level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         80.000      79.468     SLICE_X230Y219  level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         80.000      79.468     SLICE_X230Y220  level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         80.000      79.468     SLICE_X230Y220  level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         80.000      79.468     SLICE_X230Y220  level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         80.000      79.468     SLICE_X230Y220  level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         80.000      79.468     SLICE_X230Y219  level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[2].SRL16E_Base_Vector/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         80.000      79.468     SLICE_X230Y219  level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[2].SRL16E_Base_Vector/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         80.000      79.468     SLICE_X230Y219  level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         80.000      79.468     SLICE_X230Y219  level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         80.000      79.468     SLICE_X230Y219  level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         80.000      79.468     SLICE_X230Y219  level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         80.000      79.468     SLICE_X230Y220  level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         80.000      79.468     SLICE_X230Y220  level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         80.000      79.468     SLICE_X230Y220  level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         80.000      79.468     SLICE_X230Y220  level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         80.000      79.468     SLICE_X230Y219  level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[2].SRL16E_Base_Vector/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         80.000      79.468     SLICE_X230Y219  level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[2].SRL16E_Base_Vector/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         80.000      79.468     SLICE_X230Y219  level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         80.000      79.468     SLICE_X230Y219  level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
  To Clock:  level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      158.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
Waveform(ns):       { 80.000 160.000 }
Period(ns):         160.000
Sources:            { level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q }

Check Type  Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     BUFGCE/I  n/a            1.290         160.000     158.710    BUFGCE_X0Y29  level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/I



---------------------------------------------------------------------------------------------------
From Clock:  level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  To Clock:  level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       78.547ns,  Total Violation        0.000ns
Hold  :          172  Failing Endpoints,  Worst Slack       -0.066ns,  Total Violation       -9.137ns
PW    :            0  Failing Endpoints,  Worst Slack       79.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.547ns  (required time - arrival time)
  Source:                 level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/D
                            (falling edge-triggered cell FDCE clocked by level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns - level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.329ns (31.038%)  route 0.731ns (68.962%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.495ns = ( 87.495 - 80.000 ) 
    Source Clock Delay      (SCD):    7.897ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.925     2.140    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.173 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     2.451    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.479 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, unplaced)     2.365     4.844    boundary                            level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
                         FDRE (Prop_FDRE_C_Q)         0.079     4.923 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, unplaced)         0.362     5.285    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/tap_tck
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     5.313 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=195, unplaced)       2.584     7.897    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     7.976 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, unplaced)        0.161     8.137    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state[1]
                         LUT3 (Prop_LUT3_I0_O)        0.090     8.227 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0_i_1/O
                         net (fo=4, unplaced)         0.152     8.379    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0_i_1_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.090     8.469 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, unplaced)         0.185     8.654    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/tdo
                         LUT5 (Prop_LUT5_I1_O)        0.035     8.689 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/dr_tdo_inferred_i_1/O
                         net (fo=1, unplaced)         0.185     8.874    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/dr_tdo
                         LUT3 (Prop_LUT3_I2_O)        0.035     8.909 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/tdo_rise_edge_inferred_i_1/O
                         net (fo=1, unplaced)         0.048     8.957    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/tdo_rise_edge
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    80.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078    80.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    80.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.732    81.924    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430    82.354 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238    82.592    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.616 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, unplaced)     2.094    84.710    boundary                            level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
                         FDRE (Prop_FDRE_C_Q)         0.058    84.768 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, unplaced)         0.264    85.032    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/tap_tck
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    85.056 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=195, unplaced)       2.439    87.495    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/REG_O_reg[5]
                         FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C  (IS_INVERTED)
                         clock pessimism              0.257    87.752                                            
                         clock uncertainty           -0.273    87.479                                            
                         FDCE (Setup_FDCE_C_D)        0.025    87.504    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg
  -------------------------------------------------------------------
                         required time                         87.504                                            
                         arrival time                          -8.957                                            
  -------------------------------------------------------------------
                         slack                                 78.547                                            

Slack (MET) :             78.701ns  (required time - arrival time)
  Source:                 level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        0.807ns  (logic 0.164ns (20.322%)  route 0.643ns (79.678%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.495ns = ( 167.495 - 160.000 ) 
    Source Clock Delay      (SCD):    7.897ns = ( 87.897 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    80.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085    80.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    80.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.925    82.140    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033    82.173 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278    82.451    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    82.479 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, unplaced)     2.365    84.844    boundary                            level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
                         FDRE (Prop_FDRE_C_Q)         0.079    84.923 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, unplaced)         0.362    85.285    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/tap_tck
                         BUFGCE (Prop_BUFGCE_I_O)     0.028    85.313 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=195, unplaced)       2.584    87.897    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.079    87.976 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/Q
                         net (fo=35, unplaced)        0.150    88.126    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/CAPDR_O
                         LUT2 (Prop_LUT2_I1_O)        0.050    88.176 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/capture_INST_0/O
                         net (fo=35, unplaced)        0.247    88.423    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_capture
                         LUT5 (Prop_LUT5_I1_O)        0.035    88.458 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, unplaced)        0.246    88.704    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[0]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000   160.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078   160.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114   160.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.732   161.924    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430   162.354 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238   162.592    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   162.616 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, unplaced)     2.094   164.710    boundary                            level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
                         FDRE (Prop_FDRE_C_Q)         0.058   164.768 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, unplaced)         0.264   165.032    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/tap_tck
                         BUFGCE (Prop_BUFGCE_I_O)     0.024   165.056 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=195, unplaced)       2.439   167.495    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[0]/C
                         clock pessimism              0.257   167.752                                            
                         clock uncertainty           -0.273   167.479                                            
                         FDRE (Setup_FDRE_C_R)       -0.074   167.405    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[0]
  -------------------------------------------------------------------
                         required time                        167.405                                            
                         arrival time                         -88.704                                            
  -------------------------------------------------------------------
                         slack                                 78.701                                            

Slack (MET) :             78.701ns  (required time - arrival time)
  Source:                 level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        0.807ns  (logic 0.164ns (20.322%)  route 0.643ns (79.678%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.495ns = ( 167.495 - 160.000 ) 
    Source Clock Delay      (SCD):    7.897ns = ( 87.897 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    80.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085    80.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    80.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.925    82.140    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033    82.173 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278    82.451    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    82.479 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, unplaced)     2.365    84.844    boundary                            level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
                         FDRE (Prop_FDRE_C_Q)         0.079    84.923 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, unplaced)         0.362    85.285    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/tap_tck
                         BUFGCE (Prop_BUFGCE_I_O)     0.028    85.313 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=195, unplaced)       2.584    87.897    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.079    87.976 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/Q
                         net (fo=35, unplaced)        0.150    88.126    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/CAPDR_O
                         LUT2 (Prop_LUT2_I1_O)        0.050    88.176 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/capture_INST_0/O
                         net (fo=35, unplaced)        0.247    88.423    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_capture
                         LUT5 (Prop_LUT5_I1_O)        0.035    88.458 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, unplaced)        0.246    88.704    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[10]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000   160.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078   160.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114   160.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.732   161.924    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430   162.354 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238   162.592    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   162.616 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, unplaced)     2.094   164.710    boundary                            level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
                         FDRE (Prop_FDRE_C_Q)         0.058   164.768 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, unplaced)         0.264   165.032    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/tap_tck
                         BUFGCE (Prop_BUFGCE_I_O)     0.024   165.056 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=195, unplaced)       2.439   167.495    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[10]/C
                         clock pessimism              0.257   167.752                                            
                         clock uncertainty           -0.273   167.479                                            
                         FDRE (Setup_FDRE_C_R)       -0.074   167.405    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[10]
  -------------------------------------------------------------------
                         required time                        167.405                                            
                         arrival time                         -88.704                                            
  -------------------------------------------------------------------
                         slack                                 78.701                                            

Slack (MET) :             78.701ns  (required time - arrival time)
  Source:                 level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        0.807ns  (logic 0.164ns (20.322%)  route 0.643ns (79.678%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.495ns = ( 167.495 - 160.000 ) 
    Source Clock Delay      (SCD):    7.897ns = ( 87.897 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    80.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085    80.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    80.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.925    82.140    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033    82.173 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278    82.451    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    82.479 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, unplaced)     2.365    84.844    boundary                            level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
                         FDRE (Prop_FDRE_C_Q)         0.079    84.923 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, unplaced)         0.362    85.285    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/tap_tck
                         BUFGCE (Prop_BUFGCE_I_O)     0.028    85.313 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=195, unplaced)       2.584    87.897    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.079    87.976 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/Q
                         net (fo=35, unplaced)        0.150    88.126    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/CAPDR_O
                         LUT2 (Prop_LUT2_I1_O)        0.050    88.176 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/capture_INST_0/O
                         net (fo=35, unplaced)        0.247    88.423    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_capture
                         LUT5 (Prop_LUT5_I1_O)        0.035    88.458 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, unplaced)        0.246    88.704    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[11]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000   160.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078   160.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114   160.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.732   161.924    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430   162.354 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238   162.592    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   162.616 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, unplaced)     2.094   164.710    boundary                            level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
                         FDRE (Prop_FDRE_C_Q)         0.058   164.768 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, unplaced)         0.264   165.032    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/tap_tck
                         BUFGCE (Prop_BUFGCE_I_O)     0.024   165.056 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=195, unplaced)       2.439   167.495    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[11]/C
                         clock pessimism              0.257   167.752                                            
                         clock uncertainty           -0.273   167.479                                            
                         FDRE (Setup_FDRE_C_R)       -0.074   167.405    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[11]
  -------------------------------------------------------------------
                         required time                        167.405                                            
                         arrival time                         -88.704                                            
  -------------------------------------------------------------------
                         slack                                 78.701                                            

Slack (MET) :             78.701ns  (required time - arrival time)
  Source:                 level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        0.807ns  (logic 0.164ns (20.322%)  route 0.643ns (79.678%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.495ns = ( 167.495 - 160.000 ) 
    Source Clock Delay      (SCD):    7.897ns = ( 87.897 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    80.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085    80.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    80.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.925    82.140    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033    82.173 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278    82.451    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    82.479 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, unplaced)     2.365    84.844    boundary                            level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
                         FDRE (Prop_FDRE_C_Q)         0.079    84.923 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, unplaced)         0.362    85.285    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/tap_tck
                         BUFGCE (Prop_BUFGCE_I_O)     0.028    85.313 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=195, unplaced)       2.584    87.897    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.079    87.976 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/Q
                         net (fo=35, unplaced)        0.150    88.126    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/CAPDR_O
                         LUT2 (Prop_LUT2_I1_O)        0.050    88.176 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/capture_INST_0/O
                         net (fo=35, unplaced)        0.247    88.423    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_capture
                         LUT5 (Prop_LUT5_I1_O)        0.035    88.458 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, unplaced)        0.246    88.704    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[12]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000   160.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078   160.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114   160.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.732   161.924    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430   162.354 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238   162.592    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   162.616 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, unplaced)     2.094   164.710    boundary                            level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
                         FDRE (Prop_FDRE_C_Q)         0.058   164.768 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, unplaced)         0.264   165.032    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/tap_tck
                         BUFGCE (Prop_BUFGCE_I_O)     0.024   165.056 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=195, unplaced)       2.439   167.495    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[12]/C
                         clock pessimism              0.257   167.752                                            
                         clock uncertainty           -0.273   167.479                                            
                         FDRE (Setup_FDRE_C_R)       -0.074   167.405    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[12]
  -------------------------------------------------------------------
                         required time                        167.405                                            
                         arrival time                         -88.704                                            
  -------------------------------------------------------------------
                         slack                                 78.701                                            

Slack (MET) :             78.701ns  (required time - arrival time)
  Source:                 level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        0.807ns  (logic 0.164ns (20.322%)  route 0.643ns (79.678%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.495ns = ( 167.495 - 160.000 ) 
    Source Clock Delay      (SCD):    7.897ns = ( 87.897 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    80.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085    80.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    80.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.925    82.140    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033    82.173 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278    82.451    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    82.479 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, unplaced)     2.365    84.844    boundary                            level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
                         FDRE (Prop_FDRE_C_Q)         0.079    84.923 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, unplaced)         0.362    85.285    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/tap_tck
                         BUFGCE (Prop_BUFGCE_I_O)     0.028    85.313 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=195, unplaced)       2.584    87.897    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.079    87.976 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/Q
                         net (fo=35, unplaced)        0.150    88.126    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/CAPDR_O
                         LUT2 (Prop_LUT2_I1_O)        0.050    88.176 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/capture_INST_0/O
                         net (fo=35, unplaced)        0.247    88.423    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_capture
                         LUT5 (Prop_LUT5_I1_O)        0.035    88.458 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, unplaced)        0.246    88.704    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[13]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000   160.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078   160.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114   160.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.732   161.924    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430   162.354 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238   162.592    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   162.616 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, unplaced)     2.094   164.710    boundary                            level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
                         FDRE (Prop_FDRE_C_Q)         0.058   164.768 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, unplaced)         0.264   165.032    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/tap_tck
                         BUFGCE (Prop_BUFGCE_I_O)     0.024   165.056 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=195, unplaced)       2.439   167.495    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[13]/C
                         clock pessimism              0.257   167.752                                            
                         clock uncertainty           -0.273   167.479                                            
                         FDRE (Setup_FDRE_C_R)       -0.074   167.405    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[13]
  -------------------------------------------------------------------
                         required time                        167.405                                            
                         arrival time                         -88.704                                            
  -------------------------------------------------------------------
                         slack                                 78.701                                            

Slack (MET) :             78.701ns  (required time - arrival time)
  Source:                 level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        0.807ns  (logic 0.164ns (20.322%)  route 0.643ns (79.678%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.495ns = ( 167.495 - 160.000 ) 
    Source Clock Delay      (SCD):    7.897ns = ( 87.897 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    80.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085    80.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    80.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.925    82.140    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033    82.173 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278    82.451    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    82.479 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, unplaced)     2.365    84.844    boundary                            level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
                         FDRE (Prop_FDRE_C_Q)         0.079    84.923 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, unplaced)         0.362    85.285    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/tap_tck
                         BUFGCE (Prop_BUFGCE_I_O)     0.028    85.313 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=195, unplaced)       2.584    87.897    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.079    87.976 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/Q
                         net (fo=35, unplaced)        0.150    88.126    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/CAPDR_O
                         LUT2 (Prop_LUT2_I1_O)        0.050    88.176 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/capture_INST_0/O
                         net (fo=35, unplaced)        0.247    88.423    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_capture
                         LUT5 (Prop_LUT5_I1_O)        0.035    88.458 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, unplaced)        0.246    88.704    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[14]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000   160.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078   160.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114   160.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.732   161.924    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430   162.354 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238   162.592    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   162.616 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, unplaced)     2.094   164.710    boundary                            level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
                         FDRE (Prop_FDRE_C_Q)         0.058   164.768 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, unplaced)         0.264   165.032    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/tap_tck
                         BUFGCE (Prop_BUFGCE_I_O)     0.024   165.056 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=195, unplaced)       2.439   167.495    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[14]/C
                         clock pessimism              0.257   167.752                                            
                         clock uncertainty           -0.273   167.479                                            
                         FDRE (Setup_FDRE_C_R)       -0.074   167.405    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[14]
  -------------------------------------------------------------------
                         required time                        167.405                                            
                         arrival time                         -88.704                                            
  -------------------------------------------------------------------
                         slack                                 78.701                                            

Slack (MET) :             78.701ns  (required time - arrival time)
  Source:                 level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        0.807ns  (logic 0.164ns (20.322%)  route 0.643ns (79.678%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.495ns = ( 167.495 - 160.000 ) 
    Source Clock Delay      (SCD):    7.897ns = ( 87.897 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    80.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085    80.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    80.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.925    82.140    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033    82.173 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278    82.451    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    82.479 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, unplaced)     2.365    84.844    boundary                            level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
                         FDRE (Prop_FDRE_C_Q)         0.079    84.923 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, unplaced)         0.362    85.285    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/tap_tck
                         BUFGCE (Prop_BUFGCE_I_O)     0.028    85.313 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=195, unplaced)       2.584    87.897    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.079    87.976 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/Q
                         net (fo=35, unplaced)        0.150    88.126    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/CAPDR_O
                         LUT2 (Prop_LUT2_I1_O)        0.050    88.176 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/capture_INST_0/O
                         net (fo=35, unplaced)        0.247    88.423    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_capture
                         LUT5 (Prop_LUT5_I1_O)        0.035    88.458 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, unplaced)        0.246    88.704    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[15]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000   160.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078   160.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114   160.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.732   161.924    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430   162.354 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238   162.592    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   162.616 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, unplaced)     2.094   164.710    boundary                            level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
                         FDRE (Prop_FDRE_C_Q)         0.058   164.768 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, unplaced)         0.264   165.032    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/tap_tck
                         BUFGCE (Prop_BUFGCE_I_O)     0.024   165.056 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=195, unplaced)       2.439   167.495    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[15]/C
                         clock pessimism              0.257   167.752                                            
                         clock uncertainty           -0.273   167.479                                            
                         FDRE (Setup_FDRE_C_R)       -0.074   167.405    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[15]
  -------------------------------------------------------------------
                         required time                        167.405                                            
                         arrival time                         -88.704                                            
  -------------------------------------------------------------------
                         slack                                 78.701                                            

Slack (MET) :             78.701ns  (required time - arrival time)
  Source:                 level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        0.807ns  (logic 0.164ns (20.322%)  route 0.643ns (79.678%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.495ns = ( 167.495 - 160.000 ) 
    Source Clock Delay      (SCD):    7.897ns = ( 87.897 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    80.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085    80.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    80.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.925    82.140    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033    82.173 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278    82.451    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    82.479 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, unplaced)     2.365    84.844    boundary                            level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
                         FDRE (Prop_FDRE_C_Q)         0.079    84.923 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, unplaced)         0.362    85.285    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/tap_tck
                         BUFGCE (Prop_BUFGCE_I_O)     0.028    85.313 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=195, unplaced)       2.584    87.897    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.079    87.976 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/Q
                         net (fo=35, unplaced)        0.150    88.126    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/CAPDR_O
                         LUT2 (Prop_LUT2_I1_O)        0.050    88.176 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/capture_INST_0/O
                         net (fo=35, unplaced)        0.247    88.423    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_capture
                         LUT5 (Prop_LUT5_I1_O)        0.035    88.458 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, unplaced)        0.246    88.704    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[16]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000   160.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078   160.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114   160.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.732   161.924    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430   162.354 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238   162.592    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   162.616 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, unplaced)     2.094   164.710    boundary                            level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
                         FDRE (Prop_FDRE_C_Q)         0.058   164.768 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, unplaced)         0.264   165.032    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/tap_tck
                         BUFGCE (Prop_BUFGCE_I_O)     0.024   165.056 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=195, unplaced)       2.439   167.495    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[16]/C
                         clock pessimism              0.257   167.752                                            
                         clock uncertainty           -0.273   167.479                                            
                         FDRE (Setup_FDRE_C_R)       -0.074   167.405    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[16]
  -------------------------------------------------------------------
                         required time                        167.405                                            
                         arrival time                         -88.704                                            
  -------------------------------------------------------------------
                         slack                                 78.701                                            

Slack (MET) :             78.701ns  (required time - arrival time)
  Source:                 level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        0.807ns  (logic 0.164ns (20.322%)  route 0.643ns (79.678%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.495ns = ( 167.495 - 160.000 ) 
    Source Clock Delay      (SCD):    7.897ns = ( 87.897 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    80.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085    80.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    80.215 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.925    82.140    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033    82.173 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278    82.451    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    82.479 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, unplaced)     2.365    84.844    boundary                            level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
                         FDRE (Prop_FDRE_C_Q)         0.079    84.923 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, unplaced)         0.362    85.285    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/tap_tck
                         BUFGCE (Prop_BUFGCE_I_O)     0.028    85.313 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=195, unplaced)       2.584    87.897    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.079    87.976 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/Q
                         net (fo=35, unplaced)        0.150    88.126    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/CAPDR_O
                         LUT2 (Prop_LUT2_I1_O)        0.050    88.176 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/capture_INST_0/O
                         net (fo=35, unplaced)        0.247    88.423    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_capture
                         LUT5 (Prop_LUT5_I1_O)        0.035    88.458 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, unplaced)        0.246    88.704    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[17]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000   160.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078   160.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114   160.192 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.732   161.924    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430   162.354 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238   162.592    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   162.616 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, unplaced)     2.094   164.710    boundary                            level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
                         FDRE (Prop_FDRE_C_Q)         0.058   164.768 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, unplaced)         0.264   165.032    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/tap_tck
                         BUFGCE (Prop_BUFGCE_I_O)     0.024   165.056 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=195, unplaced)       2.439   167.495    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[17]/C
                         clock pessimism              0.257   167.752                                            
                         clock uncertainty           -0.273   167.479                                            
                         FDRE (Setup_FDRE_C_R)       -0.074   167.405    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[17]
  -------------------------------------------------------------------
                         required time                        167.405                                            
                         arrival time                         -88.704                                            
  -------------------------------------------------------------------
                         slack                                 78.701                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.066ns  (arrival time - required time)
  Source:                 level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.061ns (48.800%)  route 0.064ns (51.200%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.423ns
    Source Clock Delay      (SCD):    4.065ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.058     1.183    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.050     1.233 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.163     1.396    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.413 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, unplaced)     1.292     2.705    boundary                            level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
                         FDRE (Prop_FDRE_C_Q)         0.039     2.744 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, unplaced)         0.190     2.934    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/tap_tck
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     2.951 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=195, unplaced)       1.114     4.065    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[1]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     4.104 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[1]/Q
                         net (fo=1, unplaced)         0.048     4.152    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid__0[1]
                         LUT2 (Prop_LUT2_I0_O)        0.022     4.174 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid[0]_i_1/O
                         net (fo=1, unplaced)         0.016     4.190    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid[0]_i_1_n_0
                         FDSE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[0]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.175     1.314    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.130     1.184 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.187     1.371    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.390 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, unplaced)     1.449     2.839    boundary                            level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
                         FDRE (Prop_FDRE_C_Q)         0.052     2.891 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, unplaced)         0.254     3.145    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/tap_tck
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     3.164 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=195, unplaced)       1.259     4.423    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
                         FDSE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[0]/C
                         clock pessimism             -0.213     4.210                                            
                         FDSE (Hold_FDSE_C_D)         0.046     4.256    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.256                                            
                         arrival time                           4.190                                            
  -------------------------------------------------------------------
                         slack                                 -0.066                                            

Slack (VIOLATED) :        -0.066ns  (arrival time - required time)
  Source:                 level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.061ns (48.800%)  route 0.064ns (51.200%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.423ns
    Source Clock Delay      (SCD):    4.065ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=134488, routed)      1.058     1.183    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.050     1.233 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.163     1.396    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.413 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24096, unplaced)     1.292     2.705    boundary                            level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
                         FDRE (Prop_FDRE_C_Q)         0.039     2.744 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, unplaced)         0.190     2.934    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/tap_tck
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     2.951 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=195, unplaced)       1.114     4.065    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
                         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[21]/C
  -------------------------------------------------------------------    -------------------------------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     4.104 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[21]/Q
                         net (fo=1, unplaced)         0.048     4.152    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid__0[21]
                         LUT2 (Prop_LUT2_I0_O)        0.022     4.174 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid[20]_i_1/O
                         net (fo=1, unplaced)         0.016     4.190    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid[20]_i_1_n_0
                         FDSE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[20]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_level0_blp    level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_chann