module wideexpr_00033(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ((ctrl[3]?6'sb000010:$unsigned(((1'sb1)-(s0))<<(s6))))^((ctrl[3]?{s4}:(($signed(3'sb110))^($signed(u3)))<<<(1'sb1)));
  assign y1 = ($signed((+(1'sb1))>>($unsigned((((ctrl[7]?+(u3):(s0)<<<(s3)))+((4'sb1100)^~((2'sb00)^~(s6))))>=(s0)))))&($signed(-({~({$signed($signed(s0)),(ctrl[4]?{s1}:{5'sb11110})})})));
  assign y2 = -(4'b0000);
  assign y3 = (ctrl[1]?{(({3'sb011,$signed(s1)})<<<($signed(((ctrl[0]?((s2)&(1'sb1))&(5'sb10010):+((6'sb001111)>>(1'b1))))^(+(6'sb101010)))))<<<({1{1'sb1}}),(4'b0001)<({2{(ctrl[7]?((-({s3}))^~(1'sb0))^~($signed(($signed(s3))&({1{4'sb1010}}))):($signed(((ctrl[7]?s2:s2))<<(4'sb0111)))|((-((u0)>>>(s4)))+(s7)))}})}:{2{{-(({3{(s7)&(((s7)>>(s7))>>((6'sb101110)&(5'sb01011)))}})>>>(({u4,(-(4'b1111))>>(5'sb11111),(ctrl[1]?(1'sb0)<<(s4):(ctrl[4]?6'sb010011:s6)),1'sb0})&({((u3)>>>(u1))<<<({1'sb1,s2}),(ctrl[6]?(ctrl[1]?3'sb101:s2):-(5'sb01111)),($signed(s0))-(1'sb1)}))),|({1{$signed((ctrl[1]?(-(4'sb0010))<<<(+(2'sb11)):5'sb00100))}}),(ctrl[7]?$unsigned((ctrl[5]?((s5)>>(s0))|((ctrl[1]?4'sb1010:s3)):-((+(6'sb100010))>>((5'sb10001)<<(s1))))):2'b10),(s3)-((ctrl[2]?(-(($signed(s0))<<({s4,s2,1'sb1,3'sb111})))>>>((ctrl[4]?(ctrl[2]?1'sb0:s0):$signed((6'sb011111)|(6'sb110100)))):$signed((($signed(u0))|((s1)<<(s6)))<<<((ctrl[3]?1'sb1:$signed(4'b0101))))))}}});
  assign y4 = ((1'sb1)>>(4'sb1101))==(($signed({4{(s5)^(2'sb01)}}))>>>(3'sb100));
  assign y5 = s3;
  assign y6 = (ctrl[2]?3'sb001:s0);
  assign y7 = +(((ctrl[7]?$signed((s0)^~(s5)):(5'sb01011)+((ctrl[5]?s5:4'sb0011))))>(-($signed(2'sb10))));
endmodule
