{
  "module_name": "ene_ir.h",
  "hash_id": "9a90071e9bcb296d2c23f0f8cbf4c1b243baf15ab98851f3458523874fefbc82",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/rc/ene_ir.h",
  "human_readable_source": " \n \n#include <linux/spinlock.h>\n\n\n \n#define ENE_STATUS\t\t0\t \n#define ENE_ADDR_HI\t\t1\t \n#define ENE_ADDR_LO\t\t2\t \n#define ENE_IO\t\t\t3\t \n#define ENE_IO_SIZE\t\t4\n\n \n#define ENE_FW_SAMPLE_BUFFER\t0xF8F0\t \n#define ENE_FW_SAMPLE_SPACE\t0x80\t \n#define ENE_FW_PACKET_SIZE\t4\n\n \n#define ENE_FW1\t\t\t0xF8F8   \n#define\tENE_FW1_ENABLE\t\t0x01\t \n#define ENE_FW1_TXIRQ\t\t0x02\t \n#define ENE_FW1_HAS_EXTRA_BUF\t0x04\t \n#define ENE_FW1_EXTRA_BUF_HND\t0x08\t \n#define ENE_FW1_LED_ON\t\t0x10\t \n\n#define ENE_FW1_WPATTERN\t0x20\t \n#define ENE_FW1_WAKE\t\t0x40\t \n#define ENE_FW1_IRQ\t\t0x80\t \n\n \n#define ENE_FW2\t\t\t0xF8F9   \n#define ENE_FW2_BUF_WPTR\t0x01\t \n#define ENE_FW2_RXIRQ\t\t0x04\t \n#define ENE_FW2_GP0A\t\t0x08\t \n#define ENE_FW2_EMMITER1_CONN\t0x10\t \n#define ENE_FW2_EMMITER2_CONN\t0x20\t \n\n#define ENE_FW2_FAN_INPUT\t0x40\t \n#define ENE_FW2_LEARNING\t0x80\t \n\n \n#define ENE_FW_RX_POINTER\t0xF8FA\n\n \n#define ENE_FW_SMPL_BUF_FAN\t0xF8FB\n#define ENE_FW_SMPL_BUF_FAN_PLS\t0x8000\t \n#define ENE_FW_SMPL_BUF_FAN_MSK\t0x0FFF   \n#define ENE_FW_SAMPLE_PERIOD_FAN 61\t \n\n \n#define ENE_GPIOFS1\t\t0xFC01\n#define ENE_GPIOFS1_GPIO0D\t0x20\t \n#define ENE_GPIOFS8\t\t0xFC08\n#define ENE_GPIOFS8_GPIO41\t0x02\t \n\n \n#define ENEB_IRQ\t\t0xFD09\t \n#define ENEB_IRQ_UNK1\t\t0xFD17\t \n#define ENEB_IRQ_STATUS\t\t0xFD80\t \n#define ENEB_IRQ_STATUS_IR\t0x20\t \n\n \n#define ENE_FAN_AS_IN1\t\t0xFE30   \n#define ENE_FAN_AS_IN1_EN\t0xCD\n#define ENE_FAN_AS_IN2\t\t0xFE31   \n#define ENE_FAN_AS_IN2_EN\t0x03\n\n \n#define ENE_IRQ\t\t\t0xFE9B\t \n#define ENE_IRQ_MASK\t\t0x0F\t \n#define ENE_IRQ_UNK_EN\t\t0x10\t \n#define ENE_IRQ_STATUS\t\t0x20\t \n\n \n#define ENE_CIRCFG\t\t0xFEC0\n#define ENE_CIRCFG_RX_EN\t0x01\t \n#define ENE_CIRCFG_RX_IRQ\t0x02\t \n#define ENE_CIRCFG_REV_POL\t0x04\t \n#define ENE_CIRCFG_CARR_DEMOD\t0x08\t \n\n#define ENE_CIRCFG_TX_EN\t0x10\t \n#define ENE_CIRCFG_TX_IRQ\t0x20\t \n#define ENE_CIRCFG_TX_POL_REV\t0x40\t \n#define ENE_CIRCFG_TX_CARR\t0x80\t \n\n \n#define ENE_CIRCFG2\t\t0xFEC1\n#define ENE_CIRCFG2_RLC\t\t0x00\n#define ENE_CIRCFG2_RC5\t\t0x01\n#define ENE_CIRCFG2_RC6\t\t0x02\n#define ENE_CIRCFG2_NEC\t\t0x03\n#define ENE_CIRCFG2_CARR_DETECT\t0x10\t \n#define ENE_CIRCFG2_GPIO0A\t0x20\t \n#define ENE_CIRCFG2_FAST_SAMPL1\t0x40\t \n#define ENE_CIRCFG2_FAST_SAMPL2\t0x80\t \n\n \n#define ENE_CIRPF\t\t0xFEC2\n#define ENE_CIRHIGH\t\t0xFEC3\n#define ENE_CIRBIT\t\t0xFEC4\n#define ENE_CIRSTART\t\t0xFEC5\n#define ENE_CIRSTART2\t\t0xFEC6\n\n \n#define ENE_CIRDAT_IN\t\t0xFEC7\n\n\n \n#define ENE_CIRRLC_CFG\t\t0xFEC8\n#define ENE_CIRRLC_CFG_OVERFLOW\t0x80\t \n#define ENE_DEFAULT_SAMPLE_PERIOD 50\n\n \n#define ENE_CIRRLC_OUT0\t\t0xFEC9\n#define ENE_CIRRLC_OUT1\t\t0xFECA\n#define ENE_CIRRLC_OUT_PULSE\t0x80\t \n#define ENE_CIRRLC_OUT_MASK\t0x7F\n\n\n \n#define ENE_CIRCAR_PULS\t\t0xFECB\n\n \n#define ENE_CIRCAR_PRD\t\t0xFECC\n#define ENE_CIRCAR_PRD_VALID\t0x80\t \n\n \n#define ENE_CIRCAR_HPRD\t\t0xFECD\n\n \n#define ENE_CIRMOD_PRD\t\t0xFECE\n#define ENE_CIRMOD_PRD_POL\t0x80\t \n\n#define ENE_CIRMOD_PRD_MAX\t0x7F\t \n#define ENE_CIRMOD_PRD_MIN\t0x02\t \n\n \n#define ENE_CIRMOD_HPRD\t\t0xFECF\n\n \n#define ENE_ECHV\t\t0xFF00\t \n#define ENE_PLLFRH\t\t0xFF16\n#define ENE_PLLFRL\t\t0xFF17\n#define ENE_DEFAULT_PLL_FREQ\t1000\n\n#define ENE_ECSTS\t\t0xFF1D\n#define ENE_ECSTS_RSRVD\t\t0x04\n\n#define ENE_ECVER_MAJOR\t\t0xFF1E\t \n#define ENE_ECVER_MINOR\t\t0xFF1F\n#define ENE_HW_VER_OLD\t\t0xFD00\n\n \n\n#define ENE_DRIVER_NAME\t\t\"ene_ir\"\n\n#define ENE_IRQ_RX\t\t1\n#define ENE_IRQ_TX\t\t2\n\n#define  ENE_HW_B\t\t1\t \n#define  ENE_HW_C\t\t2\t \n#define  ENE_HW_D\t\t3\t \n\n#define __dbg(level, format, ...)\t\t\t\t\\\ndo {\t\t\t\t\t\t\t\t\\\n\tif (debug >= level)\t\t\t\t\t\\\n\t\tpr_info(format \"\\n\", ## __VA_ARGS__);\t\t\\\n} while (0)\n\n#define dbg(format, ...)\t\t__dbg(1, format, ## __VA_ARGS__)\n#define dbg_verbose(format, ...)\t__dbg(2, format, ## __VA_ARGS__)\n#define dbg_regs(format, ...)\t\t__dbg(3, format, ## __VA_ARGS__)\n\nstruct ene_device {\n\tstruct pnp_dev *pnp_dev;\n\tstruct rc_dev *rdev;\n\n\t \n\tlong hw_io;\n\tint irq;\n\tspinlock_t hw_lock;\n\n\t \n\tint hw_revision;\t\t\t \n\tbool hw_use_gpio_0a;\t\t\t \n\tbool hw_extra_buffer;\t\t\t \n\tbool hw_fan_input;\t\t\t \n\tbool hw_learning_and_tx_capable;\t \n\tint  pll_freq;\n\tint buffer_len;\n\n\t \n\tint extra_buf1_address;\n\tint extra_buf1_len;\n\tint extra_buf2_address;\n\tint extra_buf2_len;\n\n\t \n\tint r_pointer;\t\t\t\t \n\tint w_pointer;\t\t\t\t \n\tbool rx_fan_input_inuse;\t\t \n\tint tx_reg;\t\t\t\t \n\tu8  saved_conf1;\t\t\t \n\tunsigned int tx_sample;\t\t\t \n\tbool tx_sample_pulse;\t\t\t \n\n\t \n\tunsigned *tx_buffer;\t\t\t \n\tint tx_pos;\t\t\t\t \n\tint tx_len;\t\t\t\t \n\tint tx_done;\t\t\t\t \n\t\t\t\t\t\t \n\tstruct completion tx_complete;\t\t \n\tstruct timer_list tx_sim_timer;\n\n\t \n\tint tx_period;\n\tint tx_duty_cycle;\n\tint transmitter_mask;\n\n\t \n\tbool learning_mode_enabled;\t\t \n\tbool carrier_detect_enabled;\t\t \n\tint rx_period_adjust;\n\tbool rx_enabled;\n};\n\nstatic int ene_irq_status(struct ene_device *dev);\nstatic void ene_rx_read_hw_pointer(struct ene_device *dev);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}