<!DOCTYPE html><!--cNm_OIOqXEDxQ0SH00iM0--><html lang="en"><head><meta charSet="utf-8"/><meta name="viewport" content="width=device-width, initial-scale=1"/><link rel="stylesheet" href="/_next/static/css/ce230472d7a7442f.css" data-precedence="next"/><link rel="preload" as="script" fetchPriority="low" href="/_next/static/chunks/webpack-c56f8fa117ce0351.js"/><script src="/_next/static/chunks/4bd1b696-c023c6e3521b1417.js" async=""></script><script src="/_next/static/chunks/255-c14d5b029c5349f3.js" async=""></script><script src="/_next/static/chunks/main-app-139afd25d1d572ee.js" async=""></script><script src="/_next/static/chunks/619-f09bc47e24909021.js" async=""></script><script src="/_next/static/chunks/app/layout-0f692771b2523bfc.js" async=""></script><script src="/_next/static/chunks/app/projects/%5Bslug%5D/page-d841d297fc64fa18.js" async=""></script><link rel="preload" href="https://www.googletagmanager.com/gtag/js?id=G-N8BEYXKQHK" as="script"/><title>Ali Hamza Malik - Research Scientist</title><meta name="description" content="Research scientist specializing in formal verification, automated reasoning, and security."/><script src="/_next/static/chunks/polyfills-42372ed130431b0a.js" noModule=""></script></head><body><div hidden=""><!--$--><!--/$--></div><script>((a,b,c,d,e,f,g,h)=>{let i=document.documentElement,j=["light","dark"];function k(b){(Array.isArray(a)?a:[a]).forEach(a=>{let c="class"===a,d=c&&f?e.map(a=>f[a]||a):e;c?(i.classList.remove(...d),i.classList.add(f&&f[b]?f[b]:b)):i.setAttribute(a,b)}),l(b)}function l(a){h&&j.includes(a)&&(i.style.colorScheme=a)}function m(){return window.matchMedia("(prefers-color-scheme: dark)").matches?"dark":"light"}if(d)k(d);else try{let a=localStorage.getItem(b)||c,d=g&&"system"===a?m():a;k(d)}catch(a){}})("class","theme","dark",null,["light","dark"],null,true,true)</script><div class="min-h-screen bg-background"><nav class="fixed left-0 right-0 top-0 z-50 border-b border-nav-border bg-nav-bg"><div class="mx-auto max-w-7xl px-6 py-4"><div class="flex items-center justify-between"><a class="flex items-center gap-3" href="/"><div class="flex h-10 w-10 items-center justify-center rounded-lg bg-gradient-to-br from-[#3EA6FF] to-[#2EC4B6]"><span class="text-white">AHM</span></div><span class="tracking-tight text-foreground">Ali Hamza Malik</span></a><div class="hidden items-center gap-8 md:flex"><a class="relative py-1 transition-colors text-muted-foreground hover:text-foreground" href="/">Home</a><a class="relative py-1 transition-colors text-muted-foreground hover:text-foreground" href="/cv">CV</a><a class="relative py-1 transition-colors text-muted-foreground hover:text-foreground" href="/history">History</a><a class="relative py-1 transition-colors text-muted-foreground hover:text-foreground" href="/publications">Publications</a><a class="relative py-1 transition-colors text-primary" href="/projects">Projects<div class="absolute bottom-0 left-0 right-0 h-0.5 bg-primary"></div></a><a class="relative py-1 transition-colors text-muted-foreground hover:text-foreground" href="/blog">Blog</a></div><div class="flex items-center gap-2 md:hidden"><button class="text-muted-foreground hover:text-foreground"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="lucide lucide-menu"><line x1="4" x2="20" y1="12" y2="12"></line><line x1="4" x2="20" y1="6" y2="6"></line><line x1="4" x2="20" y1="18" y2="18"></line></svg></button></div></div></div></nav><main class="pt-20"><div class="mx-auto max-w-5xl px-6 py-12"><a class="mb-8 inline-flex items-center gap-2 text-muted-foreground transition-colors hover:text-primary" href="/projects"><svg xmlns="http://www.w3.org/2000/svg" width="16" height="16" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="lucide lucide-arrow-left"><path d="m12 19-7-7 7-7"></path><path d="M19 12H5"></path></svg>Back to Projects</a><div class="mb-8"><div class="flex items-start justify-between gap-4"><div><h1 class="mb-2 text-4xl text-foreground">Scalar RISC-V Microprocessor</h1><div class="mb-4 flex items-center gap-3"><span class="text-primary">Hardware Design</span><span class="rounded-full bg-primary/20 px-3 py-1 text-sm text-primary">Completed</span></div><p class="text-lg text-card-foreground">5-stage pipelined processor with hazard detection and forwarding</p></div></div><div class="mt-6 flex flex-wrap gap-2"><span class="rounded-full border border-border px-3 py-1 text-sm text-card-foreground">Verilog</span><span class="rounded-full border border-border px-3 py-1 text-sm text-card-foreground">Python</span><span class="rounded-full border border-border px-3 py-1 text-sm text-card-foreground">RISC-V</span><span class="rounded-full border border-border px-3 py-1 text-sm text-card-foreground">Digital Logic</span></div><div class="mt-6 flex flex-wrap gap-4"><a href="#" target="_blank" rel="noopener noreferrer" class="inline-flex items-center gap-2 rounded-lg border border-border px-4 py-2 text-card-foreground transition-colors hover:border-primary hover:text-primary"><svg stroke="currentColor" fill="currentColor" stroke-width="0" viewBox="0 0 496 512" height="18" width="18" xmlns="http://www.w3.org/2000/svg"><path d="M165.9 397.4c0 2-2.3 3.6-5.2 3.6-3.3.3-5.6-1.3-5.6-3.6 0-2 2.3-3.6 5.2-3.6 3-.3 5.6 1.3 5.6 3.6zm-31.1-4.5c-.7 2 1.3 4.3 4.3 4.9 2.6 1 5.6 0 6.2-2s-1.3-4.3-4.3-5.2c-2.6-.7-5.5.3-6.2 2.3zm44.2-1.7c-2.9.7-4.9 2.6-4.6 4.9.3 2 2.9 3.3 5.9 2.6 2.9-.7 4.9-2.6 4.6-4.6-.3-1.9-3-3.2-5.9-2.9zM244.8 8C106.1 8 0 113.3 0 252c0 110.9 69.8 205.8 169.5 239.2 12.8 2.3 17.3-5.6 17.3-12.1 0-6.2-.3-40.4-.3-61.4 0 0-70 15-84.7-29.8 0 0-11.4-29.1-27.8-36.6 0 0-22.9-15.7 1.6-15.4 0 0 24.9 2 38.6 25.8 21.9 38.6 58.6 27.5 72.9 20.9 2.3-16 8.8-27.1 16-33.7-55.9-6.2-112.3-14.3-112.3-110.5 0-27.5 7.6-41.3 23.6-58.9-2.6-6.5-11.1-33.3 2.6-67.9 20.9-6.5 69 27 69 27 20-5.6 41.5-8.5 62.8-8.5s42.8 2.9 62.8 8.5c0 0 48.1-33.6 69-27 13.7 34.7 5.2 61.4 2.6 67.9 16 17.7 25.8 31.5 25.8 58.9 0 96.5-58.9 104.2-114.8 110.5 9.2 7.9 17 22.9 17 46.4 0 33.7-.3 75.4-.3 83.6 0 6.5 4.6 14.4 17.3 12.1C428.2 457.8 496 362.9 496 252 496 113.3 383.5 8 244.8 8zM97.2 352.9c-1.3 1-1 3.3.7 5.2 1.6 1.6 3.9 2.3 5.2 1 1.3-1 1-3.3-.7-5.2-1.6-1.6-3.9-2.3-5.2-1zm-10.8-8.1c-.7 1.3.3 2.9 2.3 3.9 1.6 1 3.6.7 4.3-.7.7-1.3-.3-2.9-2.3-3.9-2-.6-3.6-.3-4.3.7zm32.4 35.6c-1.6 1.3-1 4.3 1.3 6.2 2.3 2.3 5.2 2.6 6.5 1 1.3-1.3.7-4.3-1.3-6.2-2.2-2.3-5.2-2.6-6.5-1zm-11.4-14.7c-1.6 1-1.6 3.6 0 5.9 1.6 2.3 4.3 3.3 5.6 2.3 1.6-1.3 1.6-3.9 0-6.2-1.4-2.3-4-3.3-5.6-2z"></path></svg>GitHub</a></div></div><div class="prose prose-neutral max-w-none dark:prose-invert"><p class="mb-4 leading-relaxed text-card-foreground">This project implements a complete RISC-V processor core from scratch, demonstrating the principles of pipelined computer architecture. The design achieves instruction-level parallelism through a classic 5-stage pipeline while maintaining correctness through sophisticated hazard detection and data forwarding mechanisms.

<h2 class="mb-3 mt-6 text-2xl font-semibold text-foreground">Pipeline Architecture</h2>

The processor implements the traditional five-stage pipeline:

1. <strong class="font-semibold text-foreground">Instruction Fetch (IF)</strong>: Retrieves instructions from memory
2. <strong class="font-semibold text-foreground">Instruction Decode (ID)</strong>: Decodes instructions and reads register file
3. <strong class="font-semibold text-foreground">Execute (EX)</strong>: Performs ALU operations and address calculations
4. <strong class="font-semibold text-foreground">Memory (MEM)</strong>: Accesses data memory for loads and stores
5. <strong class="font-semibold text-foreground">Write Back (WB)</strong>: Writes results back to register file

<h2 class="mb-3 mt-6 text-2xl font-semibold text-foreground">Hazard Detection and Resolution</h2>

Pipelining introduces data, control, and structural hazards that must be resolved to maintain program correctness:

<strong class="font-semibold text-foreground">Data Hazards</strong>: Detected when an instruction depends on results from previous instructions still in the pipeline. The forwarding unit resolves most hazards by routing data directly from pipeline registers, avoiding stalls.

<strong class="font-semibold text-foreground">Control Hazards</strong>: Branch and jump instructions require special handling. The design implements branch prediction and uses the ALU in the EX stage for early branch resolution, minimizing pipeline flushes.

<strong class="font-semibold text-foreground">Load-Use Hazards</strong>: When a load instruction is immediately followed by an instruction using the loaded data, a pipeline stall is unavoidable. The hazard detection unit identifies these cases and inserts bubbles appropriately.

<h2 class="mb-3 mt-6 text-2xl font-semibold text-foreground">Testing and Verification</h2>

A comprehensive verification strategy ensures processor correctness:

<strong class="font-semibold text-foreground">Randomized Test Generation</strong>: Python scripts generate randomized instruction sequences covering all instruction types, edge cases, and hazard scenarios. This approach reveals corner cases that manual test writing might miss.

<strong class="font-semibold text-foreground">Waveform Analysis</strong>: Detailed signal tracing through simulation enables verification of control signals, data paths, and timing at the cycle level. Each pipeline stage's behavior is validated against expected results.

<strong class="font-semibold text-foreground">ISA Compliance</strong>: The processor is verified against RISC-V ISA specifications, ensuring correct execution of the RV32I base integer instruction set.

<h2 class="mb-3 mt-6 text-2xl font-semibold text-foreground">Implementation Details</h2>

<ul class="mb-4 list-disc space-y-1 pl-6 text-card-foreground"><li class="text-card-foreground"><strong class="font-semibold text-foreground">Verilog HDL</strong>: Complete processor implementation in synthesizable Verilog</li></ul>
<ul class="mb-4 list-disc space-y-1 pl-6 text-card-foreground"><li class="text-card-foreground"><strong class="font-semibold text-foreground">Modular Design</strong>: Separate modules for each pipeline stage, control unit, ALU, and register file</li></ul>
<ul class="mb-4 list-disc space-y-1 pl-6 text-card-foreground"><li class="text-card-foreground"><strong class="font-semibold text-foreground">Python Tooling</strong>: Test generation and result verification scripts</li></ul>
<ul class="mb-4 list-disc space-y-1 pl-6 text-card-foreground"><li class="text-card-foreground"><strong class="font-semibold text-foreground">Makefile Build System</strong>: Automated simulation and testing workflow</li></ul>
<ul class="mb-4 list-disc space-y-1 pl-6 text-card-foreground"><li class="text-card-foreground"><strong class="font-semibold text-foreground">Shell Scripts</strong>: Batch testing and regression verification</li></ul>

The project demonstrates that even complex microarchitectural features like pipelining and forwarding can be implemented cleanly with careful design and thorough verification. The resulting processor achieves near-ideal CPI (cycles per instruction) for hazard-free code sequences.</p></div></div><!--$--><!--/$--></main><footer class="mt-32 border-t border-border bg-footer-bg"><div class="mx-auto max-w-7xl px-6 py-12"><div class="grid grid-cols-1 gap-8 md:grid-cols-3"><div><div class="mb-3 text-foreground">Ali Hamza Malik</div><p class="text-muted-foreground">Formal Verification | Security | Quantum Networks</p></div><div><div class="mb-3 text-foreground">Contact</div><div class="space-y-2 text-muted-foreground"><p>ahmalik@umass.edu</p><p>Location: <!-- -->Amherst, MA</p></div></div><div><div class="mb-3 text-foreground">Links</div><div class="flex gap-4"><a href="https://github.com/alirafiqmalik" target="_blank" rel="noopener noreferrer" class="text-muted-foreground transition-colors hover:text-primary" aria-label="GitHub"><svg stroke="currentColor" fill="currentColor" stroke-width="0" viewBox="0 0 496 512" height="20" width="20" xmlns="http://www.w3.org/2000/svg"><path d="M165.9 397.4c0 2-2.3 3.6-5.2 3.6-3.3.3-5.6-1.3-5.6-3.6 0-2 2.3-3.6 5.2-3.6 3-.3 5.6 1.3 5.6 3.6zm-31.1-4.5c-.7 2 1.3 4.3 4.3 4.9 2.6 1 5.6 0 6.2-2s-1.3-4.3-4.3-5.2c-2.6-.7-5.5.3-6.2 2.3zm44.2-1.7c-2.9.7-4.9 2.6-4.6 4.9.3 2 2.9 3.3 5.9 2.6 2.9-.7 4.9-2.6 4.6-4.6-.3-1.9-3-3.2-5.9-2.9zM244.8 8C106.1 8 0 113.3 0 252c0 110.9 69.8 205.8 169.5 239.2 12.8 2.3 17.3-5.6 17.3-12.1 0-6.2-.3-40.4-.3-61.4 0 0-70 15-84.7-29.8 0 0-11.4-29.1-27.8-36.6 0 0-22.9-15.7 1.6-15.4 0 0 24.9 2 38.6 25.8 21.9 38.6 58.6 27.5 72.9 20.9 2.3-16 8.8-27.1 16-33.7-55.9-6.2-112.3-14.3-112.3-110.5 0-27.5 7.6-41.3 23.6-58.9-2.6-6.5-11.1-33.3 2.6-67.9 20.9-6.5 69 27 69 27 20-5.6 41.5-8.5 62.8-8.5s42.8 2.9 62.8 8.5c0 0 48.1-33.6 69-27 13.7 34.7 5.2 61.4 2.6 67.9 16 17.7 25.8 31.5 25.8 58.9 0 96.5-58.9 104.2-114.8 110.5 9.2 7.9 17 22.9 17 46.4 0 33.7-.3 75.4-.3 83.6 0 6.5 4.6 14.4 17.3 12.1C428.2 457.8 496 362.9 496 252 496 113.3 383.5 8 244.8 8zM97.2 352.9c-1.3 1-1 3.3.7 5.2 1.6 1.6 3.9 2.3 5.2 1 1.3-1 1-3.3-.7-5.2-1.6-1.6-3.9-2.3-5.2-1zm-10.8-8.1c-.7 1.3.3 2.9 2.3 3.9 1.6 1 3.6.7 4.3-.7.7-1.3-.3-2.9-2.3-3.9-2-.6-3.6-.3-4.3.7zm32.4 35.6c-1.6 1.3-1 4.3 1.3 6.2 2.3 2.3 5.2 2.6 6.5 1 1.3-1.3.7-4.3-1.3-6.2-2.2-2.3-5.2-2.6-6.5-1zm-11.4-14.7c-1.6 1-1.6 3.6 0 5.9 1.6 2.3 4.3 3.3 5.6 2.3 1.6-1.3 1.6-3.9 0-6.2-1.4-2.3-4-3.3-5.6-2z"></path></svg></a><a href="https://linkedin.com/in/alihamzamalik" target="_blank" rel="noopener noreferrer" class="text-muted-foreground transition-colors hover:text-primary" aria-label="LinkedIn"><svg stroke="currentColor" fill="currentColor" stroke-width="0" viewBox="0 0 448 512" height="20" width="20" xmlns="http://www.w3.org/2000/svg"><path d="M416 32H31.9C14.3 32 0 46.5 0 64.3v383.4C0 465.5 14.3 480 31.9 480H416c17.6 0 32-14.5 32-32.3V64.3c0-17.8-14.4-32.3-32-32.3zM135.4 416H69V202.2h66.5V416zm-33.2-243c-21.3 0-38.5-17.3-38.5-38.5S80.9 96 102.2 96c21.2 0 38.5 17.3 38.5 38.5 0 21.3-17.2 38.5-38.5 38.5zm282.1 243h-66.4V312c0-24.8-.5-56.7-34.5-56.7-34.6 0-39.9 27-39.9 54.9V416h-66.4V202.2h63.7v29.2h.9c8.9-16.8 30.6-34.5 62.9-34.5 67.2 0 79.7 44.3 79.7 101.9V416z"></path></svg></a></div></div></div><div class="mt-8 border-t border-border pt-8 text-center text-muted-foreground"><p>© <!-- -->2026<!-- --> <!-- -->Ali Hamza Malik<!-- -->. All rights reserved.</p></div></div></footer></div><script src="/_next/static/chunks/webpack-c56f8fa117ce0351.js" id="_R_" async=""></script><script>(self.__next_f=self.__next_f||[]).push([0])</script><script>self.__next_f.push([1,"1:\"$Sreact.fragment\"\n2:I[4979,[\"619\",\"static/chunks/619-f09bc47e24909021.js\",\"177\",\"static/chunks/app/layout-0f692771b2523bfc.js\"],\"GoogleAnalytics\"]\n3:I[8906,[\"619\",\"static/chunks/619-f09bc47e24909021.js\",\"177\",\"static/chunks/app/layout-0f692771b2523bfc.js\"],\"ThemeProvider\"]\n4:I[4067,[\"619\",\"static/chunks/619-f09bc47e24909021.js\",\"177\",\"static/chunks/app/layout-0f692771b2523bfc.js\"],\"Navigation\"]\n5:I[9766,[],\"\"]\n6:I[8924,[],\"\"]\ne:I[7150,[],\"\"]\n:HL[\"/_next/static/css/ce230472d7a7442f.css\",\"style\"]\n7:T518,"])</script><script>self.__next_f.push([1,"M165.9 397.4c0 2-2.3 3.6-5.2 3.6-3.3.3-5.6-1.3-5.6-3.6 0-2 2.3-3.6 5.2-3.6 3-.3 5.6 1.3 5.6 3.6zm-31.1-4.5c-.7 2 1.3 4.3 4.3 4.9 2.6 1 5.6 0 6.2-2s-1.3-4.3-4.3-5.2c-2.6-.7-5.5.3-6.2 2.3zm44.2-1.7c-2.9.7-4.9 2.6-4.6 4.9.3 2 2.9 3.3 5.9 2.6 2.9-.7 4.9-2.6 4.6-4.6-.3-1.9-3-3.2-5.9-2.9zM244.8 8C106.1 8 0 113.3 0 252c0 110.9 69.8 205.8 169.5 239.2 12.8 2.3 17.3-5.6 17.3-12.1 0-6.2-.3-40.4-.3-61.4 0 0-70 15-84.7-29.8 0 0-11.4-29.1-27.8-36.6 0 0-22.9-15.7 1.6-15.4 0 0 24.9 2 38.6 25.8 21.9 38.6 58.6 27.5 72.9 20.9 2.3-16 8.8-27.1 16-33.7-55.9-6.2-112.3-14.3-112.3-110.5 0-27.5 7.6-41.3 23.6-58.9-2.6-6.5-11.1-33.3 2.6-67.9 20.9-6.5 69 27 69 27 20-5.6 41.5-8.5 62.8-8.5s42.8 2.9 62.8 8.5c0 0 48.1-33.6 69-27 13.7 34.7 5.2 61.4 2.6 67.9 16 17.7 25.8 31.5 25.8 58.9 0 96.5-58.9 104.2-114.8 110.5 9.2 7.9 17 22.9 17 46.4 0 33.7-.3 75.4-.3 83.6 0 6.5 4.6 14.4 17.3 12.1C428.2 457.8 496 362.9 496 252 496 113.3 383.5 8 244.8 8zM97.2 352.9c-1.3 1-1 3.3.7 5.2 1.6 1.6 3.9 2.3 5.2 1 1.3-1 1-3.3-.7-5.2-1.6-1.6-3.9-2.3-5.2-1zm-10.8-8.1c-.7 1.3.3 2.9 2.3 3.9 1.6 1 3.6.7 4.3-.7.7-1.3-.3-2.9-2.3-3.9-2-.6-3.6-.3-4.3.7zm32.4 35.6c-1.6 1.3-1 4.3 1.3 6.2 2.3 2.3 5.2 2.6 6.5 1 1.3-1.3.7-4.3-1.3-6.2-2.2-2.3-5.2-2.6-6.5-1zm-11.4-14.7c-1.6 1-1.6 3.6 0 5.9 1.6 2.3 4.3 3.3 5.6 2.3 1.6-1.3 1.6-3.9 0-6.2-1.4-2.3-4-3.3-5.6-2z"])</script><script>self.__next_f.push([1,"0:{\"P\":null,\"b\":\"cNm-OIOqXEDxQ0SH00iM0\",\"p\":\"\",\"c\":[\"\",\"projects\",\"riscv-processor\"],\"i\":false,\"f\":[[[\"\",{\"children\":[\"projects\",{\"children\":[[\"slug\",\"riscv-processor\",\"d\"],{\"children\":[\"__PAGE__\",{}]}]}]},\"$undefined\",\"$undefined\",true],[\"\",[\"$\",\"$1\",\"c\",{\"children\":[[[\"$\",\"link\",\"0\",{\"rel\":\"stylesheet\",\"href\":\"/_next/static/css/ce230472d7a7442f.css\",\"precedence\":\"next\",\"crossOrigin\":\"$undefined\",\"nonce\":\"$undefined\"}]],[\"$\",\"html\",null,{\"lang\":\"en\",\"suppressHydrationWarning\":true,\"children\":[[\"$\",\"head\",null,{\"children\":[\"$\",\"$L2\",null,{}]}],[\"$\",\"body\",null,{\"suppressHydrationWarning\":true,\"children\":[\"$\",\"$L3\",null,{\"children\":[\"$\",\"div\",null,{\"className\":\"min-h-screen bg-background\",\"children\":[[\"$\",\"$L4\",null,{}],[\"$\",\"main\",null,{\"className\":\"pt-20\",\"children\":[\"$\",\"$L5\",null,{\"parallelRouterKey\":\"children\",\"error\":\"$undefined\",\"errorStyles\":\"$undefined\",\"errorScripts\":\"$undefined\",\"template\":[\"$\",\"$L6\",null,{}],\"templateStyles\":\"$undefined\",\"templateScripts\":\"$undefined\",\"notFound\":[[[\"$\",\"title\",null,{\"children\":\"404: This page could not be found.\"}],[\"$\",\"div\",null,{\"style\":{\"fontFamily\":\"system-ui,\\\"Segoe UI\\\",Roboto,Helvetica,Arial,sans-serif,\\\"Apple Color Emoji\\\",\\\"Segoe UI Emoji\\\"\",\"height\":\"100vh\",\"textAlign\":\"center\",\"display\":\"flex\",\"flexDirection\":\"column\",\"alignItems\":\"center\",\"justifyContent\":\"center\"},\"children\":[\"$\",\"div\",null,{\"children\":[[\"$\",\"style\",null,{\"dangerouslySetInnerHTML\":{\"__html\":\"body{color:#000;background:#fff;margin:0}.next-error-h1{border-right:1px solid rgba(0,0,0,.3)}@media (prefers-color-scheme:dark){body{color:#fff;background:#000}.next-error-h1{border-right:1px solid rgba(255,255,255,.3)}}\"}}],[\"$\",\"h1\",null,{\"className\":\"next-error-h1\",\"style\":{\"display\":\"inline-block\",\"margin\":\"0 20px 0 0\",\"padding\":\"0 23px 0 0\",\"fontSize\":24,\"fontWeight\":500,\"verticalAlign\":\"top\",\"lineHeight\":\"49px\"},\"children\":404}],[\"$\",\"div\",null,{\"style\":{\"display\":\"inline-block\"},\"children\":[\"$\",\"h2\",null,{\"style\":{\"fontSize\":14,\"fontWeight\":400,\"lineHeight\":\"49px\",\"margin\":0},\"children\":\"This page could not be found.\"}]}]]}]}]],[]],\"forbidden\":\"$undefined\",\"unauthorized\":\"$undefined\"}]}],[\"$\",\"footer\",null,{\"className\":\"mt-32 border-t border-border bg-footer-bg\",\"children\":[\"$\",\"div\",null,{\"className\":\"mx-auto max-w-7xl px-6 py-12\",\"children\":[[\"$\",\"div\",null,{\"className\":\"grid grid-cols-1 gap-8 md:grid-cols-3\",\"children\":[[\"$\",\"div\",null,{\"children\":[[\"$\",\"div\",null,{\"className\":\"mb-3 text-foreground\",\"children\":\"Ali Hamza Malik\"}],[\"$\",\"p\",null,{\"className\":\"text-muted-foreground\",\"children\":\"Formal Verification | Security | Quantum Networks\"}]]}],[\"$\",\"div\",null,{\"children\":[[\"$\",\"div\",null,{\"className\":\"mb-3 text-foreground\",\"children\":\"Contact\"}],[\"$\",\"div\",null,{\"className\":\"space-y-2 text-muted-foreground\",\"children\":[[\"$\",\"p\",null,{\"children\":\"ahmalik@umass.edu\"}],[\"$\",\"p\",null,{\"children\":[\"Location: \",\"Amherst, MA\"]}]]}]]}],[\"$\",\"div\",null,{\"children\":[[\"$\",\"div\",null,{\"className\":\"mb-3 text-foreground\",\"children\":\"Links\"}],[\"$\",\"div\",null,{\"className\":\"flex gap-4\",\"children\":[[\"$\",\"a\",null,{\"href\":\"https://github.com/alirafiqmalik\",\"target\":\"_blank\",\"rel\":\"noopener noreferrer\",\"className\":\"text-muted-foreground transition-colors hover:text-primary\",\"aria-label\":\"GitHub\",\"children\":[\"$\",\"svg\",null,{\"stroke\":\"currentColor\",\"fill\":\"currentColor\",\"strokeWidth\":\"0\",\"viewBox\":\"0 0 496 512\",\"children\":[\"$undefined\",[[\"$\",\"path\",\"0\",{\"d\":\"$7\",\"children\":[]}]]],\"className\":\"$undefined\",\"style\":{\"color\":\"$undefined\"},\"height\":20,\"width\":20,\"xmlns\":\"http://www.w3.org/2000/svg\"}]}],\"$L8\",\"$undefined\"]}]]}]]}],\"$L9\"]}]}]]}]}]}]]}]]}],{\"children\":[\"projects\",\"$La\",{\"children\":[[\"slug\",\"riscv-processor\",\"d\"],\"$Lb\",{\"children\":[\"__PAGE__\",\"$Lc\",{},null,false]},null,false]},null,false]},null,false],\"$Ld\",false]],\"m\":\"$undefined\",\"G\":[\"$e\",[]],\"s\":false,\"S\":true}\n"])</script><script>self.__next_f.push([1,"10:I[4431,[],\"OutletBoundary\"]\n12:I[5278,[],\"AsyncMetadataOutlet\"]\n14:I[4431,[],\"ViewportBoundary\"]\n16:I[4431,[],\"MetadataBoundary\"]\n17:\"$Sreact.suspense\"\n"])</script><script>self.__next_f.push([1,"8:[\"$\",\"a\",null,{\"href\":\"https://linkedin.com/in/alihamzamalik\",\"target\":\"_blank\",\"rel\":\"noopener noreferrer\",\"className\":\"text-muted-foreground transition-colors hover:text-primary\",\"aria-label\":\"LinkedIn\",\"children\":[\"$\",\"svg\",null,{\"stroke\":\"currentColor\",\"fill\":\"currentColor\",\"strokeWidth\":\"0\",\"viewBox\":\"0 0 448 512\",\"children\":[\"$undefined\",[[\"$\",\"path\",\"0\",{\"d\":\"M416 32H31.9C14.3 32 0 46.5 0 64.3v383.4C0 465.5 14.3 480 31.9 480H416c17.6 0 32-14.5 32-32.3V64.3c0-17.8-14.4-32.3-32-32.3zM135.4 416H69V202.2h66.5V416zm-33.2-243c-21.3 0-38.5-17.3-38.5-38.5S80.9 96 102.2 96c21.2 0 38.5 17.3 38.5 38.5 0 21.3-17.2 38.5-38.5 38.5zm282.1 243h-66.4V312c0-24.8-.5-56.7-34.5-56.7-34.6 0-39.9 27-39.9 54.9V416h-66.4V202.2h63.7v29.2h.9c8.9-16.8 30.6-34.5 62.9-34.5 67.2 0 79.7 44.3 79.7 101.9V416z\",\"children\":[]}]]],\"className\":\"$undefined\",\"style\":{\"color\":\"$undefined\"},\"height\":20,\"width\":20,\"xmlns\":\"http://www.w3.org/2000/svg\"}]}]\n"])</script><script>self.__next_f.push([1,"9:[\"$\",\"div\",null,{\"className\":\"mt-8 border-t border-border pt-8 text-center text-muted-foreground\",\"children\":[\"$\",\"p\",null,{\"children\":[\"© \",2026,\" \",\"Ali Hamza Malik\",\". All rights reserved.\"]}]}]\na:[\"$\",\"$1\",\"c\",{\"children\":[null,[\"$\",\"$L5\",null,{\"parallelRouterKey\":\"children\",\"error\":\"$undefined\",\"errorStyles\":\"$undefined\",\"errorScripts\":\"$undefined\",\"template\":[\"$\",\"$L6\",null,{}],\"templateStyles\":\"$undefined\",\"templateScripts\":\"$undefined\",\"notFound\":\"$undefined\",\"forbidden\":\"$undefined\",\"unauthorized\":\"$undefined\"}]]}]\nb:[\"$\",\"$1\",\"c\",{\"children\":[null,[\"$\",\"$L5\",null,{\"parallelRouterKey\":\"children\",\"error\":\"$undefined\",\"errorStyles\":\"$undefined\",\"errorScripts\":\"$undefined\",\"template\":[\"$\",\"$L6\",null,{}],\"templateStyles\":\"$undefined\",\"templateScripts\":\"$undefined\",\"notFound\":\"$undefined\",\"forbidden\":\"$undefined\",\"unauthorized\":\"$undefined\"}]]}]\nc:[\"$\",\"$1\",\"c\",{\"children\":[\"$Lf\",null,[\"$\",\"$L10\",null,{\"children\":[\"$L11\",[\"$\",\"$L12\",null,{\"promise\":\"$@13\"}]]}]]}]\nd:[\"$\",\"$1\",\"h\",{\"children\":[null,[[\"$\",\"$L14\",null,{\"children\":\"$L15\"}],null],[\"$\",\"$L16\",null,{\"children\":[\"$\",\"div\",null,{\"hidden\":true,\"children\":[\"$\",\"$17\",null,{\"fallback\":null,\"children\":\"$L18\"}]}]}]]}]\n"])</script><script>self.__next_f.push([1,"19:I[2619,[\"619\",\"static/chunks/619-f09bc47e24909021.js\",\"419\",\"static/chunks/app/projects/%5Bslug%5D/page-d841d297fc64fa18.js\"],\"\"]\n1b:I[2449,[\"619\",\"static/chunks/619-f09bc47e24909021.js\",\"419\",\"static/chunks/app/projects/%5Bslug%5D/page-d841d297fc64fa18.js\"],\"MDXContent\"]\n1a:T518,"])</script><script>self.__next_f.push([1,"M165.9 397.4c0 2-2.3 3.6-5.2 3.6-3.3.3-5.6-1.3-5.6-3.6 0-2 2.3-3.6 5.2-3.6 3-.3 5.6 1.3 5.6 3.6zm-31.1-4.5c-.7 2 1.3 4.3 4.3 4.9 2.6 1 5.6 0 6.2-2s-1.3-4.3-4.3-5.2c-2.6-.7-5.5.3-6.2 2.3zm44.2-1.7c-2.9.7-4.9 2.6-4.6 4.9.3 2 2.9 3.3 5.9 2.6 2.9-.7 4.9-2.6 4.6-4.6-.3-1.9-3-3.2-5.9-2.9zM244.8 8C106.1 8 0 113.3 0 252c0 110.9 69.8 205.8 169.5 239.2 12.8 2.3 17.3-5.6 17.3-12.1 0-6.2-.3-40.4-.3-61.4 0 0-70 15-84.7-29.8 0 0-11.4-29.1-27.8-36.6 0 0-22.9-15.7 1.6-15.4 0 0 24.9 2 38.6 25.8 21.9 38.6 58.6 27.5 72.9 20.9 2.3-16 8.8-27.1 16-33.7-55.9-6.2-112.3-14.3-112.3-110.5 0-27.5 7.6-41.3 23.6-58.9-2.6-6.5-11.1-33.3 2.6-67.9 20.9-6.5 69 27 69 27 20-5.6 41.5-8.5 62.8-8.5s42.8 2.9 62.8 8.5c0 0 48.1-33.6 69-27 13.7 34.7 5.2 61.4 2.6 67.9 16 17.7 25.8 31.5 25.8 58.9 0 96.5-58.9 104.2-114.8 110.5 9.2 7.9 17 22.9 17 46.4 0 33.7-.3 75.4-.3 83.6 0 6.5 4.6 14.4 17.3 12.1C428.2 457.8 496 362.9 496 252 496 113.3 383.5 8 244.8 8zM97.2 352.9c-1.3 1-1 3.3.7 5.2 1.6 1.6 3.9 2.3 5.2 1 1.3-1 1-3.3-.7-5.2-1.6-1.6-3.9-2.3-5.2-1zm-10.8-8.1c-.7 1.3.3 2.9 2.3 3.9 1.6 1 3.6.7 4.3-.7.7-1.3-.3-2.9-2.3-3.9-2-.6-3.6-.3-4.3.7zm32.4 35.6c-1.6 1.3-1 4.3 1.3 6.2 2.3 2.3 5.2 2.6 6.5 1 1.3-1.3.7-4.3-1.3-6.2-2.2-2.3-5.2-2.6-6.5-1zm-11.4-14.7c-1.6 1-1.6 3.6 0 5.9 1.6 2.3 4.3 3.3 5.6 2.3 1.6-1.3 1.6-3.9 0-6.2-1.4-2.3-4-3.3-5.6-2z"])</script><script>self.__next_f.push([1,"1c:Tbb8,"])</script><script>self.__next_f.push([1,"\r\nThis project implements a complete RISC-V processor core from scratch, demonstrating the principles of pipelined computer architecture. The design achieves instruction-level parallelism through a classic 5-stage pipeline while maintaining correctness through sophisticated hazard detection and data forwarding mechanisms.\r\n\r\n## Pipeline Architecture\r\n\r\nThe processor implements the traditional five-stage pipeline:\r\n\r\n1. **Instruction Fetch (IF)**: Retrieves instructions from memory\r\n2. **Instruction Decode (ID)**: Decodes instructions and reads register file\r\n3. **Execute (EX)**: Performs ALU operations and address calculations\r\n4. **Memory (MEM)**: Accesses data memory for loads and stores\r\n5. **Write Back (WB)**: Writes results back to register file\r\n\r\n## Hazard Detection and Resolution\r\n\r\nPipelining introduces data, control, and structural hazards that must be resolved to maintain program correctness:\r\n\r\n**Data Hazards**: Detected when an instruction depends on results from previous instructions still in the pipeline. The forwarding unit resolves most hazards by routing data directly from pipeline registers, avoiding stalls.\r\n\r\n**Control Hazards**: Branch and jump instructions require special handling. The design implements branch prediction and uses the ALU in the EX stage for early branch resolution, minimizing pipeline flushes.\r\n\r\n**Load-Use Hazards**: When a load instruction is immediately followed by an instruction using the loaded data, a pipeline stall is unavoidable. The hazard detection unit identifies these cases and inserts bubbles appropriately.\r\n\r\n## Testing and Verification\r\n\r\nA comprehensive verification strategy ensures processor correctness:\r\n\r\n**Randomized Test Generation**: Python scripts generate randomized instruction sequences covering all instruction types, edge cases, and hazard scenarios. This approach reveals corner cases that manual test writing might miss.\r\n\r\n**Waveform Analysis**: Detailed signal tracing through simulation enables verification of control signals, data paths, and timing at the cycle level. Each pipeline stage's behavior is validated against expected results.\r\n\r\n**ISA Compliance**: The processor is verified against RISC-V ISA specifications, ensuring correct execution of the RV32I base integer instruction set.\r\n\r\n## Implementation Details\r\n\r\n- **Verilog HDL**: Complete processor implementation in synthesizable Verilog\r\n- **Modular Design**: Separate modules for each pipeline stage, control unit, ALU, and register file\r\n- **Python Tooling**: Test generation and result verification scripts\r\n- **Makefile Build System**: Automated simulation and testing workflow\r\n- **Shell Scripts**: Batch testing and regression verification\r\n\r\nThe project demonstrates that even complex microarchitectural features like pipelining and forwarding can be implemented cleanly with careful design and thorough verification. The resulting processor achieves near-ideal CPI (cycles per instruction) for hazard-free code sequences.\r\n"])</script><script>self.__next_f.push([1,"f:[\"$\",\"div\",null,{\"className\":\"mx-auto max-w-5xl px-6 py-12\",\"children\":[[\"$\",\"$L19\",null,{\"href\":\"/projects\",\"className\":\"mb-8 inline-flex items-center gap-2 text-muted-foreground transition-colors hover:text-primary\",\"children\":[[\"$\",\"svg\",null,{\"ref\":\"$undefined\",\"xmlns\":\"http://www.w3.org/2000/svg\",\"width\":16,\"height\":16,\"viewBox\":\"0 0 24 24\",\"fill\":\"none\",\"stroke\":\"currentColor\",\"strokeWidth\":2,\"strokeLinecap\":\"round\",\"strokeLinejoin\":\"round\",\"className\":\"lucide lucide-arrow-left\",\"children\":[[\"$\",\"path\",\"1l729n\",{\"d\":\"m12 19-7-7 7-7\"}],[\"$\",\"path\",\"x3x0zl\",{\"d\":\"M19 12H5\"}],\"$undefined\"]}],\"Back to Projects\"]}],[\"$\",\"div\",null,{\"className\":\"mb-8\",\"children\":[\"$undefined\",[\"$\",\"div\",null,{\"className\":\"flex items-start justify-between gap-4\",\"children\":[\"$\",\"div\",null,{\"children\":[[\"$\",\"h1\",null,{\"className\":\"mb-2 text-4xl text-foreground\",\"children\":\"Scalar RISC-V Microprocessor\"}],[\"$\",\"div\",null,{\"className\":\"mb-4 flex items-center gap-3\",\"children\":[[\"$\",\"span\",null,{\"className\":\"text-primary\",\"children\":\"Hardware Design\"}],[\"$\",\"span\",null,{\"className\":\"rounded-full bg-primary/20 px-3 py-1 text-sm text-primary\",\"children\":\"Completed\"}]]}],[\"$\",\"p\",null,{\"className\":\"text-lg text-card-foreground\",\"children\":\"5-stage pipelined processor with hazard detection and forwarding\"}]]}]}],[\"$\",\"div\",null,{\"className\":\"mt-6 flex flex-wrap gap-2\",\"children\":[[\"$\",\"span\",\"Verilog\",{\"className\":\"rounded-full border border-border px-3 py-1 text-sm text-card-foreground\",\"children\":\"Verilog\"}],[\"$\",\"span\",\"Python\",{\"className\":\"rounded-full border border-border px-3 py-1 text-sm text-card-foreground\",\"children\":\"Python\"}],[\"$\",\"span\",\"RISC-V\",{\"className\":\"rounded-full border border-border px-3 py-1 text-sm text-card-foreground\",\"children\":\"RISC-V\"}],[\"$\",\"span\",\"Digital Logic\",{\"className\":\"rounded-full border border-border px-3 py-1 text-sm text-card-foreground\",\"children\":\"Digital Logic\"}]]}],[\"$\",\"div\",null,{\"className\":\"mt-6 flex flex-wrap gap-4\",\"children\":[[\"$\",\"a\",null,{\"href\":\"#\",\"target\":\"_blank\",\"rel\":\"noopener noreferrer\",\"className\":\"inline-flex items-center gap-2 rounded-lg border border-border px-4 py-2 text-card-foreground transition-colors hover:border-primary hover:text-primary\",\"children\":[[\"$\",\"svg\",null,{\"stroke\":\"currentColor\",\"fill\":\"currentColor\",\"strokeWidth\":\"0\",\"viewBox\":\"0 0 496 512\",\"children\":[\"$undefined\",[[\"$\",\"path\",\"0\",{\"d\":\"$1a\",\"children\":[]}]]],\"className\":\"$undefined\",\"style\":{\"color\":\"$undefined\"},\"height\":18,\"width\":18,\"xmlns\":\"http://www.w3.org/2000/svg\"}],\"GitHub\"]}],\"$undefined\",\"$undefined\",\"$undefined\"]}]]}],[\"$\",\"$L1b\",null,{\"content\":\"$1c\"}]]}]\n"])</script><script>self.__next_f.push([1,"15:[[\"$\",\"meta\",\"0\",{\"charSet\":\"utf-8\"}],[\"$\",\"meta\",\"1\",{\"name\":\"viewport\",\"content\":\"width=device-width, initial-scale=1\"}]]\n11:null\n"])</script><script>self.__next_f.push([1,"13:{\"metadata\":[[\"$\",\"title\",\"0\",{\"children\":\"Ali Hamza Malik - Research Scientist\"}],[\"$\",\"meta\",\"1\",{\"name\":\"description\",\"content\":\"Research scientist specializing in formal verification, automated reasoning, and security.\"}]],\"error\":null,\"digest\":\"$undefined\"}\n"])</script><script>self.__next_f.push([1,"18:\"$13:metadata\"\n"])</script></body></html>