0.6
2016.4
Jan 23 2017
19:19:20
/home/steven/Desktop/Architecture/constants.v,1491922652,verilog,,,,,,,,,,,,
/home/steven/Desktop/Architecture/cpu.v,1492992502,verilog,,,/home/steven/Desktop/Architecture/opcodes.v;/home/steven/Desktop/Architecture/constants.v,control;cpu;datapath;latch;signExtension;targetAddress,,,,,,,,
/home/steven/Desktop/Architecture/cpu_tb.v,1492961375,verilog,,,/home/steven/Desktop/Architecture/constants.v,cpu_tb,,,,,,,,
/home/steven/Desktop/Architecture/memory.v,1491922620,verilog,,,/home/steven/Desktop/Architecture/constants.v,memory,,,,,,,,
/home/steven/Desktop/Architecture/opcodes.v,1491916486,verilog,,,,,,,,,,,,
/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/ALU.v,1492965267,verilog,,,,ALU,,,,,,,,
/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v,1492962296,verilog,,,,Register,,,,,,,,
/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/RegisterFile.v,1492962003,verilog,,,,RegisterFile,,,,,,,,
/home/steven/Desktop/vivado/HW4_multiCycle/HW4_multiCycle.sim/sim_1/behav/glbl.v,1485222234,verilog,,,,glbl,,,,,,,,
