
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: MEHRDADHESSC8F4

Implementation : impl1

# Written on Thu Jun 18 21:57:03 2020

##### DESIGN INFO #######################################################

Top View:                "topModule"
Constraint File(s):      (none)




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                              Ending                                |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                System                                |     1000.000         |     No paths         |     No paths         |     No paths                         
System                                my_pll_64mhz|CLKOP_inferred_clock     |     1000.000         |     No paths         |     No paths         |     No paths                         
my_pll_64mhz|CLKOP_inferred_clock     my_pll_64mhz|CLKOP_inferred_clock     |     1000.000         |     1000.000         |     500.000          |     500.000                          
my_pll_64mhz|CLKOP_inferred_clock     clockDivider|clkOut_derived_clock     |     1000.000         |     No paths         |     No paths         |     No paths                         
clockDivider|clkOut_derived_clock     my_pll_64mhz|CLKOP_inferred_clock     |     1000.000         |     No paths         |     500.000          |     No paths                         
clockDivider|clkOut_derived_clock     clockDivider|clkOut_derived_clock     |     1000.000         |     No paths         |     No paths         |     No paths                         
=======================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:LED
p:osc_en
p:serial_iq
p:top_clk
p:top_rst_n


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
