/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [10:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire [10:0] celloutsig_0_17z;
  wire [6:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  reg [5:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [5:0] celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_40z;
  wire [6:0] celloutsig_0_41z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_13z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [15:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [16:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [20:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = celloutsig_0_2z ? celloutsig_0_2z : in_data[10];
  assign celloutsig_0_9z = celloutsig_0_8z[2] ? celloutsig_0_7z : celloutsig_0_8z[3];
  assign celloutsig_1_8z = !(celloutsig_1_6z ? celloutsig_1_4z[2] : celloutsig_1_2z);
  assign celloutsig_0_14z = !(in_data[80] ? in_data[21] : celloutsig_0_7z);
  assign celloutsig_0_15z = ~(celloutsig_0_4z | celloutsig_0_8z[3]);
  assign celloutsig_0_21z = ~(celloutsig_0_3z | celloutsig_0_15z);
  assign celloutsig_1_18z = celloutsig_1_0z | ~(celloutsig_1_17z);
  assign celloutsig_0_7z = in_data[33] | ~(in_data[53]);
  assign celloutsig_1_17z = ~(celloutsig_1_1z[13] ^ celloutsig_1_0z);
  assign celloutsig_0_0z = in_data[73:63] + in_data[57:47];
  assign celloutsig_0_35z = { in_data[77], celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_24z, celloutsig_0_26z } & { celloutsig_0_7z, celloutsig_0_25z, celloutsig_0_23z, celloutsig_0_10z, celloutsig_0_31z, celloutsig_0_1z };
  assign celloutsig_0_19z = { in_data[30:25], celloutsig_0_14z } & { in_data[39:34], celloutsig_0_10z };
  assign celloutsig_1_0z = in_data[189:187] == in_data[182:180];
  assign celloutsig_1_5z = celloutsig_1_1z[11:3] == celloutsig_1_1z[8:0];
  assign celloutsig_0_1z = in_data[89:78] === { celloutsig_0_0z[3], celloutsig_0_0z };
  assign celloutsig_0_13z = in_data[8:0] === { in_data[19:14], celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_26z = in_data[81:45] === { in_data[65:30], celloutsig_0_13z };
  assign celloutsig_0_31z = ! { celloutsig_0_20z[5:2], celloutsig_0_15z, celloutsig_0_26z };
  assign celloutsig_1_3z = ! { celloutsig_1_1z[9:2], celloutsig_1_0z };
  assign celloutsig_0_10z = ! { in_data[18:15], celloutsig_0_3z };
  assign celloutsig_0_12z = ! { in_data[16:14], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_22z = ! { celloutsig_0_8z, celloutsig_0_19z };
  assign celloutsig_1_6z = { celloutsig_1_4z[14:13], celloutsig_1_5z, celloutsig_1_0z } || celloutsig_1_1z[7:4];
  assign celloutsig_1_19z = { celloutsig_1_13z, celloutsig_1_18z, celloutsig_1_17z } % { 1'h1, celloutsig_1_9z[8:7], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_18z };
  assign celloutsig_0_17z = { in_data[16:7], celloutsig_0_15z } % { 1'h1, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_1_7z = { celloutsig_1_4z[9:4], celloutsig_1_6z, celloutsig_1_0z } * celloutsig_1_4z[7:0];
  assign celloutsig_0_16z = celloutsig_0_8z[3:1] * celloutsig_0_0z[8:6];
  assign celloutsig_0_41z = celloutsig_0_4z ? { in_data[73:68], celloutsig_0_14z } : { celloutsig_0_17z[10:5], celloutsig_0_32z };
  assign celloutsig_1_4z = celloutsig_1_1z[11] ? { celloutsig_1_1z[15:12], 1'h1, celloutsig_1_1z[10:1], celloutsig_1_2z, celloutsig_1_0z } : { celloutsig_1_2z, celloutsig_1_1z[15:12], 1'h0, celloutsig_1_1z[10:0] };
  assign celloutsig_1_9z = celloutsig_1_4z[6] ? { in_data[134:127], celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_0z } : in_data[150:130];
  assign celloutsig_0_4z = { in_data[14:9], celloutsig_0_3z } != celloutsig_0_0z[7:1];
  assign celloutsig_0_23z = celloutsig_0_16z != { celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_1z };
  assign celloutsig_1_13z = ~ { celloutsig_1_4z[6:5], celloutsig_1_6z, celloutsig_1_8z };
  assign celloutsig_1_2z = | { celloutsig_1_1z[8:6], celloutsig_1_0z };
  assign celloutsig_0_40z = celloutsig_0_35z[2:0] ~^ { celloutsig_0_21z, celloutsig_0_14z, celloutsig_0_22z };
  assign celloutsig_1_1z = { in_data[113:101], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } ~^ in_data[186:171];
  assign celloutsig_0_8z = { celloutsig_0_0z[5:2], celloutsig_0_1z } ~^ { in_data[63:61], celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_2z = ~((celloutsig_0_1z & in_data[81]) | in_data[69]);
  assign celloutsig_0_25z = ~((celloutsig_0_1z & celloutsig_0_13z) | celloutsig_0_16z[1]);
  always_latch
    if (!clkin_data[32]) celloutsig_0_20z = 6'h00;
    else if (!celloutsig_1_18z) celloutsig_0_20z = { celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_15z };
  assign celloutsig_0_32z = ~((celloutsig_0_17z[4] & celloutsig_0_12z) | (celloutsig_0_4z & in_data[34]));
  assign celloutsig_0_5z = ~((in_data[84] & celloutsig_0_1z) | (celloutsig_0_1z & celloutsig_0_3z));
  assign celloutsig_0_24z = ~((celloutsig_0_17z[5] & celloutsig_0_15z) | (celloutsig_0_13z & celloutsig_0_9z));
  assign { out_data[128], out_data[101:96], out_data[34:32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_40z, celloutsig_0_41z };
endmodule
