$date
	Sat Jun 21 15:13:19 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_johnson_counter $end
$var wire 4 ! out [3:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 $ d $end
$var wire 1 # rst $end
$var wire 1 % set $end
$var wire 1 & q3_bar $end
$var wire 1 ' q3 $end
$var wire 1 ( q2_bar $end
$var wire 1 ) q2 $end
$var wire 1 * q1_bar $end
$var wire 1 + q1 $end
$var wire 1 , q0_bar $end
$var wire 1 - q0 $end
$var wire 4 . out [3:0] $end
$scope module d0 $end
$var wire 1 " clk $end
$var wire 1 , q_bar $end
$var wire 1 # rst $end
$var wire 1 % set $end
$var wire 1 + d $end
$var reg 1 - q $end
$upscope $end
$scope module d1 $end
$var wire 1 " clk $end
$var wire 1 * q_bar $end
$var wire 1 # rst $end
$var wire 1 % set $end
$var wire 1 ) d $end
$var reg 1 + q $end
$upscope $end
$scope module d2 $end
$var wire 1 " clk $end
$var wire 1 ( q_bar $end
$var wire 1 # rst $end
$var wire 1 % set $end
$var wire 1 ' d $end
$var reg 1 ) q $end
$upscope $end
$scope module d3 $end
$var wire 1 " clk $end
$var wire 1 , d $end
$var wire 1 & q_bar $end
$var wire 1 # rst $end
$var wire 1 % set $end
$var reg 1 ' q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 .
0-
1,
0+
1*
0)
1(
0'
1&
0%
1$
1#
0"
b0 !
$end
#10
1"
#20
0"
0#
#30
0&
b1000 !
b1000 .
1'
1"
#40
0"
#50
0(
b1100 !
b1100 .
1)
1"
#60
0"
#70
0*
b1110 !
b1110 .
1+
1"
#80
0"
#90
0,
b1111 !
b1111 .
1-
1"
#100
0"
#110
1&
b111 !
b111 .
0'
1"
#120
0"
#130
1(
b11 !
b11 .
0)
1"
#140
0"
#150
1*
b1 !
b1 .
0+
1"
#160
0"
#170
1,
b0 !
b0 .
0-
1"
#180
0"
#190
0&
b1000 !
b1000 .
1'
1"
#200
0"
#210
0(
b1100 !
b1100 .
1)
1"
#220
0"
