INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bms_p/Desktop/vlsi 1/100daysofrtl/serialinpout-not/serialinpout.srcs/sources_1/new/serialinpout.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo_shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bms_p/Desktop/vlsi 1/100daysofrtl/serialinpout-not/serialinpout.srcs/sim_1/new/serialinpouttb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo_shift_register_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bms_p/Desktop/vlsi 1/100daysofrtl/serialinpout-not/serialinpout.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
