image : ppro512k.jpg thumb 150px right 200 & nbsp ; mhz pentium pro with a 512 & nbsp ; kb l2 cache in pga package thumb thumb the lead architect of pentium pro was fred pollack who was specialized in superscalarity and had also worked as the lead engineer of the intel iapx 432 the pentium pro incorporated a new microarchitecture , different from the pentium 's p5 microarchitecture the pentium pro ( p6 ) featured many advanced concepts not found in the pentium , although it was n't the first or only x86 processor to implement them ( see nexgen nx586 or cyrix 6x86 ) the pentium pro thus featured out of order execution , including speculative execution via register renaming the pentium pro has an 8 & nbsp ; kb instruction cache , from which up to 16 bytes are fetched on each cycle and sent to the instruction decoders the general decoder can generate up to four micro-ops per cycle , whereas the simple decoders can generate one micro-op each per cycle instructions that require more micro-ops than four are translated with the assistance of a sequencer , which generates the required micro-ops over multiple clock cycles the pentium pro was the first processor in the x86-family to support upgradeable microcode under bios and/or operating system control micro-ops exit the re-order buffer ( rob ) and enter a reserve station ( rs ) , where they await dispatch to the execution units the pentium pro has a total of six execution units : two integer units , one floating-point unit ( fpu ) , a load unit , store address unit , and a store data unit of the two integer units , only the one that shares the path with the fpu on port 0 has the full complement of functions such as a barrel shifter , multiplier , divider , and support for lea instructions the second integer unit , which is connected to port 1 , does not have these facilities and is limited to simple operations such as add , subtract , and the calculation of branch target addresses after the microprocessor was released , a bug was discovered in the floating point unit , commonly called the '' pentium pro and pentium ii fpu bug '' and by intel as the '' flag erratum '' the pentium pro p6 microarchitecture was used in one form or another by intel for more than a decade the design 's various traits would continue after that in the derivative core called '' banias '' in pentium m and intel core ( yonah ) , which itself would evolve into the core microarchitecture ( core 2 processor ) in 2006 and onward so for example cmovne moves a specified value into a register or not depending on whether the ne ( not-equal ) condition is true in the flags register ie z flag 0 this , together with the high cost of pentium pro systems , caused rather lackluster reception among pc enthusiasts at the time to take full advantage of the pentium pro 's p6 microarchitecture , a fully 32-bit os is needed , such as windows nt , linux , unix , or os/2 the performance issues on legacy code were later partially mitigated by intel with the pentium ii compared to risc microprocessors , the pentium pro , when introduced , slightly outperformed the fastest risc microprocessors on integer performance when running the specint95 benchmark , but floating-point performance was significantly lower , half of some risc microprocessors the 150 & nbsp ; mhz pentium pro processor die was fabricated in a 0.50 & nbsp ; μm bicmos process slockets—in the form of socket 370 to slot & nbsp ; 1 adapters—saw renewed popularity when intel introduced socket & nbsp ; 370 celeron and pentium iii processors the design of the pentium pro bus was influenced by futurebus , the intel iapx 432 bus , and elements of the intel i960 bus amd k5 and k6 cyrix 6x86 and mii winchip intel p5 pentium ( co-existed with pentium pro for several years ) backside bus , searchstorage.techtarget.com intel pentium pro images and descriptions , cpu-collection.de cpu-info : intel pentium pro , indepth processor history , web.archive.org 