<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml"><head><title>Bram (zprize.Hardcaml_ntt.Bram)</title><link rel="stylesheet" href="../../../odoc.css"/><meta charset="utf-8"/><meta name="generator" content="odoc 2.1.1"/><meta name="viewport" content="width=device-width,initial-scale=1.0"/><script src="../../../highlight.pack.js"></script><script>hljs.initHighlightingOnLoad();</script></head><body class="odoc"><nav class="odoc-nav"><a href="../index.html">Up</a> â€“ <a href="../../index.html">zprize</a> &#x00BB; <a href="../index.html">Hardcaml_ntt</a> &#x00BB; Bram</nav><header class="odoc-preamble"><h1>Module <code><span>Hardcaml_ntt.Bram</span></code></h1><p>Double buffered (Ultra)ram blocks which provide 2 read and 2 write ports.</p><p>Internally we instantiate 2 seperate rams to provide the require port density. The write ports access one ram, while the read ports access the other. The <code>flip</code> signal swaps which rams are read and written.</p></header><div class="odoc-content"><div class="odoc-spec"><div class="spec value" id="val-create" class="anchored"><a href="#val-create" class="anchor"></a><code><span><span class="keyword">val</span> create : 
  <span><span class="xref-unresolved">Hardcaml</span>.Scope.t <span class="arrow">&#45;&gt;</span></span>
  <span>build_mode:<span class="xref-unresolved">Hardcaml</span>.Build_mode.t <span class="arrow">&#45;&gt;</span></span>
  <span>size:int <span class="arrow">&#45;&gt;</span></span>
  <span>read_latency:int <span class="arrow">&#45;&gt;</span></span>
  <span>clock:<span class="xref-unresolved">Hardcaml</span>.Signal.t <span class="arrow">&#45;&gt;</span></span>
  <span>port_a:<span><span class="xref-unresolved">Hardcaml</span>.Signal.t <span class="xref-unresolved">Hardcaml_xilinx</span>.Ram_port.t</span> <span class="arrow">&#45;&gt;</span></span>
  <span>port_b:<span><span class="xref-unresolved">Hardcaml</span>.Signal.t <span class="xref-unresolved">Hardcaml_xilinx</span>.Ram_port.t</span> <span class="arrow">&#45;&gt;</span></span>
  <span class="xref-unresolved">Hardcaml</span>.Signal.t * <span class="xref-unresolved">Hardcaml</span>.Signal.t</span></code></div></div><div class="odoc-spec"><div class="spec type" id="type-write_port" class="anchored"><a href="#type-write_port" class="anchor"></a><code><span><span class="keyword">type</span> write_port</span><span> = </span><span>{</span></code><table><tr id="type-write_port.address" class="anchored"><td class="def record field"><a href="#type-write_port.address" class="anchor"></a><code><span>address : <span class="xref-unresolved">Hardcaml</span>.Signal.t;</span></code></td></tr><tr id="type-write_port.data" class="anchored"><td class="def record field"><a href="#type-write_port.data" class="anchor"></a><code><span>data : <span class="xref-unresolved">Hardcaml</span>.Signal.t;</span></code></td></tr><tr id="type-write_port.enable" class="anchored"><td class="def record field"><a href="#type-write_port.enable" class="anchor"></a><code><span>enable : <span class="xref-unresolved">Hardcaml</span>.Signal.t;</span></code></td></tr></table><code><span>}</span></code></div></div><div class="odoc-spec"><div class="spec type" id="type-read_port" class="anchored"><a href="#type-read_port" class="anchor"></a><code><span><span class="keyword">type</span> read_port</span><span> = </span><span>{</span></code><table><tr id="type-read_port.address" class="anchored"><td class="def record field"><a href="#type-read_port.address" class="anchor"></a><code><span>address : <span class="xref-unresolved">Hardcaml</span>.Signal.t;</span></code></td></tr><tr id="type-read_port.enable" class="anchored"><td class="def record field"><a href="#type-read_port.enable" class="anchor"></a><code><span>enable : <span class="xref-unresolved">Hardcaml</span>.Signal.t;</span></code></td></tr></table><code><span>}</span></code></div></div><div class="odoc-spec"><div class="spec value" id="val-create_dual" class="anchored"><a href="#val-create_dual" class="anchor"></a><code><span><span class="keyword">val</span> create_dual : 
  <span><span class="xref-unresolved">Hardcaml</span>.Scope.t <span class="arrow">&#45;&gt;</span></span>
  <span>build_mode:<span class="xref-unresolved">Hardcaml</span>.Build_mode.t <span class="arrow">&#45;&gt;</span></span>
  <span>size:int <span class="arrow">&#45;&gt;</span></span>
  <span>read_latency:int <span class="arrow">&#45;&gt;</span></span>
  <span>clock:<span class="xref-unresolved">Hardcaml</span>.Signal.t <span class="arrow">&#45;&gt;</span></span>
  <span>clear:<span class="xref-unresolved">Hardcaml</span>.Signal.t <span class="arrow">&#45;&gt;</span></span>
  <span>flip:<span class="xref-unresolved">Hardcaml</span>.Signal.t <span class="arrow">&#45;&gt;</span></span>
  <span>write_port_a:<a href="#type-write_port">write_port</a> <span class="arrow">&#45;&gt;</span></span>
  <span>write_port_b:<a href="#type-write_port">write_port</a> <span class="arrow">&#45;&gt;</span></span>
  <span>read_port_a:<a href="#type-read_port">read_port</a> <span class="arrow">&#45;&gt;</span></span>
  <span>read_port_b:<a href="#type-read_port">read_port</a> <span class="arrow">&#45;&gt;</span></span>
  <span class="xref-unresolved">Hardcaml</span>.Signal.t * <span class="xref-unresolved">Hardcaml</span>.Signal.t</span></code></div></div></div></body></html>