#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon May 22 11:55:05 2023
# Process ID: 13320
# Current directory: C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2520 C:\Users\MatiOliva\Documents\04-RedPitaya\adquisidor\adquisidor\adquisidor.xpr
# Log file: C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/vivado.log
# Journal file: C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor\vivado.jou
# Running On: DESKTOP-BRUHM76, OS: Windows, CPU Frequency: 3912 MHz, CPU Physical cores: 2, Host memory: 17041 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.srcs/sources_1/bd/system/system.bd}
open_run impl_1
open_run synth_1 -name synth_1
report_utilization -name utilization_1
check_timing -verbose -name timing_1
open_bd_design {C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.srcs/sources_1/bd/system/system.bd}
startgroup
create_bd_cell -type ip -vlnv anton-potocnik:user:bram_switch:1.0 bram_switch_0
endgroup
set_property location {6 2135 -52} [get_bd_cells bram_switch_0]
set_property location {6 2186 -87} [get_bd_cells bram_switch_0]
startgroup
set_property CONFIG.Write_Depth_A {32768} [get_bd_cells blk_mem_gen_1]
endgroup
copy_bd_objs /  [get_bd_cells {blk_mem_gen_1}]
delete_bd_objs [get_bd_intf_nets axi_bram_reader_1_BRAM_PORTA]
connect_bd_intf_net [get_bd_intf_pins bram_switch_0/BRAM_PORTA] [get_bd_intf_pins axi_bram_reader_1/BRAM_PORTA]
delete_bd_objs [get_bd_intf_nets axi_bram_reader_1_BRAM_PORTA]
ipx::edit_ip_in_project -upgrade true -name bram_switch_v1_0_project -directory C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.tmp/bram_switch_v1_0_project c:/Users/MatiOliva/Documents/04-RedPitaya/utils/user_ip/cores/bram_switch_v1_0/component.xml
update_compile_order -fileset sources_1
current_project adquisidor
delete_bd_objs [get_bd_cells bram_switch_0]
connect_bd_intf_net [get_bd_intf_pins axi_bram_reader_1/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTB]
delete_bd_objs [get_bd_intf_nets axi_bram_reader_1_BRAM_PORTA]
update_module_reference system_bram_writer_0_0
connect_bd_net [get_bd_pins bram_writer_0/bram_A_clk] [get_bd_pins blk_mem_gen_1/clka]
undo
connect_bd_net [get_bd_pins bram_writer_0/bram_A_clk] [get_bd_pins blk_mem_gen_1/clka]
connect_bd_net [get_bd_pins bram_writer_0/bram_A_addr] [get_bd_pins blk_mem_gen_1/addra]
connect_bd_net [get_bd_pins bram_writer_0/bram_A_wrdata] [get_bd_pins blk_mem_gen_1/dina]
connect_bd_net [get_bd_pins bram_writer_0/bram_A_we] [get_bd_pins blk_mem_gen_1/wea]
connect_bd_net [get_bd_pins bram_writer_0/bram_B_clk] [get_bd_pins blk_mem_gen_2/clka]
connect_bd_net [get_bd_pins bram_writer_0/bram_B_addr] [get_bd_pins blk_mem_gen_2/addra]
connect_bd_net [get_bd_pins bram_writer_0/bram_B_wrdata] [get_bd_pins blk_mem_gen_2/dina]
connect_bd_net [get_bd_pins bram_writer_0/bram_B_we] [get_bd_pins blk_mem_gen_2/ena]
connect_bd_net [get_bd_pins blk_mem_gen_2/wea] [get_bd_pins bram_writer_0/bram_B_we]
connect_bd_net [get_bd_pins bram_writer_0/bram_A_rddata] [get_bd_pins blk_mem_gen_1/douta]
connect_bd_net [get_bd_pins blk_mem_gen_2/douta] [get_bd_pins bram_writer_0/bram_B_rddata]
file mkdir C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.srcs/sources_1/new
close [ open C:/Users/MatiOliva/Documents/04-RedPitaya/utils/user_ip/my_cores/bram_mux.v w ]
add_files C:/Users/MatiOliva/Documents/04-RedPitaya/utils/user_ip/my_cores/bram_mux.v
update_compile_order -fileset sources_1
create_bd_cell -type module -reference bram_mux bram_mux_0
save_bd_design
update_module_reference system_bram_writer_0_0
create_bd_cell -type module -reference bram_mux bram_mux_0
set_property location {4 1458 -478} [get_bd_cells bram_mux_0]
set_property location {6 2209 -158} [get_bd_cells bram_mux_0]
delete_bd_objs [get_bd_cells bram_mux_0]
update_module_reference system_bram_mux_0_0
create_bd_cell -type module -reference bram_mux bram_mux_0
set_property location {5 1825 -410} [get_bd_cells bram_mux_0]
set_property location {6 2118 -129} [get_bd_cells bram_mux_0]
connect_bd_net [get_bd_pins blk_mem_gen_1/addrb] [get_bd_pins bram_mux_0/bram_A_addr]
connect_bd_net [get_bd_pins blk_mem_gen_1/clkb] [get_bd_pins bram_mux_0/bram_A_clk]
connect_bd_net [get_bd_pins blk_mem_gen_1/dinb] [get_bd_pins bram_mux_0/bram_A_wrdata]
connect_bd_net [get_bd_pins blk_mem_gen_1/doutb] [get_bd_pins bram_mux_0/bram_A_rddata]
connect_bd_net [get_bd_pins blk_mem_gen_1/enb] [get_bd_pins bram_mux_0/bram_C_we]
delete_bd_objs [get_bd_nets Net2]
connect_bd_net [get_bd_pins blk_mem_gen_1/enb] [get_bd_pins bram_mux_0/bram_A_we]
connect_bd_net [get_bd_pins blk_mem_gen_1/web] [get_bd_pins bram_mux_0/bram_A_we]
connect_bd_net [get_bd_pins blk_mem_gen_2/addrb] [get_bd_pins bram_mux_0/bram_B_addr]
connect_bd_net [get_bd_pins blk_mem_gen_2/clkb] [get_bd_pins bram_mux_0/bram_B_clk]
connect_bd_net [get_bd_pins blk_mem_gen_2/dinb] [get_bd_pins bram_mux_0/bram_B_wrdata]
connect_bd_net [get_bd_pins blk_mem_gen_2/doutb] [get_bd_pins bram_mux_0/bram_B_rddata]
connect_bd_net [get_bd_pins blk_mem_gen_2/enb] [get_bd_pins bram_mux_0/bram_B_we]
connect_bd_net [get_bd_pins blk_mem_gen_2/web] [get_bd_pins bram_mux_0/bram_B_we]
connect_bd_net [get_bd_pins axi_bram_reader_1/bram_porta_rst] [get_bd_pins bram_mux_0/bram_C_rst]
connect_bd_net [get_bd_pins axi_bram_reader_1/bram_porta_clk] [get_bd_pins bram_mux_0/bram_C_clk]
connect_bd_net [get_bd_pins axi_bram_reader_1/bram_porta_addr] [get_bd_pins bram_mux_0/bram_C_addr]
connect_bd_net [get_bd_pins axi_bram_reader_1/bram_porta_din] [get_bd_pins bram_mux_0/bram_C_wrdata]
connect_bd_net [get_bd_pins axi_bram_reader_1/bram_porta_dout] [get_bd_pins bram_mux_0/bram_C_rddata]
connect_bd_net [get_bd_pins axi_bram_reader_1/bram_porta_we] [get_bd_pins bram_mux_0/bram_C_we]
current_project bram_switch_v1_0_project
close_project
update_module_reference {system_bram_mux_0_0 system_bram_mux_0_1}
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_nets bram_mux_0_bram_B_we] [get_bd_nets blk_mem_gen_2_doutb] [get_bd_nets bram_mux_0_bram_B_addr] [get_bd_nets bram_writer_0_bram_B_we] [get_bd_nets bram_mux_0_bram_B_clk] [get_bd_nets bram_mux_0_bram_B_wrdata] [get_bd_nets blk_mem_gen_2_douta] [get_bd_nets bram_writer_0_bram_B_clk] [get_bd_nets bram_writer_0_bram_B_addr] [get_bd_nets bram_writer_0_bram_B_wrdata] [get_bd_cells blk_mem_gen_2]
delete_bd_objs [get_bd_nets bram_mux_0_bram_A_clk] [get_bd_nets bram_mux_0_bram_C_rddata] [get_bd_nets blk_mem_gen_1_doutb] [get_bd_nets axi_bram_reader_1_bram_porta_clk] [get_bd_nets bram_mux_0_bram_A_addr] [get_bd_nets bram_mux_0_bram_A_wrdata] [get_bd_nets axi_bram_reader_1_bram_porta_rst] [get_bd_nets axi_bram_reader_1_bram_porta_addr] [get_bd_nets axi_bram_reader_1_bram_porta_din] [get_bd_nets axi_bram_reader_1_bram_porta_we] [get_bd_cells bram_mux_0]
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_nets bram_mux_0_bram_A_we]
delete_bd_objs [get_bd_nets trig_Dout] [get_bd_nets promedio_lineal_0_data_out] [get_bd_nets promedio_lineal_0_data_out_valid] [get_bd_nets bram_writer_0_bram_addr] [get_bd_nets bram_writer_0_bram_wrdata] [get_bd_nets blk_mem_gen_1_douta] [get_bd_nets rst_Dout] [get_bd_nets bram_writer_0_bram_clk] [get_bd_cells bram_writer_0]
update_compile_order -fileset sources_1
create_bd_cell -type module -reference bram_writer bram_writer_0
set_property location {4 1401 -113} [get_bd_cells bram_writer_0]
connect_bd_net [get_bd_pins bram_writer_0/clk] [get_bd_pins axis_red_pitaya_adc_0/adc_clk]
connect_bd_net [get_bd_pins bram_writer_0/reset_n] [get_bd_pins rst_ps7_0_125M/peripheral_aresetn]
delete_bd_objs [get_bd_nets rst_ps7_0_125M_peripheral_aresetn]
undo
undo
connect_bd_net [get_bd_pins rst/Dout] [get_bd_pins bram_writer_0/reset_n]
connect_bd_net [get_bd_pins trig/Dout] [get_bd_pins bram_writer_0/enable]
delete_bd_objs [get_bd_nets rst_Dout]
connect_bd_net [get_bd_pins bram_writer_0/user_reset] [get_bd_pins rst/Dout]
connect_bd_net [get_bd_pins bram_writer_0/reset_n] [get_bd_pins rst_ps7_0_125M/peripheral_aresetn]
connect_bd_net [get_bd_pins bram_writer_0/data_valid] [get_bd_pins promedio_lineal_0/data_out]
connect_bd_net [get_bd_pins promedio_lineal_0/data_out_valid] [get_bd_pins bram_writer_0/data]
delete_bd_objs [get_bd_nets bram_writer_0_bram_we]
update_module_reference system_bram_writer_0_1
connect_bd_net [get_bd_pins bram_writer_0/bram_clk] [get_bd_pins blk_mem_gen_1/clka]
update_compile_order -fileset sources_1
connect_bd_net [get_bd_ports led_o] [get_bd_pins bram_writer_0/finished]
connect_bd_net [get_bd_pins bram_writer_0/bram_addr] [get_bd_pins blk_mem_gen_1/addra]
connect_bd_net [get_bd_pins bram_writer_0/bram_wrdata] [get_bd_pins blk_mem_gen_1/dina]
connect_bd_net [get_bd_pins bram_writer_0/bram_rddata] [get_bd_pins blk_mem_gen_1/douta]
connect_bd_net [get_bd_pins bram_writer_0/bram_we] [get_bd_pins blk_mem_gen_1/ena]
connect_bd_net [get_bd_pins blk_mem_gen_1/wea] [get_bd_pins bram_writer_0/bram_we]
set_property location {6 2300 -3} [get_bd_cells axi_bram_reader_1]
connect_bd_intf_net [get_bd_intf_pins axi_bram_reader_1/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB]
startgroup
endgroup
update_module_reference system_bram_writer_0_1
reset_run synth_1
reset_run system_blk_mem_gen_1_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
reset_run system_blk_mem_gen_1_0_synth_1
reset_run system_bram_writer_0_1_synth_1
update_module_reference system_bram_writer_0_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_bd_design {C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.srcs/sources_1/bd/system/system.bd}
set_property range 128K [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_bram_reader_1_reg0}]
set_property range 256K [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_bram_reader_1_reg0}]
startgroup
set_property CONFIG.Write_Depth_A {65536} [get_bd_cells blk_mem_gen_1]
endgroup
set_property location {6 2253 621} [get_bd_cells trig]
set_property location {6 2244 602} [get_bd_cells trig]
update_module_reference system_bram_writer_0_1
reset_run synth_1
reset_run system_blk_mem_gen_1_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_bd_design {C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.srcs/sources_1/bd/system/system.bd}
export_ip_user_files -of_objects  [get_files C:/Users/MatiOliva/Documents/04-RedPitaya/utils/user_ip/my_cores/bram_mux.v] -no_script -reset -force -quiet
remove_files  C:/Users/MatiOliva/Documents/04-RedPitaya/utils/user_ip/my_cores/bram_mux.v
export_ip_user_files -of_objects  [get_files C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.srcs/sources_1/imports/my_cores/bram_test.v] -no_script -reset -force -quiet
remove_files  C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.srcs/sources_1/imports/my_cores/bram_test.v
delete_bd_objs [get_bd_nets promedio_lineal_0_data_out]
delete_bd_objs [get_bd_nets promedio_lineal_0_data_out_valid]
connect_bd_net [get_bd_pins promedio_lineal_0/data_out_valid] [get_bd_pins bram_writer_0/data_valid]
connect_bd_net [get_bd_pins promedio_lineal_0/data_out] [get_bd_pins bram_writer_0/data]
update_compile_order -fileset sources_1
update_module_reference system_signal_split_0_0
update_module_reference system_promedio_lineal_0_0
update_module_reference system_bram_writer_0_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
update_module_reference system_bram_writer_0_1
update_module_reference system_bram_writer_0_1
connect_bd_net [get_bd_pins bram_writer_0/bram_porta_clk] [get_bd_pins blk_mem_gen_1/clka]
connect_bd_net [get_bd_pins bram_writer_0/bram_porta_addr] [get_bd_pins blk_mem_gen_1/addra]
connect_bd_net [get_bd_pins bram_writer_0/bram_porta_wrdata] [get_bd_pins blk_mem_gen_1/dina]
connect_bd_net [get_bd_pins bram_writer_0/bram_porta_we] [get_bd_pins blk_mem_gen_1/ena]
connect_bd_net [get_bd_pins bram_writer_0/bram_porta_rddata] [get_bd_pins blk_mem_gen_1/douta]
close [ open C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.srcs/sources_1/new/buffer_circular.v w ]
add_files C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.srcs/sources_1/new/buffer_circular.v
update_compile_order -fileset sources_1
save_bd_design
