# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_16.srcs/sources_1/new/REG_N_bits.vhd" \
"../../../../project_16.srcs/sim_1/new/REG_N_bits_TB.vhd" \

# Do not sort compile order
nosort
