git clone --depth 1 --no-tags https://github.com/guianmon99/test.git f:/verilog_sva_gh_scraper/data/full_repos/569737372
git clone --depth 1 --no-tags https://github.com/andreamifsud/ChipIgnite-2211Q-analog-eg.git f:/verilog_sva_gh_scraper/data/full_repos/569684656
git clone --depth 1 --no-tags https://github.com/ee-uet/UETRV_ESoC_v2.git f:/verilog_sva_gh_scraper/data/full_repos/569772998
git clone --depth 1 --no-tags https://github.com/itshamidreza/A_Simple_T_Flip_Flop.git f:/verilog_sva_gh_scraper/data/full_repos/568122717
git clone --depth 1 --no-tags https://github.com/didikid3/Proj1_CompArch.git f:/verilog_sva_gh_scraper/data/full_repos/567580225
git clone --depth 1 --no-tags https://github.com/ATHULB04/iverilog.git f:/verilog_sva_gh_scraper/data/full_repos/567590641
git clone --depth 1 --no-tags https://github.com/deepsita/approximate_adder_axha.git f:/verilog_sva_gh_scraper/data/full_repos/568414801
git clone --depth 1 --no-tags https://github.com/markoviz/550-cp5.git f:/verilog_sva_gh_scraper/data/full_repos/567879118
git clone --depth 1 --no-tags https://github.com/hieupham1206/APB_Converter.git f:/verilog_sva_gh_scraper/data/full_repos/567377623
git clone --depth 1 --no-tags https://github.com/arcenano/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/563705339
git clone --depth 1 --no-tags https://github.com/alilovicana/Implementing-Fibbonacci-numbers-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/563801701
git clone --depth 1 --no-tags https://github.com/HALxmont/dummy_macro.git f:/verilog_sva_gh_scraper/data/full_repos/564949442
git clone --depth 1 --no-tags https://github.com/UJJWAL2001/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/565012736
git clone --depth 1 --no-tags https://github.com/cicamargoba/caravel_test.git f:/verilog_sva_gh_scraper/data/full_repos/564361917
git clone --depth 1 --no-tags https://github.com/JomarcJSilos/Scoreboard-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/564524133
git clone --depth 1 --no-tags https://github.com/yehaolin/MIPS-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/564755966
git clone --depth 1 --no-tags https://github.com/rubenangber/COMPUTADORES-I.git f:/verilog_sva_gh_scraper/data/full_repos/565482732
git clone --depth 1 --no-tags https://github.com/Fermuto/JuliaSetVisualizer.git f:/verilog_sva_gh_scraper/data/full_repos/565612911
git clone --depth 1 --no-tags https://github.com/cqqhappy23birthday/axi_stream_insert_header.git f:/verilog_sva_gh_scraper/data/full_repos/565434900
git clone --depth 1 --no-tags https://github.com/HuseyinEmreAksoy/keyboard.git f:/verilog_sva_gh_scraper/data/full_repos/566490450
git clone --depth 1 --no-tags https://github.com/dsplover/DDS.git f:/verilog_sva_gh_scraper/data/full_repos/567515149
git clone --depth 1 --no-tags https://github.com/Fabricio-Augusto/Processador-Tomasulo.git f:/verilog_sva_gh_scraper/data/full_repos/567480787
git clone --depth 1 --no-tags https://github.com/audieaudie/EE-371.git f:/verilog_sva_gh_scraper/data/full_repos/566543431
git clone --depth 1 --no-tags https://github.com/LithosphereRocketry/Nandy.git f:/verilog_sva_gh_scraper/data/full_repos/566463284
git clone --depth 1 --no-tags https://github.com/yangzhaofeng/blackjack-couter.git f:/verilog_sva_gh_scraper/data/full_repos/569642170
git clone --depth 1 --no-tags https://github.com/lorenzobadas/DigitalSystemsDesign.git f:/verilog_sva_gh_scraper/data/full_repos/569684251
git clone --depth 1 --no-tags https://github.com/bohepidan/mDigital-logic.git f:/verilog_sva_gh_scraper/data/full_repos/567215022
git clone --depth 1 --no-tags https://github.com/Geronimo9177/FROGGER-G10.git f:/verilog_sva_gh_scraper/data/full_repos/569092274
git clone --depth 1 --no-tags https://github.com/yangzexia/ventus-driver.git f:/verilog_sva_gh_scraper/data/full_repos/569511644
git clone --depth 1 --no-tags https://github.com/sumanthnimmakayala/16-bit-Sklansky-Adder-IC-Design.git f:/verilog_sva_gh_scraper/data/full_repos/565797619
git clone --depth 1 --no-tags https://github.com/nulface/neopix.git f:/verilog_sva_gh_scraper/data/full_repos/564617005
git clone --depth 1 --no-tags https://github.com/AtaraxiaZ/axi_module.git f:/verilog_sva_gh_scraper/data/full_repos/565762122
git clone --depth 1 --no-tags https://github.com/Sam-Wu-911117/LAB_02_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/567760487
git clone --depth 1 --no-tags https://github.com/maheshreddy4112/ROUTER-1-3-PROJECT-VERILOG.git f:/verilog_sva_gh_scraper/data/full_repos/567584626
git clone --depth 1 --no-tags https://github.com/4sun1HWDesigner/16bit_comparator.git f:/verilog_sva_gh_scraper/data/full_repos/567611757
git clone --depth 1 --no-tags https://github.com/samridh3215/TRaffic-light-controller-using-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/568017808
git clone --depth 1 --no-tags https://github.com/EdrisBorne/caravel_user_project.git f:/verilog_sva_gh_scraper/data/full_repos/566489635
git clone --depth 1 --no-tags https://github.com/sinnamonsnow/EE2742_project.git f:/verilog_sva_gh_scraper/data/full_repos/566888548
git clone --depth 1 --no-tags https://github.com/drauf17/caravel_mpw7_new2.git f:/verilog_sva_gh_scraper/data/full_repos/568325086
git clone --depth 1 --no-tags https://github.com/Paolo9882/integrated-system-architecture-course.git f:/verilog_sva_gh_scraper/data/full_repos/568110083
git clone --depth 1 --no-tags https://github.com/brownt38/Comp.Arch.Fall22.Temp.git f:/verilog_sva_gh_scraper/data/full_repos/567954193
git clone --depth 1 --no-tags https://github.com/Priya1719/ACA-assignment2.git f:/verilog_sva_gh_scraper/data/full_repos/569848884
git clone --depth 1 --no-tags https://github.com/chouguting/VLSI_Projects.git f:/verilog_sva_gh_scraper/data/full_repos/570118844
git clone --depth 1 --no-tags https://github.com/BigYangYu/Digital_Design.git f:/verilog_sva_gh_scraper/data/full_repos/570135493
git clone --depth 1 --no-tags https://github.com/jaquerinte/space_shuttle_gf_node.git f:/verilog_sva_gh_scraper/data/full_repos/570131565
git clone --depth 1 --no-tags https://github.com/deepsita/AXSOP.git f:/verilog_sva_gh_scraper/data/full_repos/569346603
git clone --depth 1 --no-tags https://github.com/jahangir1x/Verilog-Codes.git f:/verilog_sva_gh_scraper/data/full_repos/569435843
git clone --depth 1 --no-tags https://github.com/upplysning/vga-clock.git f:/verilog_sva_gh_scraper/data/full_repos/570612734
git clone --depth 1 --no-tags https://github.com/kaushik-shiva20/Hardware-for-Convolution-Neural-Network.git f:/verilog_sva_gh_scraper/data/full_repos/570345926
git clone --depth 1 --no-tags https://github.com/os-chip-design/patmos-chip-mpw7h.git f:/verilog_sva_gh_scraper/data/full_repos/570501686
git clone --depth 1 --no-tags https://github.com/vijayank88/AES128_GFMPW0.git f:/verilog_sva_gh_scraper/data/full_repos/570510341
git clone --depth 1 --no-tags https://github.com/RussellChen1228/Edge-Based_Line_Average_Interpolation.git f:/verilog_sva_gh_scraper/data/full_repos/566393197
git clone --depth 1 --no-tags https://github.com/s100projects/T35_ADDR_LINES_TEST1.git f:/verilog_sva_gh_scraper/data/full_repos/564556449
git clone --depth 1 --no-tags https://github.com/SagarDevAchar/endmodule.git f:/verilog_sva_gh_scraper/data/full_repos/565053742
git clone --depth 1 --no-tags https://github.com/eleven5150/fir-filter.git f:/verilog_sva_gh_scraper/data/full_repos/565471630
git clone --depth 1 --no-tags https://github.com/MahdeSouqi/USB-2.0.git f:/verilog_sva_gh_scraper/data/full_repos/566325310
git clone --depth 1 --no-tags https://github.com/amanroy61499/VERILOG-projects.git f:/verilog_sva_gh_scraper/data/full_repos/566618278
git clone --depth 1 --no-tags https://github.com/sugarfig/Lab-2-CS-152A.git f:/verilog_sva_gh_scraper/data/full_repos/566643778
git clone --depth 1 --no-tags https://github.com/zhuojunc/EE454_Final.git f:/verilog_sva_gh_scraper/data/full_repos/564532999
git clone --depth 1 --no-tags https://github.com/XuanHong2000/UART.git f:/verilog_sva_gh_scraper/data/full_repos/564549952
git clone --depth 1 --no-tags https://github.com/KanishR1/add_sub.git f:/verilog_sva_gh_scraper/data/full_repos/563924005
git clone --depth 1 --no-tags https://github.com/Centurio-Macro/riscv-core.git f:/verilog_sva_gh_scraper/data/full_repos/564475042
git clone --depth 1 --no-tags https://github.com/Khalidmamdou7/cmpn111-logic.git f:/verilog_sva_gh_scraper/data/full_repos/565729990
git clone --depth 1 --no-tags https://github.com/johs2969/ECE_exp11.git f:/verilog_sva_gh_scraper/data/full_repos/564987348
git clone --depth 1 --no-tags https://github.com/AvalonSemiconductors/tt2-avalonsemi-TBB1143.git f:/verilog_sva_gh_scraper/data/full_repos/564331754
git clone --depth 1 --no-tags https://github.com/idil-bil/Microcomputers.git f:/verilog_sva_gh_scraper/data/full_repos/563639988
git clone --depth 1 --no-tags https://github.com/hirokiwa/hdl_experiment.git f:/verilog_sva_gh_scraper/data/full_repos/563688507
git clone --depth 1 --no-tags https://github.com/YusukeSuzuki160/cpu.git f:/verilog_sva_gh_scraper/data/full_repos/569657173
git clone --depth 1 --no-tags https://github.com/whutddk/Rift2Go_2300_GF180_MPW0.git f:/verilog_sva_gh_scraper/data/full_repos/569951807
git clone --depth 1 --no-tags https://github.com/gabydelaf/Tarea_Risc_V_PL.git f:/verilog_sva_gh_scraper/data/full_repos/567039663
git clone --depth 1 --no-tags https://github.com/yolimy/cnn-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/567157610
git clone --depth 1 --no-tags https://github.com/Zeyt8/RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/567169820
git clone --depth 1 --no-tags https://github.com/Lukas-k03/realTimeStopWatch.git f:/verilog_sva_gh_scraper/data/full_repos/566416148
git clone --depth 1 --no-tags https://github.com/dk0d/nlgraph.git f:/verilog_sva_gh_scraper/data/full_repos/566429106
git clone --depth 1 --no-tags https://github.com/karthik-0710/Fixed-Point-MAC-for-AI-Engine.git f:/verilog_sva_gh_scraper/data/full_repos/567107801
git clone --depth 1 --no-tags https://github.com/e95cg/8b10b_enc-dec.git f:/verilog_sva_gh_scraper/data/full_repos/567682703
git clone --depth 1 --no-tags https://github.com/Btremaine/fractional_pwm.git f:/verilog_sva_gh_scraper/data/full_repos/569790597
git clone --depth 1 --no-tags https://github.com/Kiriki-liszt/2022-2_Capstone_project_3_full.git f:/verilog_sva_gh_scraper/data/full_repos/568070196
git clone --depth 1 --no-tags https://github.com/benipoo/symmetrical-carnival.git f:/verilog_sva_gh_scraper/data/full_repos/568589041
git clone --depth 1 --no-tags https://github.com/abhayagl123/IoT.git f:/verilog_sva_gh_scraper/data/full_repos/570394346
git clone --depth 1 --no-tags https://github.com/adam100150/arithmatic-operations-circuits.git f:/verilog_sva_gh_scraper/data/full_repos/570639515
git clone --depth 1 --no-tags https://github.com/vijayank88/graphics_controller_resubmit.git f:/verilog_sva_gh_scraper/data/full_repos/570441960
git clone --depth 1 --no-tags https://github.com/divyanshu101/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/566866010
git clone --depth 1 --no-tags https://github.com/harshkg2001/8-bit-microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/567632699
git clone --depth 1 --no-tags https://github.com/zeynepoztekin/Verilog_HesapMakinesi.git f:/verilog_sva_gh_scraper/data/full_repos/567630970
git clone --depth 1 --no-tags https://github.com/mehedihasanshakil7/Digital-System-Design.git f:/verilog_sva_gh_scraper/data/full_repos/567702194
git clone --depth 1 --no-tags https://github.com/sanathNU/Experiments-in-PolarFire-Icicle-Kit.git f:/verilog_sva_gh_scraper/data/full_repos/569297027
git clone --depth 1 --no-tags https://github.com/Troyf32/match.git f:/verilog_sva_gh_scraper/data/full_repos/569229318
git clone --depth 1 --no-tags https://github.com/ericfont/caravel.git f:/verilog_sva_gh_scraper/data/full_repos/569282731
git clone --depth 1 --no-tags https://github.com/sumanthnimmakayala/16-bit-Kogge-Stone-Adder-IC-Design.git f:/verilog_sva_gh_scraper/data/full_repos/565772417
git clone --depth 1 --no-tags https://github.com/DanielMiamiU/287FinalProjectOttoWood.git f:/verilog_sva_gh_scraper/data/full_repos/568563131
git clone --depth 1 --no-tags https://github.com/zViolett/SoC_SNN3x2.git f:/verilog_sva_gh_scraper/data/full_repos/570364089
git clone --depth 1 --no-tags https://github.com/johnflanagan827/Vending-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/569984476
git clone --depth 1 --no-tags https://github.com/rifatapu172/chip-design-.git f:/verilog_sva_gh_scraper/data/full_repos/566442865
git clone --depth 1 --no-tags https://github.com/LedesmaFran/caravel_user_project.git f:/verilog_sva_gh_scraper/data/full_repos/566617095
git clone --depth 1 --no-tags https://github.com/dodo5487/LZ77_Encoder.git f:/verilog_sva_gh_scraper/data/full_repos/564403270
git clone --depth 1 --no-tags https://github.com/usmank11/Binary-to-Binary-Coded-Decimal.git f:/verilog_sva_gh_scraper/data/full_repos/564590112
git clone --depth 1 --no-tags https://github.com/QuantamHD/gf180-testchip.git f:/verilog_sva_gh_scraper/data/full_repos/564446954
git clone --depth 1 --no-tags https://github.com/RussellChen1228/Traffic_Light_System.git f:/verilog_sva_gh_scraper/data/full_repos/564454791
git clone --depth 1 --no-tags https://github.com/zhy18895378166/OpenMIPS_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/568347195
