Description: mips: implement MB and WMB
 The MIPS architecture has weak memory ordering and therefore requires
 sutible memory barriers when doing lock free programming with multiple
 threads (just like ARM does). This commit implements those barriers for
 MIPS and MIPS64 using GCC bultins which is probably easiest way.
Author: James Cowgill <james410@cowgill.org.uk>
Origin: https://github.com/jcowgill/OpenBLAS/commit/67836c2ab48a5d6a8cd227358fa67e2a260eba34
Forwarded: https://github.com/xianyi/OpenBLAS/pull/1178
Bug-Debian: http://bugs.debian.org/cgi-bin/bugreport.cgi?bug=861486
Reviewed-By: SÃ©bastien Villemot <sebastien@debian.org>
Last-Update: 2017-05-06
---
This patch header follows DEP-3: http://dep.debian.net/deps/dep3/
--- a/common_mips.h
+++ b/common_mips.h
@@ -33,8 +33,8 @@ USE OF THIS SOFTWARE, EVEN IF ADVISED OF
 #ifndef COMMON_MIPS
 #define COMMON_MIPS
 
-#define MB
-#define WMB
+#define MB  __sync_synchronize()
+#define WMB __sync_synchronize()
 
 #define INLINE inline
 
--- a/common_mips64.h
+++ b/common_mips64.h
@@ -71,8 +71,8 @@ USE OF THIS SOFTWARE, EVEN IF ADVISED OF
 #ifndef COMMON_MIPS64
 #define COMMON_MIPS64
 
-#define MB
-#define WMB
+#define MB  __sync_synchronize()
+#define WMB __sync_synchronize()
 
 #define INLINE inline
 
