<stg><name>abs</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:0 %specpipeline_ln16 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_4

]]></Node>
<StgValue><ssdm name="specpipeline_ln16"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1 %n_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %n

]]></Node>
<StgValue><ssdm name="n_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:2 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %n_read, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3 %m = sub i32 0, i32 %n_read

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:4 %m_1 = select i1 %tmp, i32 %m, i32 %n_read

]]></Node>
<StgValue><ssdm name="m_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="32">
<![CDATA[
entry:5 %ret_ln237 = ret i32 %m_1

]]></Node>
<StgValue><ssdm name="ret_ln237"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="8" name="n" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="n"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="10" from="_ssdm_op_SpecPipeline" to="specpipeline_ln16" fromId="9" toId="2">
</dataflow>
<dataflow id="12" from="StgValue_11" to="specpipeline_ln16" fromId="11" toId="2">
</dataflow>
<dataflow id="13" from="StgValue_11" to="specpipeline_ln16" fromId="11" toId="2">
</dataflow>
<dataflow id="15" from="StgValue_14" to="specpipeline_ln16" fromId="14" toId="2">
</dataflow>
<dataflow id="16" from="StgValue_11" to="specpipeline_ln16" fromId="11" toId="2">
</dataflow>
<dataflow id="18" from="empty_4" to="specpipeline_ln16" fromId="17" toId="2">
</dataflow>
<dataflow id="20" from="_ssdm_op_Read.ap_auto.i32" to="n_read" fromId="19" toId="3">
</dataflow>
<dataflow id="21" from="n" to="n_read" fromId="8" toId="3">
</dataflow>
<dataflow id="23" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp" fromId="22" toId="4">
</dataflow>
<dataflow id="24" from="n_read" to="tmp" fromId="3" toId="4">
</dataflow>
<dataflow id="26" from="StgValue_25" to="tmp" fromId="25" toId="4">
</dataflow>
<dataflow id="27" from="StgValue_11" to="m" fromId="11" toId="5">
</dataflow>
<dataflow id="28" from="n_read" to="m" fromId="3" toId="5">
</dataflow>
<dataflow id="29" from="tmp" to="m_1" fromId="4" toId="6">
</dataflow>
<dataflow id="30" from="m" to="m_1" fromId="5" toId="6">
</dataflow>
<dataflow id="31" from="n_read" to="m_1" fromId="3" toId="6">
</dataflow>
<dataflow id="32" from="m_1" to="ret_ln237" fromId="6" toId="7">
</dataflow>
<dataflow id="33" from="tmp" to="StgValue_1" fromId="4" toId="1">
</dataflow>
</dataflows>


</stg>
