<?xml version="1.0" encoding="utf-8" standalone="yes"?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>examples on VHDL News</title>
    <link>https://vhdl.github.io/news/tags/examples/</link>
    <description>Recent content in examples on VHDL News</description>
    <generator>Hugo -- gohugo.io</generator>
    <lastBuildDate>Wed, 02 Dec 2020 05:34:29 +0000</lastBuildDate>
    
	<atom:link href="https://vhdl.github.io/news/tags/examples/index.xml" rel="self" type="application/rss+xml" />
    
    
    <item>
      <title>Mixed HDL on Fomu, with GHDL and Yosys</title>
      <link>https://vhdl.github.io/news/articles/26/</link>
      <pubDate>Wed, 02 Dec 2020 05:34:29 +0000</pubDate>
      
      <guid>https://vhdl.github.io/news/articles/26/</guid>
      <description>Section Mixed HDL on Fomu of the FPGA Tomu Workshop contains Makefile based examples for synthesising mixed language (VHDL and Verilog) designs using open source tooling. Find sources at im-tomu/fomu-workshop: mixed-hdl/blink.
NOTE: The workshop uses im-tomu/fomu-toolchain, which is based on open-tool-forge/fpga-toolchain. Hence, makefiles expect ghdl-yosys-plugin to be built into Yosys. Other packaging solutions can be used too, but using ghdl-yosys-plugin as a module requires adding -m ghdl to the yosys call in the Makefile.</description>
    </item>
    
  </channel>
</rss>