#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu May 19 14:56:30 2022
# Process ID: 17092
# Current directory: C:/Vivado_works/Second_Term/FPGA/FPGA.runs/synth_1
# Command line: vivado.exe -log music_Top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source music_Top.tcl
# Log file: C:/Vivado_works/Second_Term/FPGA/FPGA.runs/synth_1/music_Top.vds
# Journal file: C:/Vivado_works/Second_Term/FPGA/FPGA.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source music_Top.tcl -notrace
Command: synth_design -top music_Top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24132 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 796.438 ; gain = 234.930
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'music_Top' [C:/Vivado_works/Second_Term/FPGA/FPGA.srcs/sources_1/new/music_Top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'music' [C:/Vivado_works/Second_Term/FPGA/FPGA.srcs/sources_1/new/music.sv:1]
	Parameter MEM_SIZE bound to: 228742 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk2MHz' [C:/Vivado_works/Second_Term/FPGA/FPGA.srcs/sources_1/new/clk2MHz.sv:23]
	Parameter N bound to: 50 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk2MHz' (1#1) [C:/Vivado_works/Second_Term/FPGA/FPGA.srcs/sources_1/new/clk2MHz.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Jay' [C:/Vivado_works/Second_Term/FPGA/FPGA.runs/synth_1/.Xil/Vivado-17092-laptop/realtime/Jay_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Jay' (2#1) [C:/Vivado_works/Second_Term/FPGA/FPGA.runs/synth_1/.Xil/Vivado-17092-laptop/realtime/Jay_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'music' (3#1) [C:/Vivado_works/Second_Term/FPGA/FPGA.srcs/sources_1/new/music.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'music_Top' (4#1) [C:/Vivado_works/Second_Term/FPGA/FPGA.srcs/sources_1/new/music_Top.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 872.355 ; gain = 310.848
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 872.355 ; gain = 310.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 872.355 ; gain = 310.848
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 872.355 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Vivado_works/Second_Term/FPGA/FPGA.srcs/sources_1/ip/Jay/Jay/Jay_in_context.xdc] for cell 'M1/M1'
Finished Parsing XDC File [c:/Vivado_works/Second_Term/FPGA/FPGA.srcs/sources_1/ip/Jay/Jay/Jay_in_context.xdc] for cell 'M1/M1'
Parsing XDC File [C:/Vivado_works/Second_Term/FPGA/FPGA.srcs/constrs_1/imports/FPGA/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [C:/Vivado_works/Second_Term/FPGA/FPGA.srcs/constrs_1/imports/FPGA/Nexys4DDR_Master.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'SW[1]'. [C:/Vivado_works/Second_Term/FPGA/FPGA.srcs/constrs_1/imports/FPGA/Nexys4DDR_Master.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'SW[2]'. [C:/Vivado_works/Second_Term/FPGA/FPGA.srcs/constrs_1/imports/FPGA/Nexys4DDR_Master.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [C:/Vivado_works/Second_Term/FPGA/FPGA.srcs/constrs_1/imports/FPGA/Nexys4DDR_Master.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [C:/Vivado_works/Second_Term/FPGA/FPGA.srcs/constrs_1/imports/FPGA/Nexys4DDR_Master.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'SW[5]'. [C:/Vivado_works/Second_Term/FPGA/FPGA.srcs/constrs_1/imports/FPGA/Nexys4DDR_Master.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'SW[6]'. [C:/Vivado_works/Second_Term/FPGA/FPGA.srcs/constrs_1/imports/FPGA/Nexys4DDR_Master.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'SW[7]'. [C:/Vivado_works/Second_Term/FPGA/FPGA.srcs/constrs_1/imports/FPGA/Nexys4DDR_Master.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'SW[8]'. [C:/Vivado_works/Second_Term/FPGA/FPGA.srcs/constrs_1/imports/FPGA/Nexys4DDR_Master.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'SW[9]'. [C:/Vivado_works/Second_Term/FPGA/FPGA.srcs/constrs_1/imports/FPGA/Nexys4DDR_Master.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'SW[10]'. [C:/Vivado_works/Second_Term/FPGA/FPGA.srcs/constrs_1/imports/FPGA/Nexys4DDR_Master.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'SW[11]'. [C:/Vivado_works/Second_Term/FPGA/FPGA.srcs/constrs_1/imports/FPGA/Nexys4DDR_Master.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'SW[12]'. [C:/Vivado_works/Second_Term/FPGA/FPGA.srcs/constrs_1/imports/FPGA/Nexys4DDR_Master.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'SW[13]'. [C:/Vivado_works/Second_Term/FPGA/FPGA.srcs/constrs_1/imports/FPGA/Nexys4DDR_Master.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'SW[14]'. [C:/Vivado_works/Second_Term/FPGA/FPGA.srcs/constrs_1/imports/FPGA/Nexys4DDR_Master.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'SW[15]'. [C:/Vivado_works/Second_Term/FPGA/FPGA.srcs/constrs_1/imports/FPGA/Nexys4DDR_Master.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'A2G[0]'. [C:/Vivado_works/Second_Term/FPGA/FPGA.srcs/constrs_1/imports/FPGA/Nexys4DDR_Master.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'A2G[1]'. [C:/Vivado_works/Second_Term/FPGA/FPGA.srcs/constrs_1/imports/FPGA/Nexys4DDR_Master.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'A2G[2]'. [C:/Vivado_works/Second_Term/FPGA/FPGA.srcs/constrs_1/imports/FPGA/Nexys4DDR_Master.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'A2G[3]'. [C:/Vivado_works/Second_Term/FPGA/FPGA.srcs/constrs_1/imports/FPGA/Nexys4DDR_Master.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'A2G[4]'. [C:/Vivado_works/Second_Term/FPGA/FPGA.srcs/constrs_1/imports/FPGA/Nexys4DDR_Master.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'A2G[5]'. [C:/Vivado_works/Second_Term/FPGA/FPGA.srcs/constrs_1/imports/FPGA/Nexys4DDR_Master.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'A2G[6]'. [C:/Vivado_works/Second_Term/FPGA/FPGA.srcs/constrs_1/imports/FPGA/Nexys4DDR_Master.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'AN[0]'. [C:/Vivado_works/Second_Term/FPGA/FPGA.srcs/constrs_1/imports/FPGA/Nexys4DDR_Master.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'AN[1]'. [C:/Vivado_works/Second_Term/FPGA/FPGA.srcs/constrs_1/imports/FPGA/Nexys4DDR_Master.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'AN[2]'. [C:/Vivado_works/Second_Term/FPGA/FPGA.srcs/constrs_1/imports/FPGA/Nexys4DDR_Master.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'AN[3]'. [C:/Vivado_works/Second_Term/FPGA/FPGA.srcs/constrs_1/imports/FPGA/Nexys4DDR_Master.xdc:80]
WARNING: [Vivado 12-584] No ports matched 'AN[4]'. [C:/Vivado_works/Second_Term/FPGA/FPGA.srcs/constrs_1/imports/FPGA/Nexys4DDR_Master.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'AN[5]'. [C:/Vivado_works/Second_Term/FPGA/FPGA.srcs/constrs_1/imports/FPGA/Nexys4DDR_Master.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'AN[6]'. [C:/Vivado_works/Second_Term/FPGA/FPGA.srcs/constrs_1/imports/FPGA/Nexys4DDR_Master.xdc:83]
WARNING: [Vivado 12-584] No ports matched 'AN[7]'. [C:/Vivado_works/Second_Term/FPGA/FPGA.srcs/constrs_1/imports/FPGA/Nexys4DDR_Master.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'BTNC'. [C:/Vivado_works/Second_Term/FPGA/FPGA.srcs/constrs_1/imports/FPGA/Nexys4DDR_Master.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'BTNL'. [C:/Vivado_works/Second_Term/FPGA/FPGA.srcs/constrs_1/imports/FPGA/Nexys4DDR_Master.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'BTNR'. [C:/Vivado_works/Second_Term/FPGA/FPGA.srcs/constrs_1/imports/FPGA/Nexys4DDR_Master.xdc:94]
Finished Parsing XDC File [C:/Vivado_works/Second_Term/FPGA/FPGA.srcs/constrs_1/imports/FPGA/Nexys4DDR_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Vivado_works/Second_Term/FPGA/FPGA.srcs/constrs_1/imports/FPGA/Nexys4DDR_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/music_Top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Vivado_works/Second_Term/FPGA/FPGA.srcs/constrs_1/imports/FPGA/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/music_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/music_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 952.234 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 952.234 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'M1/M1' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 961.684 ; gain = 400.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 961.684 ; gain = 400.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for M1/M1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 961.684 ; gain = 400.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 961.684 ; gain = 400.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk2MHz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module music 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design music_Top has port AUD_SD driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 961.684 ; gain = 400.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 961.684 ; gain = 400.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 961.684 ; gain = 400.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 963.617 ; gain = 402.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 969.395 ; gain = 407.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 969.395 ; gain = 407.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 969.395 ; gain = 407.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 969.395 ; gain = 407.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 969.395 ; gain = 407.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 969.395 ; gain = 407.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |Jay           |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |Jay    |     1|
|2     |BUFG   |     1|
|3     |CARRY4 |     6|
|4     |LUT1   |     3|
|5     |LUT2   |     2|
|6     |LUT3   |     3|
|7     |LUT4   |    10|
|8     |LUT5   |     4|
|9     |LUT6   |     4|
|10    |FDRE   |    33|
|11    |IBUF   |     1|
|12    |OBUF   |     2|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |    77|
|2     |  M1     |music   |    73|
|3     |    C2   |clk2MHz |    14|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 969.395 ; gain = 407.887
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 969.395 ; gain = 318.559
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 969.395 ; gain = 407.887
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 981.395 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 986.633 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 986.633 ; gain = 688.258
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 986.633 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Vivado_works/Second_Term/FPGA/FPGA.runs/synth_1/music_Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file music_Top_utilization_synth.rpt -pb music_Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 19 14:57:07 2022...
