{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717706739698 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717706739699 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun  6 16:45:39 2024 " "Processing started: Thu Jun  6 16:45:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717706739699 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717706739699 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pulse_sequence_generator -c pulse_sequence_generator " "Command: quartus_map --read_settings_files=on --write_settings_files=off pulse_sequence_generator -c pulse_sequence_generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717706739699 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717706740346 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717706740346 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pulse_sequence_generator.v(48) " "Verilog HDL information at pulse_sequence_generator.v(48): always construct contains both blocking and non-blocking assignments" {  } { { "pulse_sequence_generator.v" "" { Text "C:/Users/troyc/Downloads/i2c_gpt/pulse_sequence_generator.v" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1717706752827 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pulse_sequence_generator.v(141) " "Verilog HDL Module Instantiation warning at pulse_sequence_generator.v(141): ignored dangling comma in List of Port Connections" {  } { { "pulse_sequence_generator.v" "" { Text "C:/Users/troyc/Downloads/i2c_gpt/pulse_sequence_generator.v" 141 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717706752827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse_sequence_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file pulse_sequence_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulse_sequence_generator " "Found entity 1: pulse_sequence_generator" {  } { { "pulse_sequence_generator.v" "" { Text "C:/Users/troyc/Downloads/i2c_gpt/pulse_sequence_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717706752830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717706752830 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pulse_sequence_generator " "Elaborating entity \"pulse_sequence_generator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717706752887 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_div_pulses pulse_sequence_generator.v(40) " "Verilog HDL or VHDL warning at pulse_sequence_generator.v(40): object \"clk_div_pulses\" assigned a value but never read" {  } { { "pulse_sequence_generator.v" "" { Text "C:/Users/troyc/Downloads/i2c_gpt/pulse_sequence_generator.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717706752889 "|pulse_sequence_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 pulse_sequence_generator.v(60) " "Verilog HDL assignment warning at pulse_sequence_generator.v(60): truncated value with size 32 to match size of target (9)" {  } { { "pulse_sequence_generator.v" "" { Text "C:/Users/troyc/Downloads/i2c_gpt/pulse_sequence_generator.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717706752890 "|pulse_sequence_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 pulse_sequence_generator.v(69) " "Verilog HDL assignment warning at pulse_sequence_generator.v(69): truncated value with size 32 to match size of target (9)" {  } { { "pulse_sequence_generator.v" "" { Text "C:/Users/troyc/Downloads/i2c_gpt/pulse_sequence_generator.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717706752890 "|pulse_sequence_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 pulse_sequence_generator.v(76) " "Verilog HDL assignment warning at pulse_sequence_generator.v(76): truncated value with size 32 to match size of target (9)" {  } { { "pulse_sequence_generator.v" "" { Text "C:/Users/troyc/Downloads/i2c_gpt/pulse_sequence_generator.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717706752890 "|pulse_sequence_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 pulse_sequence_generator.v(82) " "Verilog HDL assignment warning at pulse_sequence_generator.v(82): truncated value with size 32 to match size of target (9)" {  } { { "pulse_sequence_generator.v" "" { Text "C:/Users/troyc/Downloads/i2c_gpt/pulse_sequence_generator.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717706752890 "|pulse_sequence_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pulse_sequence_generator.v(102) " "Verilog HDL assignment warning at pulse_sequence_generator.v(102): truncated value with size 32 to match size of target (6)" {  } { { "pulse_sequence_generator.v" "" { Text "C:/Users/troyc/Downloads/i2c_gpt/pulse_sequence_generator.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717706752890 "|pulse_sequence_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pulse_sequence_generator.v(111) " "Verilog HDL assignment warning at pulse_sequence_generator.v(111): truncated value with size 32 to match size of target (6)" {  } { { "pulse_sequence_generator.v" "" { Text "C:/Users/troyc/Downloads/i2c_gpt/pulse_sequence_generator.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717706752890 "|pulse_sequence_generator"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ether_on.v(42) " "Verilog HDL information at ether_on.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "ether_on.v" "" { Text "C:/Users/troyc/Downloads/i2c_gpt/ether_on.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1717706752911 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ether_on.v(83) " "Verilog HDL information at ether_on.v(83): always construct contains both blocking and non-blocking assignments" {  } { { "ether_on.v" "" { Text "C:/Users/troyc/Downloads/i2c_gpt/ether_on.v" 83 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1717706752912 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ether_on.v 1 1 " "Using design file ether_on.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ether_on " "Found entity 1: ether_on" {  } { { "ether_on.v" "" { Text "C:/Users/troyc/Downloads/i2c_gpt/ether_on.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717706752913 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1717706752913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ether_on ether_on:ether_on_inst " "Elaborating entity \"ether_on\" for hierarchy \"ether_on:ether_on_inst\"" {  } { { "pulse_sequence_generator.v" "ether_on_inst" { Text "C:/Users/troyc/Downloads/i2c_gpt/pulse_sequence_generator.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717706752916 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_btn ether_on.v(30) " "Verilog HDL or VHDL warning at ether_on.v(30): object \"reset_btn\" assigned a value but never read" {  } { { "ether_on.v" "" { Text "C:/Users/troyc/Downloads/i2c_gpt/ether_on.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717706752917 "|pulse_sequence_generator|ether_on:ether_on_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ether_on.v(57) " "Verilog HDL assignment warning at ether_on.v(57): truncated value with size 32 to match size of target (9)" {  } { { "ether_on.v" "" { Text "C:/Users/troyc/Downloads/i2c_gpt/ether_on.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717706752919 "|pulse_sequence_generator|ether_on:ether_on_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ether_on.v(67) " "Verilog HDL assignment warning at ether_on.v(67): truncated value with size 32 to match size of target (9)" {  } { { "ether_on.v" "" { Text "C:/Users/troyc/Downloads/i2c_gpt/ether_on.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717706752920 "|pulse_sequence_generator|ether_on:ether_on_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ether_on.v(76) " "Verilog HDL assignment warning at ether_on.v(76): truncated value with size 32 to match size of target (9)" {  } { { "ether_on.v" "" { Text "C:/Users/troyc/Downloads/i2c_gpt/ether_on.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717706752920 "|pulse_sequence_generator|ether_on:ether_on_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ether_on.v(105) " "Verilog HDL assignment warning at ether_on.v(105): truncated value with size 32 to match size of target (6)" {  } { { "ether_on.v" "" { Text "C:/Users/troyc/Downloads/i2c_gpt/ether_on.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717706752923 "|pulse_sequence_generator|ether_on:ether_on_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ether_on.v(115) " "Verilog HDL assignment warning at ether_on.v(115): truncated value with size 32 to match size of target (6)" {  } { { "ether_on.v" "" { Text "C:/Users/troyc/Downloads/i2c_gpt/ether_on.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717706752923 "|pulse_sequence_generator|ether_on:ether_on_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ether_on.v(125) " "Verilog HDL assignment warning at ether_on.v(125): truncated value with size 32 to match size of target (6)" {  } { { "ether_on.v" "" { Text "C:/Users/troyc/Downloads/i2c_gpt/ether_on.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717706752924 "|pulse_sequence_generator|ether_on:ether_on_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ether_on.v(145) " "Verilog HDL assignment warning at ether_on.v(145): truncated value with size 32 to match size of target (9)" {  } { { "ether_on.v" "" { Text "C:/Users/troyc/Downloads/i2c_gpt/ether_on.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717706752928 "|pulse_sequence_generator|ether_on:ether_on_inst"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "pulse_sequence_generator.v" "" { Text "C:/Users/troyc/Downloads/i2c_gpt/pulse_sequence_generator.v" 95 -1 0 } } { "ether_on.v" "" { Text "C:/Users/troyc/Downloads/i2c_gpt/ether_on.v" 93 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1717706753845 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1717706753845 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1717706754543 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/troyc/Downloads/i2c_gpt/output_files/pulse_sequence_generator.map.smsg " "Generated suppressed messages file C:/Users/troyc/Downloads/i2c_gpt/output_files/pulse_sequence_generator.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717706755355 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1717706755579 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717706755579 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "280 " "Implemented 280 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717706755670 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717706755670 ""} { "Info" "ICUT_CUT_TM_LCELLS" "268 " "Implemented 268 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1717706755670 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717706755670 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4821 " "Peak virtual memory: 4821 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717706755699 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun  6 16:45:55 2024 " "Processing ended: Thu Jun  6 16:45:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717706755699 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717706755699 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717706755699 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717706755699 ""}
