 Timing Path to SM/result_reg[63]/D 
  
 Path Start Point : regA/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/result_reg[63] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regA/clk_CTS_0_PP_3                       Rise  0.0620 0.0000                                                                           | 
|    regA/CTS_L2_c_tid0_18/A     CLKBUF_X1     Rise  0.0620 0.0000 0.0170          0.77983                                     F             | 
|    regA/CTS_L2_c_tid0_18/Z     CLKBUF_X1     Rise  0.1200 0.0580 0.0300 4.80162  7.03097  11.8326           3       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X4 Rise  0.1200 0.0000 0.0300          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X4 Rise  0.1510 0.0310 0.0080 2.85528  2.84232  5.6976            2       100      FA   K        | 
|    regA/CTS_L4_c_tid0_9/A      CLKBUF_X3     Rise  0.1510 0.0000 0.0080          1.42116                                     F             | 
|    regA/CTS_L4_c_tid0_9/Z      CLKBUF_X3     Rise  0.2010 0.0500 0.0260 12.5625  16.1441  28.7066           17      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    regA/out_reg[31]/CK         DFF_X1        Rise  0.2020 0.0010 0.0260          0.949653                                    F             | 
|    regA/out_reg[31]/Q          DFF_X1        Rise  0.3010 0.0990 0.0120 0.277151 3.40189  3.67904           1       100      F             | 
|    regA/drc_ipo_c3/A           BUF_X4        Rise  0.3010 0.0000 0.0120          3.40189                                                   | 
|    regA/drc_ipo_c3/Z           BUF_X4        Rise  0.3660 0.0650 0.0550 19.5804  63.3228  82.9032           33      100                    | 
|    regA/out[31]                              Rise  0.3660 0.0000                                                                           | 
|    SM/in1[31]                                Rise  0.3660 0.0000                                                                           | 
|    SM/i_1_355/S                MUX2_X1       Rise  0.3700 0.0040 0.0540          1.91994                                                   | 
|    SM/i_1_355/Z                MUX2_X1       Fall  0.4440 0.0740 0.0150 0.969824 5.44097  6.4108            2       100                    | 
|    SM/i_9/m[1]                               Fall  0.4440 0.0000                                                                           | 
|    SM/i_9/i_1/A                FA_X1         Fall  0.4440 0.0000 0.0150          3.6056                                                    | 
|    SM/i_9/i_1/CO               FA_X1         Fall  0.5230 0.0790 0.0150 0.424245 2.76208  3.18632           1       100                    | 
|    SM/i_9/i_2/CI               FA_X1         Fall  0.5230 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_2/CO               FA_X1         Fall  0.5960 0.0730 0.0160 0.619796 2.76208  3.38187           1       100                    | 
|    SM/i_9/i_3/CI               FA_X1         Fall  0.5960 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_3/CO               FA_X1         Fall  0.6710 0.0750 0.0160 1.19227  2.76208  3.95435           1       100                    | 
|    SM/i_9/i_4/CI               FA_X1         Fall  0.6710 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_4/CO               FA_X1         Fall  0.7450 0.0740 0.0150 0.579563 2.76208  3.34164           1       100                    | 
|    SM/i_9/i_5/CI               FA_X1         Fall  0.7450 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_5/CO               FA_X1         Fall  0.8190 0.0740 0.0160 0.872461 2.76208  3.63454           1       100                    | 
|    SM/i_9/i_6/CI               FA_X1         Fall  0.8190 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_6/CO               FA_X1         Fall  0.8950 0.0760 0.0170 1.44646  2.76208  4.20854           1       100                    | 
|    SM/i_9/i_7/CI               FA_X1         Fall  0.8950 0.0000 0.0170          2.66475                                                   | 
|    SM/i_9/i_7/CO               FA_X1         Fall  0.9700 0.0750 0.0160 0.906222 2.76208  3.6683            1       100                    | 
|    SM/i_9/i_8/CI               FA_X1         Fall  0.9700 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_8/CO               FA_X1         Fall  1.0440 0.0740 0.0150 0.57942  2.76208  3.3415            1       100                    | 
|    SM/i_9/i_9/CI               FA_X1         Fall  1.0440 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_9/CO               FA_X1         Fall  1.1170 0.0730 0.0160 0.643586 2.76208  3.40566           1       100                    | 
|    SM/i_9/i_10/CI              FA_X1         Fall  1.1170 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_10/CO              FA_X1         Fall  1.1910 0.0740 0.0160 0.759632 2.76208  3.52171           1       100                    | 
|    SM/i_9/i_11/CI              FA_X1         Fall  1.1910 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_11/CO              FA_X1         Fall  1.2650 0.0740 0.0160 0.665157 2.76208  3.42724           1       100                    | 
|    SM/i_9/i_12/CI              FA_X1         Fall  1.2650 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_12/CO              FA_X1         Fall  1.3380 0.0730 0.0150 0.433347 2.76208  3.19543           1       100                    | 
|    SM/i_9/i_13/CI              FA_X1         Fall  1.3380 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_13/CO              FA_X1         Fall  1.4130 0.0750 0.0170 1.4323   2.76208  4.19437           1       100                    | 
|    SM/i_9/i_14/CI              FA_X1         Fall  1.4130 0.0000 0.0170          2.66475                                                   | 
|    SM/i_9/i_14/CO              FA_X1         Fall  1.4860 0.0730 0.0150 0.271838 2.76208  3.03392           1       100                    | 
|    SM/i_9/i_15/CI              FA_X1         Fall  1.4860 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_15/CO              FA_X1         Fall  1.5610 0.0750 0.0160 1.06262  2.76208  3.8247            1       100                    | 
|    SM/i_9/i_16/CI              FA_X1         Fall  1.5610 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_16/CO              FA_X1         Fall  1.6350 0.0740 0.0160 0.810419 2.76208  3.5725            1       100                    | 
|    SM/i_9/i_17/CI              FA_X1         Fall  1.6350 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_17/CO              FA_X1         Fall  1.7100 0.0750 0.0160 1.08508  2.76208  3.84716           1       100                    | 
|    SM/i_9/i_18/CI              FA_X1         Fall  1.7100 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_18/CO              FA_X1         Fall  1.7830 0.0730 0.0150 0.246956 2.76208  3.00903           1       100                    | 
|    SM/i_9/i_19/CI              FA_X1         Fall  1.7830 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_19/CO              FA_X1         Fall  1.8570 0.0740 0.0160 0.71446  2.76208  3.47654           1       100                    | 
|    SM/i_9/i_20/CI              FA_X1         Fall  1.8570 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_20/CO              FA_X1         Fall  1.9300 0.0730 0.0150 0.502662 2.76208  3.26474           1       100                    | 
|    SM/i_9/i_21/CI              FA_X1         Fall  1.9300 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_21/CO              FA_X1         Fall  2.0020 0.0720 0.0150 0.297689 2.76208  3.05977           1       100                    | 
|    SM/i_9/i_22/CI              FA_X1         Fall  2.0020 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_22/CO              FA_X1         Fall  2.0750 0.0730 0.0150 0.458084 2.76208  3.22016           1       100                    | 
|    SM/i_9/i_23/CI              FA_X1         Fall  2.0750 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_23/CO              FA_X1         Fall  2.1480 0.0730 0.0150 0.462875 2.76208  3.22495           1       100                    | 
|    SM/i_9/i_24/CI              FA_X1         Fall  2.1480 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_24/CO              FA_X1         Fall  2.2210 0.0730 0.0150 0.573388 2.76208  3.33547           1       100                    | 
|    SM/i_9/i_25/CI              FA_X1         Fall  2.2210 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_25/CO              FA_X1         Fall  2.2940 0.0730 0.0160 0.64095  2.76208  3.40303           1       100                    | 
|    SM/i_9/i_26/CI              FA_X1         Fall  2.2940 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_26/CO              FA_X1         Fall  2.3690 0.0750 0.0160 1.09599  2.76208  3.85807           1       100                    | 
|    SM/i_9/i_27/CI              FA_X1         Fall  2.3690 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_27/CO              FA_X1         Fall  2.4420 0.0730 0.0150 0.221135 2.76208  2.98321           1       100                    | 
|    SM/i_9/i_28/CI              FA_X1         Fall  2.4420 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_28/CO              FA_X1         Fall  2.5150 0.0730 0.0160 0.649193 2.76208  3.41127           1       100                    | 
|    SM/i_9/i_29/CI              FA_X1         Fall  2.5150 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_29/CO              FA_X1         Fall  2.5890 0.0740 0.0160 0.863065 2.76208  3.62514           1       100                    | 
|    SM/i_9/i_30/CI              FA_X1         Fall  2.5890 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_30/CO              FA_X1         Fall  2.6650 0.0760 0.0170 1.34511  2.76208  4.10719           1       100                    | 
|    SM/i_9/i_31/CI              FA_X1         Fall  2.6650 0.0000 0.0170          2.66475                                                   | 
|    SM/i_9/i_31/S               FA_X1         Fall  2.7500 0.0850 0.0140 0.208374 0.944775 1.15315           1       100                    | 
|    SM/i_9/p_1[31]                            Fall  2.7500 0.0000                                                                           | 
|    SM/i_1_343/B                MUX2_X1       Fall  2.7500 0.0000 0.0140          0.899702                                                  | 
|    SM/i_1_343/Z                MUX2_X1       Fall  2.8250 0.0750 0.0170 1.42575  7.08377  8.50952           4       100                    | 
|    SM/i_11/p_1[62]                           Fall  2.8250 0.0000                                                             A             | 
|    SM/i_11/i_70/A3             NOR3_X1       Fall  2.8250 0.0000 0.0170          1.55272                                                   | 
|    SM/i_11/i_70/ZN             NOR3_X1       Rise  2.9050 0.0800 0.0510 1.00765  4.17264  5.18029           2       100                    | 
|    SM/i_11/i_68/B              XNOR2_X1      Rise  2.9050 0.0000 0.0510          2.57361                                                   | 
|    SM/i_11/i_68/ZN             XNOR2_X1      Rise  2.9580 0.0530 0.0280 0.465716 3.31054  3.77626           2       100                    | 
|    SM/i_11/p_0[63]                           Rise  2.9580 0.0000                                                             A             | 
|    SM/i_1_131/B2               AOI22_X1      Rise  2.9580 0.0000 0.0280          1.62303                                                   | 
|    SM/i_1_131/ZN               AOI22_X1      Fall  2.9850 0.0270 0.0290 0.960684 1.70023  2.66091           1       100                    | 
|    SM/i_1_130/A                INV_X1        Fall  2.9850 0.0000 0.0290          1.54936                                                   | 
|    SM/i_1_130/ZN               INV_X1        Rise  3.0040 0.0190 0.0110 0.415611 1.14029  1.5559            1       100                    | 
|    SM/result_reg[63]/D         DFF_X1        Rise  3.0040 0.0000 0.0110          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/result_reg[63]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
|    SM/result_reg[63]/CK        DFF_X1        Rise  0.2020  0.0090 0.0880                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2020 4.2020 | 
| library setup check                      | -0.0310 4.1710 | 
| data required time                       |  4.1710        | 
|                                          |                | 
| data required time                       |  4.1710        | 
| data arrival time                        | -3.0040        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  1.1680        | 
-------------------------------------------------------------


 Timing Path to SM/res_reg[63]/D 
  
 Path Start Point : regA/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/res_reg[63] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regA/clk_CTS_0_PP_3                       Rise  0.0620 0.0000                                                                           | 
|    regA/CTS_L2_c_tid0_18/A     CLKBUF_X1     Rise  0.0620 0.0000 0.0170          0.77983                                     F             | 
|    regA/CTS_L2_c_tid0_18/Z     CLKBUF_X1     Rise  0.1200 0.0580 0.0300 4.80162  7.03097  11.8326           3       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X4 Rise  0.1200 0.0000 0.0300          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X4 Rise  0.1510 0.0310 0.0080 2.85528  2.84232  5.6976            2       100      FA   K        | 
|    regA/CTS_L4_c_tid0_9/A      CLKBUF_X3     Rise  0.1510 0.0000 0.0080          1.42116                                     F             | 
|    regA/CTS_L4_c_tid0_9/Z      CLKBUF_X3     Rise  0.2010 0.0500 0.0260 12.5625  16.1441  28.7066           17      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    regA/out_reg[31]/CK         DFF_X1        Rise  0.2020 0.0010 0.0260          0.949653                                    F             | 
|    regA/out_reg[31]/Q          DFF_X1        Rise  0.3010 0.0990 0.0120 0.277151 3.40189  3.67904           1       100      F             | 
|    regA/drc_ipo_c3/A           BUF_X4        Rise  0.3010 0.0000 0.0120          3.40189                                                   | 
|    regA/drc_ipo_c3/Z           BUF_X4        Rise  0.3660 0.0650 0.0550 19.5804  63.3228  82.9032           33      100                    | 
|    regA/out[31]                              Rise  0.3660 0.0000                                                                           | 
|    SM/in1[31]                                Rise  0.3660 0.0000                                                                           | 
|    SM/i_1_355/S                MUX2_X1       Rise  0.3700 0.0040 0.0540          1.91994                                                   | 
|    SM/i_1_355/Z                MUX2_X1       Fall  0.4440 0.0740 0.0150 0.969824 5.44097  6.4108            2       100                    | 
|    SM/i_9/m[1]                               Fall  0.4440 0.0000                                                                           | 
|    SM/i_9/i_1/A                FA_X1         Fall  0.4440 0.0000 0.0150          3.6056                                                    | 
|    SM/i_9/i_1/CO               FA_X1         Fall  0.5230 0.0790 0.0150 0.424245 2.76208  3.18632           1       100                    | 
|    SM/i_9/i_2/CI               FA_X1         Fall  0.5230 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_2/CO               FA_X1         Fall  0.5960 0.0730 0.0160 0.619796 2.76208  3.38187           1       100                    | 
|    SM/i_9/i_3/CI               FA_X1         Fall  0.5960 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_3/CO               FA_X1         Fall  0.6710 0.0750 0.0160 1.19227  2.76208  3.95435           1       100                    | 
|    SM/i_9/i_4/CI               FA_X1         Fall  0.6710 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_4/CO               FA_X1         Fall  0.7450 0.0740 0.0150 0.579563 2.76208  3.34164           1       100                    | 
|    SM/i_9/i_5/CI               FA_X1         Fall  0.7450 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_5/CO               FA_X1         Fall  0.8190 0.0740 0.0160 0.872461 2.76208  3.63454           1       100                    | 
|    SM/i_9/i_6/CI               FA_X1         Fall  0.8190 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_6/CO               FA_X1         Fall  0.8950 0.0760 0.0170 1.44646  2.76208  4.20854           1       100                    | 
|    SM/i_9/i_7/CI               FA_X1         Fall  0.8950 0.0000 0.0170          2.66475                                                   | 
|    SM/i_9/i_7/CO               FA_X1         Fall  0.9700 0.0750 0.0160 0.906222 2.76208  3.6683            1       100                    | 
|    SM/i_9/i_8/CI               FA_X1         Fall  0.9700 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_8/CO               FA_X1         Fall  1.0440 0.0740 0.0150 0.57942  2.76208  3.3415            1       100                    | 
|    SM/i_9/i_9/CI               FA_X1         Fall  1.0440 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_9/CO               FA_X1         Fall  1.1170 0.0730 0.0160 0.643586 2.76208  3.40566           1       100                    | 
|    SM/i_9/i_10/CI              FA_X1         Fall  1.1170 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_10/CO              FA_X1         Fall  1.1910 0.0740 0.0160 0.759632 2.76208  3.52171           1       100                    | 
|    SM/i_9/i_11/CI              FA_X1         Fall  1.1910 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_11/CO              FA_X1         Fall  1.2650 0.0740 0.0160 0.665157 2.76208  3.42724           1       100                    | 
|    SM/i_9/i_12/CI              FA_X1         Fall  1.2650 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_12/CO              FA_X1         Fall  1.3380 0.0730 0.0150 0.433347 2.76208  3.19543           1       100                    | 
|    SM/i_9/i_13/CI              FA_X1         Fall  1.3380 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_13/CO              FA_X1         Fall  1.4130 0.0750 0.0170 1.4323   2.76208  4.19437           1       100                    | 
|    SM/i_9/i_14/CI              FA_X1         Fall  1.4130 0.0000 0.0170          2.66475                                                   | 
|    SM/i_9/i_14/CO              FA_X1         Fall  1.4860 0.0730 0.0150 0.271838 2.76208  3.03392           1       100                    | 
|    SM/i_9/i_15/CI              FA_X1         Fall  1.4860 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_15/CO              FA_X1         Fall  1.5610 0.0750 0.0160 1.06262  2.76208  3.8247            1       100                    | 
|    SM/i_9/i_16/CI              FA_X1         Fall  1.5610 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_16/CO              FA_X1         Fall  1.6350 0.0740 0.0160 0.810419 2.76208  3.5725            1       100                    | 
|    SM/i_9/i_17/CI              FA_X1         Fall  1.6350 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_17/CO              FA_X1         Fall  1.7100 0.0750 0.0160 1.08508  2.76208  3.84716           1       100                    | 
|    SM/i_9/i_18/CI              FA_X1         Fall  1.7100 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_18/CO              FA_X1         Fall  1.7830 0.0730 0.0150 0.246956 2.76208  3.00903           1       100                    | 
|    SM/i_9/i_19/CI              FA_X1         Fall  1.7830 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_19/CO              FA_X1         Fall  1.8570 0.0740 0.0160 0.71446  2.76208  3.47654           1       100                    | 
|    SM/i_9/i_20/CI              FA_X1         Fall  1.8570 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_20/CO              FA_X1         Fall  1.9300 0.0730 0.0150 0.502662 2.76208  3.26474           1       100                    | 
|    SM/i_9/i_21/CI              FA_X1         Fall  1.9300 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_21/CO              FA_X1         Fall  2.0020 0.0720 0.0150 0.297689 2.76208  3.05977           1       100                    | 
|    SM/i_9/i_22/CI              FA_X1         Fall  2.0020 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_22/CO              FA_X1         Fall  2.0750 0.0730 0.0150 0.458084 2.76208  3.22016           1       100                    | 
|    SM/i_9/i_23/CI              FA_X1         Fall  2.0750 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_23/CO              FA_X1         Fall  2.1480 0.0730 0.0150 0.462875 2.76208  3.22495           1       100                    | 
|    SM/i_9/i_24/CI              FA_X1         Fall  2.1480 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_24/CO              FA_X1         Fall  2.2210 0.0730 0.0150 0.573388 2.76208  3.33547           1       100                    | 
|    SM/i_9/i_25/CI              FA_X1         Fall  2.2210 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_25/CO              FA_X1         Fall  2.2940 0.0730 0.0160 0.64095  2.76208  3.40303           1       100                    | 
|    SM/i_9/i_26/CI              FA_X1         Fall  2.2940 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_26/CO              FA_X1         Fall  2.3690 0.0750 0.0160 1.09599  2.76208  3.85807           1       100                    | 
|    SM/i_9/i_27/CI              FA_X1         Fall  2.3690 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_27/CO              FA_X1         Fall  2.4420 0.0730 0.0150 0.221135 2.76208  2.98321           1       100                    | 
|    SM/i_9/i_28/CI              FA_X1         Fall  2.4420 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_28/CO              FA_X1         Fall  2.5150 0.0730 0.0160 0.649193 2.76208  3.41127           1       100                    | 
|    SM/i_9/i_29/CI              FA_X1         Fall  2.5150 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_29/CO              FA_X1         Fall  2.5890 0.0740 0.0160 0.863065 2.76208  3.62514           1       100                    | 
|    SM/i_9/i_30/CI              FA_X1         Fall  2.5890 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_30/CO              FA_X1         Fall  2.6650 0.0760 0.0170 1.34511  2.76208  4.10719           1       100                    | 
|    SM/i_9/i_31/CI              FA_X1         Fall  2.6650 0.0000 0.0170          2.66475                                                   | 
|    SM/i_9/i_31/S               FA_X1         Fall  2.7500 0.0850 0.0140 0.208374 0.944775 1.15315           1       100                    | 
|    SM/i_9/p_1[31]                            Fall  2.7500 0.0000                                                                           | 
|    SM/i_1_343/B                MUX2_X1       Fall  2.7500 0.0000 0.0140          0.899702                                                  | 
|    SM/i_1_343/Z                MUX2_X1       Fall  2.8250 0.0750 0.0170 1.42575  7.08377  8.50952           4       100                    | 
|    SM/i_11/p_1[62]                           Fall  2.8250 0.0000                                                             A             | 
|    SM/i_11/i_70/A3             NOR3_X1       Fall  2.8250 0.0000 0.0170          1.55272                                                   | 
|    SM/i_11/i_70/ZN             NOR3_X1       Rise  2.9050 0.0800 0.0510 1.00765  4.17264  5.18029           2       100                    | 
|    SM/i_11/i_68/B              XNOR2_X1      Rise  2.9050 0.0000 0.0510          2.57361                                                   | 
|    SM/i_11/i_68/ZN             XNOR2_X1      Rise  2.9580 0.0530 0.0280 0.465716 3.31054  3.77626           2       100                    | 
|    SM/i_11/p_0[63]                           Rise  2.9580 0.0000                                                             A             | 
|    SM/i_1_302/A1               AOI22_X1      Rise  2.9580 0.0000 0.0280          1.68751                                                   | 
|    SM/i_1_302/ZN               AOI22_X1      Fall  2.9770 0.0190 0.0270 0.294294 1.70023  1.99452           1       100                    | 
|    SM/i_1_301/A                INV_X1        Fall  2.9770 0.0000 0.0270          1.54936                                                   | 
|    SM/i_1_301/ZN               INV_X1        Rise  2.9950 0.0180 0.0100 0.316315 1.14029  1.45661           1       100                    | 
|    SM/res_reg[63]/D            DFF_X1        Rise  2.9950 0.0000 0.0100          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/res_reg[63]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  1.94799  3.16354           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1040 0.1040 0.0560 4.31082  18.4098  22.7206           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1050 0.0010 0.0560          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1390 0.0340 0.0070 4.5169   2.49758  7.01448           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1390 0.0000 0.0070          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2100 0.0710 0.0470 28.5699  27.4061  55.976            32      100      F    K        | 
|    SM/res_reg[63]/CK         DFF_X1        Rise  0.2120 0.0020 0.0470          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2120 4.2120 | 
| library setup check                      | -0.0270 4.1850 | 
| data required time                       |  4.1850        | 
|                                          |                | 
| data required time                       |  4.1850        | 
| data arrival time                        | -2.9950        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.1900        | 
-------------------------------------------------------------


 Timing Path to SM/res_reg[64]/D 
  
 Path Start Point : regA/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/res_reg[64] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regA/clk_CTS_0_PP_3                       Rise  0.0620 0.0000                                                                           | 
|    regA/CTS_L2_c_tid0_18/A     CLKBUF_X1     Rise  0.0620 0.0000 0.0170          0.77983                                     F             | 
|    regA/CTS_L2_c_tid0_18/Z     CLKBUF_X1     Rise  0.1200 0.0580 0.0300 4.80162  7.03097  11.8326           3       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X4 Rise  0.1200 0.0000 0.0300          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X4 Rise  0.1510 0.0310 0.0080 2.85528  2.84232  5.6976            2       100      FA   K        | 
|    regA/CTS_L4_c_tid0_9/A      CLKBUF_X3     Rise  0.1510 0.0000 0.0080          1.42116                                     F             | 
|    regA/CTS_L4_c_tid0_9/Z      CLKBUF_X3     Rise  0.2010 0.0500 0.0260 12.5625  16.1441  28.7066           17      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    regA/out_reg[31]/CK         DFF_X1        Rise  0.2020 0.0010 0.0260          0.949653                                    F             | 
|    regA/out_reg[31]/Q          DFF_X1        Rise  0.3010 0.0990 0.0120 0.277151 3.40189  3.67904           1       100      F             | 
|    regA/drc_ipo_c3/A           BUF_X4        Rise  0.3010 0.0000 0.0120          3.40189                                                   | 
|    regA/drc_ipo_c3/Z           BUF_X4        Rise  0.3660 0.0650 0.0550 19.5804  63.3228  82.9032           33      100                    | 
|    regA/out[31]                              Rise  0.3660 0.0000                                                                           | 
|    SM/in1[31]                                Rise  0.3660 0.0000                                                                           | 
|    SM/i_1_355/S                MUX2_X1       Rise  0.3700 0.0040 0.0540          1.91994                                                   | 
|    SM/i_1_355/Z                MUX2_X1       Fall  0.4440 0.0740 0.0150 0.969824 5.44097  6.4108            2       100                    | 
|    SM/i_9/m[1]                               Fall  0.4440 0.0000                                                                           | 
|    SM/i_9/i_1/A                FA_X1         Fall  0.4440 0.0000 0.0150          3.6056                                                    | 
|    SM/i_9/i_1/CO               FA_X1         Fall  0.5230 0.0790 0.0150 0.424245 2.76208  3.18632           1       100                    | 
|    SM/i_9/i_2/CI               FA_X1         Fall  0.5230 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_2/CO               FA_X1         Fall  0.5960 0.0730 0.0160 0.619796 2.76208  3.38187           1       100                    | 
|    SM/i_9/i_3/CI               FA_X1         Fall  0.5960 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_3/CO               FA_X1         Fall  0.6710 0.0750 0.0160 1.19227  2.76208  3.95435           1       100                    | 
|    SM/i_9/i_4/CI               FA_X1         Fall  0.6710 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_4/CO               FA_X1         Fall  0.7450 0.0740 0.0150 0.579563 2.76208  3.34164           1       100                    | 
|    SM/i_9/i_5/CI               FA_X1         Fall  0.7450 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_5/CO               FA_X1         Fall  0.8190 0.0740 0.0160 0.872461 2.76208  3.63454           1       100                    | 
|    SM/i_9/i_6/CI               FA_X1         Fall  0.8190 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_6/CO               FA_X1         Fall  0.8950 0.0760 0.0170 1.44646  2.76208  4.20854           1       100                    | 
|    SM/i_9/i_7/CI               FA_X1         Fall  0.8950 0.0000 0.0170          2.66475                                                   | 
|    SM/i_9/i_7/CO               FA_X1         Fall  0.9700 0.0750 0.0160 0.906222 2.76208  3.6683            1       100                    | 
|    SM/i_9/i_8/CI               FA_X1         Fall  0.9700 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_8/CO               FA_X1         Fall  1.0440 0.0740 0.0150 0.57942  2.76208  3.3415            1       100                    | 
|    SM/i_9/i_9/CI               FA_X1         Fall  1.0440 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_9/CO               FA_X1         Fall  1.1170 0.0730 0.0160 0.643586 2.76208  3.40566           1       100                    | 
|    SM/i_9/i_10/CI              FA_X1         Fall  1.1170 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_10/CO              FA_X1         Fall  1.1910 0.0740 0.0160 0.759632 2.76208  3.52171           1       100                    | 
|    SM/i_9/i_11/CI              FA_X1         Fall  1.1910 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_11/CO              FA_X1         Fall  1.2650 0.0740 0.0160 0.665157 2.76208  3.42724           1       100                    | 
|    SM/i_9/i_12/CI              FA_X1         Fall  1.2650 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_12/CO              FA_X1         Fall  1.3380 0.0730 0.0150 0.433347 2.76208  3.19543           1       100                    | 
|    SM/i_9/i_13/CI              FA_X1         Fall  1.3380 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_13/CO              FA_X1         Fall  1.4130 0.0750 0.0170 1.4323   2.76208  4.19437           1       100                    | 
|    SM/i_9/i_14/CI              FA_X1         Fall  1.4130 0.0000 0.0170          2.66475                                                   | 
|    SM/i_9/i_14/CO              FA_X1         Fall  1.4860 0.0730 0.0150 0.271838 2.76208  3.03392           1       100                    | 
|    SM/i_9/i_15/CI              FA_X1         Fall  1.4860 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_15/CO              FA_X1         Fall  1.5610 0.0750 0.0160 1.06262  2.76208  3.8247            1       100                    | 
|    SM/i_9/i_16/CI              FA_X1         Fall  1.5610 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_16/CO              FA_X1         Fall  1.6350 0.0740 0.0160 0.810419 2.76208  3.5725            1       100                    | 
|    SM/i_9/i_17/CI              FA_X1         Fall  1.6350 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_17/CO              FA_X1         Fall  1.7100 0.0750 0.0160 1.08508  2.76208  3.84716           1       100                    | 
|    SM/i_9/i_18/CI              FA_X1         Fall  1.7100 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_18/CO              FA_X1         Fall  1.7830 0.0730 0.0150 0.246956 2.76208  3.00903           1       100                    | 
|    SM/i_9/i_19/CI              FA_X1         Fall  1.7830 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_19/CO              FA_X1         Fall  1.8570 0.0740 0.0160 0.71446  2.76208  3.47654           1       100                    | 
|    SM/i_9/i_20/CI              FA_X1         Fall  1.8570 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_20/CO              FA_X1         Fall  1.9300 0.0730 0.0150 0.502662 2.76208  3.26474           1       100                    | 
|    SM/i_9/i_21/CI              FA_X1         Fall  1.9300 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_21/CO              FA_X1         Fall  2.0020 0.0720 0.0150 0.297689 2.76208  3.05977           1       100                    | 
|    SM/i_9/i_22/CI              FA_X1         Fall  2.0020 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_22/CO              FA_X1         Fall  2.0750 0.0730 0.0150 0.458084 2.76208  3.22016           1       100                    | 
|    SM/i_9/i_23/CI              FA_X1         Fall  2.0750 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_23/CO              FA_X1         Fall  2.1480 0.0730 0.0150 0.462875 2.76208  3.22495           1       100                    | 
|    SM/i_9/i_24/CI              FA_X1         Fall  2.1480 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_24/CO              FA_X1         Fall  2.2210 0.0730 0.0150 0.573388 2.76208  3.33547           1       100                    | 
|    SM/i_9/i_25/CI              FA_X1         Fall  2.2210 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_25/CO              FA_X1         Fall  2.2940 0.0730 0.0160 0.64095  2.76208  3.40303           1       100                    | 
|    SM/i_9/i_26/CI              FA_X1         Fall  2.2940 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_26/CO              FA_X1         Fall  2.3690 0.0750 0.0160 1.09599  2.76208  3.85807           1       100                    | 
|    SM/i_9/i_27/CI              FA_X1         Fall  2.3690 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_27/CO              FA_X1         Fall  2.4420 0.0730 0.0150 0.221135 2.76208  2.98321           1       100                    | 
|    SM/i_9/i_28/CI              FA_X1         Fall  2.4420 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_28/CO              FA_X1         Fall  2.5150 0.0730 0.0160 0.649193 2.76208  3.41127           1       100                    | 
|    SM/i_9/i_29/CI              FA_X1         Fall  2.5150 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_29/CO              FA_X1         Fall  2.5890 0.0740 0.0160 0.863065 2.76208  3.62514           1       100                    | 
|    SM/i_9/i_30/CI              FA_X1         Fall  2.5890 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_30/CO              FA_X1         Fall  2.6650 0.0760 0.0170 1.34511  2.76208  4.10719           1       100                    | 
|    SM/i_9/i_31/CI              FA_X1         Fall  2.6650 0.0000 0.0170          2.66475                                                   | 
|    SM/i_9/i_31/S               FA_X1         Fall  2.7500 0.0850 0.0140 0.208374 0.944775 1.15315           1       100                    | 
|    SM/i_9/p_1[31]                            Fall  2.7500 0.0000                                                                           | 
|    SM/i_1_343/B                MUX2_X1       Fall  2.7500 0.0000 0.0140          0.899702                                                  | 
|    SM/i_1_343/Z                MUX2_X1       Fall  2.8250 0.0750 0.0170 1.42575  7.08377  8.50952           4       100                    | 
|    SM/i_11/p_1[62]                           Fall  2.8250 0.0000                                                             A             | 
|    SM/i_11/i_70/A3             NOR3_X1       Fall  2.8250 0.0000 0.0170          1.55272                                                   | 
|    SM/i_11/i_70/ZN             NOR3_X1       Rise  2.9050 0.0800 0.0510 1.00765  4.17264  5.18029           2       100                    | 
|    SM/i_11/i_69/A1             NAND2_X1      Rise  2.9050 0.0000 0.0510          1.59903                                                   | 
|    SM/i_11/i_69/ZN             NAND2_X1      Fall  2.9260 0.0210 0.0160 1.41477  0.879747 2.29452           1       100                    | 
|    SM/i_11/p_0[64]                           Fall  2.9260 0.0000                                                             A             | 
|    SM/i_1_305/A1               AND3_X1       Fall  2.9260 0.0000 0.0160          0.86614                                                   | 
|    SM/i_1_305/ZN               AND3_X1       Fall  2.9610 0.0350 0.0080 1.14858  1.14029  2.28887           1       100                    | 
|    SM/res_reg[64]/D            DFF_X1        Fall  2.9610 0.0000 0.0080          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/res_reg[64]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  1.94799  3.16354           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1040 0.1040 0.0560 4.31082  18.4098  22.7206           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1050 0.0010 0.0560          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1390 0.0340 0.0070 4.5169   2.49758  7.01448           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1390 0.0000 0.0070          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2100 0.0710 0.0470 28.5699  27.4061  55.976            32      100      F    K        | 
|    SM/res_reg[64]/CK         DFF_X1        Rise  0.2130 0.0030 0.0470          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2130 4.2130 | 
| library setup check                      | -0.0250 4.1880 | 
| data required time                       |  4.1880        | 
|                                          |                | 
| data required time                       |  4.1880        | 
| data arrival time                        | -2.9610        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2270        | 
-------------------------------------------------------------


 Timing Path to SM/result_reg[62]/D 
  
 Path Start Point : regA/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/result_reg[62] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regA/clk_CTS_0_PP_3                       Rise  0.0620 0.0000                                                                           | 
|    regA/CTS_L2_c_tid0_18/A     CLKBUF_X1     Rise  0.0620 0.0000 0.0170          0.77983                                     F             | 
|    regA/CTS_L2_c_tid0_18/Z     CLKBUF_X1     Rise  0.1200 0.0580 0.0300 4.80162  7.03097  11.8326           3       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X4 Rise  0.1200 0.0000 0.0300          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X4 Rise  0.1510 0.0310 0.0080 2.85528  2.84232  5.6976            2       100      FA   K        | 
|    regA/CTS_L4_c_tid0_9/A      CLKBUF_X3     Rise  0.1510 0.0000 0.0080          1.42116                                     F             | 
|    regA/CTS_L4_c_tid0_9/Z      CLKBUF_X3     Rise  0.2010 0.0500 0.0260 12.5625  16.1441  28.7066           17      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    regA/out_reg[31]/CK         DFF_X1        Rise  0.2020 0.0010 0.0260          0.949653                                    F             | 
|    regA/out_reg[31]/Q          DFF_X1        Rise  0.3010 0.0990 0.0120 0.277151 3.40189  3.67904           1       100      F             | 
|    regA/drc_ipo_c3/A           BUF_X4        Rise  0.3010 0.0000 0.0120          3.40189                                                   | 
|    regA/drc_ipo_c3/Z           BUF_X4        Rise  0.3660 0.0650 0.0550 19.5804  63.3228  82.9032           33      100                    | 
|    regA/out[31]                              Rise  0.3660 0.0000                                                                           | 
|    SM/in1[31]                                Rise  0.3660 0.0000                                                                           | 
|    SM/i_1_355/S                MUX2_X1       Rise  0.3700 0.0040 0.0540          1.91994                                                   | 
|    SM/i_1_355/Z                MUX2_X1       Fall  0.4440 0.0740 0.0150 0.969824 5.44097  6.4108            2       100                    | 
|    SM/i_9/m[1]                               Fall  0.4440 0.0000                                                                           | 
|    SM/i_9/i_1/A                FA_X1         Fall  0.4440 0.0000 0.0150          3.6056                                                    | 
|    SM/i_9/i_1/CO               FA_X1         Fall  0.5230 0.0790 0.0150 0.424245 2.76208  3.18632           1       100                    | 
|    SM/i_9/i_2/CI               FA_X1         Fall  0.5230 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_2/CO               FA_X1         Fall  0.5960 0.0730 0.0160 0.619796 2.76208  3.38187           1       100                    | 
|    SM/i_9/i_3/CI               FA_X1         Fall  0.5960 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_3/CO               FA_X1         Fall  0.6710 0.0750 0.0160 1.19227  2.76208  3.95435           1       100                    | 
|    SM/i_9/i_4/CI               FA_X1         Fall  0.6710 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_4/CO               FA_X1         Fall  0.7450 0.0740 0.0150 0.579563 2.76208  3.34164           1       100                    | 
|    SM/i_9/i_5/CI               FA_X1         Fall  0.7450 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_5/CO               FA_X1         Fall  0.8190 0.0740 0.0160 0.872461 2.76208  3.63454           1       100                    | 
|    SM/i_9/i_6/CI               FA_X1         Fall  0.8190 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_6/CO               FA_X1         Fall  0.8950 0.0760 0.0170 1.44646  2.76208  4.20854           1       100                    | 
|    SM/i_9/i_7/CI               FA_X1         Fall  0.8950 0.0000 0.0170          2.66475                                                   | 
|    SM/i_9/i_7/CO               FA_X1         Fall  0.9700 0.0750 0.0160 0.906222 2.76208  3.6683            1       100                    | 
|    SM/i_9/i_8/CI               FA_X1         Fall  0.9700 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_8/CO               FA_X1         Fall  1.0440 0.0740 0.0150 0.57942  2.76208  3.3415            1       100                    | 
|    SM/i_9/i_9/CI               FA_X1         Fall  1.0440 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_9/CO               FA_X1         Fall  1.1170 0.0730 0.0160 0.643586 2.76208  3.40566           1       100                    | 
|    SM/i_9/i_10/CI              FA_X1         Fall  1.1170 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_10/CO              FA_X1         Fall  1.1910 0.0740 0.0160 0.759632 2.76208  3.52171           1       100                    | 
|    SM/i_9/i_11/CI              FA_X1         Fall  1.1910 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_11/CO              FA_X1         Fall  1.2650 0.0740 0.0160 0.665157 2.76208  3.42724           1       100                    | 
|    SM/i_9/i_12/CI              FA_X1         Fall  1.2650 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_12/CO              FA_X1         Fall  1.3380 0.0730 0.0150 0.433347 2.76208  3.19543           1       100                    | 
|    SM/i_9/i_13/CI              FA_X1         Fall  1.3380 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_13/CO              FA_X1         Fall  1.4130 0.0750 0.0170 1.4323   2.76208  4.19437           1       100                    | 
|    SM/i_9/i_14/CI              FA_X1         Fall  1.4130 0.0000 0.0170          2.66475                                                   | 
|    SM/i_9/i_14/CO              FA_X1         Fall  1.4860 0.0730 0.0150 0.271838 2.76208  3.03392           1       100                    | 
|    SM/i_9/i_15/CI              FA_X1         Fall  1.4860 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_15/CO              FA_X1         Fall  1.5610 0.0750 0.0160 1.06262  2.76208  3.8247            1       100                    | 
|    SM/i_9/i_16/CI              FA_X1         Fall  1.5610 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_16/CO              FA_X1         Fall  1.6350 0.0740 0.0160 0.810419 2.76208  3.5725            1       100                    | 
|    SM/i_9/i_17/CI              FA_X1         Fall  1.6350 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_17/CO              FA_X1         Fall  1.7100 0.0750 0.0160 1.08508  2.76208  3.84716           1       100                    | 
|    SM/i_9/i_18/CI              FA_X1         Fall  1.7100 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_18/CO              FA_X1         Fall  1.7830 0.0730 0.0150 0.246956 2.76208  3.00903           1       100                    | 
|    SM/i_9/i_19/CI              FA_X1         Fall  1.7830 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_19/CO              FA_X1         Fall  1.8570 0.0740 0.0160 0.71446  2.76208  3.47654           1       100                    | 
|    SM/i_9/i_20/CI              FA_X1         Fall  1.8570 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_20/CO              FA_X1         Fall  1.9300 0.0730 0.0150 0.502662 2.76208  3.26474           1       100                    | 
|    SM/i_9/i_21/CI              FA_X1         Fall  1.9300 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_21/CO              FA_X1         Fall  2.0020 0.0720 0.0150 0.297689 2.76208  3.05977           1       100                    | 
|    SM/i_9/i_22/CI              FA_X1         Fall  2.0020 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_22/CO              FA_X1         Fall  2.0750 0.0730 0.0150 0.458084 2.76208  3.22016           1       100                    | 
|    SM/i_9/i_23/CI              FA_X1         Fall  2.0750 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_23/CO              FA_X1         Fall  2.1480 0.0730 0.0150 0.462875 2.76208  3.22495           1       100                    | 
|    SM/i_9/i_24/CI              FA_X1         Fall  2.1480 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_24/CO              FA_X1         Fall  2.2210 0.0730 0.0150 0.573388 2.76208  3.33547           1       100                    | 
|    SM/i_9/i_25/CI              FA_X1         Fall  2.2210 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_25/CO              FA_X1         Fall  2.2940 0.0730 0.0160 0.64095  2.76208  3.40303           1       100                    | 
|    SM/i_9/i_26/CI              FA_X1         Fall  2.2940 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_26/CO              FA_X1         Fall  2.3690 0.0750 0.0160 1.09599  2.76208  3.85807           1       100                    | 
|    SM/i_9/i_27/CI              FA_X1         Fall  2.3690 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_27/CO              FA_X1         Fall  2.4420 0.0730 0.0150 0.221135 2.76208  2.98321           1       100                    | 
|    SM/i_9/i_28/CI              FA_X1         Fall  2.4420 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_28/CO              FA_X1         Fall  2.5150 0.0730 0.0160 0.649193 2.76208  3.41127           1       100                    | 
|    SM/i_9/i_29/CI              FA_X1         Fall  2.5150 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_29/CO              FA_X1         Fall  2.5890 0.0740 0.0160 0.863065 2.76208  3.62514           1       100                    | 
|    SM/i_9/i_30/CI              FA_X1         Fall  2.5890 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_30/CO              FA_X1         Fall  2.6650 0.0760 0.0170 1.34511  2.76208  4.10719           1       100                    | 
|    SM/i_9/i_31/CI              FA_X1         Fall  2.6650 0.0000 0.0170          2.66475                                                   | 
|    SM/i_9/i_31/S               FA_X1         Fall  2.7500 0.0850 0.0140 0.208374 0.944775 1.15315           1       100                    | 
|    SM/i_9/p_1[31]                            Fall  2.7500 0.0000                                                                           | 
|    SM/i_1_343/B                MUX2_X1       Fall  2.7500 0.0000 0.0140          0.899702                                                  | 
|    SM/i_1_343/Z                MUX2_X1       Fall  2.8250 0.0750 0.0170 1.42575  7.08377  8.50952           4       100                    | 
|    SM/i_11/p_1[62]                           Fall  2.8250 0.0000                                                             A             | 
|    SM/i_11/i_67/A              XNOR2_X1      Fall  2.8250 0.0000 0.0170          2.12585                                                   | 
|    SM/i_11/i_67/ZN             XNOR2_X1      Fall  2.8710 0.0460 0.0150 0.778767 3.25971  4.03848           2       100                    | 
|    SM/i_11/p_0[62]                           Fall  2.8710 0.0000                                                             A             | 
|    SM/i_1_129/B2               AOI22_X1      Fall  2.8710 0.0000 0.0150          1.52031                                                   | 
|    SM/i_1_129/ZN               AOI22_X1      Rise  2.9240 0.0530 0.0380 0.932685 1.70023  2.63292           1       100                    | 
|    SM/i_1_128/A                INV_X1        Rise  2.9240 0.0000 0.0380          1.70023                                                   | 
|    SM/i_1_128/ZN               INV_X1        Fall  2.9340 0.0100 0.0100 0.672877 1.14029  1.81317           1       100                    | 
|    SM/result_reg[62]/D         DFF_X1        Fall  2.9340 0.0000 0.0100          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/result_reg[62]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
|    SM/result_reg[62]/CK        DFF_X1        Rise  0.2020  0.0090 0.0880                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2020 4.2020 | 
| library setup check                      | -0.0240 4.1780 | 
| data required time                       |  4.1780        | 
|                                          |                | 
| data required time                       |  4.1780        | 
| data arrival time                        | -2.9340        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  1.2450        | 
-------------------------------------------------------------


 Timing Path to SM/res_reg[62]/D 
  
 Path Start Point : regA/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/res_reg[62] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regA/clk_CTS_0_PP_3                       Rise  0.0620 0.0000                                                                           | 
|    regA/CTS_L2_c_tid0_18/A     CLKBUF_X1     Rise  0.0620 0.0000 0.0170          0.77983                                     F             | 
|    regA/CTS_L2_c_tid0_18/Z     CLKBUF_X1     Rise  0.1200 0.0580 0.0300 4.80162  7.03097  11.8326           3       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X4 Rise  0.1200 0.0000 0.0300          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X4 Rise  0.1510 0.0310 0.0080 2.85528  2.84232  5.6976            2       100      FA   K        | 
|    regA/CTS_L4_c_tid0_9/A      CLKBUF_X3     Rise  0.1510 0.0000 0.0080          1.42116                                     F             | 
|    regA/CTS_L4_c_tid0_9/Z      CLKBUF_X3     Rise  0.2010 0.0500 0.0260 12.5625  16.1441  28.7066           17      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    regA/out_reg[31]/CK         DFF_X1        Rise  0.2020 0.0010 0.0260          0.949653                                    F             | 
|    regA/out_reg[31]/Q          DFF_X1        Rise  0.3010 0.0990 0.0120 0.277151 3.40189  3.67904           1       100      F             | 
|    regA/drc_ipo_c3/A           BUF_X4        Rise  0.3010 0.0000 0.0120          3.40189                                                   | 
|    regA/drc_ipo_c3/Z           BUF_X4        Rise  0.3660 0.0650 0.0550 19.5804  63.3228  82.9032           33      100                    | 
|    regA/out[31]                              Rise  0.3660 0.0000                                                                           | 
|    SM/in1[31]                                Rise  0.3660 0.0000                                                                           | 
|    SM/i_1_355/S                MUX2_X1       Rise  0.3700 0.0040 0.0540          1.91994                                                   | 
|    SM/i_1_355/Z                MUX2_X1       Fall  0.4440 0.0740 0.0150 0.969824 5.44097  6.4108            2       100                    | 
|    SM/i_9/m[1]                               Fall  0.4440 0.0000                                                                           | 
|    SM/i_9/i_1/A                FA_X1         Fall  0.4440 0.0000 0.0150          3.6056                                                    | 
|    SM/i_9/i_1/CO               FA_X1         Fall  0.5230 0.0790 0.0150 0.424245 2.76208  3.18632           1       100                    | 
|    SM/i_9/i_2/CI               FA_X1         Fall  0.5230 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_2/CO               FA_X1         Fall  0.5960 0.0730 0.0160 0.619796 2.76208  3.38187           1       100                    | 
|    SM/i_9/i_3/CI               FA_X1         Fall  0.5960 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_3/CO               FA_X1         Fall  0.6710 0.0750 0.0160 1.19227  2.76208  3.95435           1       100                    | 
|    SM/i_9/i_4/CI               FA_X1         Fall  0.6710 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_4/CO               FA_X1         Fall  0.7450 0.0740 0.0150 0.579563 2.76208  3.34164           1       100                    | 
|    SM/i_9/i_5/CI               FA_X1         Fall  0.7450 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_5/CO               FA_X1         Fall  0.8190 0.0740 0.0160 0.872461 2.76208  3.63454           1       100                    | 
|    SM/i_9/i_6/CI               FA_X1         Fall  0.8190 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_6/CO               FA_X1         Fall  0.8950 0.0760 0.0170 1.44646  2.76208  4.20854           1       100                    | 
|    SM/i_9/i_7/CI               FA_X1         Fall  0.8950 0.0000 0.0170          2.66475                                                   | 
|    SM/i_9/i_7/CO               FA_X1         Fall  0.9700 0.0750 0.0160 0.906222 2.76208  3.6683            1       100                    | 
|    SM/i_9/i_8/CI               FA_X1         Fall  0.9700 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_8/CO               FA_X1         Fall  1.0440 0.0740 0.0150 0.57942  2.76208  3.3415            1       100                    | 
|    SM/i_9/i_9/CI               FA_X1         Fall  1.0440 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_9/CO               FA_X1         Fall  1.1170 0.0730 0.0160 0.643586 2.76208  3.40566           1       100                    | 
|    SM/i_9/i_10/CI              FA_X1         Fall  1.1170 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_10/CO              FA_X1         Fall  1.1910 0.0740 0.0160 0.759632 2.76208  3.52171           1       100                    | 
|    SM/i_9/i_11/CI              FA_X1         Fall  1.1910 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_11/CO              FA_X1         Fall  1.2650 0.0740 0.0160 0.665157 2.76208  3.42724           1       100                    | 
|    SM/i_9/i_12/CI              FA_X1         Fall  1.2650 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_12/CO              FA_X1         Fall  1.3380 0.0730 0.0150 0.433347 2.76208  3.19543           1       100                    | 
|    SM/i_9/i_13/CI              FA_X1         Fall  1.3380 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_13/CO              FA_X1         Fall  1.4130 0.0750 0.0170 1.4323   2.76208  4.19437           1       100                    | 
|    SM/i_9/i_14/CI              FA_X1         Fall  1.4130 0.0000 0.0170          2.66475                                                   | 
|    SM/i_9/i_14/CO              FA_X1         Fall  1.4860 0.0730 0.0150 0.271838 2.76208  3.03392           1       100                    | 
|    SM/i_9/i_15/CI              FA_X1         Fall  1.4860 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_15/CO              FA_X1         Fall  1.5610 0.0750 0.0160 1.06262  2.76208  3.8247            1       100                    | 
|    SM/i_9/i_16/CI              FA_X1         Fall  1.5610 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_16/CO              FA_X1         Fall  1.6350 0.0740 0.0160 0.810419 2.76208  3.5725            1       100                    | 
|    SM/i_9/i_17/CI              FA_X1         Fall  1.6350 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_17/CO              FA_X1         Fall  1.7100 0.0750 0.0160 1.08508  2.76208  3.84716           1       100                    | 
|    SM/i_9/i_18/CI              FA_X1         Fall  1.7100 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_18/CO              FA_X1         Fall  1.7830 0.0730 0.0150 0.246956 2.76208  3.00903           1       100                    | 
|    SM/i_9/i_19/CI              FA_X1         Fall  1.7830 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_19/CO              FA_X1         Fall  1.8570 0.0740 0.0160 0.71446  2.76208  3.47654           1       100                    | 
|    SM/i_9/i_20/CI              FA_X1         Fall  1.8570 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_20/CO              FA_X1         Fall  1.9300 0.0730 0.0150 0.502662 2.76208  3.26474           1       100                    | 
|    SM/i_9/i_21/CI              FA_X1         Fall  1.9300 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_21/CO              FA_X1         Fall  2.0020 0.0720 0.0150 0.297689 2.76208  3.05977           1       100                    | 
|    SM/i_9/i_22/CI              FA_X1         Fall  2.0020 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_22/CO              FA_X1         Fall  2.0750 0.0730 0.0150 0.458084 2.76208  3.22016           1       100                    | 
|    SM/i_9/i_23/CI              FA_X1         Fall  2.0750 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_23/CO              FA_X1         Fall  2.1480 0.0730 0.0150 0.462875 2.76208  3.22495           1       100                    | 
|    SM/i_9/i_24/CI              FA_X1         Fall  2.1480 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_24/CO              FA_X1         Fall  2.2210 0.0730 0.0150 0.573388 2.76208  3.33547           1       100                    | 
|    SM/i_9/i_25/CI              FA_X1         Fall  2.2210 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_25/CO              FA_X1         Fall  2.2940 0.0730 0.0160 0.64095  2.76208  3.40303           1       100                    | 
|    SM/i_9/i_26/CI              FA_X1         Fall  2.2940 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_26/CO              FA_X1         Fall  2.3690 0.0750 0.0160 1.09599  2.76208  3.85807           1       100                    | 
|    SM/i_9/i_27/CI              FA_X1         Fall  2.3690 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_27/CO              FA_X1         Fall  2.4420 0.0730 0.0150 0.221135 2.76208  2.98321           1       100                    | 
|    SM/i_9/i_28/CI              FA_X1         Fall  2.4420 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_28/CO              FA_X1         Fall  2.5150 0.0730 0.0160 0.649193 2.76208  3.41127           1       100                    | 
|    SM/i_9/i_29/CI              FA_X1         Fall  2.5150 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_29/CO              FA_X1         Fall  2.5890 0.0740 0.0160 0.863065 2.76208  3.62514           1       100                    | 
|    SM/i_9/i_30/CI              FA_X1         Fall  2.5890 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_30/CO              FA_X1         Fall  2.6650 0.0760 0.0170 1.34511  2.76208  4.10719           1       100                    | 
|    SM/i_9/i_31/CI              FA_X1         Fall  2.6650 0.0000 0.0170          2.66475                                                   | 
|    SM/i_9/i_31/S               FA_X1         Fall  2.7500 0.0850 0.0140 0.208374 0.944775 1.15315           1       100                    | 
|    SM/i_9/p_1[31]                            Fall  2.7500 0.0000                                                                           | 
|    SM/i_1_343/B                MUX2_X1       Fall  2.7500 0.0000 0.0140          0.899702                                                  | 
|    SM/i_1_343/Z                MUX2_X1       Fall  2.8250 0.0750 0.0170 1.42575  7.08377  8.50952           4       100                    | 
|    SM/i_11/p_1[62]                           Fall  2.8250 0.0000                                                             A             | 
|    SM/i_11/i_67/A              XNOR2_X1      Fall  2.8250 0.0000 0.0170          2.12585                                                   | 
|    SM/i_11/i_67/ZN             XNOR2_X1      Fall  2.8710 0.0460 0.0150 0.778767 3.25971  4.03848           2       100                    | 
|    SM/i_11/p_0[62]                           Fall  2.8710 0.0000                                                             A             | 
|    SM/i_1_298/A1               AOI222_X1     Fall  2.8710 0.0000 0.0150          1.40277                                                   | 
|    SM/i_1_298/ZN               AOI222_X1     Rise  2.9280 0.0570 0.0510 0.386237 1.70023  2.08647           1       100                    | 
|    SM/i_1_297/A                INV_X1        Rise  2.9280 0.0000 0.0510          1.70023                                                   | 
|    SM/i_1_297/ZN               INV_X1        Fall  2.9380 0.0100 0.0120 0.610878 1.14029  1.75117           1       100                    | 
|    SM/res_reg[62]/D            DFF_X1        Fall  2.9380 0.0000 0.0120          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/res_reg[62]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  1.94799  3.16354           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1040 0.1040 0.0560 4.31082  18.4098  22.7206           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1050 0.0010 0.0560          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1390 0.0340 0.0070 4.5169   2.49758  7.01448           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1390 0.0000 0.0070          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2100 0.0710 0.0470 28.5699  27.4061  55.976            32      100      F    K        | 
|    SM/res_reg[62]/CK         DFF_X1        Rise  0.2120 0.0020 0.0470          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2120 4.2120 | 
| library setup check                      | -0.0260 4.1860 | 
| data required time                       |  4.1860        | 
|                                          |                | 
| data required time                       |  4.1860        | 
| data arrival time                        | -2.9380        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2480        | 
-------------------------------------------------------------


 Timing Path to SM/res_reg[61]/D 
  
 Path Start Point : regA/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/res_reg[61] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regA/clk_CTS_0_PP_3                       Rise  0.0620 0.0000                                                                           | 
|    regA/CTS_L2_c_tid0_18/A     CLKBUF_X1     Rise  0.0620 0.0000 0.0170          0.77983                                     F             | 
|    regA/CTS_L2_c_tid0_18/Z     CLKBUF_X1     Rise  0.1200 0.0580 0.0300 4.80162  7.03097  11.8326           3       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X4 Rise  0.1200 0.0000 0.0300          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X4 Rise  0.1510 0.0310 0.0080 2.85528  2.84232  5.6976            2       100      FA   K        | 
|    regA/CTS_L4_c_tid0_9/A      CLKBUF_X3     Rise  0.1510 0.0000 0.0080          1.42116                                     F             | 
|    regA/CTS_L4_c_tid0_9/Z      CLKBUF_X3     Rise  0.2010 0.0500 0.0260 12.5625  16.1441  28.7066           17      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    regA/out_reg[31]/CK         DFF_X1        Rise  0.2020 0.0010 0.0260          0.949653                                    F             | 
|    regA/out_reg[31]/Q          DFF_X1        Rise  0.3010 0.0990 0.0120 0.277151 3.40189  3.67904           1       100      F             | 
|    regA/drc_ipo_c3/A           BUF_X4        Rise  0.3010 0.0000 0.0120          3.40189                                                   | 
|    regA/drc_ipo_c3/Z           BUF_X4        Rise  0.3660 0.0650 0.0550 19.5804  63.3228  82.9032           33      100                    | 
|    regA/out[31]                              Rise  0.3660 0.0000                                                                           | 
|    SM/in1[31]                                Rise  0.3660 0.0000                                                                           | 
|    SM/i_1_355/S                MUX2_X1       Rise  0.3700 0.0040 0.0540          1.91994                                                   | 
|    SM/i_1_355/Z                MUX2_X1       Fall  0.4440 0.0740 0.0150 0.969824 5.44097  6.4108            2       100                    | 
|    SM/i_9/m[1]                               Fall  0.4440 0.0000                                                                           | 
|    SM/i_9/i_1/A                FA_X1         Fall  0.4440 0.0000 0.0150          3.6056                                                    | 
|    SM/i_9/i_1/CO               FA_X1         Fall  0.5230 0.0790 0.0150 0.424245 2.76208  3.18632           1       100                    | 
|    SM/i_9/i_2/CI               FA_X1         Fall  0.5230 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_2/CO               FA_X1         Fall  0.5960 0.0730 0.0160 0.619796 2.76208  3.38187           1       100                    | 
|    SM/i_9/i_3/CI               FA_X1         Fall  0.5960 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_3/CO               FA_X1         Fall  0.6710 0.0750 0.0160 1.19227  2.76208  3.95435           1       100                    | 
|    SM/i_9/i_4/CI               FA_X1         Fall  0.6710 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_4/CO               FA_X1         Fall  0.7450 0.0740 0.0150 0.579563 2.76208  3.34164           1       100                    | 
|    SM/i_9/i_5/CI               FA_X1         Fall  0.7450 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_5/CO               FA_X1         Fall  0.8190 0.0740 0.0160 0.872461 2.76208  3.63454           1       100                    | 
|    SM/i_9/i_6/CI               FA_X1         Fall  0.8190 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_6/CO               FA_X1         Fall  0.8950 0.0760 0.0170 1.44646  2.76208  4.20854           1       100                    | 
|    SM/i_9/i_7/CI               FA_X1         Fall  0.8950 0.0000 0.0170          2.66475                                                   | 
|    SM/i_9/i_7/CO               FA_X1         Fall  0.9700 0.0750 0.0160 0.906222 2.76208  3.6683            1       100                    | 
|    SM/i_9/i_8/CI               FA_X1         Fall  0.9700 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_8/CO               FA_X1         Fall  1.0440 0.0740 0.0150 0.57942  2.76208  3.3415            1       100                    | 
|    SM/i_9/i_9/CI               FA_X1         Fall  1.0440 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_9/CO               FA_X1         Fall  1.1170 0.0730 0.0160 0.643586 2.76208  3.40566           1       100                    | 
|    SM/i_9/i_10/CI              FA_X1         Fall  1.1170 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_10/CO              FA_X1         Fall  1.1910 0.0740 0.0160 0.759632 2.76208  3.52171           1       100                    | 
|    SM/i_9/i_11/CI              FA_X1         Fall  1.1910 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_11/CO              FA_X1         Fall  1.2650 0.0740 0.0160 0.665157 2.76208  3.42724           1       100                    | 
|    SM/i_9/i_12/CI              FA_X1         Fall  1.2650 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_12/CO              FA_X1         Fall  1.3380 0.0730 0.0150 0.433347 2.76208  3.19543           1       100                    | 
|    SM/i_9/i_13/CI              FA_X1         Fall  1.3380 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_13/CO              FA_X1         Fall  1.4130 0.0750 0.0170 1.4323   2.76208  4.19437           1       100                    | 
|    SM/i_9/i_14/CI              FA_X1         Fall  1.4130 0.0000 0.0170          2.66475                                                   | 
|    SM/i_9/i_14/CO              FA_X1         Fall  1.4860 0.0730 0.0150 0.271838 2.76208  3.03392           1       100                    | 
|    SM/i_9/i_15/CI              FA_X1         Fall  1.4860 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_15/CO              FA_X1         Fall  1.5610 0.0750 0.0160 1.06262  2.76208  3.8247            1       100                    | 
|    SM/i_9/i_16/CI              FA_X1         Fall  1.5610 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_16/CO              FA_X1         Fall  1.6350 0.0740 0.0160 0.810419 2.76208  3.5725            1       100                    | 
|    SM/i_9/i_17/CI              FA_X1         Fall  1.6350 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_17/CO              FA_X1         Fall  1.7100 0.0750 0.0160 1.08508  2.76208  3.84716           1       100                    | 
|    SM/i_9/i_18/CI              FA_X1         Fall  1.7100 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_18/CO              FA_X1         Fall  1.7830 0.0730 0.0150 0.246956 2.76208  3.00903           1       100                    | 
|    SM/i_9/i_19/CI              FA_X1         Fall  1.7830 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_19/CO              FA_X1         Fall  1.8570 0.0740 0.0160 0.71446  2.76208  3.47654           1       100                    | 
|    SM/i_9/i_20/CI              FA_X1         Fall  1.8570 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_20/CO              FA_X1         Fall  1.9300 0.0730 0.0150 0.502662 2.76208  3.26474           1       100                    | 
|    SM/i_9/i_21/CI              FA_X1         Fall  1.9300 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_21/CO              FA_X1         Fall  2.0020 0.0720 0.0150 0.297689 2.76208  3.05977           1       100                    | 
|    SM/i_9/i_22/CI              FA_X1         Fall  2.0020 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_22/CO              FA_X1         Fall  2.0750 0.0730 0.0150 0.458084 2.76208  3.22016           1       100                    | 
|    SM/i_9/i_23/CI              FA_X1         Fall  2.0750 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_23/CO              FA_X1         Fall  2.1480 0.0730 0.0150 0.462875 2.76208  3.22495           1       100                    | 
|    SM/i_9/i_24/CI              FA_X1         Fall  2.1480 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_24/CO              FA_X1         Fall  2.2210 0.0730 0.0150 0.573388 2.76208  3.33547           1       100                    | 
|    SM/i_9/i_25/CI              FA_X1         Fall  2.2210 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_25/CO              FA_X1         Fall  2.2940 0.0730 0.0160 0.64095  2.76208  3.40303           1       100                    | 
|    SM/i_9/i_26/CI              FA_X1         Fall  2.2940 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_26/CO              FA_X1         Fall  2.3690 0.0750 0.0160 1.09599  2.76208  3.85807           1       100                    | 
|    SM/i_9/i_27/CI              FA_X1         Fall  2.3690 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_27/CO              FA_X1         Fall  2.4420 0.0730 0.0150 0.221135 2.76208  2.98321           1       100                    | 
|    SM/i_9/i_28/CI              FA_X1         Fall  2.4420 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_28/CO              FA_X1         Fall  2.5150 0.0730 0.0160 0.649193 2.76208  3.41127           1       100                    | 
|    SM/i_9/i_29/CI              FA_X1         Fall  2.5150 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_29/CO              FA_X1         Fall  2.5890 0.0740 0.0160 0.863065 2.76208  3.62514           1       100                    | 
|    SM/i_9/i_30/CI              FA_X1         Fall  2.5890 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_30/S               FA_X1         Fall  2.6750 0.0860 0.0140 0.426076 0.944775 1.37085           1       100                    | 
|    SM/i_9/p_1[30]                            Fall  2.6750 0.0000                                                                           | 
|    SM/i_1_342/B                MUX2_X1       Fall  2.6750 0.0000 0.0140          0.899702                                                  | 
|    SM/i_1_342/Z                MUX2_X1       Fall  2.7540 0.0790 0.0190 1.89499  8.78205  10.677            5       100                    | 
|    SM/i_11/p_1[61]                           Fall  2.7540 0.0000                                                             A             | 
|    SM/i_11/i_66/A              XOR2_X1       Fall  2.7540 0.0000 0.0190          2.18123                                                   | 
|    SM/i_11/i_66/Z              XOR2_X1       Fall  2.8120 0.0580 0.0140 0.584996 3.20216  3.78716           2       100                    | 
|    SM/i_11/p_0[61]                           Fall  2.8120 0.0000                                                             A             | 
|    SM/i_1_296/B1               AOI222_X1     Fall  2.8120 0.0000 0.0140          1.47422                                                   | 
|    SM/i_1_296/ZN               AOI222_X1     Rise  2.8910 0.0790 0.0510 0.304719 1.70023  2.00495           1       100                    | 
|    SM/i_1_295/A                INV_X1        Rise  2.8910 0.0000 0.0510          1.70023                                                   | 
|    SM/i_1_295/ZN               INV_X1        Fall  2.9000 0.0090 0.0120 0.378201 1.14029  1.51849           1       100                    | 
|    SM/res_reg[61]/D            DFF_X1        Fall  2.9000 0.0000 0.0120          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/res_reg[61]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  1.94799  3.16354           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1040 0.1040 0.0560 4.31082  18.4098  22.7206           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1050 0.0010 0.0560          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1390 0.0340 0.0070 4.5169   2.49758  7.01448           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1390 0.0000 0.0070          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2100 0.0710 0.0470 28.5699  27.4061  55.976            32      100      F    K        | 
|    SM/res_reg[61]/CK         DFF_X1        Rise  0.2120 0.0020 0.0470          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2120 4.2120 | 
| library setup check                      | -0.0260 4.1860 | 
| data required time                       |  4.1860        | 
|                                          |                | 
| data required time                       |  4.1860        | 
| data arrival time                        | -2.9000        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.2860        | 
-------------------------------------------------------------


 Timing Path to SM/result_reg[61]/D 
  
 Path Start Point : regA/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/result_reg[61] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regA/clk_CTS_0_PP_3                       Rise  0.0620 0.0000                                                                           | 
|    regA/CTS_L2_c_tid0_18/A     CLKBUF_X1     Rise  0.0620 0.0000 0.0170          0.77983                                     F             | 
|    regA/CTS_L2_c_tid0_18/Z     CLKBUF_X1     Rise  0.1200 0.0580 0.0300 4.80162  7.03097  11.8326           3       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X4 Rise  0.1200 0.0000 0.0300          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X4 Rise  0.1510 0.0310 0.0080 2.85528  2.84232  5.6976            2       100      FA   K        | 
|    regA/CTS_L4_c_tid0_9/A      CLKBUF_X3     Rise  0.1510 0.0000 0.0080          1.42116                                     F             | 
|    regA/CTS_L4_c_tid0_9/Z      CLKBUF_X3     Rise  0.2010 0.0500 0.0260 12.5625  16.1441  28.7066           17      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    regA/out_reg[31]/CK         DFF_X1        Rise  0.2020 0.0010 0.0260          0.949653                                    F             | 
|    regA/out_reg[31]/Q          DFF_X1        Rise  0.3010 0.0990 0.0120 0.277151 3.40189  3.67904           1       100      F             | 
|    regA/drc_ipo_c3/A           BUF_X4        Rise  0.3010 0.0000 0.0120          3.40189                                                   | 
|    regA/drc_ipo_c3/Z           BUF_X4        Rise  0.3660 0.0650 0.0550 19.5804  63.3228  82.9032           33      100                    | 
|    regA/out[31]                              Rise  0.3660 0.0000                                                                           | 
|    SM/in1[31]                                Rise  0.3660 0.0000                                                                           | 
|    SM/i_1_355/S                MUX2_X1       Rise  0.3700 0.0040 0.0540          1.91994                                                   | 
|    SM/i_1_355/Z                MUX2_X1       Fall  0.4440 0.0740 0.0150 0.969824 5.44097  6.4108            2       100                    | 
|    SM/i_9/m[1]                               Fall  0.4440 0.0000                                                                           | 
|    SM/i_9/i_1/A                FA_X1         Fall  0.4440 0.0000 0.0150          3.6056                                                    | 
|    SM/i_9/i_1/CO               FA_X1         Fall  0.5230 0.0790 0.0150 0.424245 2.76208  3.18632           1       100                    | 
|    SM/i_9/i_2/CI               FA_X1         Fall  0.5230 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_2/CO               FA_X1         Fall  0.5960 0.0730 0.0160 0.619796 2.76208  3.38187           1       100                    | 
|    SM/i_9/i_3/CI               FA_X1         Fall  0.5960 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_3/CO               FA_X1         Fall  0.6710 0.0750 0.0160 1.19227  2.76208  3.95435           1       100                    | 
|    SM/i_9/i_4/CI               FA_X1         Fall  0.6710 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_4/CO               FA_X1         Fall  0.7450 0.0740 0.0150 0.579563 2.76208  3.34164           1       100                    | 
|    SM/i_9/i_5/CI               FA_X1         Fall  0.7450 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_5/CO               FA_X1         Fall  0.8190 0.0740 0.0160 0.872461 2.76208  3.63454           1       100                    | 
|    SM/i_9/i_6/CI               FA_X1         Fall  0.8190 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_6/CO               FA_X1         Fall  0.8950 0.0760 0.0170 1.44646  2.76208  4.20854           1       100                    | 
|    SM/i_9/i_7/CI               FA_X1         Fall  0.8950 0.0000 0.0170          2.66475                                                   | 
|    SM/i_9/i_7/CO               FA_X1         Fall  0.9700 0.0750 0.0160 0.906222 2.76208  3.6683            1       100                    | 
|    SM/i_9/i_8/CI               FA_X1         Fall  0.9700 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_8/CO               FA_X1         Fall  1.0440 0.0740 0.0150 0.57942  2.76208  3.3415            1       100                    | 
|    SM/i_9/i_9/CI               FA_X1         Fall  1.0440 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_9/CO               FA_X1         Fall  1.1170 0.0730 0.0160 0.643586 2.76208  3.40566           1       100                    | 
|    SM/i_9/i_10/CI              FA_X1         Fall  1.1170 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_10/CO              FA_X1         Fall  1.1910 0.0740 0.0160 0.759632 2.76208  3.52171           1       100                    | 
|    SM/i_9/i_11/CI              FA_X1         Fall  1.1910 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_11/CO              FA_X1         Fall  1.2650 0.0740 0.0160 0.665157 2.76208  3.42724           1       100                    | 
|    SM/i_9/i_12/CI              FA_X1         Fall  1.2650 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_12/CO              FA_X1         Fall  1.3380 0.0730 0.0150 0.433347 2.76208  3.19543           1       100                    | 
|    SM/i_9/i_13/CI              FA_X1         Fall  1.3380 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_13/CO              FA_X1         Fall  1.4130 0.0750 0.0170 1.4323   2.76208  4.19437           1       100                    | 
|    SM/i_9/i_14/CI              FA_X1         Fall  1.4130 0.0000 0.0170          2.66475                                                   | 
|    SM/i_9/i_14/CO              FA_X1         Fall  1.4860 0.0730 0.0150 0.271838 2.76208  3.03392           1       100                    | 
|    SM/i_9/i_15/CI              FA_X1         Fall  1.4860 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_15/CO              FA_X1         Fall  1.5610 0.0750 0.0160 1.06262  2.76208  3.8247            1       100                    | 
|    SM/i_9/i_16/CI              FA_X1         Fall  1.5610 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_16/CO              FA_X1         Fall  1.6350 0.0740 0.0160 0.810419 2.76208  3.5725            1       100                    | 
|    SM/i_9/i_17/CI              FA_X1         Fall  1.6350 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_17/CO              FA_X1         Fall  1.7100 0.0750 0.0160 1.08508  2.76208  3.84716           1       100                    | 
|    SM/i_9/i_18/CI              FA_X1         Fall  1.7100 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_18/CO              FA_X1         Fall  1.7830 0.0730 0.0150 0.246956 2.76208  3.00903           1       100                    | 
|    SM/i_9/i_19/CI              FA_X1         Fall  1.7830 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_19/CO              FA_X1         Fall  1.8570 0.0740 0.0160 0.71446  2.76208  3.47654           1       100                    | 
|    SM/i_9/i_20/CI              FA_X1         Fall  1.8570 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_20/CO              FA_X1         Fall  1.9300 0.0730 0.0150 0.502662 2.76208  3.26474           1       100                    | 
|    SM/i_9/i_21/CI              FA_X1         Fall  1.9300 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_21/CO              FA_X1         Fall  2.0020 0.0720 0.0150 0.297689 2.76208  3.05977           1       100                    | 
|    SM/i_9/i_22/CI              FA_X1         Fall  2.0020 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_22/CO              FA_X1         Fall  2.0750 0.0730 0.0150 0.458084 2.76208  3.22016           1       100                    | 
|    SM/i_9/i_23/CI              FA_X1         Fall  2.0750 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_23/CO              FA_X1         Fall  2.1480 0.0730 0.0150 0.462875 2.76208  3.22495           1       100                    | 
|    SM/i_9/i_24/CI              FA_X1         Fall  2.1480 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_24/CO              FA_X1         Fall  2.2210 0.0730 0.0150 0.573388 2.76208  3.33547           1       100                    | 
|    SM/i_9/i_25/CI              FA_X1         Fall  2.2210 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_25/CO              FA_X1         Fall  2.2940 0.0730 0.0160 0.64095  2.76208  3.40303           1       100                    | 
|    SM/i_9/i_26/CI              FA_X1         Fall  2.2940 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_26/CO              FA_X1         Fall  2.3690 0.0750 0.0160 1.09599  2.76208  3.85807           1       100                    | 
|    SM/i_9/i_27/CI              FA_X1         Fall  2.3690 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_27/CO              FA_X1         Fall  2.4420 0.0730 0.0150 0.221135 2.76208  2.98321           1       100                    | 
|    SM/i_9/i_28/CI              FA_X1         Fall  2.4420 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_28/CO              FA_X1         Fall  2.5150 0.0730 0.0160 0.649193 2.76208  3.41127           1       100                    | 
|    SM/i_9/i_29/CI              FA_X1         Fall  2.5150 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_29/CO              FA_X1         Fall  2.5890 0.0740 0.0160 0.863065 2.76208  3.62514           1       100                    | 
|    SM/i_9/i_30/CI              FA_X1         Fall  2.5890 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_30/S               FA_X1         Rise  2.7000 0.1110 0.0100 0.426076 0.944775 1.37085           1       100                    | 
|    SM/i_9/p_1[30]                            Rise  2.7000 0.0000                                                                           | 
|    SM/i_1_342/B                MUX2_X1       Rise  2.7000 0.0000 0.0100          0.944775                                                  | 
|    SM/i_1_342/Z                MUX2_X1       Rise  2.7590 0.0590 0.0290 1.89499  8.78205  10.677            5       100                    | 
|    SM/i_11/p_1[61]                           Rise  2.7590 0.0000                                                             A             | 
|    SM/i_11/i_66/A              XOR2_X1       Rise  2.7590 0.0000 0.0290          2.23214                                                   | 
|    SM/i_11/i_66/Z              XOR2_X1       Rise  2.8200 0.0610 0.0320 0.584996 3.20216  3.78716           2       100                    | 
|    SM/i_11/p_0[61]                           Rise  2.8200 0.0000                                                             A             | 
|    SM/i_1_127/B2               AOI22_X1      Rise  2.8200 0.0000 0.0320          1.62303                                                   | 
|    SM/i_1_127/ZN               AOI22_X1      Fall  2.8470 0.0270 0.0280 0.539941 1.70023  2.24017           1       100                    | 
|    SM/i_1_126/A                INV_X1        Fall  2.8470 0.0000 0.0280          1.54936                                                   | 
|    SM/i_1_126/ZN               INV_X1        Rise  2.8670 0.0200 0.0110 0.571979 1.14029  1.71227           1       100                    | 
|    SM/result_reg[61]/D         DFF_X1        Rise  2.8670 0.0000 0.0110          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/result_reg[61]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
|    SM/result_reg[61]/CK        DFF_X1        Rise  0.2020  0.0090 0.0880                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2020 4.2020 | 
| library setup check                      | -0.0310 4.1710 | 
| data required time                       |  4.1710        | 
|                                          |                | 
| data required time                       |  4.1710        | 
| data arrival time                        | -2.8670        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  1.3050        | 
-------------------------------------------------------------


 Timing Path to SM/res_reg[60]/D 
  
 Path Start Point : regA/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/res_reg[60] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000             1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170             5.23361  7.03097  12.2646           3       100      F    K        | 
|    regA/clk_CTS_0_PP_3                       Rise  0.0620 0.0000                                                                                       | 
|    regA/CTS_L2_c_tid0_18/A     CLKBUF_X1     Rise  0.0620 0.0000 0.0170                      0.77983                                     F             | 
|    regA/CTS_L2_c_tid0_18/Z     CLKBUF_X1     Rise  0.1200 0.0580 0.0300             4.80162  7.03097  11.8326           3       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X4 Rise  0.1200 0.0000 0.0300                      4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X4 Rise  0.1510 0.0310 0.0080             2.85528  2.84232  5.6976            2       100      FA   K        | 
|    regA/CTS_L4_c_tid0_9/A      CLKBUF_X3     Rise  0.1510 0.0000 0.0080                      1.42116                                     F             | 
|    regA/CTS_L4_c_tid0_9/Z      CLKBUF_X3     Rise  0.2010 0.0500 0.0260             12.5625  16.1441  28.7066           17      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    regA/out_reg[31]/CK         DFF_X1        Rise  0.2020 0.0010 0.0260                      0.949653                                    F             | 
|    regA/out_reg[31]/Q          DFF_X1        Rise  0.3010 0.0990 0.0120             0.277151 3.40189  3.67904           1       100      F             | 
|    regA/drc_ipo_c3/A           BUF_X4        Rise  0.3010 0.0000 0.0120                      3.40189                                                   | 
|    regA/drc_ipo_c3/Z           BUF_X4        Rise  0.3660 0.0650 0.0550             19.5804  63.3228  82.9032           33      100                    | 
|    regA/out[31]                              Rise  0.3660 0.0000                                                                                       | 
|    SM/in1[31]                                Rise  0.3660 0.0000                                                                                       | 
|    SM/i_1_355/S                MUX2_X1       Rise  0.3700 0.0040 0.0540                      1.91994                                                   | 
|    SM/i_1_355/Z                MUX2_X1       Fall  0.4440 0.0740 0.0150             0.969824 5.44097  6.4108            2       100                    | 
|    SM/i_9/m[1]                               Fall  0.4440 0.0000                                                                                       | 
|    SM/i_9/i_1/A                FA_X1         Fall  0.4440 0.0000 0.0150                      3.6056                                                    | 
|    SM/i_9/i_1/CO               FA_X1         Fall  0.5230 0.0790 0.0150             0.424245 2.76208  3.18632           1       100                    | 
|    SM/i_9/i_2/CI               FA_X1         Fall  0.5230 0.0000 0.0150                      2.66475                                                   | 
|    SM/i_9/i_2/CO               FA_X1         Fall  0.5960 0.0730 0.0160             0.619796 2.76208  3.38187           1       100                    | 
|    SM/i_9/i_3/CI               FA_X1         Fall  0.5960 0.0000 0.0160                      2.66475                                                   | 
|    SM/i_9/i_3/CO               FA_X1         Fall  0.6710 0.0750 0.0160             1.19227  2.76208  3.95435           1       100                    | 
|    SM/i_9/i_4/CI               FA_X1         Fall  0.6710 0.0000 0.0160                      2.66475                                                   | 
|    SM/i_9/i_4/CO               FA_X1         Fall  0.7450 0.0740 0.0150             0.579563 2.76208  3.34164           1       100                    | 
|    SM/i_9/i_5/CI               FA_X1         Fall  0.7450 0.0000 0.0150                      2.66475                                                   | 
|    SM/i_9/i_5/CO               FA_X1         Fall  0.8190 0.0740 0.0160             0.872461 2.76208  3.63454           1       100                    | 
|    SM/i_9/i_6/CI               FA_X1         Fall  0.8190 0.0000 0.0160                      2.66475                                                   | 
|    SM/i_9/i_6/CO               FA_X1         Fall  0.8950 0.0760 0.0170             1.44646  2.76208  4.20854           1       100                    | 
|    SM/i_9/i_7/CI               FA_X1         Fall  0.8950 0.0000 0.0170                      2.66475                                                   | 
|    SM/i_9/i_7/CO               FA_X1         Fall  0.9700 0.0750 0.0160             0.906222 2.76208  3.6683            1       100                    | 
|    SM/i_9/i_8/CI               FA_X1         Fall  0.9700 0.0000 0.0160                      2.66475                                                   | 
|    SM/i_9/i_8/CO               FA_X1         Fall  1.0440 0.0740 0.0150             0.57942  2.76208  3.3415            1       100                    | 
|    SM/i_9/i_9/CI               FA_X1         Fall  1.0440 0.0000 0.0150                      2.66475                                                   | 
|    SM/i_9/i_9/CO               FA_X1         Fall  1.1170 0.0730 0.0160             0.643586 2.76208  3.40566           1       100                    | 
|    SM/i_9/i_10/CI              FA_X1         Fall  1.1170 0.0000 0.0160                      2.66475                                                   | 
|    SM/i_9/i_10/CO              FA_X1         Fall  1.1910 0.0740 0.0160             0.759632 2.76208  3.52171           1       100                    | 
|    SM/i_9/i_11/CI              FA_X1         Fall  1.1910 0.0000 0.0160                      2.66475                                                   | 
|    SM/i_9/i_11/CO              FA_X1         Fall  1.2650 0.0740 0.0160             0.665157 2.76208  3.42724           1       100                    | 
|    SM/i_9/i_12/CI              FA_X1         Fall  1.2650 0.0000 0.0160                      2.66475                                                   | 
|    SM/i_9/i_12/CO              FA_X1         Fall  1.3380 0.0730 0.0150             0.433347 2.76208  3.19543           1       100                    | 
|    SM/i_9/i_13/CI              FA_X1         Fall  1.3380 0.0000 0.0150                      2.66475                                                   | 
|    SM/i_9/i_13/CO              FA_X1         Fall  1.4130 0.0750 0.0170             1.4323   2.76208  4.19437           1       100                    | 
|    SM/i_9/i_14/CI              FA_X1         Fall  1.4130 0.0000 0.0170                      2.66475                                                   | 
|    SM/i_9/i_14/CO              FA_X1         Fall  1.4860 0.0730 0.0150             0.271838 2.76208  3.03392           1       100                    | 
|    SM/i_9/i_15/CI              FA_X1         Fall  1.4860 0.0000 0.0150                      2.66475                                                   | 
|    SM/i_9/i_15/CO              FA_X1         Fall  1.5610 0.0750 0.0160             1.06262  2.76208  3.8247            1       100                    | 
|    SM/i_9/i_16/CI              FA_X1         Fall  1.5610 0.0000 0.0160                      2.66475                                                   | 
|    SM/i_9/i_16/CO              FA_X1         Fall  1.6350 0.0740 0.0160             0.810419 2.76208  3.5725            1       100                    | 
|    SM/i_9/i_17/CI              FA_X1         Fall  1.6350 0.0000 0.0160                      2.66475                                                   | 
|    SM/i_9/i_17/CO              FA_X1         Fall  1.7100 0.0750 0.0160             1.08508  2.76208  3.84716           1       100                    | 
|    SM/i_9/i_18/CI              FA_X1         Fall  1.7100 0.0000 0.0160                      2.66475                                                   | 
|    SM/i_9/i_18/CO              FA_X1         Fall  1.7830 0.0730 0.0150             0.246956 2.76208  3.00903           1       100                    | 
|    SM/i_9/i_19/CI              FA_X1         Fall  1.7830 0.0000 0.0150                      2.66475                                                   | 
|    SM/i_9/i_19/CO              FA_X1         Fall  1.8570 0.0740 0.0160             0.71446  2.76208  3.47654           1       100                    | 
|    SM/i_9/i_20/CI              FA_X1         Fall  1.8570 0.0000 0.0160                      2.66475                                                   | 
|    SM/i_9/i_20/CO              FA_X1         Fall  1.9300 0.0730 0.0150             0.502662 2.76208  3.26474           1       100                    | 
|    SM/i_9/i_21/CI              FA_X1         Fall  1.9300 0.0000 0.0150                      2.66475                                                   | 
|    SM/i_9/i_21/CO              FA_X1         Fall  2.0020 0.0720 0.0150             0.297689 2.76208  3.05977           1       100                    | 
|    SM/i_9/i_22/CI              FA_X1         Fall  2.0020 0.0000 0.0150                      2.66475                                                   | 
|    SM/i_9/i_22/CO              FA_X1         Fall  2.0750 0.0730 0.0150             0.458084 2.76208  3.22016           1       100                    | 
|    SM/i_9/i_23/CI              FA_X1         Fall  2.0750 0.0000 0.0150                      2.66475                                                   | 
|    SM/i_9/i_23/CO              FA_X1         Fall  2.1480 0.0730 0.0150             0.462875 2.76208  3.22495           1       100                    | 
|    SM/i_9/i_24/CI              FA_X1         Fall  2.1480 0.0000 0.0150                      2.66475                                                   | 
|    SM/i_9/i_24/CO              FA_X1         Fall  2.2210 0.0730 0.0150             0.573388 2.76208  3.33547           1       100                    | 
|    SM/i_9/i_25/CI              FA_X1         Fall  2.2210 0.0000 0.0150                      2.66475                                                   | 
|    SM/i_9/i_25/CO              FA_X1         Fall  2.2940 0.0730 0.0160             0.64095  2.76208  3.40303           1       100                    | 
|    SM/i_9/i_26/CI              FA_X1         Fall  2.2940 0.0000 0.0160                      2.66475                                                   | 
|    SM/i_9/i_26/CO              FA_X1         Fall  2.3690 0.0750 0.0160             1.09599  2.76208  3.85807           1       100                    | 
|    SM/i_9/i_27/CI              FA_X1         Fall  2.3690 0.0000 0.0160                      2.66475                                                   | 
|    SM/i_9/i_27/CO              FA_X1         Fall  2.4420 0.0730 0.0150             0.221135 2.76208  2.98321           1       100                    | 
|    SM/i_9/i_28/CI              FA_X1         Fall  2.4420 0.0000 0.0150                      2.66475                                                   | 
|    SM/i_9/i_28/CO              FA_X1         Fall  2.5150 0.0730 0.0160             0.649193 2.76208  3.41127           1       100                    | 
|    SM/i_9/i_29/CI              FA_X1         Fall  2.5150 0.0000 0.0160                      2.66475                                                   | 
|    SM/i_9/i_29/S               FA_X1         Fall  2.6000 0.0850 0.0140             0.219525 0.944775 1.1643            1       100                    | 
|    SM/i_9/p_1[29]                            Fall  2.6000 0.0000                                                                                       | 
|    SM/i_1_341/B                MUX2_X1       Fall  2.6000 0.0000 0.0140                      0.899702                                                  | 
|    SM/i_1_341/Z                MUX2_X1       Fall  2.6740 0.0740 0.0170             0.980801 7.1677   8.1485            4       100                    | 
|    SM/i_11/p_1[60]                           Fall  2.6740 0.0000                                                                         A             | 
|    SM/i_11/i_65/A              XNOR2_X1      Fall  2.6740 0.0000 0.0170                      2.12585                                                   | 
|    SM/i_11/i_65/ZN             XNOR2_X1      Fall  2.7210 0.0470 0.0200             0.863053 3.20216  4.06521           2       100                    | 
|    SM/i_11/p_0[60]                           Fall  2.7210 0.0000                                                                         A             | 
|    SM/i_1_294/B1               AOI222_X1     Fall  2.7210 0.0000 0.0200                      1.47422                                                   | 
|    SM/i_1_294/ZN               AOI222_X1     Rise  2.8050 0.0840 0.0530             0.565849 1.70023  2.26608           1       100                    | 
|    SM/i_1_293/A                INV_X1        Rise  2.8100 0.0050 0.0530    0.0050            1.70023                                                   | 
|    SM/i_1_293/ZN               INV_X1        Fall  2.8190 0.0090 0.0120             0.351685 1.14029  1.49197           1       100                    | 
|    SM/res_reg[60]/D            DFF_X1        Fall  2.8190 0.0000 0.0120                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/res_reg[60]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  1.94799  3.16354           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1040 0.1040 0.0560 4.31082  18.4098  22.7206           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1050 0.0010 0.0560          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1390 0.0340 0.0070 4.5169   2.49758  7.01448           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1390 0.0000 0.0070          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2100 0.0710 0.0470 28.5699  27.4061  55.976            32      100      F    K        | 
|    SM/res_reg[60]/CK         DFF_X1        Rise  0.2120 0.0020 0.0470          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2120 4.2120 | 
| library setup check                      | -0.0260 4.1860 | 
| data required time                       |  4.1860        | 
|                                          |                | 
| data required time                       |  4.1860        | 
| data arrival time                        | -2.8190        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.3670        | 
-------------------------------------------------------------


 Timing Path to SM/result_reg[60]/D 
  
 Path Start Point : regA/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/result_reg[60] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000             1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170             5.23361  7.03097  12.2646           3       100      F    K        | 
|    regA/clk_CTS_0_PP_3                       Rise  0.0620 0.0000                                                                                       | 
|    regA/CTS_L2_c_tid0_18/A     CLKBUF_X1     Rise  0.0620 0.0000 0.0170                      0.77983                                     F             | 
|    regA/CTS_L2_c_tid0_18/Z     CLKBUF_X1     Rise  0.1200 0.0580 0.0300             4.80162  7.03097  11.8326           3       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X4 Rise  0.1200 0.0000 0.0300                      4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X4 Rise  0.1510 0.0310 0.0080             2.85528  2.84232  5.6976            2       100      FA   K        | 
|    regA/CTS_L4_c_tid0_9/A      CLKBUF_X3     Rise  0.1510 0.0000 0.0080                      1.42116                                     F             | 
|    regA/CTS_L4_c_tid0_9/Z      CLKBUF_X3     Rise  0.2010 0.0500 0.0260             12.5625  16.1441  28.7066           17      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    regA/out_reg[31]/CK         DFF_X1        Rise  0.2020 0.0010 0.0260                      0.949653                                    F             | 
|    regA/out_reg[31]/Q          DFF_X1        Rise  0.3010 0.0990 0.0120             0.277151 3.40189  3.67904           1       100      F             | 
|    regA/drc_ipo_c3/A           BUF_X4        Rise  0.3010 0.0000 0.0120                      3.40189                                                   | 
|    regA/drc_ipo_c3/Z           BUF_X4        Rise  0.3660 0.0650 0.0550             19.5804  63.3228  82.9032           33      100                    | 
|    regA/out[31]                              Rise  0.3660 0.0000                                                                                       | 
|    SM/in1[31]                                Rise  0.3660 0.0000                                                                                       | 
|    SM/i_1_355/S                MUX2_X1       Rise  0.3700 0.0040 0.0540                      1.91994                                                   | 
|    SM/i_1_355/Z                MUX2_X1       Fall  0.4440 0.0740 0.0150             0.969824 5.44097  6.4108            2       100                    | 
|    SM/i_9/m[1]                               Fall  0.4440 0.0000                                                                                       | 
|    SM/i_9/i_1/A                FA_X1         Fall  0.4440 0.0000 0.0150                      3.6056                                                    | 
|    SM/i_9/i_1/CO               FA_X1         Fall  0.5230 0.0790 0.0150             0.424245 2.76208  3.18632           1       100                    | 
|    SM/i_9/i_2/CI               FA_X1         Fall  0.5230 0.0000 0.0150                      2.66475                                                   | 
|    SM/i_9/i_2/CO               FA_X1         Fall  0.5960 0.0730 0.0160             0.619796 2.76208  3.38187           1       100                    | 
|    SM/i_9/i_3/CI               FA_X1         Fall  0.5960 0.0000 0.0160                      2.66475                                                   | 
|    SM/i_9/i_3/CO               FA_X1         Fall  0.6710 0.0750 0.0160             1.19227  2.76208  3.95435           1       100                    | 
|    SM/i_9/i_4/CI               FA_X1         Fall  0.6710 0.0000 0.0160                      2.66475                                                   | 
|    SM/i_9/i_4/CO               FA_X1         Fall  0.7450 0.0740 0.0150             0.579563 2.76208  3.34164           1       100                    | 
|    SM/i_9/i_5/CI               FA_X1         Fall  0.7450 0.0000 0.0150                      2.66475                                                   | 
|    SM/i_9/i_5/CO               FA_X1         Fall  0.8190 0.0740 0.0160             0.872461 2.76208  3.63454           1       100                    | 
|    SM/i_9/i_6/CI               FA_X1         Fall  0.8190 0.0000 0.0160                      2.66475                                                   | 
|    SM/i_9/i_6/CO               FA_X1         Fall  0.8950 0.0760 0.0170             1.44646  2.76208  4.20854           1       100                    | 
|    SM/i_9/i_7/CI               FA_X1         Fall  0.8950 0.0000 0.0170                      2.66475                                                   | 
|    SM/i_9/i_7/CO               FA_X1         Fall  0.9700 0.0750 0.0160             0.906222 2.76208  3.6683            1       100                    | 
|    SM/i_9/i_8/CI               FA_X1         Fall  0.9700 0.0000 0.0160                      2.66475                                                   | 
|    SM/i_9/i_8/CO               FA_X1         Fall  1.0440 0.0740 0.0150             0.57942  2.76208  3.3415            1       100                    | 
|    SM/i_9/i_9/CI               FA_X1         Fall  1.0440 0.0000 0.0150                      2.66475                                                   | 
|    SM/i_9/i_9/CO               FA_X1         Fall  1.1170 0.0730 0.0160             0.643586 2.76208  3.40566           1       100                    | 
|    SM/i_9/i_10/CI              FA_X1         Fall  1.1170 0.0000 0.0160                      2.66475                                                   | 
|    SM/i_9/i_10/CO              FA_X1         Fall  1.1910 0.0740 0.0160             0.759632 2.76208  3.52171           1       100                    | 
|    SM/i_9/i_11/CI              FA_X1         Fall  1.1910 0.0000 0.0160                      2.66475                                                   | 
|    SM/i_9/i_11/CO              FA_X1         Fall  1.2650 0.0740 0.0160             0.665157 2.76208  3.42724           1       100                    | 
|    SM/i_9/i_12/CI              FA_X1         Fall  1.2650 0.0000 0.0160                      2.66475                                                   | 
|    SM/i_9/i_12/CO              FA_X1         Fall  1.3380 0.0730 0.0150             0.433347 2.76208  3.19543           1       100                    | 
|    SM/i_9/i_13/CI              FA_X1         Fall  1.3380 0.0000 0.0150                      2.66475                                                   | 
|    SM/i_9/i_13/CO              FA_X1         Fall  1.4130 0.0750 0.0170             1.4323   2.76208  4.19437           1       100                    | 
|    SM/i_9/i_14/CI              FA_X1         Fall  1.4130 0.0000 0.0170                      2.66475                                                   | 
|    SM/i_9/i_14/CO              FA_X1         Fall  1.4860 0.0730 0.0150             0.271838 2.76208  3.03392           1       100                    | 
|    SM/i_9/i_15/CI              FA_X1         Fall  1.4860 0.0000 0.0150                      2.66475                                                   | 
|    SM/i_9/i_15/CO              FA_X1         Fall  1.5610 0.0750 0.0160             1.06262  2.76208  3.8247            1       100                    | 
|    SM/i_9/i_16/CI              FA_X1         Fall  1.5610 0.0000 0.0160                      2.66475                                                   | 
|    SM/i_9/i_16/CO              FA_X1         Fall  1.6350 0.0740 0.0160             0.810419 2.76208  3.5725            1       100                    | 
|    SM/i_9/i_17/CI              FA_X1         Fall  1.6350 0.0000 0.0160                      2.66475                                                   | 
|    SM/i_9/i_17/CO              FA_X1         Fall  1.7100 0.0750 0.0160             1.08508  2.76208  3.84716           1       100                    | 
|    SM/i_9/i_18/CI              FA_X1         Fall  1.7100 0.0000 0.0160                      2.66475                                                   | 
|    SM/i_9/i_18/CO              FA_X1         Fall  1.7830 0.0730 0.0150             0.246956 2.76208  3.00903           1       100                    | 
|    SM/i_9/i_19/CI              FA_X1         Fall  1.7830 0.0000 0.0150                      2.66475                                                   | 
|    SM/i_9/i_19/CO              FA_X1         Fall  1.8570 0.0740 0.0160             0.71446  2.76208  3.47654           1       100                    | 
|    SM/i_9/i_20/CI              FA_X1         Fall  1.8570 0.0000 0.0160                      2.66475                                                   | 
|    SM/i_9/i_20/CO              FA_X1         Fall  1.9300 0.0730 0.0150             0.502662 2.76208  3.26474           1       100                    | 
|    SM/i_9/i_21/CI              FA_X1         Fall  1.9300 0.0000 0.0150                      2.66475                                                   | 
|    SM/i_9/i_21/CO              FA_X1         Fall  2.0020 0.0720 0.0150             0.297689 2.76208  3.05977           1       100                    | 
|    SM/i_9/i_22/CI              FA_X1         Fall  2.0020 0.0000 0.0150                      2.66475                                                   | 
|    SM/i_9/i_22/CO              FA_X1         Fall  2.0750 0.0730 0.0150             0.458084 2.76208  3.22016           1       100                    | 
|    SM/i_9/i_23/CI              FA_X1         Fall  2.0750 0.0000 0.0150                      2.66475                                                   | 
|    SM/i_9/i_23/CO              FA_X1         Fall  2.1480 0.0730 0.0150             0.462875 2.76208  3.22495           1       100                    | 
|    SM/i_9/i_24/CI              FA_X1         Fall  2.1480 0.0000 0.0150                      2.66475                                                   | 
|    SM/i_9/i_24/CO              FA_X1         Fall  2.2210 0.0730 0.0150             0.573388 2.76208  3.33547           1       100                    | 
|    SM/i_9/i_25/CI              FA_X1         Fall  2.2210 0.0000 0.0150                      2.66475                                                   | 
|    SM/i_9/i_25/CO              FA_X1         Fall  2.2940 0.0730 0.0160             0.64095  2.76208  3.40303           1       100                    | 
|    SM/i_9/i_26/CI              FA_X1         Fall  2.2940 0.0000 0.0160                      2.66475                                                   | 
|    SM/i_9/i_26/CO              FA_X1         Fall  2.3690 0.0750 0.0160             1.09599  2.76208  3.85807           1       100                    | 
|    SM/i_9/i_27/CI              FA_X1         Fall  2.3690 0.0000 0.0160                      2.66475                                                   | 
|    SM/i_9/i_27/CO              FA_X1         Fall  2.4420 0.0730 0.0150             0.221135 2.76208  2.98321           1       100                    | 
|    SM/i_9/i_28/CI              FA_X1         Fall  2.4420 0.0000 0.0150                      2.66475                                                   | 
|    SM/i_9/i_28/CO              FA_X1         Fall  2.5150 0.0730 0.0160             0.649193 2.76208  3.41127           1       100                    | 
|    SM/i_9/i_29/CI              FA_X1         Fall  2.5150 0.0000 0.0160                      2.66475                                                   | 
|    SM/i_9/i_29/S               FA_X1         Fall  2.6000 0.0850 0.0140             0.219525 0.944775 1.1643            1       100                    | 
|    SM/i_9/p_1[29]                            Fall  2.6000 0.0000                                                                                       | 
|    SM/i_1_341/B                MUX2_X1       Fall  2.6000 0.0000 0.0140                      0.899702                                                  | 
|    SM/i_1_341/Z                MUX2_X1       Fall  2.6740 0.0740 0.0170             0.980801 7.1677   8.1485            4       100                    | 
|    SM/i_11/p_1[60]                           Fall  2.6740 0.0000                                                                         A             | 
|    SM/i_11/i_65/A              XNOR2_X1      Fall  2.6740 0.0000 0.0170                      2.12585                                                   | 
|    SM/i_11/i_65/ZN             XNOR2_X1      Fall  2.7210 0.0470 0.0200             0.863053 3.20216  4.06521           2       100                    | 
|    SM/i_11/p_0[60]                           Fall  2.7210 0.0000                                                                         A             | 
|    SM/i_1_125/B2               AOI22_X1      Fall  2.7210 0.0000 0.0200                      1.52031                                                   | 
|    SM/i_1_125/ZN               AOI22_X1      Rise  2.7740 0.0530 0.0360             0.506831 1.70023  2.20706           1       100                    | 
|    SM/i_1_124/A                INV_X1        Rise  2.7770 0.0030 0.0360    0.0030            1.70023                                                   | 
|    SM/i_1_124/ZN               INV_X1        Fall  2.7860 0.0090 0.0090             0.29301  1.14029  1.4333            1       100                    | 
|    SM/result_reg[60]/D         DFF_X1        Fall  2.7860 0.0000 0.0090                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/result_reg[60]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
|    SM/result_reg[60]/CK        DFF_X1        Rise  0.2020  0.0090 0.0880                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2020 4.2020 | 
| library setup check                      | -0.0240 4.1780 | 
| data required time                       |  4.1780        | 
|                                          |                | 
| data required time                       |  4.1780        | 
| data arrival time                        | -2.7860        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  1.3930        | 
-------------------------------------------------------------


 Timing Path to SM/res_reg[59]/D 
  
 Path Start Point : regA/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/res_reg[59] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regA/clk_CTS_0_PP_3                       Rise  0.0620 0.0000                                                                           | 
|    regA/CTS_L2_c_tid0_18/A     CLKBUF_X1     Rise  0.0620 0.0000 0.0170          0.77983                                     F             | 
|    regA/CTS_L2_c_tid0_18/Z     CLKBUF_X1     Rise  0.1200 0.0580 0.0300 4.80162  7.03097  11.8326           3       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X4 Rise  0.1200 0.0000 0.0300          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X4 Rise  0.1510 0.0310 0.0080 2.85528  2.84232  5.6976            2       100      FA   K        | 
|    regA/CTS_L4_c_tid0_9/A      CLKBUF_X3     Rise  0.1510 0.0000 0.0080          1.42116                                     F             | 
|    regA/CTS_L4_c_tid0_9/Z      CLKBUF_X3     Rise  0.2010 0.0500 0.0260 12.5625  16.1441  28.7066           17      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    regA/out_reg[31]/CK         DFF_X1        Rise  0.2020 0.0010 0.0260          0.949653                                    F             | 
|    regA/out_reg[31]/Q          DFF_X1        Rise  0.3010 0.0990 0.0120 0.277151 3.40189  3.67904           1       100      F             | 
|    regA/drc_ipo_c3/A           BUF_X4        Rise  0.3010 0.0000 0.0120          3.40189                                                   | 
|    regA/drc_ipo_c3/Z           BUF_X4        Rise  0.3660 0.0650 0.0550 19.5804  63.3228  82.9032           33      100                    | 
|    regA/out[31]                              Rise  0.3660 0.0000                                                                           | 
|    SM/in1[31]                                Rise  0.3660 0.0000                                                                           | 
|    SM/i_1_355/S                MUX2_X1       Rise  0.3700 0.0040 0.0540          1.91994                                                   | 
|    SM/i_1_355/Z                MUX2_X1       Fall  0.4440 0.0740 0.0150 0.969824 5.44097  6.4108            2       100                    | 
|    SM/i_9/m[1]                               Fall  0.4440 0.0000                                                                           | 
|    SM/i_9/i_1/A                FA_X1         Fall  0.4440 0.0000 0.0150          3.6056                                                    | 
|    SM/i_9/i_1/CO               FA_X1         Fall  0.5230 0.0790 0.0150 0.424245 2.76208  3.18632           1       100                    | 
|    SM/i_9/i_2/CI               FA_X1         Fall  0.5230 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_2/CO               FA_X1         Fall  0.5960 0.0730 0.0160 0.619796 2.76208  3.38187           1       100                    | 
|    SM/i_9/i_3/CI               FA_X1         Fall  0.5960 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_3/CO               FA_X1         Fall  0.6710 0.0750 0.0160 1.19227  2.76208  3.95435           1       100                    | 
|    SM/i_9/i_4/CI               FA_X1         Fall  0.6710 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_4/CO               FA_X1         Fall  0.7450 0.0740 0.0150 0.579563 2.76208  3.34164           1       100                    | 
|    SM/i_9/i_5/CI               FA_X1         Fall  0.7450 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_5/CO               FA_X1         Fall  0.8190 0.0740 0.0160 0.872461 2.76208  3.63454           1       100                    | 
|    SM/i_9/i_6/CI               FA_X1         Fall  0.8190 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_6/CO               FA_X1         Fall  0.8950 0.0760 0.0170 1.44646  2.76208  4.20854           1       100                    | 
|    SM/i_9/i_7/CI               FA_X1         Fall  0.8950 0.0000 0.0170          2.66475                                                   | 
|    SM/i_9/i_7/CO               FA_X1         Fall  0.9700 0.0750 0.0160 0.906222 2.76208  3.6683            1       100                    | 
|    SM/i_9/i_8/CI               FA_X1         Fall  0.9700 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_8/CO               FA_X1         Fall  1.0440 0.0740 0.0150 0.57942  2.76208  3.3415            1       100                    | 
|    SM/i_9/i_9/CI               FA_X1         Fall  1.0440 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_9/CO               FA_X1         Fall  1.1170 0.0730 0.0160 0.643586 2.76208  3.40566           1       100                    | 
|    SM/i_9/i_10/CI              FA_X1         Fall  1.1170 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_10/CO              FA_X1         Fall  1.1910 0.0740 0.0160 0.759632 2.76208  3.52171           1       100                    | 
|    SM/i_9/i_11/CI              FA_X1         Fall  1.1910 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_11/CO              FA_X1         Fall  1.2650 0.0740 0.0160 0.665157 2.76208  3.42724           1       100                    | 
|    SM/i_9/i_12/CI              FA_X1         Fall  1.2650 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_12/CO              FA_X1         Fall  1.3380 0.0730 0.0150 0.433347 2.76208  3.19543           1       100                    | 
|    SM/i_9/i_13/CI              FA_X1         Fall  1.3380 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_13/CO              FA_X1         Fall  1.4130 0.0750 0.0170 1.4323   2.76208  4.19437           1       100                    | 
|    SM/i_9/i_14/CI              FA_X1         Fall  1.4130 0.0000 0.0170          2.66475                                                   | 
|    SM/i_9/i_14/CO              FA_X1         Fall  1.4860 0.0730 0.0150 0.271838 2.76208  3.03392           1       100                    | 
|    SM/i_9/i_15/CI              FA_X1         Fall  1.4860 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_15/CO              FA_X1         Fall  1.5610 0.0750 0.0160 1.06262  2.76208  3.8247            1       100                    | 
|    SM/i_9/i_16/CI              FA_X1         Fall  1.5610 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_16/CO              FA_X1         Fall  1.6350 0.0740 0.0160 0.810419 2.76208  3.5725            1       100                    | 
|    SM/i_9/i_17/CI              FA_X1         Fall  1.6350 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_17/CO              FA_X1         Fall  1.7100 0.0750 0.0160 1.08508  2.76208  3.84716           1       100                    | 
|    SM/i_9/i_18/CI              FA_X1         Fall  1.7100 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_18/CO              FA_X1         Fall  1.7830 0.0730 0.0150 0.246956 2.76208  3.00903           1       100                    | 
|    SM/i_9/i_19/CI              FA_X1         Fall  1.7830 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_19/CO              FA_X1         Fall  1.8570 0.0740 0.0160 0.71446  2.76208  3.47654           1       100                    | 
|    SM/i_9/i_20/CI              FA_X1         Fall  1.8570 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_20/CO              FA_X1         Fall  1.9300 0.0730 0.0150 0.502662 2.76208  3.26474           1       100                    | 
|    SM/i_9/i_21/CI              FA_X1         Fall  1.9300 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_21/CO              FA_X1         Fall  2.0020 0.0720 0.0150 0.297689 2.76208  3.05977           1       100                    | 
|    SM/i_9/i_22/CI              FA_X1         Fall  2.0020 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_22/CO              FA_X1         Fall  2.0750 0.0730 0.0150 0.458084 2.76208  3.22016           1       100                    | 
|    SM/i_9/i_23/CI              FA_X1         Fall  2.0750 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_23/CO              FA_X1         Fall  2.1480 0.0730 0.0150 0.462875 2.76208  3.22495           1       100                    | 
|    SM/i_9/i_24/CI              FA_X1         Fall  2.1480 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_24/CO              FA_X1         Fall  2.2210 0.0730 0.0150 0.573388 2.76208  3.33547           1       100                    | 
|    SM/i_9/i_25/CI              FA_X1         Fall  2.2210 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_25/CO              FA_X1         Fall  2.2940 0.0730 0.0160 0.64095  2.76208  3.40303           1       100                    | 
|    SM/i_9/i_26/CI              FA_X1         Fall  2.2940 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_26/CO              FA_X1         Fall  2.3690 0.0750 0.0160 1.09599  2.76208  3.85807           1       100                    | 
|    SM/i_9/i_27/CI              FA_X1         Fall  2.3690 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_27/CO              FA_X1         Fall  2.4420 0.0730 0.0150 0.221135 2.76208  2.98321           1       100                    | 
|    SM/i_9/i_28/CI              FA_X1         Fall  2.4420 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_28/S               FA_X1         Fall  2.5270 0.0850 0.0140 0.346606 0.944775 1.29138           1       100                    | 
|    SM/i_9/p_1[28]                            Fall  2.5270 0.0000                                                                           | 
|    SM/i_1_340/B                MUX2_X1       Fall  2.5270 0.0000 0.0140          0.899702                                                  | 
|    SM/i_1_340/Z                MUX2_X1       Fall  2.6010 0.0740 0.0170 0.839109 7.08377  7.92288           4       100                    | 
|    SM/i_11/p_1[59]                           Fall  2.6010 0.0000                                                             A             | 
|    SM/i_11/i_64/A              XNOR2_X1      Fall  2.6010 0.0000 0.0170          2.12585                                                   | 
|    SM/i_11/i_64/ZN             XNOR2_X1      Fall  2.6470 0.0460 0.0140 0.697222 3.20216  3.89938           2       100                    | 
|    SM/i_11/p_0[59]                           Fall  2.6470 0.0000                                                             A             | 
|    SM/i_1_292/B1               AOI222_X1     Fall  2.6470 0.0000 0.0140          1.47422                                                   | 
|    SM/i_1_292/ZN               AOI222_X1     Rise  2.7280 0.0810 0.0520 0.461706 1.70023  2.16194           1       100                    | 
|    SM/i_1_291/A                INV_X1        Rise  2.7280 0.0000 0.0520          1.70023                                                   | 
|    SM/i_1_291/ZN               INV_X1        Fall  2.7370 0.0090 0.0120 0.493808 1.14029  1.6341            1       100                    | 
|    SM/res_reg[59]/D            DFF_X1        Fall  2.7370 0.0000 0.0120          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/res_reg[59]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  1.94799  3.16354           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1040 0.1040 0.0560 4.31082  18.4098  22.7206           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1050 0.0010 0.0560          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1390 0.0340 0.0070 4.5169   2.49758  7.01448           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1390 0.0000 0.0070          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2100 0.0710 0.0470 28.5699  27.4061  55.976            32      100      F    K        | 
|    SM/res_reg[59]/CK         DFF_X1        Rise  0.2120 0.0020 0.0470          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2120 4.2120 | 
| library setup check                      | -0.0260 4.1860 | 
| data required time                       |  4.1860        | 
|                                          |                | 
| data required time                       |  4.1860        | 
| data arrival time                        | -2.7370        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.4490        | 
-------------------------------------------------------------


 Timing Path to SM/result_reg[59]/D 
  
 Path Start Point : regA/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/result_reg[59] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regA/clk_CTS_0_PP_3                       Rise  0.0620 0.0000                                                                           | 
|    regA/CTS_L2_c_tid0_18/A     CLKBUF_X1     Rise  0.0620 0.0000 0.0170          0.77983                                     F             | 
|    regA/CTS_L2_c_tid0_18/Z     CLKBUF_X1     Rise  0.1200 0.0580 0.0300 4.80162  7.03097  11.8326           3       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X4 Rise  0.1200 0.0000 0.0300          4.43894                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X4 Rise  0.1510 0.0310 0.0080 2.85528  2.84232  5.6976            2       100      FA   K        | 
|    regA/CTS_L4_c_tid0_9/A      CLKBUF_X3     Rise  0.1510 0.0000 0.0080          1.42116                                     F             | 
|    regA/CTS_L4_c_tid0_9/Z      CLKBUF_X3     Rise  0.2010 0.0500 0.0260 12.5625  16.1441  28.7066           17      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    regA/out_reg[31]/CK         DFF_X1        Rise  0.2020 0.0010 0.0260          0.949653                                    F             | 
|    regA/out_reg[31]/Q          DFF_X1        Rise  0.3010 0.0990 0.0120 0.277151 3.40189  3.67904           1       100      F             | 
|    regA/drc_ipo_c3/A           BUF_X4        Rise  0.3010 0.0000 0.0120          3.40189                                                   | 
|    regA/drc_ipo_c3/Z           BUF_X4        Rise  0.3660 0.0650 0.0550 19.5804  63.3228  82.9032           33      100                    | 
|    regA/out[31]                              Rise  0.3660 0.0000                                                                           | 
|    SM/in1[31]                                Rise  0.3660 0.0000                                                                           | 
|    SM/i_1_355/S                MUX2_X1       Rise  0.3700 0.0040 0.0540          1.91994                                                   | 
|    SM/i_1_355/Z                MUX2_X1       Fall  0.4440 0.0740 0.0150 0.969824 5.44097  6.4108            2       100                    | 
|    SM/i_9/m[1]                               Fall  0.4440 0.0000                                                                           | 
|    SM/i_9/i_1/A                FA_X1         Fall  0.4440 0.0000 0.0150          3.6056                                                    | 
|    SM/i_9/i_1/CO               FA_X1         Fall  0.5230 0.0790 0.0150 0.424245 2.76208  3.18632           1       100                    | 
|    SM/i_9/i_2/CI               FA_X1         Fall  0.5230 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_2/CO               FA_X1         Fall  0.5960 0.0730 0.0160 0.619796 2.76208  3.38187           1       100                    | 
|    SM/i_9/i_3/CI               FA_X1         Fall  0.5960 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_3/CO               FA_X1         Fall  0.6710 0.0750 0.0160 1.19227  2.76208  3.95435           1       100                    | 
|    SM/i_9/i_4/CI               FA_X1         Fall  0.6710 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_4/CO               FA_X1         Fall  0.7450 0.0740 0.0150 0.579563 2.76208  3.34164           1       100                    | 
|    SM/i_9/i_5/CI               FA_X1         Fall  0.7450 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_5/CO               FA_X1         Fall  0.8190 0.0740 0.0160 0.872461 2.76208  3.63454           1       100                    | 
|    SM/i_9/i_6/CI               FA_X1         Fall  0.8190 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_6/CO               FA_X1         Fall  0.8950 0.0760 0.0170 1.44646  2.76208  4.20854           1       100                    | 
|    SM/i_9/i_7/CI               FA_X1         Fall  0.8950 0.0000 0.0170          2.66475                                                   | 
|    SM/i_9/i_7/CO               FA_X1         Fall  0.9700 0.0750 0.0160 0.906222 2.76208  3.6683            1       100                    | 
|    SM/i_9/i_8/CI               FA_X1         Fall  0.9700 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_8/CO               FA_X1         Fall  1.0440 0.0740 0.0150 0.57942  2.76208  3.3415            1       100                    | 
|    SM/i_9/i_9/CI               FA_X1         Fall  1.0440 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_9/CO               FA_X1         Fall  1.1170 0.0730 0.0160 0.643586 2.76208  3.40566           1       100                    | 
|    SM/i_9/i_10/CI              FA_X1         Fall  1.1170 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_10/CO              FA_X1         Fall  1.1910 0.0740 0.0160 0.759632 2.76208  3.52171           1       100                    | 
|    SM/i_9/i_11/CI              FA_X1         Fall  1.1910 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_11/CO              FA_X1         Fall  1.2650 0.0740 0.0160 0.665157 2.76208  3.42724           1       100                    | 
|    SM/i_9/i_12/CI              FA_X1         Fall  1.2650 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_12/CO              FA_X1         Fall  1.3380 0.0730 0.0150 0.433347 2.76208  3.19543           1       100                    | 
|    SM/i_9/i_13/CI              FA_X1         Fall  1.3380 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_13/CO              FA_X1         Fall  1.4130 0.0750 0.0170 1.4323   2.76208  4.19437           1       100                    | 
|    SM/i_9/i_14/CI              FA_X1         Fall  1.4130 0.0000 0.0170          2.66475                                                   | 
|    SM/i_9/i_14/CO              FA_X1         Fall  1.4860 0.0730 0.0150 0.271838 2.76208  3.03392           1       100                    | 
|    SM/i_9/i_15/CI              FA_X1         Fall  1.4860 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_15/CO              FA_X1         Fall  1.5610 0.0750 0.0160 1.06262  2.76208  3.8247            1       100                    | 
|    SM/i_9/i_16/CI              FA_X1         Fall  1.5610 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_16/CO              FA_X1         Fall  1.6350 0.0740 0.0160 0.810419 2.76208  3.5725            1       100                    | 
|    SM/i_9/i_17/CI              FA_X1         Fall  1.6350 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_17/CO              FA_X1         Fall  1.7100 0.0750 0.0160 1.08508  2.76208  3.84716           1       100                    | 
|    SM/i_9/i_18/CI              FA_X1         Fall  1.7100 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_18/CO              FA_X1         Fall  1.7830 0.0730 0.0150 0.246956 2.76208  3.00903           1       100                    | 
|    SM/i_9/i_19/CI              FA_X1         Fall  1.7830 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_19/CO              FA_X1         Fall  1.8570 0.0740 0.0160 0.71446  2.76208  3.47654           1       100                    | 
|    SM/i_9/i_20/CI              FA_X1         Fall  1.8570 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_20/CO              FA_X1         Fall  1.9300 0.0730 0.0150 0.502662 2.76208  3.26474           1       100                    | 
|    SM/i_9/i_21/CI              FA_X1         Fall  1.9300 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_21/CO              FA_X1         Fall  2.0020 0.0720 0.0150 0.297689 2.76208  3.05977           1       100                    | 
|    SM/i_9/i_22/CI              FA_X1         Fall  2.0020 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_22/CO              FA_X1         Fall  2.0750 0.0730 0.0150 0.458084 2.76208  3.22016           1       100                    | 
|    SM/i_9/i_23/CI              FA_X1         Fall  2.0750 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_23/CO              FA_X1         Fall  2.1480 0.0730 0.0150 0.462875 2.76208  3.22495           1       100                    | 
|    SM/i_9/i_24/CI              FA_X1         Fall  2.1480 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_24/CO              FA_X1         Fall  2.2210 0.0730 0.0150 0.573388 2.76208  3.33547           1       100                    | 
|    SM/i_9/i_25/CI              FA_X1         Fall  2.2210 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_25/CO              FA_X1         Fall  2.2940 0.0730 0.0160 0.64095  2.76208  3.40303           1       100                    | 
|    SM/i_9/i_26/CI              FA_X1         Fall  2.2940 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_26/CO              FA_X1         Fall  2.3690 0.0750 0.0160 1.09599  2.76208  3.85807           1       100                    | 
|    SM/i_9/i_27/CI              FA_X1         Fall  2.3690 0.0000 0.0160          2.66475                                                   | 
|    SM/i_9/i_27/CO              FA_X1         Fall  2.4420 0.0730 0.0150 0.221135 2.76208  2.98321           1       100                    | 
|    SM/i_9/i_28/CI              FA_X1         Fall  2.4420 0.0000 0.0150          2.66475                                                   | 
|    SM/i_9/i_28/S               FA_X1         Fall  2.5270 0.0850 0.0140 0.346606 0.944775 1.29138           1       100                    | 
|    SM/i_9/p_1[28]                            Fall  2.5270 0.0000                                                                           | 
|    SM/i_1_340/B                MUX2_X1       Fall  2.5270 0.0000 0.0140          0.899702                                                  | 
|    SM/i_1_340/Z                MUX2_X1       Fall  2.6010 0.0740 0.0170 0.839109 7.08377  7.92288           4       100                    | 
|    SM/i_11/p_1[59]                           Fall  2.6010 0.0000                                                             A             | 
|    SM/i_11/i_64/A              XNOR2_X1      Fall  2.6010 0.0000 0.0170          2.12585                                                   | 
|    SM/i_11/i_64/ZN             XNOR2_X1      Fall  2.6470 0.0460 0.0140 0.697222 3.20216  3.89938           2       100                    | 
|    SM/i_11/p_0[59]                           Fall  2.6470 0.0000                                                             A             | 
|    SM/i_1_123/B2               AOI22_X1      Fall  2.6470 0.0000 0.0140          1.52031                                                   | 
|    SM/i_1_123/ZN               AOI22_X1      Rise  2.6990 0.0520 0.0370 0.800425 1.70023  2.50066           1       100                    | 
|    SM/i_1_122/A                INV_X1        Rise  2.6990 0.0000 0.0370          1.70023                                                   | 
|    SM/i_1_122/ZN               INV_X1        Fall  2.7090 0.0100 0.0090 0.4833   1.14029  1.62359           1       100                    | 
|    SM/result_reg[59]/D         DFF_X1        Fall  2.7090 0.0000 0.0090          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/result_reg[59]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
|    SM/result_reg[59]/CK        DFF_X1        Rise  0.2020  0.0090 0.0880                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2020 4.2020 | 
| library setup check                      | -0.0240 4.1780 | 
| data required time                       |  4.1780        | 
|                                          |                | 
| data required time                       |  4.1780        | 
| data arrival time                        | -2.7090        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  1.4700        | 
-------------------------------------------------------------


 Timing Path to SM/res_reg[58]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/res_reg[58] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                                       | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000                      0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600             4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600                      7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080             4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500             28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500                      0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140             2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                                         A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140                      0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180             1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120             0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120                      0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140             1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140                      0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180             1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130             0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130                      0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180             0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180                      1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300             0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300                      1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160             0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160                      1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290             0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290                      1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170             0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170                      0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170             0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170                      0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110             0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110                      0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170             1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820             1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820                      1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250             0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_108/A1          OR2_X1        Fall  1.1900 0.0000 0.0250                      0.792385                                                  | 
|    SM/i_11/i_108/ZN          OR2_X1        Fall  1.2560 0.0660 0.0170             1.36742  7.6263   8.99372           4       100                    | 
|    SM/i_11/i_105/A1          NOR4_X1       Fall  1.2560 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_105/ZN          NOR4_X1       Rise  1.3380 0.0820 0.0720             0.601345 4.17264  4.77398           2       100                    | 
|    SM/i_11/i_104/A1          NAND2_X1      Rise  1.3380 0.0000 0.0720                      1.59903                                                   | 
|    SM/i_11/i_104/ZN          NAND2_X1      Fall  1.3690 0.0310 0.0240             0.872718 3.35827  4.23098           2       100                    | 
|    SM/i_11/i_103/A1          OR2_X1        Fall  1.3690 0.0000 0.0240                      0.792385                                                  | 
|    SM/i_11/i_103/ZN          OR2_X1        Fall  1.4350 0.0660 0.0170             1.35377  7.6263   8.98007           4       100                    | 
|    SM/i_11/i_100/A1          NOR4_X1       Fall  1.4350 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_100/ZN          NOR4_X1       Rise  1.5180 0.0830 0.0730             0.741099 4.17264  4.91374           2       100                    | 
|    SM/i_11/i_99/A1           NAND2_X1      Rise  1.5180 0.0000 0.0730                      1.59903                                                   | 
|    SM/i_11/i_99/ZN           NAND2_X1      Fall  1.5490 0.0310 0.0240             0.872775 3.35827  4.23104           2       100                    | 
|    SM/i_11/i_98/A1           OR2_X1        Fall  1.5490 0.0000 0.0240                      0.792385                                                  | 
|    SM/i_11/i_98/ZN           OR2_X1        Fall  1.6160 0.0670 0.0170             2.0406   7.6263   9.6669            4       100                    | 
|    SM/i_11/i_95/A1           NOR4_X1       Fall  1.6160 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_95/ZN           NOR4_X1       Rise  1.7000 0.0840 0.0740             0.848668 4.17264  5.02131           2       100                    | 
|    SM/i_11/i_94/A1           NAND2_X1      Rise  1.7000 0.0000 0.0740                      1.59903                                                   | 
|    SM/i_11/i_94/ZN           NAND2_X1      Fall  1.7310 0.0310 0.0240             0.780878 3.35827  4.13914           2       100                    | 
|    SM/i_11/i_93/A1           OR2_X1        Fall  1.7310 0.0000 0.0240                      0.792385                                                  | 
|    SM/i_11/i_93/ZN           OR2_X1        Fall  1.7940 0.0630 0.0150             1.53455  5.88949  7.42405           3       100                    | 
|    SM/i_11/i_91/A1           NOR3_X1       Fall  1.7940 0.0000 0.0150                      1.4005                                                    | 
|    SM/i_11/i_91/ZN           NOR3_X1       Rise  1.8610 0.0670 0.0550             1.47472  4.17264  5.64736           2       100                    | 
|    SM/i_11/i_90/A1           NAND2_X1      Rise  1.8610 0.0000 0.0550                      1.59903                                                   | 
|    SM/i_11/i_90/ZN           NAND2_X1      Fall  1.8920 0.0310 0.0210             0.711374 4.12592  4.8373            2       100                    | 
|    SM/i_11/i_89/A1           NOR2_X1       Fall  1.8920 0.0000 0.0210                      1.41309                                                   | 
|    SM/i_11/i_89/ZN           NOR2_X1       Rise  1.9370 0.0450 0.0310             0.766126 4.17264  4.93877           2       100                    | 
|    SM/i_11/i_88/A1           NAND2_X1      Rise  1.9370 0.0000 0.0310                      1.59903                                                   | 
|    SM/i_11/i_88/ZN           NAND2_X1      Fall  1.9650 0.0280 0.0170             0.566294 5.03256  5.59885           3       100                    | 
|    SM/i_11/i_87/A1           OR3_X1        Fall  1.9650 0.0000 0.0170                      0.775543                                                  | 
|    SM/i_11/i_87/ZN           OR3_X1        Fall  2.0420 0.0770 0.0180             1.08247  4.27641  5.35888           3       100                    | 
|    SM/i_11/i_86/A1           OR2_X1        Fall  2.0420 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_11/i_86/ZN           OR2_X1        Fall  2.0960 0.0540 0.0120             0.642453 3.35827  4.00072           2       100                    | 
|    SM/i_11/i_85/A1           OR2_X1        Fall  2.0960 0.0000 0.0120                      0.792385                                                  | 
|    SM/i_11/i_85/ZN           OR2_X1        Fall  2.1470 0.0510 0.0110             0.418695 3.35827  3.77696           2       100                    | 
|    SM/i_11/i_84/A1           OR2_X1        Fall  2.1470 0.0000 0.0110                      0.792385                                                  | 
|    SM/i_11/i_84/ZN           OR2_X1        Fall  2.2070 0.0600 0.0160             1.22546  7.6263   8.85175           4       100                    | 
|    SM/i_11/i_81/A1           NOR4_X1       Fall  2.2070 0.0000 0.0160                      1.34349                                                   | 
|    SM/i_11/i_81/ZN           NOR4_X1       Rise  2.2940 0.0870 0.0770             1.13301  4.17264  5.30564           2       100                    | 
|    SM/i_11/i_80/A1           NAND2_X1      Rise  2.2980 0.0040 0.0770    0.0040            1.59903                                                   | 
|    SM/i_11/i_80/ZN           NAND2_X1      Fall  2.3450 0.0470 0.0320             1.19821  7.6263   8.82451           4       100                    | 
|    SM/i_11/i_77/A1           NOR4_X1       Fall  2.3450 0.0000 0.0320                      1.34349                                                   | 
|    SM/i_11/i_77/ZN           NOR4_X1       Rise  2.4370 0.0920 0.0750             0.994086 4.17264  5.16673           2       100                    | 
|    SM/i_11/i_76/A1           NAND2_X1      Rise  2.4370 0.0000 0.0750                      1.59903                                                   | 
|    SM/i_11/i_76/ZN           NAND2_X1      Fall  2.4740 0.0370 0.0270             0.723655 5.03256  5.75621           3       100                    | 
|    SM/i_11/i_75/A1           OR3_X1        Fall  2.4740 0.0000 0.0270                      0.775543                                                  | 
|    SM/i_11/i_75/ZN           OR3_X1        Fall  2.5620 0.0880 0.0210             1.29502  6.80764  8.10266           4       100                    | 
|    SM/i_11/i_63/B            XOR2_X1       Fall  2.5620 0.0000 0.0210                      2.41145                                                   | 
|    SM/i_11/i_63/Z            XOR2_X1       Fall  2.6260 0.0640 0.0140             0.623714 3.20216  3.82587           2       100                    | 
|    SM/i_11/p_0[58]                         Fall  2.6260 0.0000                                                                         A             | 
|    SM/i_1_290/B1             AOI222_X1     Fall  2.6260 0.0000 0.0140                      1.47422                                                   | 
|    SM/i_1_290/ZN             AOI222_X1     Rise  2.7060 0.0800 0.0510             0.364429 1.70023  2.06466           1       100                    | 
|    SM/i_1_289/A              INV_X1        Rise  2.7060 0.0000 0.0510                      1.70023                                                   | 
|    SM/i_1_289/ZN             INV_X1        Fall  2.7150 0.0090 0.0110             0.320081 1.14029  1.46037           1       100                    | 
|    SM/res_reg[58]/D          DFF_X1        Fall  2.7150 0.0000 0.0110                      1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/res_reg[58]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  1.94799  3.16354           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1040 0.1040 0.0560 4.31082  18.4098  22.7206           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1050 0.0010 0.0560          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1390 0.0340 0.0070 4.5169   2.49758  7.01448           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1390 0.0000 0.0070          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2100 0.0710 0.0470 28.5699  27.4061  55.976            32      100      F    K        | 
|    SM/res_reg[58]/CK         DFF_X1        Rise  0.2120 0.0020 0.0470          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2120 4.2120 | 
| library setup check                      | -0.0260 4.1860 | 
| data required time                       |  4.1860        | 
|                                          |                | 
| data required time                       |  4.1860        | 
| data arrival time                        | -2.7150        | 
| pessimism                                |  0.0050        | 
|                                          |                | 
| slack                                    |  1.4760        | 
-------------------------------------------------------------


 Timing Path to SM/result_reg[58]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/result_reg[58] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                                       | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000                      0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600             4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600                      7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080             4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500             28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500                      0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140             2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                                         A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140                      0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180             1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120             0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120                      0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140             1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140                      0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180             1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130             0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130                      0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180             0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180                      1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300             0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300                      1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160             0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160                      1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290             0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290                      1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170             0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170                      0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170             0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170                      0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110             0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110                      0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170             1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820             1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820                      1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250             0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_108/A1          OR2_X1        Fall  1.1900 0.0000 0.0250                      0.792385                                                  | 
|    SM/i_11/i_108/ZN          OR2_X1        Fall  1.2560 0.0660 0.0170             1.36742  7.6263   8.99372           4       100                    | 
|    SM/i_11/i_105/A1          NOR4_X1       Fall  1.2560 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_105/ZN          NOR4_X1       Rise  1.3380 0.0820 0.0720             0.601345 4.17264  4.77398           2       100                    | 
|    SM/i_11/i_104/A1          NAND2_X1      Rise  1.3380 0.0000 0.0720                      1.59903                                                   | 
|    SM/i_11/i_104/ZN          NAND2_X1      Fall  1.3690 0.0310 0.0240             0.872718 3.35827  4.23098           2       100                    | 
|    SM/i_11/i_103/A1          OR2_X1        Fall  1.3690 0.0000 0.0240                      0.792385                                                  | 
|    SM/i_11/i_103/ZN          OR2_X1        Fall  1.4350 0.0660 0.0170             1.35377  7.6263   8.98007           4       100                    | 
|    SM/i_11/i_100/A1          NOR4_X1       Fall  1.4350 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_100/ZN          NOR4_X1       Rise  1.5180 0.0830 0.0730             0.741099 4.17264  4.91374           2       100                    | 
|    SM/i_11/i_99/A1           NAND2_X1      Rise  1.5180 0.0000 0.0730                      1.59903                                                   | 
|    SM/i_11/i_99/ZN           NAND2_X1      Fall  1.5490 0.0310 0.0240             0.872775 3.35827  4.23104           2       100                    | 
|    SM/i_11/i_98/A1           OR2_X1        Fall  1.5490 0.0000 0.0240                      0.792385                                                  | 
|    SM/i_11/i_98/ZN           OR2_X1        Fall  1.6160 0.0670 0.0170             2.0406   7.6263   9.6669            4       100                    | 
|    SM/i_11/i_95/A1           NOR4_X1       Fall  1.6160 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_95/ZN           NOR4_X1       Rise  1.7000 0.0840 0.0740             0.848668 4.17264  5.02131           2       100                    | 
|    SM/i_11/i_94/A1           NAND2_X1      Rise  1.7000 0.0000 0.0740                      1.59903                                                   | 
|    SM/i_11/i_94/ZN           NAND2_X1      Fall  1.7310 0.0310 0.0240             0.780878 3.35827  4.13914           2       100                    | 
|    SM/i_11/i_93/A1           OR2_X1        Fall  1.7310 0.0000 0.0240                      0.792385                                                  | 
|    SM/i_11/i_93/ZN           OR2_X1        Fall  1.7940 0.0630 0.0150             1.53455  5.88949  7.42405           3       100                    | 
|    SM/i_11/i_91/A1           NOR3_X1       Fall  1.7940 0.0000 0.0150                      1.4005                                                    | 
|    SM/i_11/i_91/ZN           NOR3_X1       Rise  1.8610 0.0670 0.0550             1.47472  4.17264  5.64736           2       100                    | 
|    SM/i_11/i_90/A1           NAND2_X1      Rise  1.8610 0.0000 0.0550                      1.59903                                                   | 
|    SM/i_11/i_90/ZN           NAND2_X1      Fall  1.8920 0.0310 0.0210             0.711374 4.12592  4.8373            2       100                    | 
|    SM/i_11/i_89/A1           NOR2_X1       Fall  1.8920 0.0000 0.0210                      1.41309                                                   | 
|    SM/i_11/i_89/ZN           NOR2_X1       Rise  1.9370 0.0450 0.0310             0.766126 4.17264  4.93877           2       100                    | 
|    SM/i_11/i_88/A1           NAND2_X1      Rise  1.9370 0.0000 0.0310                      1.59903                                                   | 
|    SM/i_11/i_88/ZN           NAND2_X1      Fall  1.9650 0.0280 0.0170             0.566294 5.03256  5.59885           3       100                    | 
|    SM/i_11/i_87/A1           OR3_X1        Fall  1.9650 0.0000 0.0170                      0.775543                                                  | 
|    SM/i_11/i_87/ZN           OR3_X1        Fall  2.0420 0.0770 0.0180             1.08247  4.27641  5.35888           3       100                    | 
|    SM/i_11/i_86/A1           OR2_X1        Fall  2.0420 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_11/i_86/ZN           OR2_X1        Fall  2.0960 0.0540 0.0120             0.642453 3.35827  4.00072           2       100                    | 
|    SM/i_11/i_85/A1           OR2_X1        Fall  2.0960 0.0000 0.0120                      0.792385                                                  | 
|    SM/i_11/i_85/ZN           OR2_X1        Fall  2.1470 0.0510 0.0110             0.418695 3.35827  3.77696           2       100                    | 
|    SM/i_11/i_84/A1           OR2_X1        Fall  2.1470 0.0000 0.0110                      0.792385                                                  | 
|    SM/i_11/i_84/ZN           OR2_X1        Fall  2.2070 0.0600 0.0160             1.22546  7.6263   8.85175           4       100                    | 
|    SM/i_11/i_81/A1           NOR4_X1       Fall  2.2070 0.0000 0.0160                      1.34349                                                   | 
|    SM/i_11/i_81/ZN           NOR4_X1       Rise  2.2940 0.0870 0.0770             1.13301  4.17264  5.30564           2       100                    | 
|    SM/i_11/i_80/A1           NAND2_X1      Rise  2.2980 0.0040 0.0770    0.0040            1.59903                                                   | 
|    SM/i_11/i_80/ZN           NAND2_X1      Fall  2.3450 0.0470 0.0320             1.19821  7.6263   8.82451           4       100                    | 
|    SM/i_11/i_77/A1           NOR4_X1       Fall  2.3450 0.0000 0.0320                      1.34349                                                   | 
|    SM/i_11/i_77/ZN           NOR4_X1       Rise  2.4370 0.0920 0.0750             0.994086 4.17264  5.16673           2       100                    | 
|    SM/i_11/i_76/A1           NAND2_X1      Rise  2.4370 0.0000 0.0750                      1.59903                                                   | 
|    SM/i_11/i_76/ZN           NAND2_X1      Fall  2.4740 0.0370 0.0270             0.723655 5.03256  5.75621           3       100                    | 
|    SM/i_11/i_75/A1           OR3_X1        Fall  2.4740 0.0000 0.0270                      0.775543                                                  | 
|    SM/i_11/i_75/ZN           OR3_X1        Fall  2.5620 0.0880 0.0210             1.29502  6.80764  8.10266           4       100                    | 
|    SM/i_11/i_63/B            XOR2_X1       Fall  2.5620 0.0000 0.0210                      2.41145                                                   | 
|    SM/i_11/i_63/Z            XOR2_X1       Fall  2.6260 0.0640 0.0140             0.623714 3.20216  3.82587           2       100                    | 
|    SM/i_11/p_0[58]                         Fall  2.6260 0.0000                                                                         A             | 
|    SM/i_1_121/B2             AOI22_X1      Fall  2.6260 0.0000 0.0140                      1.52031                                                   | 
|    SM/i_1_121/ZN             AOI22_X1      Rise  2.6800 0.0540 0.0390             1.21702  1.70023  2.91725           1       100                    | 
|    SM/i_1_120/A              INV_X1        Rise  2.6850 0.0050 0.0390    0.0050            1.70023                                                   | 
|    SM/i_1_120/ZN             INV_X1        Fall  2.6950 0.0100 0.0100             0.492313 1.14029  1.6326            1       100                    | 
|    SM/result_reg[58]/D       DFF_X1        Fall  2.6950 0.0000 0.0100                      1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/result_reg[58]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
|    SM/result_reg[58]/CK        DFF_X1        Rise  0.2020  0.0090 0.0880                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2020 4.2020 | 
| library setup check                      | -0.0240 4.1780 | 
| data required time                       |  4.1780        | 
|                                          |                | 
| data required time                       |  4.1780        | 
| data arrival time                        | -2.6950        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.4830        | 
-------------------------------------------------------------


 Timing Path to SM/res_reg[57]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/res_reg[57] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                                       | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000                      0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600             4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600                      7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080             4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500             28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500                      0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140             2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                                         A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140                      0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180             1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120             0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120                      0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140             1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140                      0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180             1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130             0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130                      0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180             0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180                      1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300             0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300                      1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160             0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160                      1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290             0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290                      1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170             0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170                      0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170             0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170                      0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110             0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110                      0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170             1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820             1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820                      1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250             0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_108/A1          OR2_X1        Fall  1.1900 0.0000 0.0250                      0.792385                                                  | 
|    SM/i_11/i_108/ZN          OR2_X1        Fall  1.2560 0.0660 0.0170             1.36742  7.6263   8.99372           4       100                    | 
|    SM/i_11/i_105/A1          NOR4_X1       Fall  1.2560 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_105/ZN          NOR4_X1       Rise  1.3380 0.0820 0.0720             0.601345 4.17264  4.77398           2       100                    | 
|    SM/i_11/i_104/A1          NAND2_X1      Rise  1.3380 0.0000 0.0720                      1.59903                                                   | 
|    SM/i_11/i_104/ZN          NAND2_X1      Fall  1.3690 0.0310 0.0240             0.872718 3.35827  4.23098           2       100                    | 
|    SM/i_11/i_103/A1          OR2_X1        Fall  1.3690 0.0000 0.0240                      0.792385                                                  | 
|    SM/i_11/i_103/ZN          OR2_X1        Fall  1.4350 0.0660 0.0170             1.35377  7.6263   8.98007           4       100                    | 
|    SM/i_11/i_100/A1          NOR4_X1       Fall  1.4350 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_100/ZN          NOR4_X1       Rise  1.5180 0.0830 0.0730             0.741099 4.17264  4.91374           2       100                    | 
|    SM/i_11/i_99/A1           NAND2_X1      Rise  1.5180 0.0000 0.0730                      1.59903                                                   | 
|    SM/i_11/i_99/ZN           NAND2_X1      Fall  1.5490 0.0310 0.0240             0.872775 3.35827  4.23104           2       100                    | 
|    SM/i_11/i_98/A1           OR2_X1        Fall  1.5490 0.0000 0.0240                      0.792385                                                  | 
|    SM/i_11/i_98/ZN           OR2_X1        Fall  1.6160 0.0670 0.0170             2.0406   7.6263   9.6669            4       100                    | 
|    SM/i_11/i_95/A1           NOR4_X1       Fall  1.6160 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_95/ZN           NOR4_X1       Rise  1.7000 0.0840 0.0740             0.848668 4.17264  5.02131           2       100                    | 
|    SM/i_11/i_94/A1           NAND2_X1      Rise  1.7000 0.0000 0.0740                      1.59903                                                   | 
|    SM/i_11/i_94/ZN           NAND2_X1      Fall  1.7310 0.0310 0.0240             0.780878 3.35827  4.13914           2       100                    | 
|    SM/i_11/i_93/A1           OR2_X1        Fall  1.7310 0.0000 0.0240                      0.792385                                                  | 
|    SM/i_11/i_93/ZN           OR2_X1        Fall  1.7940 0.0630 0.0150             1.53455  5.88949  7.42405           3       100                    | 
|    SM/i_11/i_91/A1           NOR3_X1       Fall  1.7940 0.0000 0.0150                      1.4005                                                    | 
|    SM/i_11/i_91/ZN           NOR3_X1       Rise  1.8610 0.0670 0.0550             1.47472  4.17264  5.64736           2       100                    | 
|    SM/i_11/i_90/A1           NAND2_X1      Rise  1.8610 0.0000 0.0550                      1.59903                                                   | 
|    SM/i_11/i_90/ZN           NAND2_X1      Fall  1.8920 0.0310 0.0210             0.711374 4.12592  4.8373            2       100                    | 
|    SM/i_11/i_89/A1           NOR2_X1       Fall  1.8920 0.0000 0.0210                      1.41309                                                   | 
|    SM/i_11/i_89/ZN           NOR2_X1       Rise  1.9370 0.0450 0.0310             0.766126 4.17264  4.93877           2       100                    | 
|    SM/i_11/i_88/A1           NAND2_X1      Rise  1.9370 0.0000 0.0310                      1.59903                                                   | 
|    SM/i_11/i_88/ZN           NAND2_X1      Fall  1.9650 0.0280 0.0170             0.566294 5.03256  5.59885           3       100                    | 
|    SM/i_11/i_87/A1           OR3_X1        Fall  1.9650 0.0000 0.0170                      0.775543                                                  | 
|    SM/i_11/i_87/ZN           OR3_X1        Fall  2.0420 0.0770 0.0180             1.08247  4.27641  5.35888           3       100                    | 
|    SM/i_11/i_86/A1           OR2_X1        Fall  2.0420 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_11/i_86/ZN           OR2_X1        Fall  2.0960 0.0540 0.0120             0.642453 3.35827  4.00072           2       100                    | 
|    SM/i_11/i_85/A1           OR2_X1        Fall  2.0960 0.0000 0.0120                      0.792385                                                  | 
|    SM/i_11/i_85/ZN           OR2_X1        Fall  2.1470 0.0510 0.0110             0.418695 3.35827  3.77696           2       100                    | 
|    SM/i_11/i_84/A1           OR2_X1        Fall  2.1470 0.0000 0.0110                      0.792385                                                  | 
|    SM/i_11/i_84/ZN           OR2_X1        Fall  2.2070 0.0600 0.0160             1.22546  7.6263   8.85175           4       100                    | 
|    SM/i_11/i_81/A1           NOR4_X1       Fall  2.2070 0.0000 0.0160                      1.34349                                                   | 
|    SM/i_11/i_81/ZN           NOR4_X1       Rise  2.2940 0.0870 0.0770             1.13301  4.17264  5.30564           2       100                    | 
|    SM/i_11/i_80/A1           NAND2_X1      Rise  2.2980 0.0040 0.0770    0.0040            1.59903                                                   | 
|    SM/i_11/i_80/ZN           NAND2_X1      Fall  2.3450 0.0470 0.0320             1.19821  7.6263   8.82451           4       100                    | 
|    SM/i_11/i_77/A1           NOR4_X1       Fall  2.3450 0.0000 0.0320                      1.34349                                                   | 
|    SM/i_11/i_77/ZN           NOR4_X1       Rise  2.4370 0.0920 0.0750             0.994086 4.17264  5.16673           2       100                    | 
|    SM/i_11/i_76/A1           NAND2_X1      Rise  2.4370 0.0000 0.0750                      1.59903                                                   | 
|    SM/i_11/i_76/ZN           NAND2_X1      Fall  2.4740 0.0370 0.0270             0.723655 5.03256  5.75621           3       100                    | 
|    SM/i_11/i_75/A1           OR3_X1        Fall  2.4740 0.0000 0.0270                      0.775543                                                  | 
|    SM/i_11/i_75/ZN           OR3_X1        Fall  2.5620 0.0880 0.0210             1.29502  6.80764  8.10266           4       100                    | 
|    SM/i_11/i_61/A1           AND2_X1       Fall  2.5620 0.0000 0.0210                      0.874832                                                  | 
|    SM/i_11/i_61/ZN           AND2_X1       Fall  2.6000 0.0380 0.0080             0.432518 3.20216  3.63468           2       100                    | 
|    SM/i_11/p_0[57]                         Fall  2.6000 0.0000                                                                         A             | 
|    SM/i_1_288/B1             AOI222_X1     Fall  2.6000 0.0000 0.0080                      1.47422                                                   | 
|    SM/i_1_288/ZN             AOI222_X1     Rise  2.6810 0.0810 0.0540             0.726176 1.70023  2.42641           1       100                    | 
|    SM/i_1_287/A              INV_X1        Rise  2.6810 0.0000 0.0540                      1.70023                                                   | 
|    SM/i_1_287/ZN             INV_X1        Fall  2.6900 0.0090 0.0120             0.488743 1.14029  1.62903           1       100                    | 
|    SM/res_reg[57]/D          DFF_X1        Fall  2.6900 0.0000 0.0120                      1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/res_reg[57]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  1.94799  3.16354           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1040 0.1040 0.0560 4.31082  18.4098  22.7206           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1050 0.0010 0.0560          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1390 0.0340 0.0070 4.5169   2.49758  7.01448           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1390 0.0000 0.0070          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2100 0.0710 0.0470 28.5699  27.4061  55.976            32      100      F    K        | 
|    SM/res_reg[57]/CK         DFF_X1        Rise  0.2120 0.0020 0.0470          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2120 4.2120 | 
| library setup check                      | -0.0260 4.1860 | 
| data required time                       |  4.1860        | 
|                                          |                | 
| data required time                       |  4.1860        | 
| data arrival time                        | -2.6900        | 
| pessimism                                |  0.0050        | 
|                                          |                | 
| slack                                    |  1.5010        | 
-------------------------------------------------------------


 Timing Path to SM/result_reg[57]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/result_reg[57] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                                       | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000                      0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600             4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600                      7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080             4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500             28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500                      0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140             2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                                         A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140                      0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180             1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120             0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120                      0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140             1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140                      0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180             1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130             0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130                      0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180             0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180                      1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300             0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300                      1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160             0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160                      1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290             0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290                      1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170             0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170                      0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170             0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170                      0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110             0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110                      0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170             1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820             1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820                      1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250             0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_108/A1          OR2_X1        Fall  1.1900 0.0000 0.0250                      0.792385                                                  | 
|    SM/i_11/i_108/ZN          OR2_X1        Fall  1.2560 0.0660 0.0170             1.36742  7.6263   8.99372           4       100                    | 
|    SM/i_11/i_105/A1          NOR4_X1       Fall  1.2560 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_105/ZN          NOR4_X1       Rise  1.3380 0.0820 0.0720             0.601345 4.17264  4.77398           2       100                    | 
|    SM/i_11/i_104/A1          NAND2_X1      Rise  1.3380 0.0000 0.0720                      1.59903                                                   | 
|    SM/i_11/i_104/ZN          NAND2_X1      Fall  1.3690 0.0310 0.0240             0.872718 3.35827  4.23098           2       100                    | 
|    SM/i_11/i_103/A1          OR2_X1        Fall  1.3690 0.0000 0.0240                      0.792385                                                  | 
|    SM/i_11/i_103/ZN          OR2_X1        Fall  1.4350 0.0660 0.0170             1.35377  7.6263   8.98007           4       100                    | 
|    SM/i_11/i_100/A1          NOR4_X1       Fall  1.4350 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_100/ZN          NOR4_X1       Rise  1.5180 0.0830 0.0730             0.741099 4.17264  4.91374           2       100                    | 
|    SM/i_11/i_99/A1           NAND2_X1      Rise  1.5180 0.0000 0.0730                      1.59903                                                   | 
|    SM/i_11/i_99/ZN           NAND2_X1      Fall  1.5490 0.0310 0.0240             0.872775 3.35827  4.23104           2       100                    | 
|    SM/i_11/i_98/A1           OR2_X1        Fall  1.5490 0.0000 0.0240                      0.792385                                                  | 
|    SM/i_11/i_98/ZN           OR2_X1        Fall  1.6160 0.0670 0.0170             2.0406   7.6263   9.6669            4       100                    | 
|    SM/i_11/i_95/A1           NOR4_X1       Fall  1.6160 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_95/ZN           NOR4_X1       Rise  1.7000 0.0840 0.0740             0.848668 4.17264  5.02131           2       100                    | 
|    SM/i_11/i_94/A1           NAND2_X1      Rise  1.7000 0.0000 0.0740                      1.59903                                                   | 
|    SM/i_11/i_94/ZN           NAND2_X1      Fall  1.7310 0.0310 0.0240             0.780878 3.35827  4.13914           2       100                    | 
|    SM/i_11/i_93/A1           OR2_X1        Fall  1.7310 0.0000 0.0240                      0.792385                                                  | 
|    SM/i_11/i_93/ZN           OR2_X1        Fall  1.7940 0.0630 0.0150             1.53455  5.88949  7.42405           3       100                    | 
|    SM/i_11/i_91/A1           NOR3_X1       Fall  1.7940 0.0000 0.0150                      1.4005                                                    | 
|    SM/i_11/i_91/ZN           NOR3_X1       Rise  1.8610 0.0670 0.0550             1.47472  4.17264  5.64736           2       100                    | 
|    SM/i_11/i_90/A1           NAND2_X1      Rise  1.8610 0.0000 0.0550                      1.59903                                                   | 
|    SM/i_11/i_90/ZN           NAND2_X1      Fall  1.8920 0.0310 0.0210             0.711374 4.12592  4.8373            2       100                    | 
|    SM/i_11/i_89/A1           NOR2_X1       Fall  1.8920 0.0000 0.0210                      1.41309                                                   | 
|    SM/i_11/i_89/ZN           NOR2_X1       Rise  1.9370 0.0450 0.0310             0.766126 4.17264  4.93877           2       100                    | 
|    SM/i_11/i_88/A1           NAND2_X1      Rise  1.9370 0.0000 0.0310                      1.59903                                                   | 
|    SM/i_11/i_88/ZN           NAND2_X1      Fall  1.9650 0.0280 0.0170             0.566294 5.03256  5.59885           3       100                    | 
|    SM/i_11/i_87/A1           OR3_X1        Fall  1.9650 0.0000 0.0170                      0.775543                                                  | 
|    SM/i_11/i_87/ZN           OR3_X1        Fall  2.0420 0.0770 0.0180             1.08247  4.27641  5.35888           3       100                    | 
|    SM/i_11/i_86/A1           OR2_X1        Fall  2.0420 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_11/i_86/ZN           OR2_X1        Fall  2.0960 0.0540 0.0120             0.642453 3.35827  4.00072           2       100                    | 
|    SM/i_11/i_85/A1           OR2_X1        Fall  2.0960 0.0000 0.0120                      0.792385                                                  | 
|    SM/i_11/i_85/ZN           OR2_X1        Fall  2.1470 0.0510 0.0110             0.418695 3.35827  3.77696           2       100                    | 
|    SM/i_11/i_84/A1           OR2_X1        Fall  2.1470 0.0000 0.0110                      0.792385                                                  | 
|    SM/i_11/i_84/ZN           OR2_X1        Fall  2.2070 0.0600 0.0160             1.22546  7.6263   8.85175           4       100                    | 
|    SM/i_11/i_81/A1           NOR4_X1       Fall  2.2070 0.0000 0.0160                      1.34349                                                   | 
|    SM/i_11/i_81/ZN           NOR4_X1       Rise  2.2940 0.0870 0.0770             1.13301  4.17264  5.30564           2       100                    | 
|    SM/i_11/i_80/A1           NAND2_X1      Rise  2.2980 0.0040 0.0770    0.0040            1.59903                                                   | 
|    SM/i_11/i_80/ZN           NAND2_X1      Fall  2.3450 0.0470 0.0320             1.19821  7.6263   8.82451           4       100                    | 
|    SM/i_11/i_77/A1           NOR4_X1       Fall  2.3450 0.0000 0.0320                      1.34349                                                   | 
|    SM/i_11/i_77/ZN           NOR4_X1       Rise  2.4370 0.0920 0.0750             0.994086 4.17264  5.16673           2       100                    | 
|    SM/i_11/i_76/A1           NAND2_X1      Rise  2.4370 0.0000 0.0750                      1.59903                                                   | 
|    SM/i_11/i_76/ZN           NAND2_X1      Fall  2.4740 0.0370 0.0270             0.723655 5.03256  5.75621           3       100                    | 
|    SM/i_11/i_75/A1           OR3_X1        Fall  2.4740 0.0000 0.0270                      0.775543                                                  | 
|    SM/i_11/i_75/ZN           OR3_X1        Fall  2.5620 0.0880 0.0210             1.29502  6.80764  8.10266           4       100                    | 
|    SM/i_11/i_61/A1           AND2_X1       Fall  2.5620 0.0000 0.0210                      0.874832                                                  | 
|    SM/i_11/i_61/ZN           AND2_X1       Fall  2.6000 0.0380 0.0080             0.432518 3.20216  3.63468           2       100                    | 
|    SM/i_11/p_0[57]                         Fall  2.6000 0.0000                                                                         A             | 
|    SM/i_1_119/B2             AOI22_X1      Fall  2.6000 0.0000 0.0080                      1.52031                                                   | 
|    SM/i_1_119/ZN             AOI22_X1      Rise  2.6460 0.0460 0.0350             0.21763  1.70023  1.91786           1       100                    | 
|    SM/i_1_118/A              INV_X1        Rise  2.6460 0.0000 0.0350                      1.70023                                                   | 
|    SM/i_1_118/ZN             INV_X1        Fall  2.6560 0.0100 0.0090             0.536743 1.14029  1.67703           1       100                    | 
|    SM/result_reg[57]/D       DFF_X1        Fall  2.6560 0.0000 0.0090                      1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/result_reg[57]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
|    SM/result_reg[57]/CK        DFF_X1        Rise  0.2020  0.0090 0.0880                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2020 4.2020 | 
| library setup check                      | -0.0240 4.1780 | 
| data required time                       |  4.1780        | 
|                                          |                | 
| data required time                       |  4.1780        | 
| data arrival time                        | -2.6560        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.5220        | 
-------------------------------------------------------------


 Timing Path to SM/res_reg[56]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/res_reg[56] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                                       | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000                      0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600             4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600                      7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080             4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500             28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500                      0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140             2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                                         A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140                      0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180             1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120             0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120                      0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140             1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140                      0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180             1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130             0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130                      0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180             0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180                      1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300             0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300                      1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160             0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160                      1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290             0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290                      1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170             0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170                      0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170             0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170                      0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110             0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110                      0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170             1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820             1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820                      1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250             0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_108/A1          OR2_X1        Fall  1.1900 0.0000 0.0250                      0.792385                                                  | 
|    SM/i_11/i_108/ZN          OR2_X1        Fall  1.2560 0.0660 0.0170             1.36742  7.6263   8.99372           4       100                    | 
|    SM/i_11/i_105/A1          NOR4_X1       Fall  1.2560 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_105/ZN          NOR4_X1       Rise  1.3380 0.0820 0.0720             0.601345 4.17264  4.77398           2       100                    | 
|    SM/i_11/i_104/A1          NAND2_X1      Rise  1.3380 0.0000 0.0720                      1.59903                                                   | 
|    SM/i_11/i_104/ZN          NAND2_X1      Fall  1.3690 0.0310 0.0240             0.872718 3.35827  4.23098           2       100                    | 
|    SM/i_11/i_103/A1          OR2_X1        Fall  1.3690 0.0000 0.0240                      0.792385                                                  | 
|    SM/i_11/i_103/ZN          OR2_X1        Fall  1.4350 0.0660 0.0170             1.35377  7.6263   8.98007           4       100                    | 
|    SM/i_11/i_100/A1          NOR4_X1       Fall  1.4350 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_100/ZN          NOR4_X1       Rise  1.5180 0.0830 0.0730             0.741099 4.17264  4.91374           2       100                    | 
|    SM/i_11/i_99/A1           NAND2_X1      Rise  1.5180 0.0000 0.0730                      1.59903                                                   | 
|    SM/i_11/i_99/ZN           NAND2_X1      Fall  1.5490 0.0310 0.0240             0.872775 3.35827  4.23104           2       100                    | 
|    SM/i_11/i_98/A1           OR2_X1        Fall  1.5490 0.0000 0.0240                      0.792385                                                  | 
|    SM/i_11/i_98/ZN           OR2_X1        Fall  1.6160 0.0670 0.0170             2.0406   7.6263   9.6669            4       100                    | 
|    SM/i_11/i_95/A1           NOR4_X1       Fall  1.6160 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_95/ZN           NOR4_X1       Rise  1.7000 0.0840 0.0740             0.848668 4.17264  5.02131           2       100                    | 
|    SM/i_11/i_94/A1           NAND2_X1      Rise  1.7000 0.0000 0.0740                      1.59903                                                   | 
|    SM/i_11/i_94/ZN           NAND2_X1      Fall  1.7310 0.0310 0.0240             0.780878 3.35827  4.13914           2       100                    | 
|    SM/i_11/i_93/A1           OR2_X1        Fall  1.7310 0.0000 0.0240                      0.792385                                                  | 
|    SM/i_11/i_93/ZN           OR2_X1        Fall  1.7940 0.0630 0.0150             1.53455  5.88949  7.42405           3       100                    | 
|    SM/i_11/i_91/A1           NOR3_X1       Fall  1.7940 0.0000 0.0150                      1.4005                                                    | 
|    SM/i_11/i_91/ZN           NOR3_X1       Rise  1.8610 0.0670 0.0550             1.47472  4.17264  5.64736           2       100                    | 
|    SM/i_11/i_90/A1           NAND2_X1      Rise  1.8610 0.0000 0.0550                      1.59903                                                   | 
|    SM/i_11/i_90/ZN           NAND2_X1      Fall  1.8920 0.0310 0.0210             0.711374 4.12592  4.8373            2       100                    | 
|    SM/i_11/i_89/A1           NOR2_X1       Fall  1.8920 0.0000 0.0210                      1.41309                                                   | 
|    SM/i_11/i_89/ZN           NOR2_X1       Rise  1.9370 0.0450 0.0310             0.766126 4.17264  4.93877           2       100                    | 
|    SM/i_11/i_88/A1           NAND2_X1      Rise  1.9370 0.0000 0.0310                      1.59903                                                   | 
|    SM/i_11/i_88/ZN           NAND2_X1      Fall  1.9650 0.0280 0.0170             0.566294 5.03256  5.59885           3       100                    | 
|    SM/i_11/i_87/A1           OR3_X1        Fall  1.9650 0.0000 0.0170                      0.775543                                                  | 
|    SM/i_11/i_87/ZN           OR3_X1        Fall  2.0420 0.0770 0.0180             1.08247  4.27641  5.35888           3       100                    | 
|    SM/i_11/i_86/A1           OR2_X1        Fall  2.0420 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_11/i_86/ZN           OR2_X1        Fall  2.0960 0.0540 0.0120             0.642453 3.35827  4.00072           2       100                    | 
|    SM/i_11/i_85/A1           OR2_X1        Fall  2.0960 0.0000 0.0120                      0.792385                                                  | 
|    SM/i_11/i_85/ZN           OR2_X1        Fall  2.1470 0.0510 0.0110             0.418695 3.35827  3.77696           2       100                    | 
|    SM/i_11/i_84/A1           OR2_X1        Fall  2.1470 0.0000 0.0110                      0.792385                                                  | 
|    SM/i_11/i_84/ZN           OR2_X1        Fall  2.2070 0.0600 0.0160             1.22546  7.6263   8.85175           4       100                    | 
|    SM/i_11/i_81/A1           NOR4_X1       Fall  2.2070 0.0000 0.0160                      1.34349                                                   | 
|    SM/i_11/i_81/ZN           NOR4_X1       Rise  2.2940 0.0870 0.0770             1.13301  4.17264  5.30564           2       100                    | 
|    SM/i_11/i_80/A1           NAND2_X1      Rise  2.2980 0.0040 0.0770    0.0040            1.59903                                                   | 
|    SM/i_11/i_80/ZN           NAND2_X1      Fall  2.3450 0.0470 0.0320             1.19821  7.6263   8.82451           4       100                    | 
|    SM/i_11/i_77/A1           NOR4_X1       Fall  2.3450 0.0000 0.0320                      1.34349                                                   | 
|    SM/i_11/i_77/ZN           NOR4_X1       Rise  2.4370 0.0920 0.0750             0.994086 4.17264  5.16673           2       100                    | 
|    SM/i_11/i_76/A1           NAND2_X1      Rise  2.4370 0.0000 0.0750                      1.59903                                                   | 
|    SM/i_11/i_76/ZN           NAND2_X1      Fall  2.4740 0.0370 0.0270             0.723655 5.03256  5.75621           3       100                    | 
|    SM/i_11/i_60/B            XOR2_X1       Fall  2.4740 0.0000 0.0270                      2.41145                                                   | 
|    SM/i_11/i_60/Z            XOR2_X1       Fall  2.5400 0.0660 0.0130             0.491014 3.20216  3.69318           2       100                    | 
|    SM/i_11/p_0[56]                         Fall  2.5400 0.0000                                                                         A             | 
|    SM/i_1_286/B1             AOI222_X1     Fall  2.5400 0.0000 0.0130                      1.47422                                                   | 
|    SM/i_1_286/ZN             AOI222_X1     Rise  2.6210 0.0810 0.0520             0.510749 1.70023  2.21098           1       100                    | 
|    SM/i_1_285/A              INV_X1        Rise  2.6210 0.0000 0.0520                      1.70023                                                   | 
|    SM/i_1_285/ZN             INV_X1        Fall  2.6290 0.0080 0.0110             0.232556 1.14029  1.37285           1       100                    | 
|    SM/res_reg[56]/D          DFF_X1        Fall  2.6290 0.0000 0.0110                      1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/res_reg[56]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  1.94799  3.16354           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1040 0.1040 0.0560 4.31082  18.4098  22.7206           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1050 0.0010 0.0560          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1390 0.0340 0.0070 4.5169   2.49758  7.01448           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1390 0.0000 0.0070          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2100 0.0710 0.0470 28.5699  27.4061  55.976            32      100      F    K        | 
|    SM/res_reg[56]/CK         DFF_X1        Rise  0.2120 0.0020 0.0470          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2120 4.2120 | 
| library setup check                      | -0.0260 4.1860 | 
| data required time                       |  4.1860        | 
|                                          |                | 
| data required time                       |  4.1860        | 
| data arrival time                        | -2.6290        | 
| pessimism                                |  0.0050        | 
|                                          |                | 
| slack                                    |  1.5620        | 
-------------------------------------------------------------


 Timing Path to SM/result_reg[56]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/result_reg[56] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                                       | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000                      0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600             4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600                      7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080             4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500             28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500                      0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140             2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                                         A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140                      0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180             1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120             0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120                      0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140             1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140                      0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180             1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130             0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130                      0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180             0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180                      1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300             0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300                      1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160             0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160                      1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290             0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290                      1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170             0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170                      0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170             0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170                      0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110             0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110                      0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170             1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820             1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820                      1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250             0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_108/A1          OR2_X1        Fall  1.1900 0.0000 0.0250                      0.792385                                                  | 
|    SM/i_11/i_108/ZN          OR2_X1        Fall  1.2560 0.0660 0.0170             1.36742  7.6263   8.99372           4       100                    | 
|    SM/i_11/i_105/A1          NOR4_X1       Fall  1.2560 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_105/ZN          NOR4_X1       Rise  1.3380 0.0820 0.0720             0.601345 4.17264  4.77398           2       100                    | 
|    SM/i_11/i_104/A1          NAND2_X1      Rise  1.3380 0.0000 0.0720                      1.59903                                                   | 
|    SM/i_11/i_104/ZN          NAND2_X1      Fall  1.3690 0.0310 0.0240             0.872718 3.35827  4.23098           2       100                    | 
|    SM/i_11/i_103/A1          OR2_X1        Fall  1.3690 0.0000 0.0240                      0.792385                                                  | 
|    SM/i_11/i_103/ZN          OR2_X1        Fall  1.4350 0.0660 0.0170             1.35377  7.6263   8.98007           4       100                    | 
|    SM/i_11/i_100/A1          NOR4_X1       Fall  1.4350 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_100/ZN          NOR4_X1       Rise  1.5180 0.0830 0.0730             0.741099 4.17264  4.91374           2       100                    | 
|    SM/i_11/i_99/A1           NAND2_X1      Rise  1.5180 0.0000 0.0730                      1.59903                                                   | 
|    SM/i_11/i_99/ZN           NAND2_X1      Fall  1.5490 0.0310 0.0240             0.872775 3.35827  4.23104           2       100                    | 
|    SM/i_11/i_98/A1           OR2_X1        Fall  1.5490 0.0000 0.0240                      0.792385                                                  | 
|    SM/i_11/i_98/ZN           OR2_X1        Fall  1.6160 0.0670 0.0170             2.0406   7.6263   9.6669            4       100                    | 
|    SM/i_11/i_95/A1           NOR4_X1       Fall  1.6160 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_95/ZN           NOR4_X1       Rise  1.7000 0.0840 0.0740             0.848668 4.17264  5.02131           2       100                    | 
|    SM/i_11/i_94/A1           NAND2_X1      Rise  1.7000 0.0000 0.0740                      1.59903                                                   | 
|    SM/i_11/i_94/ZN           NAND2_X1      Fall  1.7310 0.0310 0.0240             0.780878 3.35827  4.13914           2       100                    | 
|    SM/i_11/i_93/A1           OR2_X1        Fall  1.7310 0.0000 0.0240                      0.792385                                                  | 
|    SM/i_11/i_93/ZN           OR2_X1        Fall  1.7940 0.0630 0.0150             1.53455  5.88949  7.42405           3       100                    | 
|    SM/i_11/i_91/A1           NOR3_X1       Fall  1.7940 0.0000 0.0150                      1.4005                                                    | 
|    SM/i_11/i_91/ZN           NOR3_X1       Rise  1.8610 0.0670 0.0550             1.47472  4.17264  5.64736           2       100                    | 
|    SM/i_11/i_90/A1           NAND2_X1      Rise  1.8610 0.0000 0.0550                      1.59903                                                   | 
|    SM/i_11/i_90/ZN           NAND2_X1      Fall  1.8920 0.0310 0.0210             0.711374 4.12592  4.8373            2       100                    | 
|    SM/i_11/i_89/A1           NOR2_X1       Fall  1.8920 0.0000 0.0210                      1.41309                                                   | 
|    SM/i_11/i_89/ZN           NOR2_X1       Rise  1.9370 0.0450 0.0310             0.766126 4.17264  4.93877           2       100                    | 
|    SM/i_11/i_88/A1           NAND2_X1      Rise  1.9370 0.0000 0.0310                      1.59903                                                   | 
|    SM/i_11/i_88/ZN           NAND2_X1      Fall  1.9650 0.0280 0.0170             0.566294 5.03256  5.59885           3       100                    | 
|    SM/i_11/i_87/A1           OR3_X1        Fall  1.9650 0.0000 0.0170                      0.775543                                                  | 
|    SM/i_11/i_87/ZN           OR3_X1        Fall  2.0420 0.0770 0.0180             1.08247  4.27641  5.35888           3       100                    | 
|    SM/i_11/i_86/A1           OR2_X1        Fall  2.0420 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_11/i_86/ZN           OR2_X1        Fall  2.0960 0.0540 0.0120             0.642453 3.35827  4.00072           2       100                    | 
|    SM/i_11/i_85/A1           OR2_X1        Fall  2.0960 0.0000 0.0120                      0.792385                                                  | 
|    SM/i_11/i_85/ZN           OR2_X1        Fall  2.1470 0.0510 0.0110             0.418695 3.35827  3.77696           2       100                    | 
|    SM/i_11/i_84/A1           OR2_X1        Fall  2.1470 0.0000 0.0110                      0.792385                                                  | 
|    SM/i_11/i_84/ZN           OR2_X1        Fall  2.2070 0.0600 0.0160             1.22546  7.6263   8.85175           4       100                    | 
|    SM/i_11/i_81/A1           NOR4_X1       Fall  2.2070 0.0000 0.0160                      1.34349                                                   | 
|    SM/i_11/i_81/ZN           NOR4_X1       Rise  2.2940 0.0870 0.0770             1.13301  4.17264  5.30564           2       100                    | 
|    SM/i_11/i_80/A1           NAND2_X1      Rise  2.2980 0.0040 0.0770    0.0040            1.59903                                                   | 
|    SM/i_11/i_80/ZN           NAND2_X1      Fall  2.3450 0.0470 0.0320             1.19821  7.6263   8.82451           4       100                    | 
|    SM/i_11/i_77/A1           NOR4_X1       Fall  2.3450 0.0000 0.0320                      1.34349                                                   | 
|    SM/i_11/i_77/ZN           NOR4_X1       Rise  2.4370 0.0920 0.0750             0.994086 4.17264  5.16673           2       100                    | 
|    SM/i_11/i_76/A1           NAND2_X1      Rise  2.4370 0.0000 0.0750                      1.59903                                                   | 
|    SM/i_11/i_76/ZN           NAND2_X1      Fall  2.4740 0.0370 0.0270             0.723655 5.03256  5.75621           3       100                    | 
|    SM/i_11/i_60/B            XOR2_X1       Fall  2.4740 0.0000 0.0270                      2.41145                                                   | 
|    SM/i_11/i_60/Z            XOR2_X1       Fall  2.5400 0.0660 0.0130             0.491014 3.20216  3.69318           2       100                    | 
|    SM/i_11/p_0[56]                         Fall  2.5400 0.0000                                                                         A             | 
|    SM/i_1_117/B2             AOI22_X1      Fall  2.5400 0.0000 0.0130                      1.52031                                                   | 
|    SM/i_1_117/ZN             AOI22_X1      Rise  2.5890 0.0490 0.0360             0.349007 1.70023  2.04924           1       100                    | 
|    SM/i_1_116/A              INV_X1        Rise  2.5890 0.0000 0.0360                      1.70023                                                   | 
|    SM/i_1_116/ZN             INV_X1        Fall  2.5980 0.0090 0.0090             0.411218 1.14029  1.55151           1       100                    | 
|    SM/result_reg[56]/D       DFF_X1        Fall  2.5980 0.0000 0.0090                      1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/result_reg[56]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
|    SM/result_reg[56]/CK        DFF_X1        Rise  0.2020  0.0090 0.0880                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2020 4.2020 | 
| library setup check                      | -0.0240 4.1780 | 
| data required time                       |  4.1780        | 
|                                          |                | 
| data required time                       |  4.1780        | 
| data arrival time                        | -2.5980        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.5800        | 
-------------------------------------------------------------


 Timing Path to SM/res_reg[55]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/res_reg[55] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                                       | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000                      0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600             4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600                      7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080             4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500             28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500                      0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140             2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                                         A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140                      0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180             1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120             0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120                      0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140             1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140                      0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180             1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130             0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130                      0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180             0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180                      1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300             0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300                      1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160             0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160                      1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290             0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290                      1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170             0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170                      0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170             0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170                      0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110             0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110                      0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170             1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820             1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820                      1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250             0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_108/A1          OR2_X1        Fall  1.1900 0.0000 0.0250                      0.792385                                                  | 
|    SM/i_11/i_108/ZN          OR2_X1        Fall  1.2560 0.0660 0.0170             1.36742  7.6263   8.99372           4       100                    | 
|    SM/i_11/i_105/A1          NOR4_X1       Fall  1.2560 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_105/ZN          NOR4_X1       Rise  1.3380 0.0820 0.0720             0.601345 4.17264  4.77398           2       100                    | 
|    SM/i_11/i_104/A1          NAND2_X1      Rise  1.3380 0.0000 0.0720                      1.59903                                                   | 
|    SM/i_11/i_104/ZN          NAND2_X1      Fall  1.3690 0.0310 0.0240             0.872718 3.35827  4.23098           2       100                    | 
|    SM/i_11/i_103/A1          OR2_X1        Fall  1.3690 0.0000 0.0240                      0.792385                                                  | 
|    SM/i_11/i_103/ZN          OR2_X1        Fall  1.4350 0.0660 0.0170             1.35377  7.6263   8.98007           4       100                    | 
|    SM/i_11/i_100/A1          NOR4_X1       Fall  1.4350 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_100/ZN          NOR4_X1       Rise  1.5180 0.0830 0.0730             0.741099 4.17264  4.91374           2       100                    | 
|    SM/i_11/i_99/A1           NAND2_X1      Rise  1.5180 0.0000 0.0730                      1.59903                                                   | 
|    SM/i_11/i_99/ZN           NAND2_X1      Fall  1.5490 0.0310 0.0240             0.872775 3.35827  4.23104           2       100                    | 
|    SM/i_11/i_98/A1           OR2_X1        Fall  1.5490 0.0000 0.0240                      0.792385                                                  | 
|    SM/i_11/i_98/ZN           OR2_X1        Fall  1.6160 0.0670 0.0170             2.0406   7.6263   9.6669            4       100                    | 
|    SM/i_11/i_95/A1           NOR4_X1       Fall  1.6160 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_95/ZN           NOR4_X1       Rise  1.7000 0.0840 0.0740             0.848668 4.17264  5.02131           2       100                    | 
|    SM/i_11/i_94/A1           NAND2_X1      Rise  1.7000 0.0000 0.0740                      1.59903                                                   | 
|    SM/i_11/i_94/ZN           NAND2_X1      Fall  1.7310 0.0310 0.0240             0.780878 3.35827  4.13914           2       100                    | 
|    SM/i_11/i_93/A1           OR2_X1        Fall  1.7310 0.0000 0.0240                      0.792385                                                  | 
|    SM/i_11/i_93/ZN           OR2_X1        Fall  1.7940 0.0630 0.0150             1.53455  5.88949  7.42405           3       100                    | 
|    SM/i_11/i_91/A1           NOR3_X1       Fall  1.7940 0.0000 0.0150                      1.4005                                                    | 
|    SM/i_11/i_91/ZN           NOR3_X1       Rise  1.8610 0.0670 0.0550             1.47472  4.17264  5.64736           2       100                    | 
|    SM/i_11/i_90/A1           NAND2_X1      Rise  1.8610 0.0000 0.0550                      1.59903                                                   | 
|    SM/i_11/i_90/ZN           NAND2_X1      Fall  1.8920 0.0310 0.0210             0.711374 4.12592  4.8373            2       100                    | 
|    SM/i_11/i_89/A1           NOR2_X1       Fall  1.8920 0.0000 0.0210                      1.41309                                                   | 
|    SM/i_11/i_89/ZN           NOR2_X1       Rise  1.9370 0.0450 0.0310             0.766126 4.17264  4.93877           2       100                    | 
|    SM/i_11/i_88/A1           NAND2_X1      Rise  1.9370 0.0000 0.0310                      1.59903                                                   | 
|    SM/i_11/i_88/ZN           NAND2_X1      Fall  1.9650 0.0280 0.0170             0.566294 5.03256  5.59885           3       100                    | 
|    SM/i_11/i_87/A1           OR3_X1        Fall  1.9650 0.0000 0.0170                      0.775543                                                  | 
|    SM/i_11/i_87/ZN           OR3_X1        Fall  2.0420 0.0770 0.0180             1.08247  4.27641  5.35888           3       100                    | 
|    SM/i_11/i_86/A1           OR2_X1        Fall  2.0420 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_11/i_86/ZN           OR2_X1        Fall  2.0960 0.0540 0.0120             0.642453 3.35827  4.00072           2       100                    | 
|    SM/i_11/i_85/A1           OR2_X1        Fall  2.0960 0.0000 0.0120                      0.792385                                                  | 
|    SM/i_11/i_85/ZN           OR2_X1        Fall  2.1470 0.0510 0.0110             0.418695 3.35827  3.77696           2       100                    | 
|    SM/i_11/i_84/A1           OR2_X1        Fall  2.1470 0.0000 0.0110                      0.792385                                                  | 
|    SM/i_11/i_84/ZN           OR2_X1        Fall  2.2070 0.0600 0.0160             1.22546  7.6263   8.85175           4       100                    | 
|    SM/i_11/i_81/A1           NOR4_X1       Fall  2.2070 0.0000 0.0160                      1.34349                                                   | 
|    SM/i_11/i_81/ZN           NOR4_X1       Rise  2.2940 0.0870 0.0770             1.13301  4.17264  5.30564           2       100                    | 
|    SM/i_11/i_80/A1           NAND2_X1      Rise  2.2980 0.0040 0.0770    0.0040            1.59903                                                   | 
|    SM/i_11/i_80/ZN           NAND2_X1      Fall  2.3450 0.0470 0.0320             1.19821  7.6263   8.82451           4       100                    | 
|    SM/i_11/i_77/A1           NOR4_X1       Fall  2.3450 0.0000 0.0320                      1.34349                                                   | 
|    SM/i_11/i_77/ZN           NOR4_X1       Rise  2.4370 0.0920 0.0750             0.994086 4.17264  5.16673           2       100                    | 
|    SM/i_11/i_59/B            XNOR2_X1      Rise  2.4370 0.0000 0.0750                      2.57361                                                   | 
|    SM/i_11/i_59/ZN           XNOR2_X1      Fall  2.4720 0.0350 0.0250             0.554319 3.20216  3.75648           2       100                    | 
|    SM/i_11/p_0[55]                         Fall  2.4720 0.0000                                                                         A             | 
|    SM/i_1_284/B1             AOI222_X1     Fall  2.4720 0.0000 0.0250                      1.47422                                                   | 
|    SM/i_1_284/ZN             AOI222_X1     Rise  2.5590 0.0870 0.0540             0.773526 1.70023  2.47376           1       100                    | 
|    SM/i_1_283/A              INV_X1        Rise  2.5590 0.0000 0.0540                      1.70023                                                   | 
|    SM/i_1_283/ZN             INV_X1        Fall  2.5680 0.0090 0.0120             0.313347 1.14029  1.45364           1       100                    | 
|    SM/res_reg[55]/D          DFF_X1        Fall  2.5680 0.0000 0.0120                      1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/res_reg[55]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  1.94799  3.16354           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1040 0.1040 0.0560 4.31082  18.4098  22.7206           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1050 0.0010 0.0560          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1390 0.0340 0.0070 4.5169   2.49758  7.01448           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1390 0.0000 0.0070          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2100 0.0710 0.0470 28.5699  27.4061  55.976            32      100      F    K        | 
|    SM/res_reg[55]/CK         DFF_X1        Rise  0.2110 0.0010 0.0470          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2110 4.2110 | 
| library setup check                      | -0.0260 4.1850 | 
| data required time                       |  4.1850        | 
|                                          |                | 
| data required time                       |  4.1850        | 
| data arrival time                        | -2.5680        | 
| pessimism                                |  0.0050        | 
|                                          |                | 
| slack                                    |  1.6220        | 
-------------------------------------------------------------


 Timing Path to SM/result_reg[55]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/result_reg[55] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                                       | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000                      0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600             4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600                      7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080             4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500             28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500                      0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140             2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                                         A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140                      0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180             1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120             0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120                      0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140             1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140                      0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180             1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130             0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130                      0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180             0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180                      1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300             0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300                      1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160             0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160                      1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290             0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290                      1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170             0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170                      0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170             0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170                      0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110             0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110                      0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170             1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820             1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820                      1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250             0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_108/A1          OR2_X1        Fall  1.1900 0.0000 0.0250                      0.792385                                                  | 
|    SM/i_11/i_108/ZN          OR2_X1        Fall  1.2560 0.0660 0.0170             1.36742  7.6263   8.99372           4       100                    | 
|    SM/i_11/i_105/A1          NOR4_X1       Fall  1.2560 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_105/ZN          NOR4_X1       Rise  1.3380 0.0820 0.0720             0.601345 4.17264  4.77398           2       100                    | 
|    SM/i_11/i_104/A1          NAND2_X1      Rise  1.3380 0.0000 0.0720                      1.59903                                                   | 
|    SM/i_11/i_104/ZN          NAND2_X1      Fall  1.3690 0.0310 0.0240             0.872718 3.35827  4.23098           2       100                    | 
|    SM/i_11/i_103/A1          OR2_X1        Fall  1.3690 0.0000 0.0240                      0.792385                                                  | 
|    SM/i_11/i_103/ZN          OR2_X1        Fall  1.4350 0.0660 0.0170             1.35377  7.6263   8.98007           4       100                    | 
|    SM/i_11/i_100/A1          NOR4_X1       Fall  1.4350 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_100/ZN          NOR4_X1       Rise  1.5180 0.0830 0.0730             0.741099 4.17264  4.91374           2       100                    | 
|    SM/i_11/i_99/A1           NAND2_X1      Rise  1.5180 0.0000 0.0730                      1.59903                                                   | 
|    SM/i_11/i_99/ZN           NAND2_X1      Fall  1.5490 0.0310 0.0240             0.872775 3.35827  4.23104           2       100                    | 
|    SM/i_11/i_98/A1           OR2_X1        Fall  1.5490 0.0000 0.0240                      0.792385                                                  | 
|    SM/i_11/i_98/ZN           OR2_X1        Fall  1.6160 0.0670 0.0170             2.0406   7.6263   9.6669            4       100                    | 
|    SM/i_11/i_95/A1           NOR4_X1       Fall  1.6160 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_95/ZN           NOR4_X1       Rise  1.7000 0.0840 0.0740             0.848668 4.17264  5.02131           2       100                    | 
|    SM/i_11/i_94/A1           NAND2_X1      Rise  1.7000 0.0000 0.0740                      1.59903                                                   | 
|    SM/i_11/i_94/ZN           NAND2_X1      Fall  1.7310 0.0310 0.0240             0.780878 3.35827  4.13914           2       100                    | 
|    SM/i_11/i_93/A1           OR2_X1        Fall  1.7310 0.0000 0.0240                      0.792385                                                  | 
|    SM/i_11/i_93/ZN           OR2_X1        Fall  1.7940 0.0630 0.0150             1.53455  5.88949  7.42405           3       100                    | 
|    SM/i_11/i_91/A1           NOR3_X1       Fall  1.7940 0.0000 0.0150                      1.4005                                                    | 
|    SM/i_11/i_91/ZN           NOR3_X1       Rise  1.8610 0.0670 0.0550             1.47472  4.17264  5.64736           2       100                    | 
|    SM/i_11/i_90/A1           NAND2_X1      Rise  1.8610 0.0000 0.0550                      1.59903                                                   | 
|    SM/i_11/i_90/ZN           NAND2_X1      Fall  1.8920 0.0310 0.0210             0.711374 4.12592  4.8373            2       100                    | 
|    SM/i_11/i_89/A1           NOR2_X1       Fall  1.8920 0.0000 0.0210                      1.41309                                                   | 
|    SM/i_11/i_89/ZN           NOR2_X1       Rise  1.9370 0.0450 0.0310             0.766126 4.17264  4.93877           2       100                    | 
|    SM/i_11/i_88/A1           NAND2_X1      Rise  1.9370 0.0000 0.0310                      1.59903                                                   | 
|    SM/i_11/i_88/ZN           NAND2_X1      Fall  1.9650 0.0280 0.0170             0.566294 5.03256  5.59885           3       100                    | 
|    SM/i_11/i_87/A1           OR3_X1        Fall  1.9650 0.0000 0.0170                      0.775543                                                  | 
|    SM/i_11/i_87/ZN           OR3_X1        Fall  2.0420 0.0770 0.0180             1.08247  4.27641  5.35888           3       100                    | 
|    SM/i_11/i_86/A1           OR2_X1        Fall  2.0420 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_11/i_86/ZN           OR2_X1        Fall  2.0960 0.0540 0.0120             0.642453 3.35827  4.00072           2       100                    | 
|    SM/i_11/i_85/A1           OR2_X1        Fall  2.0960 0.0000 0.0120                      0.792385                                                  | 
|    SM/i_11/i_85/ZN           OR2_X1        Fall  2.1470 0.0510 0.0110             0.418695 3.35827  3.77696           2       100                    | 
|    SM/i_11/i_84/A1           OR2_X1        Fall  2.1470 0.0000 0.0110                      0.792385                                                  | 
|    SM/i_11/i_84/ZN           OR2_X1        Fall  2.2070 0.0600 0.0160             1.22546  7.6263   8.85175           4       100                    | 
|    SM/i_11/i_81/A1           NOR4_X1       Fall  2.2070 0.0000 0.0160                      1.34349                                                   | 
|    SM/i_11/i_81/ZN           NOR4_X1       Rise  2.2940 0.0870 0.0770             1.13301  4.17264  5.30564           2       100                    | 
|    SM/i_11/i_80/A1           NAND2_X1      Rise  2.2980 0.0040 0.0770    0.0040            1.59903                                                   | 
|    SM/i_11/i_80/ZN           NAND2_X1      Fall  2.3450 0.0470 0.0320             1.19821  7.6263   8.82451           4       100                    | 
|    SM/i_11/i_77/A1           NOR4_X1       Fall  2.3450 0.0000 0.0320                      1.34349                                                   | 
|    SM/i_11/i_77/ZN           NOR4_X1       Rise  2.4370 0.0920 0.0750             0.994086 4.17264  5.16673           2       100                    | 
|    SM/i_11/i_59/B            XNOR2_X1      Rise  2.4370 0.0000 0.0750                      2.57361                                                   | 
|    SM/i_11/i_59/ZN           XNOR2_X1      Rise  2.4930 0.0560 0.0280             0.554319 3.20216  3.75648           2       100                    | 
|    SM/i_11/p_0[55]                         Rise  2.4930 0.0000                                                                         A             | 
|    SM/i_1_115/B2             AOI22_X1      Rise  2.4930 0.0000 0.0280                      1.62303                                                   | 
|    SM/i_1_115/ZN             AOI22_X1      Fall  2.5190 0.0260 0.0280             0.220987 1.70023  1.92122           1       100                    | 
|    SM/i_1_114/A              INV_X1        Fall  2.5190 0.0000 0.0280                      1.54936                                                   | 
|    SM/i_1_114/ZN             INV_X1        Rise  2.5400 0.0210 0.0120             0.945822 1.14029  2.08611           1       100                    | 
|    SM/result_reg[55]/D       DFF_X1        Rise  2.5400 0.0000 0.0120                      1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/result_reg[55]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
|    SM/result_reg[55]/CK        DFF_X1        Rise  0.2030  0.0100 0.0880                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2030 4.2030 | 
| library setup check                      | -0.0310 4.1720 | 
| data required time                       |  4.1720        | 
|                                          |                | 
| data required time                       |  4.1720        | 
| data arrival time                        | -2.5400        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.6320        | 
-------------------------------------------------------------


 Timing Path to SM/res_reg[54]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/res_reg[54] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                                       | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000                      0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600             4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600                      7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080             4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500             28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500                      0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140             2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                                         A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140                      0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180             1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120             0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120                      0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140             1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140                      0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180             1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130             0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130                      0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180             0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180                      1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300             0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300                      1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160             0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160                      1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290             0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290                      1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170             0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170                      0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170             0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170                      0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110             0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110                      0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170             1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820             1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820                      1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250             0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_108/A1          OR2_X1        Fall  1.1900 0.0000 0.0250                      0.792385                                                  | 
|    SM/i_11/i_108/ZN          OR2_X1        Fall  1.2560 0.0660 0.0170             1.36742  7.6263   8.99372           4       100                    | 
|    SM/i_11/i_105/A1          NOR4_X1       Fall  1.2560 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_105/ZN          NOR4_X1       Rise  1.3380 0.0820 0.0720             0.601345 4.17264  4.77398           2       100                    | 
|    SM/i_11/i_104/A1          NAND2_X1      Rise  1.3380 0.0000 0.0720                      1.59903                                                   | 
|    SM/i_11/i_104/ZN          NAND2_X1      Fall  1.3690 0.0310 0.0240             0.872718 3.35827  4.23098           2       100                    | 
|    SM/i_11/i_103/A1          OR2_X1        Fall  1.3690 0.0000 0.0240                      0.792385                                                  | 
|    SM/i_11/i_103/ZN          OR2_X1        Fall  1.4350 0.0660 0.0170             1.35377  7.6263   8.98007           4       100                    | 
|    SM/i_11/i_100/A1          NOR4_X1       Fall  1.4350 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_100/ZN          NOR4_X1       Rise  1.5180 0.0830 0.0730             0.741099 4.17264  4.91374           2       100                    | 
|    SM/i_11/i_99/A1           NAND2_X1      Rise  1.5180 0.0000 0.0730                      1.59903                                                   | 
|    SM/i_11/i_99/ZN           NAND2_X1      Fall  1.5490 0.0310 0.0240             0.872775 3.35827  4.23104           2       100                    | 
|    SM/i_11/i_98/A1           OR2_X1        Fall  1.5490 0.0000 0.0240                      0.792385                                                  | 
|    SM/i_11/i_98/ZN           OR2_X1        Fall  1.6160 0.0670 0.0170             2.0406   7.6263   9.6669            4       100                    | 
|    SM/i_11/i_95/A1           NOR4_X1       Fall  1.6160 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_95/ZN           NOR4_X1       Rise  1.7000 0.0840 0.0740             0.848668 4.17264  5.02131           2       100                    | 
|    SM/i_11/i_94/A1           NAND2_X1      Rise  1.7000 0.0000 0.0740                      1.59903                                                   | 
|    SM/i_11/i_94/ZN           NAND2_X1      Fall  1.7310 0.0310 0.0240             0.780878 3.35827  4.13914           2       100                    | 
|    SM/i_11/i_93/A1           OR2_X1        Fall  1.7310 0.0000 0.0240                      0.792385                                                  | 
|    SM/i_11/i_93/ZN           OR2_X1        Fall  1.7940 0.0630 0.0150             1.53455  5.88949  7.42405           3       100                    | 
|    SM/i_11/i_91/A1           NOR3_X1       Fall  1.7940 0.0000 0.0150                      1.4005                                                    | 
|    SM/i_11/i_91/ZN           NOR3_X1       Rise  1.8610 0.0670 0.0550             1.47472  4.17264  5.64736           2       100                    | 
|    SM/i_11/i_90/A1           NAND2_X1      Rise  1.8610 0.0000 0.0550                      1.59903                                                   | 
|    SM/i_11/i_90/ZN           NAND2_X1      Fall  1.8920 0.0310 0.0210             0.711374 4.12592  4.8373            2       100                    | 
|    SM/i_11/i_89/A1           NOR2_X1       Fall  1.8920 0.0000 0.0210                      1.41309                                                   | 
|    SM/i_11/i_89/ZN           NOR2_X1       Rise  1.9370 0.0450 0.0310             0.766126 4.17264  4.93877           2       100                    | 
|    SM/i_11/i_88/A1           NAND2_X1      Rise  1.9370 0.0000 0.0310                      1.59903                                                   | 
|    SM/i_11/i_88/ZN           NAND2_X1      Fall  1.9650 0.0280 0.0170             0.566294 5.03256  5.59885           3       100                    | 
|    SM/i_11/i_87/A1           OR3_X1        Fall  1.9650 0.0000 0.0170                      0.775543                                                  | 
|    SM/i_11/i_87/ZN           OR3_X1        Fall  2.0420 0.0770 0.0180             1.08247  4.27641  5.35888           3       100                    | 
|    SM/i_11/i_86/A1           OR2_X1        Fall  2.0420 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_11/i_86/ZN           OR2_X1        Fall  2.0960 0.0540 0.0120             0.642453 3.35827  4.00072           2       100                    | 
|    SM/i_11/i_85/A1           OR2_X1        Fall  2.0960 0.0000 0.0120                      0.792385                                                  | 
|    SM/i_11/i_85/ZN           OR2_X1        Fall  2.1470 0.0510 0.0110             0.418695 3.35827  3.77696           2       100                    | 
|    SM/i_11/i_84/A1           OR2_X1        Fall  2.1470 0.0000 0.0110                      0.792385                                                  | 
|    SM/i_11/i_84/ZN           OR2_X1        Fall  2.2070 0.0600 0.0160             1.22546  7.6263   8.85175           4       100                    | 
|    SM/i_11/i_81/A1           NOR4_X1       Fall  2.2070 0.0000 0.0160                      1.34349                                                   | 
|    SM/i_11/i_81/ZN           NOR4_X1       Rise  2.2940 0.0870 0.0770             1.13301  4.17264  5.30564           2       100                    | 
|    SM/i_11/i_80/A1           NAND2_X1      Rise  2.2980 0.0040 0.0770    0.0040            1.59903                                                   | 
|    SM/i_11/i_80/ZN           NAND2_X1      Fall  2.3450 0.0470 0.0320             1.19821  7.6263   8.82451           4       100                    | 
|    SM/i_11/i_78/A1           NOR3_X1       Fall  2.3450 0.0000 0.0320                      1.4005                                                    | 
|    SM/i_11/i_78/ZN           NOR3_X1       Rise  2.3990 0.0540 0.0360             0.410688 2.57361  2.9843            1       100                    | 
|    SM/i_11/i_58/B            XNOR2_X1      Rise  2.3990 0.0000 0.0360                      2.57361                                                   | 
|    SM/i_11/i_58/ZN           XNOR2_X1      Fall  2.4280 0.0290 0.0170             0.456209 3.20216  3.65837           2       100                    | 
|    SM/i_11/p_0[54]                         Fall  2.4280 0.0000                                                                         A             | 
|    SM/i_1_282/B1             AOI222_X1     Fall  2.4280 0.0000 0.0170                      1.47422                                                   | 
|    SM/i_1_282/ZN             AOI222_X1     Rise  2.5130 0.0850 0.0540             0.819539 1.70023  2.51977           1       100                    | 
|    SM/i_1_281/A              INV_X1        Rise  2.5130 0.0000 0.0540                      1.70023                                                   | 
|    SM/i_1_281/ZN             INV_X1        Fall  2.5210 0.0080 0.0120             0.137807 1.14029  1.2781            1       100                    | 
|    SM/res_reg[54]/D          DFF_X1        Fall  2.5210 0.0000 0.0120                      1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/res_reg[54]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  1.94799  3.16354           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1040 0.1040 0.0560 4.31082  18.4098  22.7206           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1050 0.0010 0.0560          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1390 0.0340 0.0070 4.5169   2.49758  7.01448           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1390 0.0000 0.0070          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2100 0.0710 0.0470 28.5699  27.4061  55.976            32      100      F    K        | 
|    SM/res_reg[54]/CK         DFF_X1        Rise  0.2120 0.0020 0.0470          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2120 4.2120 | 
| library setup check                      | -0.0260 4.1860 | 
| data required time                       |  4.1860        | 
|                                          |                | 
| data required time                       |  4.1860        | 
| data arrival time                        | -2.5210        | 
| pessimism                                |  0.0050        | 
|                                          |                | 
| slack                                    |  1.6700        | 
-------------------------------------------------------------


 Timing Path to SM/result_reg[54]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/result_reg[54] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                                       | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000                      0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600             4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600                      7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080             4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500             28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500                      0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140             2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                                         A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140                      0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180             1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120             0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120                      0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140             1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140                      0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180             1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130             0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130                      0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180             0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180                      1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300             0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300                      1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160             0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160                      1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290             0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290                      1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170             0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170                      0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170             0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170                      0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110             0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110                      0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170             1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820             1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820                      1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250             0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_108/A1          OR2_X1        Fall  1.1900 0.0000 0.0250                      0.792385                                                  | 
|    SM/i_11/i_108/ZN          OR2_X1        Fall  1.2560 0.0660 0.0170             1.36742  7.6263   8.99372           4       100                    | 
|    SM/i_11/i_105/A1          NOR4_X1       Fall  1.2560 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_105/ZN          NOR4_X1       Rise  1.3380 0.0820 0.0720             0.601345 4.17264  4.77398           2       100                    | 
|    SM/i_11/i_104/A1          NAND2_X1      Rise  1.3380 0.0000 0.0720                      1.59903                                                   | 
|    SM/i_11/i_104/ZN          NAND2_X1      Fall  1.3690 0.0310 0.0240             0.872718 3.35827  4.23098           2       100                    | 
|    SM/i_11/i_103/A1          OR2_X1        Fall  1.3690 0.0000 0.0240                      0.792385                                                  | 
|    SM/i_11/i_103/ZN          OR2_X1        Fall  1.4350 0.0660 0.0170             1.35377  7.6263   8.98007           4       100                    | 
|    SM/i_11/i_100/A1          NOR4_X1       Fall  1.4350 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_100/ZN          NOR4_X1       Rise  1.5180 0.0830 0.0730             0.741099 4.17264  4.91374           2       100                    | 
|    SM/i_11/i_99/A1           NAND2_X1      Rise  1.5180 0.0000 0.0730                      1.59903                                                   | 
|    SM/i_11/i_99/ZN           NAND2_X1      Fall  1.5490 0.0310 0.0240             0.872775 3.35827  4.23104           2       100                    | 
|    SM/i_11/i_98/A1           OR2_X1        Fall  1.5490 0.0000 0.0240                      0.792385                                                  | 
|    SM/i_11/i_98/ZN           OR2_X1        Fall  1.6160 0.0670 0.0170             2.0406   7.6263   9.6669            4       100                    | 
|    SM/i_11/i_95/A1           NOR4_X1       Fall  1.6160 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_95/ZN           NOR4_X1       Rise  1.7000 0.0840 0.0740             0.848668 4.17264  5.02131           2       100                    | 
|    SM/i_11/i_94/A1           NAND2_X1      Rise  1.7000 0.0000 0.0740                      1.59903                                                   | 
|    SM/i_11/i_94/ZN           NAND2_X1      Fall  1.7310 0.0310 0.0240             0.780878 3.35827  4.13914           2       100                    | 
|    SM/i_11/i_93/A1           OR2_X1        Fall  1.7310 0.0000 0.0240                      0.792385                                                  | 
|    SM/i_11/i_93/ZN           OR2_X1        Fall  1.7940 0.0630 0.0150             1.53455  5.88949  7.42405           3       100                    | 
|    SM/i_11/i_91/A1           NOR3_X1       Fall  1.7940 0.0000 0.0150                      1.4005                                                    | 
|    SM/i_11/i_91/ZN           NOR3_X1       Rise  1.8610 0.0670 0.0550             1.47472  4.17264  5.64736           2       100                    | 
|    SM/i_11/i_90/A1           NAND2_X1      Rise  1.8610 0.0000 0.0550                      1.59903                                                   | 
|    SM/i_11/i_90/ZN           NAND2_X1      Fall  1.8920 0.0310 0.0210             0.711374 4.12592  4.8373            2       100                    | 
|    SM/i_11/i_89/A1           NOR2_X1       Fall  1.8920 0.0000 0.0210                      1.41309                                                   | 
|    SM/i_11/i_89/ZN           NOR2_X1       Rise  1.9370 0.0450 0.0310             0.766126 4.17264  4.93877           2       100                    | 
|    SM/i_11/i_88/A1           NAND2_X1      Rise  1.9370 0.0000 0.0310                      1.59903                                                   | 
|    SM/i_11/i_88/ZN           NAND2_X1      Fall  1.9650 0.0280 0.0170             0.566294 5.03256  5.59885           3       100                    | 
|    SM/i_11/i_87/A1           OR3_X1        Fall  1.9650 0.0000 0.0170                      0.775543                                                  | 
|    SM/i_11/i_87/ZN           OR3_X1        Fall  2.0420 0.0770 0.0180             1.08247  4.27641  5.35888           3       100                    | 
|    SM/i_11/i_86/A1           OR2_X1        Fall  2.0420 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_11/i_86/ZN           OR2_X1        Fall  2.0960 0.0540 0.0120             0.642453 3.35827  4.00072           2       100                    | 
|    SM/i_11/i_85/A1           OR2_X1        Fall  2.0960 0.0000 0.0120                      0.792385                                                  | 
|    SM/i_11/i_85/ZN           OR2_X1        Fall  2.1470 0.0510 0.0110             0.418695 3.35827  3.77696           2       100                    | 
|    SM/i_11/i_84/A1           OR2_X1        Fall  2.1470 0.0000 0.0110                      0.792385                                                  | 
|    SM/i_11/i_84/ZN           OR2_X1        Fall  2.2070 0.0600 0.0160             1.22546  7.6263   8.85175           4       100                    | 
|    SM/i_11/i_81/A1           NOR4_X1       Fall  2.2070 0.0000 0.0160                      1.34349                                                   | 
|    SM/i_11/i_81/ZN           NOR4_X1       Rise  2.2940 0.0870 0.0770             1.13301  4.17264  5.30564           2       100                    | 
|    SM/i_11/i_80/A1           NAND2_X1      Rise  2.2980 0.0040 0.0770    0.0040            1.59903                                                   | 
|    SM/i_11/i_80/ZN           NAND2_X1      Fall  2.3450 0.0470 0.0320             1.19821  7.6263   8.82451           4       100                    | 
|    SM/i_11/i_78/A1           NOR3_X1       Fall  2.3450 0.0000 0.0320                      1.4005                                                    | 
|    SM/i_11/i_78/ZN           NOR3_X1       Rise  2.3990 0.0540 0.0360             0.410688 2.57361  2.9843            1       100                    | 
|    SM/i_11/i_58/B            XNOR2_X1      Rise  2.3990 0.0000 0.0360                      2.57361                                                   | 
|    SM/i_11/i_58/ZN           XNOR2_X1      Rise  2.4490 0.0500 0.0280             0.456209 3.20216  3.65837           2       100                    | 
|    SM/i_11/p_0[54]                         Rise  2.4490 0.0000                                                                         A             | 
|    SM/i_1_113/B2             AOI22_X1      Rise  2.4490 0.0000 0.0280                      1.62303                                                   | 
|    SM/i_1_113/ZN             AOI22_X1      Fall  2.4750 0.0260 0.0280             0.521775 1.70023  2.222             1       100                    | 
|    SM/i_1_112/A              INV_X1        Fall  2.4750 0.0000 0.0280                      1.54936                                                   | 
|    SM/i_1_112/ZN             INV_X1        Rise  2.4940 0.0190 0.0100             0.317184 1.14029  1.45747           1       100                    | 
|    SM/result_reg[54]/D       DFF_X1        Rise  2.4940 0.0000 0.0100                      1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/result_reg[54]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
|    SM/result_reg[54]/CK        DFF_X1        Rise  0.2030  0.0100 0.0880                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2030 4.2030 | 
| library setup check                      | -0.0300 4.1730 | 
| data required time                       |  4.1730        | 
|                                          |                | 
| data required time                       |  4.1730        | 
| data arrival time                        | -2.4940        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.6790        | 
-------------------------------------------------------------


 Timing Path to SM/res_reg[52]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/res_reg[52] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                                       | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000                      0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600             4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600                      7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080             4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500             28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500                      0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140             2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                                         A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140                      0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180             1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120             0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120                      0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140             1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140                      0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180             1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130             0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130                      0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180             0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180                      1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300             0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300                      1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160             0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160                      1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290             0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290                      1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170             0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170                      0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170             0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170                      0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110             0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110                      0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170             1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820             1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820                      1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250             0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_108/A1          OR2_X1        Fall  1.1900 0.0000 0.0250                      0.792385                                                  | 
|    SM/i_11/i_108/ZN          OR2_X1        Fall  1.2560 0.0660 0.0170             1.36742  7.6263   8.99372           4       100                    | 
|    SM/i_11/i_105/A1          NOR4_X1       Fall  1.2560 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_105/ZN          NOR4_X1       Rise  1.3380 0.0820 0.0720             0.601345 4.17264  4.77398           2       100                    | 
|    SM/i_11/i_104/A1          NAND2_X1      Rise  1.3380 0.0000 0.0720                      1.59903                                                   | 
|    SM/i_11/i_104/ZN          NAND2_X1      Fall  1.3690 0.0310 0.0240             0.872718 3.35827  4.23098           2       100                    | 
|    SM/i_11/i_103/A1          OR2_X1        Fall  1.3690 0.0000 0.0240                      0.792385                                                  | 
|    SM/i_11/i_103/ZN          OR2_X1        Fall  1.4350 0.0660 0.0170             1.35377  7.6263   8.98007           4       100                    | 
|    SM/i_11/i_100/A1          NOR4_X1       Fall  1.4350 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_100/ZN          NOR4_X1       Rise  1.5180 0.0830 0.0730             0.741099 4.17264  4.91374           2       100                    | 
|    SM/i_11/i_99/A1           NAND2_X1      Rise  1.5180 0.0000 0.0730                      1.59903                                                   | 
|    SM/i_11/i_99/ZN           NAND2_X1      Fall  1.5490 0.0310 0.0240             0.872775 3.35827  4.23104           2       100                    | 
|    SM/i_11/i_98/A1           OR2_X1        Fall  1.5490 0.0000 0.0240                      0.792385                                                  | 
|    SM/i_11/i_98/ZN           OR2_X1        Fall  1.6160 0.0670 0.0170             2.0406   7.6263   9.6669            4       100                    | 
|    SM/i_11/i_95/A1           NOR4_X1       Fall  1.6160 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_95/ZN           NOR4_X1       Rise  1.7000 0.0840 0.0740             0.848668 4.17264  5.02131           2       100                    | 
|    SM/i_11/i_94/A1           NAND2_X1      Rise  1.7000 0.0000 0.0740                      1.59903                                                   | 
|    SM/i_11/i_94/ZN           NAND2_X1      Fall  1.7310 0.0310 0.0240             0.780878 3.35827  4.13914           2       100                    | 
|    SM/i_11/i_93/A1           OR2_X1        Fall  1.7310 0.0000 0.0240                      0.792385                                                  | 
|    SM/i_11/i_93/ZN           OR2_X1        Fall  1.7940 0.0630 0.0150             1.53455  5.88949  7.42405           3       100                    | 
|    SM/i_11/i_91/A1           NOR3_X1       Fall  1.7940 0.0000 0.0150                      1.4005                                                    | 
|    SM/i_11/i_91/ZN           NOR3_X1       Rise  1.8610 0.0670 0.0550             1.47472  4.17264  5.64736           2       100                    | 
|    SM/i_11/i_90/A1           NAND2_X1      Rise  1.8610 0.0000 0.0550                      1.59903                                                   | 
|    SM/i_11/i_90/ZN           NAND2_X1      Fall  1.8920 0.0310 0.0210             0.711374 4.12592  4.8373            2       100                    | 
|    SM/i_11/i_89/A1           NOR2_X1       Fall  1.8920 0.0000 0.0210                      1.41309                                                   | 
|    SM/i_11/i_89/ZN           NOR2_X1       Rise  1.9370 0.0450 0.0310             0.766126 4.17264  4.93877           2       100                    | 
|    SM/i_11/i_88/A1           NAND2_X1      Rise  1.9370 0.0000 0.0310                      1.59903                                                   | 
|    SM/i_11/i_88/ZN           NAND2_X1      Fall  1.9650 0.0280 0.0170             0.566294 5.03256  5.59885           3       100                    | 
|    SM/i_11/i_87/A1           OR3_X1        Fall  1.9650 0.0000 0.0170                      0.775543                                                  | 
|    SM/i_11/i_87/ZN           OR3_X1        Fall  2.0420 0.0770 0.0180             1.08247  4.27641  5.35888           3       100                    | 
|    SM/i_11/i_86/A1           OR2_X1        Fall  2.0420 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_11/i_86/ZN           OR2_X1        Fall  2.0960 0.0540 0.0120             0.642453 3.35827  4.00072           2       100                    | 
|    SM/i_11/i_85/A1           OR2_X1        Fall  2.0960 0.0000 0.0120                      0.792385                                                  | 
|    SM/i_11/i_85/ZN           OR2_X1        Fall  2.1470 0.0510 0.0110             0.418695 3.35827  3.77696           2       100                    | 
|    SM/i_11/i_84/A1           OR2_X1        Fall  2.1470 0.0000 0.0110                      0.792385                                                  | 
|    SM/i_11/i_84/ZN           OR2_X1        Fall  2.2070 0.0600 0.0160             1.22546  7.6263   8.85175           4       100                    | 
|    SM/i_11/i_81/A1           NOR4_X1       Fall  2.2070 0.0000 0.0160                      1.34349                                                   | 
|    SM/i_11/i_81/ZN           NOR4_X1       Rise  2.2940 0.0870 0.0770             1.13301  4.17264  5.30564           2       100                    | 
|    SM/i_11/i_80/A1           NAND2_X1      Rise  2.2980 0.0040 0.0770    0.0040            1.59903                                                   | 
|    SM/i_11/i_80/ZN           NAND2_X1      Fall  2.3450 0.0470 0.0320             1.19821  7.6263   8.82451           4       100                    | 
|    SM/i_11/i_56/B            XOR2_X1       Fall  2.3450 0.0000 0.0320                      2.41145                                                   | 
|    SM/i_11/i_56/Z            XOR2_X1       Fall  2.4130 0.0680 0.0150             0.572405 3.20216  3.77457           2       100                    | 
|    SM/i_11/p_0[52]                         Fall  2.4130 0.0000                                                                         A             | 
|    SM/i_1_278/B1             AOI222_X1     Fall  2.4130 0.0000 0.0150                      1.47422                                                   | 
|    SM/i_1_278/ZN             AOI222_X1     Rise  2.4920 0.0790 0.0500             0.209071 1.70023  1.9093            1       100                    | 
|    SM/i_1_277/A              INV_X1        Rise  2.4920 0.0000 0.0500                      1.70023                                                   | 
|    SM/i_1_277/ZN             INV_X1        Fall  2.5020 0.0100 0.0120             0.532083 1.14029  1.67237           1       100                    | 
|    SM/res_reg[52]/D          DFF_X1        Fall  2.5020 0.0000 0.0120                      1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/res_reg[52]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  1.94799  3.16354           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1040 0.1040 0.0560 4.31082  18.4098  22.7206           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1050 0.0010 0.0560          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1390 0.0340 0.0070 4.5169   2.49758  7.01448           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1390 0.0000 0.0070          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2100 0.0710 0.0470 28.5699  27.4061  55.976            32      100      F    K        | 
|    SM/res_reg[52]/CK         DFF_X1        Rise  0.2120 0.0020 0.0470          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2120 4.2120 | 
| library setup check                      | -0.0260 4.1860 | 
| data required time                       |  4.1860        | 
|                                          |                | 
| data required time                       |  4.1860        | 
| data arrival time                        | -2.5020        | 
| pessimism                                |  0.0050        | 
|                                          |                | 
| slack                                    |  1.6890        | 
-------------------------------------------------------------


 Timing Path to SM/res_reg[53]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/res_reg[53] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                                       | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000                      0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600             4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600                      7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080             4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500             28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500                      0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140             2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                                         A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140                      0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180             1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120             0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120                      0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140             1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140                      0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180             1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130             0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130                      0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180             0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180                      1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300             0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300                      1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160             0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160                      1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290             0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290                      1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170             0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170                      0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170             0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170                      0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110             0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110                      0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170             1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820             1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820                      1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250             0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_108/A1          OR2_X1        Fall  1.1900 0.0000 0.0250                      0.792385                                                  | 
|    SM/i_11/i_108/ZN          OR2_X1        Fall  1.2560 0.0660 0.0170             1.36742  7.6263   8.99372           4       100                    | 
|    SM/i_11/i_105/A1          NOR4_X1       Fall  1.2560 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_105/ZN          NOR4_X1       Rise  1.3380 0.0820 0.0720             0.601345 4.17264  4.77398           2       100                    | 
|    SM/i_11/i_104/A1          NAND2_X1      Rise  1.3380 0.0000 0.0720                      1.59903                                                   | 
|    SM/i_11/i_104/ZN          NAND2_X1      Fall  1.3690 0.0310 0.0240             0.872718 3.35827  4.23098           2       100                    | 
|    SM/i_11/i_103/A1          OR2_X1        Fall  1.3690 0.0000 0.0240                      0.792385                                                  | 
|    SM/i_11/i_103/ZN          OR2_X1        Fall  1.4350 0.0660 0.0170             1.35377  7.6263   8.98007           4       100                    | 
|    SM/i_11/i_100/A1          NOR4_X1       Fall  1.4350 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_100/ZN          NOR4_X1       Rise  1.5180 0.0830 0.0730             0.741099 4.17264  4.91374           2       100                    | 
|    SM/i_11/i_99/A1           NAND2_X1      Rise  1.5180 0.0000 0.0730                      1.59903                                                   | 
|    SM/i_11/i_99/ZN           NAND2_X1      Fall  1.5490 0.0310 0.0240             0.872775 3.35827  4.23104           2       100                    | 
|    SM/i_11/i_98/A1           OR2_X1        Fall  1.5490 0.0000 0.0240                      0.792385                                                  | 
|    SM/i_11/i_98/ZN           OR2_X1        Fall  1.6160 0.0670 0.0170             2.0406   7.6263   9.6669            4       100                    | 
|    SM/i_11/i_95/A1           NOR4_X1       Fall  1.6160 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_95/ZN           NOR4_X1       Rise  1.7000 0.0840 0.0740             0.848668 4.17264  5.02131           2       100                    | 
|    SM/i_11/i_94/A1           NAND2_X1      Rise  1.7000 0.0000 0.0740                      1.59903                                                   | 
|    SM/i_11/i_94/ZN           NAND2_X1      Fall  1.7310 0.0310 0.0240             0.780878 3.35827  4.13914           2       100                    | 
|    SM/i_11/i_93/A1           OR2_X1        Fall  1.7310 0.0000 0.0240                      0.792385                                                  | 
|    SM/i_11/i_93/ZN           OR2_X1        Fall  1.7940 0.0630 0.0150             1.53455  5.88949  7.42405           3       100                    | 
|    SM/i_11/i_91/A1           NOR3_X1       Fall  1.7940 0.0000 0.0150                      1.4005                                                    | 
|    SM/i_11/i_91/ZN           NOR3_X1       Rise  1.8610 0.0670 0.0550             1.47472  4.17264  5.64736           2       100                    | 
|    SM/i_11/i_90/A1           NAND2_X1      Rise  1.8610 0.0000 0.0550                      1.59903                                                   | 
|    SM/i_11/i_90/ZN           NAND2_X1      Fall  1.8920 0.0310 0.0210             0.711374 4.12592  4.8373            2       100                    | 
|    SM/i_11/i_89/A1           NOR2_X1       Fall  1.8920 0.0000 0.0210                      1.41309                                                   | 
|    SM/i_11/i_89/ZN           NOR2_X1       Rise  1.9370 0.0450 0.0310             0.766126 4.17264  4.93877           2       100                    | 
|    SM/i_11/i_88/A1           NAND2_X1      Rise  1.9370 0.0000 0.0310                      1.59903                                                   | 
|    SM/i_11/i_88/ZN           NAND2_X1      Fall  1.9650 0.0280 0.0170             0.566294 5.03256  5.59885           3       100                    | 
|    SM/i_11/i_87/A1           OR3_X1        Fall  1.9650 0.0000 0.0170                      0.775543                                                  | 
|    SM/i_11/i_87/ZN           OR3_X1        Fall  2.0420 0.0770 0.0180             1.08247  4.27641  5.35888           3       100                    | 
|    SM/i_11/i_86/A1           OR2_X1        Fall  2.0420 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_11/i_86/ZN           OR2_X1        Fall  2.0960 0.0540 0.0120             0.642453 3.35827  4.00072           2       100                    | 
|    SM/i_11/i_85/A1           OR2_X1        Fall  2.0960 0.0000 0.0120                      0.792385                                                  | 
|    SM/i_11/i_85/ZN           OR2_X1        Fall  2.1470 0.0510 0.0110             0.418695 3.35827  3.77696           2       100                    | 
|    SM/i_11/i_84/A1           OR2_X1        Fall  2.1470 0.0000 0.0110                      0.792385                                                  | 
|    SM/i_11/i_84/ZN           OR2_X1        Fall  2.2070 0.0600 0.0160             1.22546  7.6263   8.85175           4       100                    | 
|    SM/i_11/i_81/A1           NOR4_X1       Fall  2.2070 0.0000 0.0160                      1.34349                                                   | 
|    SM/i_11/i_81/ZN           NOR4_X1       Rise  2.2940 0.0870 0.0770             1.13301  4.17264  5.30564           2       100                    | 
|    SM/i_11/i_80/A1           NAND2_X1      Rise  2.2980 0.0040 0.0770    0.0040            1.59903                                                   | 
|    SM/i_11/i_80/ZN           NAND2_X1      Fall  2.3450 0.0470 0.0320             1.19821  7.6263   8.82451           4       100                    | 
|    SM/i_11/i_79/A1           NOR2_X1       Fall  2.3450 0.0000 0.0320                      1.41309                                                   | 
|    SM/i_11/i_79/ZN           NOR2_X1       Rise  2.3850 0.0400 0.0230             0.352769 2.57361  2.92638           1       100                    | 
|    SM/i_11/i_57/B            XNOR2_X1      Rise  2.3850 0.0000 0.0230                      2.57361                                                   | 
|    SM/i_11/i_57/ZN           XNOR2_X1      Fall  2.4110 0.0260 0.0150             0.890784 3.20216  4.09294           2       100                    | 
|    SM/i_11/p_0[53]                         Fall  2.4110 0.0000                                                                         A             | 
|    SM/i_1_280/B1             AOI222_X1     Fall  2.4110 0.0000 0.0150                      1.47422                                                   | 
|    SM/i_1_280/ZN             AOI222_X1     Rise  2.4930 0.0820 0.0530             0.59802  1.70023  2.29825           1       100                    | 
|    SM/i_1_279/A              INV_X1        Rise  2.4930 0.0000 0.0530                      1.70023                                                   | 
|    SM/i_1_279/ZN             INV_X1        Fall  2.5010 0.0080 0.0110             0.163536 1.14029  1.30383           1       100                    | 
|    SM/res_reg[53]/D          DFF_X1        Fall  2.5010 0.0000 0.0110                      1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/res_reg[53]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  1.94799  3.16354           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1040 0.1040 0.0560 4.31082  18.4098  22.7206           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1050 0.0010 0.0560          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1390 0.0340 0.0070 4.5169   2.49758  7.01448           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1390 0.0000 0.0070          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2100 0.0710 0.0470 28.5699  27.4061  55.976            32      100      F    K        | 
|    SM/res_reg[53]/CK         DFF_X1        Rise  0.2120 0.0020 0.0470          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2120 4.2120 | 
| library setup check                      | -0.0260 4.1860 | 
| data required time                       |  4.1860        | 
|                                          |                | 
| data required time                       |  4.1860        | 
| data arrival time                        | -2.5010        | 
| pessimism                                |  0.0050        | 
|                                          |                | 
| slack                                    |  1.6900        | 
-------------------------------------------------------------


 Timing Path to SM/result_reg[53]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/result_reg[53] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                                       | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000                      0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600             4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600                      7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080             4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500             28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500                      0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140             2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                                         A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140                      0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180             1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120             0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120                      0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140             1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140                      0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180             1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130             0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130                      0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180             0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180                      1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300             0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300                      1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160             0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160                      1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290             0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290                      1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170             0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170                      0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170             0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170                      0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110             0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110                      0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170             1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820             1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820                      1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250             0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_108/A1          OR2_X1        Fall  1.1900 0.0000 0.0250                      0.792385                                                  | 
|    SM/i_11/i_108/ZN          OR2_X1        Fall  1.2560 0.0660 0.0170             1.36742  7.6263   8.99372           4       100                    | 
|    SM/i_11/i_105/A1          NOR4_X1       Fall  1.2560 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_105/ZN          NOR4_X1       Rise  1.3380 0.0820 0.0720             0.601345 4.17264  4.77398           2       100                    | 
|    SM/i_11/i_104/A1          NAND2_X1      Rise  1.3380 0.0000 0.0720                      1.59903                                                   | 
|    SM/i_11/i_104/ZN          NAND2_X1      Fall  1.3690 0.0310 0.0240             0.872718 3.35827  4.23098           2       100                    | 
|    SM/i_11/i_103/A1          OR2_X1        Fall  1.3690 0.0000 0.0240                      0.792385                                                  | 
|    SM/i_11/i_103/ZN          OR2_X1        Fall  1.4350 0.0660 0.0170             1.35377  7.6263   8.98007           4       100                    | 
|    SM/i_11/i_100/A1          NOR4_X1       Fall  1.4350 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_100/ZN          NOR4_X1       Rise  1.5180 0.0830 0.0730             0.741099 4.17264  4.91374           2       100                    | 
|    SM/i_11/i_99/A1           NAND2_X1      Rise  1.5180 0.0000 0.0730                      1.59903                                                   | 
|    SM/i_11/i_99/ZN           NAND2_X1      Fall  1.5490 0.0310 0.0240             0.872775 3.35827  4.23104           2       100                    | 
|    SM/i_11/i_98/A1           OR2_X1        Fall  1.5490 0.0000 0.0240                      0.792385                                                  | 
|    SM/i_11/i_98/ZN           OR2_X1        Fall  1.6160 0.0670 0.0170             2.0406   7.6263   9.6669            4       100                    | 
|    SM/i_11/i_95/A1           NOR4_X1       Fall  1.6160 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_95/ZN           NOR4_X1       Rise  1.7000 0.0840 0.0740             0.848668 4.17264  5.02131           2       100                    | 
|    SM/i_11/i_94/A1           NAND2_X1      Rise  1.7000 0.0000 0.0740                      1.59903                                                   | 
|    SM/i_11/i_94/ZN           NAND2_X1      Fall  1.7310 0.0310 0.0240             0.780878 3.35827  4.13914           2       100                    | 
|    SM/i_11/i_93/A1           OR2_X1        Fall  1.7310 0.0000 0.0240                      0.792385                                                  | 
|    SM/i_11/i_93/ZN           OR2_X1        Fall  1.7940 0.0630 0.0150             1.53455  5.88949  7.42405           3       100                    | 
|    SM/i_11/i_91/A1           NOR3_X1       Fall  1.7940 0.0000 0.0150                      1.4005                                                    | 
|    SM/i_11/i_91/ZN           NOR3_X1       Rise  1.8610 0.0670 0.0550             1.47472  4.17264  5.64736           2       100                    | 
|    SM/i_11/i_90/A1           NAND2_X1      Rise  1.8610 0.0000 0.0550                      1.59903                                                   | 
|    SM/i_11/i_90/ZN           NAND2_X1      Fall  1.8920 0.0310 0.0210             0.711374 4.12592  4.8373            2       100                    | 
|    SM/i_11/i_89/A1           NOR2_X1       Fall  1.8920 0.0000 0.0210                      1.41309                                                   | 
|    SM/i_11/i_89/ZN           NOR2_X1       Rise  1.9370 0.0450 0.0310             0.766126 4.17264  4.93877           2       100                    | 
|    SM/i_11/i_88/A1           NAND2_X1      Rise  1.9370 0.0000 0.0310                      1.59903                                                   | 
|    SM/i_11/i_88/ZN           NAND2_X1      Fall  1.9650 0.0280 0.0170             0.566294 5.03256  5.59885           3       100                    | 
|    SM/i_11/i_87/A1           OR3_X1        Fall  1.9650 0.0000 0.0170                      0.775543                                                  | 
|    SM/i_11/i_87/ZN           OR3_X1        Fall  2.0420 0.0770 0.0180             1.08247  4.27641  5.35888           3       100                    | 
|    SM/i_11/i_86/A1           OR2_X1        Fall  2.0420 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_11/i_86/ZN           OR2_X1        Fall  2.0960 0.0540 0.0120             0.642453 3.35827  4.00072           2       100                    | 
|    SM/i_11/i_85/A1           OR2_X1        Fall  2.0960 0.0000 0.0120                      0.792385                                                  | 
|    SM/i_11/i_85/ZN           OR2_X1        Fall  2.1470 0.0510 0.0110             0.418695 3.35827  3.77696           2       100                    | 
|    SM/i_11/i_84/A1           OR2_X1        Fall  2.1470 0.0000 0.0110                      0.792385                                                  | 
|    SM/i_11/i_84/ZN           OR2_X1        Fall  2.2070 0.0600 0.0160             1.22546  7.6263   8.85175           4       100                    | 
|    SM/i_11/i_81/A1           NOR4_X1       Fall  2.2070 0.0000 0.0160                      1.34349                                                   | 
|    SM/i_11/i_81/ZN           NOR4_X1       Rise  2.2940 0.0870 0.0770             1.13301  4.17264  5.30564           2       100                    | 
|    SM/i_11/i_80/A1           NAND2_X1      Rise  2.2980 0.0040 0.0770    0.0040            1.59903                                                   | 
|    SM/i_11/i_80/ZN           NAND2_X1      Fall  2.3450 0.0470 0.0320             1.19821  7.6263   8.82451           4       100                    | 
|    SM/i_11/i_79/A1           NOR2_X1       Fall  2.3450 0.0000 0.0320                      1.41309                                                   | 
|    SM/i_11/i_79/ZN           NOR2_X1       Rise  2.3850 0.0400 0.0230             0.352769 2.57361  2.92638           1       100                    | 
|    SM/i_11/i_57/B            XNOR2_X1      Rise  2.3850 0.0000 0.0230                      2.57361                                                   | 
|    SM/i_11/i_57/ZN           XNOR2_X1      Rise  2.4330 0.0480 0.0300             0.890784 3.20216  4.09294           2       100                    | 
|    SM/i_11/p_0[53]                         Rise  2.4330 0.0000                                                                         A             | 
|    SM/i_1_111/B2             AOI22_X1      Rise  2.4330 0.0000 0.0300                      1.62303                                                   | 
|    SM/i_1_111/ZN             AOI22_X1      Fall  2.4600 0.0270 0.0280             0.668414 1.70023  2.36864           1       100                    | 
|    SM/i_1_110/A              INV_X1        Fall  2.4600 0.0000 0.0280                      1.54936                                                   | 
|    SM/i_1_110/ZN             INV_X1        Rise  2.4790 0.0190 0.0100             0.283787 1.14029  1.42408           1       100                    | 
|    SM/result_reg[53]/D       DFF_X1        Rise  2.4790 0.0000 0.0100                      1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/result_reg[53]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
|    SM/result_reg[53]/CK        DFF_X1        Rise  0.2030  0.0100 0.0880                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2030 4.2030 | 
| library setup check                      | -0.0300 4.1730 | 
| data required time                       |  4.1730        | 
|                                          |                | 
| data required time                       |  4.1730        | 
| data arrival time                        | -2.4790        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.6940        | 
-------------------------------------------------------------


 Timing Path to SM/result_reg[52]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/result_reg[52] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                                       | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000                      0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600             4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600                      7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080             4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500             28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500                      0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140             2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                                         A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140                      0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180             1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120             0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120                      0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140             1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140                      0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180             1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130             0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130                      0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180             0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180                      1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300             0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300                      1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160             0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160                      1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290             0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290                      1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170             0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170                      0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170             0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170                      0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110             0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110                      0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170             1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820             1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820                      1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250             0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_108/A1          OR2_X1        Fall  1.1900 0.0000 0.0250                      0.792385                                                  | 
|    SM/i_11/i_108/ZN          OR2_X1        Fall  1.2560 0.0660 0.0170             1.36742  7.6263   8.99372           4       100                    | 
|    SM/i_11/i_105/A1          NOR4_X1       Fall  1.2560 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_105/ZN          NOR4_X1       Rise  1.3380 0.0820 0.0720             0.601345 4.17264  4.77398           2       100                    | 
|    SM/i_11/i_104/A1          NAND2_X1      Rise  1.3380 0.0000 0.0720                      1.59903                                                   | 
|    SM/i_11/i_104/ZN          NAND2_X1      Fall  1.3690 0.0310 0.0240             0.872718 3.35827  4.23098           2       100                    | 
|    SM/i_11/i_103/A1          OR2_X1        Fall  1.3690 0.0000 0.0240                      0.792385                                                  | 
|    SM/i_11/i_103/ZN          OR2_X1        Fall  1.4350 0.0660 0.0170             1.35377  7.6263   8.98007           4       100                    | 
|    SM/i_11/i_100/A1          NOR4_X1       Fall  1.4350 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_100/ZN          NOR4_X1       Rise  1.5180 0.0830 0.0730             0.741099 4.17264  4.91374           2       100                    | 
|    SM/i_11/i_99/A1           NAND2_X1      Rise  1.5180 0.0000 0.0730                      1.59903                                                   | 
|    SM/i_11/i_99/ZN           NAND2_X1      Fall  1.5490 0.0310 0.0240             0.872775 3.35827  4.23104           2       100                    | 
|    SM/i_11/i_98/A1           OR2_X1        Fall  1.5490 0.0000 0.0240                      0.792385                                                  | 
|    SM/i_11/i_98/ZN           OR2_X1        Fall  1.6160 0.0670 0.0170             2.0406   7.6263   9.6669            4       100                    | 
|    SM/i_11/i_95/A1           NOR4_X1       Fall  1.6160 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_95/ZN           NOR4_X1       Rise  1.7000 0.0840 0.0740             0.848668 4.17264  5.02131           2       100                    | 
|    SM/i_11/i_94/A1           NAND2_X1      Rise  1.7000 0.0000 0.0740                      1.59903                                                   | 
|    SM/i_11/i_94/ZN           NAND2_X1      Fall  1.7310 0.0310 0.0240             0.780878 3.35827  4.13914           2       100                    | 
|    SM/i_11/i_93/A1           OR2_X1        Fall  1.7310 0.0000 0.0240                      0.792385                                                  | 
|    SM/i_11/i_93/ZN           OR2_X1        Fall  1.7940 0.0630 0.0150             1.53455  5.88949  7.42405           3       100                    | 
|    SM/i_11/i_91/A1           NOR3_X1       Fall  1.7940 0.0000 0.0150                      1.4005                                                    | 
|    SM/i_11/i_91/ZN           NOR3_X1       Rise  1.8610 0.0670 0.0550             1.47472  4.17264  5.64736           2       100                    | 
|    SM/i_11/i_90/A1           NAND2_X1      Rise  1.8610 0.0000 0.0550                      1.59903                                                   | 
|    SM/i_11/i_90/ZN           NAND2_X1      Fall  1.8920 0.0310 0.0210             0.711374 4.12592  4.8373            2       100                    | 
|    SM/i_11/i_89/A1           NOR2_X1       Fall  1.8920 0.0000 0.0210                      1.41309                                                   | 
|    SM/i_11/i_89/ZN           NOR2_X1       Rise  1.9370 0.0450 0.0310             0.766126 4.17264  4.93877           2       100                    | 
|    SM/i_11/i_88/A1           NAND2_X1      Rise  1.9370 0.0000 0.0310                      1.59903                                                   | 
|    SM/i_11/i_88/ZN           NAND2_X1      Fall  1.9650 0.0280 0.0170             0.566294 5.03256  5.59885           3       100                    | 
|    SM/i_11/i_87/A1           OR3_X1        Fall  1.9650 0.0000 0.0170                      0.775543                                                  | 
|    SM/i_11/i_87/ZN           OR3_X1        Fall  2.0420 0.0770 0.0180             1.08247  4.27641  5.35888           3       100                    | 
|    SM/i_11/i_86/A1           OR2_X1        Fall  2.0420 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_11/i_86/ZN           OR2_X1        Fall  2.0960 0.0540 0.0120             0.642453 3.35827  4.00072           2       100                    | 
|    SM/i_11/i_85/A1           OR2_X1        Fall  2.0960 0.0000 0.0120                      0.792385                                                  | 
|    SM/i_11/i_85/ZN           OR2_X1        Fall  2.1470 0.0510 0.0110             0.418695 3.35827  3.77696           2       100                    | 
|    SM/i_11/i_84/A1           OR2_X1        Fall  2.1470 0.0000 0.0110                      0.792385                                                  | 
|    SM/i_11/i_84/ZN           OR2_X1        Fall  2.2070 0.0600 0.0160             1.22546  7.6263   8.85175           4       100                    | 
|    SM/i_11/i_81/A1           NOR4_X1       Fall  2.2070 0.0000 0.0160                      1.34349                                                   | 
|    SM/i_11/i_81/ZN           NOR4_X1       Rise  2.2940 0.0870 0.0770             1.13301  4.17264  5.30564           2       100                    | 
|    SM/i_11/i_80/A1           NAND2_X1      Rise  2.2980 0.0040 0.0770    0.0040            1.59903                                                   | 
|    SM/i_11/i_80/ZN           NAND2_X1      Fall  2.3450 0.0470 0.0320             1.19821  7.6263   8.82451           4       100                    | 
|    SM/i_11/i_56/B            XOR2_X1       Fall  2.3450 0.0000 0.0320                      2.41145                                                   | 
|    SM/i_11/i_56/Z            XOR2_X1       Fall  2.4130 0.0680 0.0150             0.572405 3.20216  3.77457           2       100                    | 
|    SM/i_11/p_0[52]                         Fall  2.4130 0.0000                                                                         A             | 
|    SM/i_1_109/B2             AOI22_X1      Fall  2.4130 0.0000 0.0150                      1.52031                                                   | 
|    SM/i_1_109/ZN             AOI22_X1      Rise  2.4630 0.0500 0.0360             0.367983 1.70023  2.06821           1       100                    | 
|    SM/i_1_108/A              INV_X1        Rise  2.4630 0.0000 0.0360                      1.70023                                                   | 
|    SM/i_1_108/ZN             INV_X1        Fall  2.4720 0.0090 0.0090             0.451663 1.14029  1.59195           1       100                    | 
|    SM/result_reg[52]/D       DFF_X1        Fall  2.4720 0.0000 0.0090                      1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/result_reg[52]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
|    SM/result_reg[52]/CK        DFF_X1        Rise  0.2030  0.0100 0.0880                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2030 4.2030 | 
| library setup check                      | -0.0240 4.1790 | 
| data required time                       |  4.1790        | 
|                                          |                | 
| data required time                       |  4.1790        | 
| data arrival time                        | -2.4720        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.7070        | 
-------------------------------------------------------------


 Timing Path to SM/res_reg[51]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/res_reg[51] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                                       | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000                      0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600             4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600                      7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080             4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500             28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500                      0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140             2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                                         A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140                      0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180             1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120             0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120                      0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140             1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140                      0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180             1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130             0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130                      0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180             0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180                      1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300             0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300                      1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160             0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160                      1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290             0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290                      1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170             0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170                      0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170             0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170                      0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110             0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110                      0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170             1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820             1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820                      1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250             0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_108/A1          OR2_X1        Fall  1.1900 0.0000 0.0250                      0.792385                                                  | 
|    SM/i_11/i_108/ZN          OR2_X1        Fall  1.2560 0.0660 0.0170             1.36742  7.6263   8.99372           4       100                    | 
|    SM/i_11/i_105/A1          NOR4_X1       Fall  1.2560 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_105/ZN          NOR4_X1       Rise  1.3380 0.0820 0.0720             0.601345 4.17264  4.77398           2       100                    | 
|    SM/i_11/i_104/A1          NAND2_X1      Rise  1.3380 0.0000 0.0720                      1.59903                                                   | 
|    SM/i_11/i_104/ZN          NAND2_X1      Fall  1.3690 0.0310 0.0240             0.872718 3.35827  4.23098           2       100                    | 
|    SM/i_11/i_103/A1          OR2_X1        Fall  1.3690 0.0000 0.0240                      0.792385                                                  | 
|    SM/i_11/i_103/ZN          OR2_X1        Fall  1.4350 0.0660 0.0170             1.35377  7.6263   8.98007           4       100                    | 
|    SM/i_11/i_100/A1          NOR4_X1       Fall  1.4350 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_100/ZN          NOR4_X1       Rise  1.5180 0.0830 0.0730             0.741099 4.17264  4.91374           2       100                    | 
|    SM/i_11/i_99/A1           NAND2_X1      Rise  1.5180 0.0000 0.0730                      1.59903                                                   | 
|    SM/i_11/i_99/ZN           NAND2_X1      Fall  1.5490 0.0310 0.0240             0.872775 3.35827  4.23104           2       100                    | 
|    SM/i_11/i_98/A1           OR2_X1        Fall  1.5490 0.0000 0.0240                      0.792385                                                  | 
|    SM/i_11/i_98/ZN           OR2_X1        Fall  1.6160 0.0670 0.0170             2.0406   7.6263   9.6669            4       100                    | 
|    SM/i_11/i_95/A1           NOR4_X1       Fall  1.6160 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_95/ZN           NOR4_X1       Rise  1.7000 0.0840 0.0740             0.848668 4.17264  5.02131           2       100                    | 
|    SM/i_11/i_94/A1           NAND2_X1      Rise  1.7000 0.0000 0.0740                      1.59903                                                   | 
|    SM/i_11/i_94/ZN           NAND2_X1      Fall  1.7310 0.0310 0.0240             0.780878 3.35827  4.13914           2       100                    | 
|    SM/i_11/i_93/A1           OR2_X1        Fall  1.7310 0.0000 0.0240                      0.792385                                                  | 
|    SM/i_11/i_93/ZN           OR2_X1        Fall  1.7940 0.0630 0.0150             1.53455  5.88949  7.42405           3       100                    | 
|    SM/i_11/i_91/A1           NOR3_X1       Fall  1.7940 0.0000 0.0150                      1.4005                                                    | 
|    SM/i_11/i_91/ZN           NOR3_X1       Rise  1.8610 0.0670 0.0550             1.47472  4.17264  5.64736           2       100                    | 
|    SM/i_11/i_90/A1           NAND2_X1      Rise  1.8610 0.0000 0.0550                      1.59903                                                   | 
|    SM/i_11/i_90/ZN           NAND2_X1      Fall  1.8920 0.0310 0.0210             0.711374 4.12592  4.8373            2       100                    | 
|    SM/i_11/i_89/A1           NOR2_X1       Fall  1.8920 0.0000 0.0210                      1.41309                                                   | 
|    SM/i_11/i_89/ZN           NOR2_X1       Rise  1.9370 0.0450 0.0310             0.766126 4.17264  4.93877           2       100                    | 
|    SM/i_11/i_88/A1           NAND2_X1      Rise  1.9370 0.0000 0.0310                      1.59903                                                   | 
|    SM/i_11/i_88/ZN           NAND2_X1      Fall  1.9650 0.0280 0.0170             0.566294 5.03256  5.59885           3       100                    | 
|    SM/i_11/i_87/A1           OR3_X1        Fall  1.9650 0.0000 0.0170                      0.775543                                                  | 
|    SM/i_11/i_87/ZN           OR3_X1        Fall  2.0420 0.0770 0.0180             1.08247  4.27641  5.35888           3       100                    | 
|    SM/i_11/i_86/A1           OR2_X1        Fall  2.0420 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_11/i_86/ZN           OR2_X1        Fall  2.0960 0.0540 0.0120             0.642453 3.35827  4.00072           2       100                    | 
|    SM/i_11/i_85/A1           OR2_X1        Fall  2.0960 0.0000 0.0120                      0.792385                                                  | 
|    SM/i_11/i_85/ZN           OR2_X1        Fall  2.1470 0.0510 0.0110             0.418695 3.35827  3.77696           2       100                    | 
|    SM/i_11/i_84/A1           OR2_X1        Fall  2.1470 0.0000 0.0110                      0.792385                                                  | 
|    SM/i_11/i_84/ZN           OR2_X1        Fall  2.2070 0.0600 0.0160             1.22546  7.6263   8.85175           4       100                    | 
|    SM/i_11/i_81/A1           NOR4_X1       Fall  2.2070 0.0000 0.0160                      1.34349                                                   | 
|    SM/i_11/i_81/ZN           NOR4_X1       Rise  2.2940 0.0870 0.0770             1.13301  4.17264  5.30564           2       100                    | 
|    SM/i_11/i_55/B            XNOR2_X1      Rise  2.2980 0.0040 0.0770    0.0040            2.57361                                                   | 
|    SM/i_11/i_55/ZN           XNOR2_X1      Fall  2.3340 0.0360 0.0260             0.672848 3.20216  3.87501           2       100                    | 
|    SM/i_11/p_0[51]                         Fall  2.3340 0.0000                                                                         A             | 
|    SM/i_1_276/B1             AOI222_X1     Fall  2.3340 0.0000 0.0260                      1.47422                                                   | 
|    SM/i_1_276/ZN             AOI222_X1     Rise  2.4190 0.0850 0.0520             0.428403 1.70023  2.12863           1       100                    | 
|    SM/i_1_275/A              INV_X1        Rise  2.4190 0.0000 0.0520                      1.70023                                                   | 
|    SM/i_1_275/ZN             INV_X1        Fall  2.4270 0.0080 0.0110             0.231776 1.14029  1.37207           1       100                    | 
|    SM/res_reg[51]/D          DFF_X1        Fall  2.4270 0.0000 0.0110                      1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/res_reg[51]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  1.94799  3.16354           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1040 0.1040 0.0560 4.31082  18.4098  22.7206           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1050 0.0010 0.0560          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1390 0.0340 0.0070 4.5169   2.49758  7.01448           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1390 0.0000 0.0070          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2100 0.0710 0.0470 28.5699  27.4061  55.976            32      100      F    K        | 
|    SM/res_reg[51]/CK         DFF_X1        Rise  0.2120 0.0020 0.0470          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2120 4.2120 | 
| library setup check                      | -0.0260 4.1860 | 
| data required time                       |  4.1860        | 
|                                          |                | 
| data required time                       |  4.1860        | 
| data arrival time                        | -2.4270        | 
| pessimism                                |  0.0050        | 
|                                          |                | 
| slack                                    |  1.7640        | 
-------------------------------------------------------------


 Timing Path to SM/result_reg[51]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/result_reg[51] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                                       | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000                      0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600             4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600                      7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080             4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500             28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500                      0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140             2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                                         A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140                      0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180             1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120             0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120                      0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140             1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140                      0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180             1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130             0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130                      0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180             0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180                      1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300             0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300                      1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160             0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160                      1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290             0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290                      1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170             0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170                      0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170             0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170                      0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110             0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110                      0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170             1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820             1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820                      1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250             0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_108/A1          OR2_X1        Fall  1.1900 0.0000 0.0250                      0.792385                                                  | 
|    SM/i_11/i_108/ZN          OR2_X1        Fall  1.2560 0.0660 0.0170             1.36742  7.6263   8.99372           4       100                    | 
|    SM/i_11/i_105/A1          NOR4_X1       Fall  1.2560 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_105/ZN          NOR4_X1       Rise  1.3380 0.0820 0.0720             0.601345 4.17264  4.77398           2       100                    | 
|    SM/i_11/i_104/A1          NAND2_X1      Rise  1.3380 0.0000 0.0720                      1.59903                                                   | 
|    SM/i_11/i_104/ZN          NAND2_X1      Fall  1.3690 0.0310 0.0240             0.872718 3.35827  4.23098           2       100                    | 
|    SM/i_11/i_103/A1          OR2_X1        Fall  1.3690 0.0000 0.0240                      0.792385                                                  | 
|    SM/i_11/i_103/ZN          OR2_X1        Fall  1.4350 0.0660 0.0170             1.35377  7.6263   8.98007           4       100                    | 
|    SM/i_11/i_100/A1          NOR4_X1       Fall  1.4350 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_100/ZN          NOR4_X1       Rise  1.5180 0.0830 0.0730             0.741099 4.17264  4.91374           2       100                    | 
|    SM/i_11/i_99/A1           NAND2_X1      Rise  1.5180 0.0000 0.0730                      1.59903                                                   | 
|    SM/i_11/i_99/ZN           NAND2_X1      Fall  1.5490 0.0310 0.0240             0.872775 3.35827  4.23104           2       100                    | 
|    SM/i_11/i_98/A1           OR2_X1        Fall  1.5490 0.0000 0.0240                      0.792385                                                  | 
|    SM/i_11/i_98/ZN           OR2_X1        Fall  1.6160 0.0670 0.0170             2.0406   7.6263   9.6669            4       100                    | 
|    SM/i_11/i_95/A1           NOR4_X1       Fall  1.6160 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_95/ZN           NOR4_X1       Rise  1.7000 0.0840 0.0740             0.848668 4.17264  5.02131           2       100                    | 
|    SM/i_11/i_94/A1           NAND2_X1      Rise  1.7000 0.0000 0.0740                      1.59903                                                   | 
|    SM/i_11/i_94/ZN           NAND2_X1      Fall  1.7310 0.0310 0.0240             0.780878 3.35827  4.13914           2       100                    | 
|    SM/i_11/i_93/A1           OR2_X1        Fall  1.7310 0.0000 0.0240                      0.792385                                                  | 
|    SM/i_11/i_93/ZN           OR2_X1        Fall  1.7940 0.0630 0.0150             1.53455  5.88949  7.42405           3       100                    | 
|    SM/i_11/i_91/A1           NOR3_X1       Fall  1.7940 0.0000 0.0150                      1.4005                                                    | 
|    SM/i_11/i_91/ZN           NOR3_X1       Rise  1.8610 0.0670 0.0550             1.47472  4.17264  5.64736           2       100                    | 
|    SM/i_11/i_90/A1           NAND2_X1      Rise  1.8610 0.0000 0.0550                      1.59903                                                   | 
|    SM/i_11/i_90/ZN           NAND2_X1      Fall  1.8920 0.0310 0.0210             0.711374 4.12592  4.8373            2       100                    | 
|    SM/i_11/i_89/A1           NOR2_X1       Fall  1.8920 0.0000 0.0210                      1.41309                                                   | 
|    SM/i_11/i_89/ZN           NOR2_X1       Rise  1.9370 0.0450 0.0310             0.766126 4.17264  4.93877           2       100                    | 
|    SM/i_11/i_88/A1           NAND2_X1      Rise  1.9370 0.0000 0.0310                      1.59903                                                   | 
|    SM/i_11/i_88/ZN           NAND2_X1      Fall  1.9650 0.0280 0.0170             0.566294 5.03256  5.59885           3       100                    | 
|    SM/i_11/i_87/A1           OR3_X1        Fall  1.9650 0.0000 0.0170                      0.775543                                                  | 
|    SM/i_11/i_87/ZN           OR3_X1        Fall  2.0420 0.0770 0.0180             1.08247  4.27641  5.35888           3       100                    | 
|    SM/i_11/i_86/A1           OR2_X1        Fall  2.0420 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_11/i_86/ZN           OR2_X1        Fall  2.0960 0.0540 0.0120             0.642453 3.35827  4.00072           2       100                    | 
|    SM/i_11/i_85/A1           OR2_X1        Fall  2.0960 0.0000 0.0120                      0.792385                                                  | 
|    SM/i_11/i_85/ZN           OR2_X1        Fall  2.1470 0.0510 0.0110             0.418695 3.35827  3.77696           2       100                    | 
|    SM/i_11/i_84/A1           OR2_X1        Fall  2.1470 0.0000 0.0110                      0.792385                                                  | 
|    SM/i_11/i_84/ZN           OR2_X1        Fall  2.2070 0.0600 0.0160             1.22546  7.6263   8.85175           4       100                    | 
|    SM/i_11/i_81/A1           NOR4_X1       Fall  2.2070 0.0000 0.0160                      1.34349                                                   | 
|    SM/i_11/i_81/ZN           NOR4_X1       Rise  2.2940 0.0870 0.0770             1.13301  4.17264  5.30564           2       100                    | 
|    SM/i_11/i_55/B            XNOR2_X1      Rise  2.2980 0.0040 0.0770    0.0040            2.57361                                                   | 
|    SM/i_11/i_55/ZN           XNOR2_X1      Rise  2.3550 0.0570 0.0290             0.672848 3.20216  3.87501           2       100                    | 
|    SM/i_11/p_0[51]                         Rise  2.3550 0.0000                                                                         A             | 
|    SM/i_1_107/B2             AOI22_X1      Rise  2.3550 0.0000 0.0290                      1.62303                                                   | 
|    SM/i_1_107/ZN             AOI22_X1      Fall  2.3830 0.0280 0.0290             0.957121 1.70023  2.65735           1       100                    | 
|    SM/i_1_106/A              INV_X1        Fall  2.3830 0.0000 0.0290                      1.54936                                                   | 
|    SM/i_1_106/ZN             INV_X1        Rise  2.4020 0.0190 0.0110             0.279879 1.14029  1.42017           1       100                    | 
|    SM/result_reg[51]/D       DFF_X1        Rise  2.4020 0.0000 0.0110                      1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/result_reg[51]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
|    SM/result_reg[51]/CK        DFF_X1        Rise  0.2030  0.0100 0.0880                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2030 4.2030 | 
| library setup check                      | -0.0310 4.1720 | 
| data required time                       |  4.1720        | 
|                                          |                | 
| data required time                       |  4.1720        | 
| data arrival time                        | -2.4020        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.7700        | 
-------------------------------------------------------------


 Timing Path to SM/res_reg[50]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/res_reg[50] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080 4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500 28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500          0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140 2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                             A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140          0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180 1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120 0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120          0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140 1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140          0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180 1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130 0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130          0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180 0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180          1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300 0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300          1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160 0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160          1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290 0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290          1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170 0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170          0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170 0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170          0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110 0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110          0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170 1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820 1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820          1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250 0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_108/A1          OR2_X1        Fall  1.1900 0.0000 0.0250          0.792385                                                  | 
|    SM/i_11/i_108/ZN          OR2_X1        Fall  1.2560 0.0660 0.0170 1.36742  7.6263   8.99372           4       100                    | 
|    SM/i_11/i_105/A1          NOR4_X1       Fall  1.2560 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_105/ZN          NOR4_X1       Rise  1.3380 0.0820 0.0720 0.601345 4.17264  4.77398           2       100                    | 
|    SM/i_11/i_104/A1          NAND2_X1      Rise  1.3380 0.0000 0.0720          1.59903                                                   | 
|    SM/i_11/i_104/ZN          NAND2_X1      Fall  1.3690 0.0310 0.0240 0.872718 3.35827  4.23098           2       100                    | 
|    SM/i_11/i_103/A1          OR2_X1        Fall  1.3690 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_103/ZN          OR2_X1        Fall  1.4350 0.0660 0.0170 1.35377  7.6263   8.98007           4       100                    | 
|    SM/i_11/i_100/A1          NOR4_X1       Fall  1.4350 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_100/ZN          NOR4_X1       Rise  1.5180 0.0830 0.0730 0.741099 4.17264  4.91374           2       100                    | 
|    SM/i_11/i_99/A1           NAND2_X1      Rise  1.5180 0.0000 0.0730          1.59903                                                   | 
|    SM/i_11/i_99/ZN           NAND2_X1      Fall  1.5490 0.0310 0.0240 0.872775 3.35827  4.23104           2       100                    | 
|    SM/i_11/i_98/A1           OR2_X1        Fall  1.5490 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_98/ZN           OR2_X1        Fall  1.6160 0.0670 0.0170 2.0406   7.6263   9.6669            4       100                    | 
|    SM/i_11/i_95/A1           NOR4_X1       Fall  1.6160 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_95/ZN           NOR4_X1       Rise  1.7000 0.0840 0.0740 0.848668 4.17264  5.02131           2       100                    | 
|    SM/i_11/i_94/A1           NAND2_X1      Rise  1.7000 0.0000 0.0740          1.59903                                                   | 
|    SM/i_11/i_94/ZN           NAND2_X1      Fall  1.7310 0.0310 0.0240 0.780878 3.35827  4.13914           2       100                    | 
|    SM/i_11/i_93/A1           OR2_X1        Fall  1.7310 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_93/ZN           OR2_X1        Fall  1.7940 0.0630 0.0150 1.53455  5.88949  7.42405           3       100                    | 
|    SM/i_11/i_91/A1           NOR3_X1       Fall  1.7940 0.0000 0.0150          1.4005                                                    | 
|    SM/i_11/i_91/ZN           NOR3_X1       Rise  1.8610 0.0670 0.0550 1.47472  4.17264  5.64736           2       100                    | 
|    SM/i_11/i_90/A1           NAND2_X1      Rise  1.8610 0.0000 0.0550          1.59903                                                   | 
|    SM/i_11/i_90/ZN           NAND2_X1      Fall  1.8920 0.0310 0.0210 0.711374 4.12592  4.8373            2       100                    | 
|    SM/i_11/i_89/A1           NOR2_X1       Fall  1.8920 0.0000 0.0210          1.41309                                                   | 
|    SM/i_11/i_89/ZN           NOR2_X1       Rise  1.9370 0.0450 0.0310 0.766126 4.17264  4.93877           2       100                    | 
|    SM/i_11/i_88/A1           NAND2_X1      Rise  1.9370 0.0000 0.0310          1.59903                                                   | 
|    SM/i_11/i_88/ZN           NAND2_X1      Fall  1.9650 0.0280 0.0170 0.566294 5.03256  5.59885           3       100                    | 
|    SM/i_11/i_87/A1           OR3_X1        Fall  1.9650 0.0000 0.0170          0.775543                                                  | 
|    SM/i_11/i_87/ZN           OR3_X1        Fall  2.0420 0.0770 0.0180 1.08247  4.27641  5.35888           3       100                    | 
|    SM/i_11/i_86/A1           OR2_X1        Fall  2.0420 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_86/ZN           OR2_X1        Fall  2.0960 0.0540 0.0120 0.642453 3.35827  4.00072           2       100                    | 
|    SM/i_11/i_85/A1           OR2_X1        Fall  2.0960 0.0000 0.0120          0.792385                                                  | 
|    SM/i_11/i_85/ZN           OR2_X1        Fall  2.1470 0.0510 0.0110 0.418695 3.35827  3.77696           2       100                    | 
|    SM/i_11/i_84/A1           OR2_X1        Fall  2.1470 0.0000 0.0110          0.792385                                                  | 
|    SM/i_11/i_84/ZN           OR2_X1        Fall  2.2070 0.0600 0.0160 1.22546  7.6263   8.85175           4       100                    | 
|    SM/i_11/i_82/A1           NOR3_X1       Fall  2.2070 0.0000 0.0160          1.4005                                                    | 
|    SM/i_11/i_82/ZN           NOR3_X1       Rise  2.2540 0.0470 0.0360 0.455745 2.57361  3.02935           1       100                    | 
|    SM/i_11/i_54/B            XNOR2_X1      Rise  2.2540 0.0000 0.0360          2.57361                                                   | 
|    SM/i_11/i_54/ZN           XNOR2_X1      Fall  2.2830 0.0290 0.0170 0.407883 3.20216  3.61004           2       100                    | 
|    SM/i_11/p_0[50]                         Fall  2.2830 0.0000                                                             A             | 
|    SM/i_1_273/B1             AOI222_X1     Fall  2.2830 0.0000 0.0170          1.47422                                                   | 
|    SM/i_1_273/ZN             AOI222_X1     Rise  2.3640 0.0810 0.0520 0.365798 1.70023  2.06603           1       100                    | 
|    SM/i_1_272/A              INV_X1        Rise  2.3640 0.0000 0.0520          1.70023                                                   | 
|    SM/i_1_272/ZN             INV_X1        Fall  2.3730 0.0090 0.0120 0.478055 1.14029  1.61835           1       100                    | 
|    SM/res_reg[50]/D          DFF_X1        Fall  2.3730 0.0000 0.0120          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/res_reg[50]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  1.94799  3.16354           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1040 0.1040 0.0560 4.31082  18.4098  22.7206           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1050 0.0010 0.0560          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1390 0.0340 0.0070 4.5169   2.49758  7.01448           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1390 0.0000 0.0070          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2100 0.0710 0.0470 28.5699  27.4061  55.976            32      100      F    K        | 
|    SM/res_reg[50]/CK         DFF_X1        Rise  0.2120 0.0020 0.0470          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2120 4.2120 | 
| library setup check                      | -0.0260 4.1860 | 
| data required time                       |  4.1860        | 
|                                          |                | 
| data required time                       |  4.1860        | 
| data arrival time                        | -2.3730        | 
| pessimism                                |  0.0050        | 
|                                          |                | 
| slack                                    |  1.8180        | 
-------------------------------------------------------------


 Timing Path to SM/result_reg[50]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/result_reg[50] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080 4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500 28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500          0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140 2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                             A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140          0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180 1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120 0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120          0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140 1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140          0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180 1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130 0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130          0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180 0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180          1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300 0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300          1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160 0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160          1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290 0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290          1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170 0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170          0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170 0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170          0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110 0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110          0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170 1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820 1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820          1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250 0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_108/A1          OR2_X1        Fall  1.1900 0.0000 0.0250          0.792385                                                  | 
|    SM/i_11/i_108/ZN          OR2_X1        Fall  1.2560 0.0660 0.0170 1.36742  7.6263   8.99372           4       100                    | 
|    SM/i_11/i_105/A1          NOR4_X1       Fall  1.2560 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_105/ZN          NOR4_X1       Rise  1.3380 0.0820 0.0720 0.601345 4.17264  4.77398           2       100                    | 
|    SM/i_11/i_104/A1          NAND2_X1      Rise  1.3380 0.0000 0.0720          1.59903                                                   | 
|    SM/i_11/i_104/ZN          NAND2_X1      Fall  1.3690 0.0310 0.0240 0.872718 3.35827  4.23098           2       100                    | 
|    SM/i_11/i_103/A1          OR2_X1        Fall  1.3690 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_103/ZN          OR2_X1        Fall  1.4350 0.0660 0.0170 1.35377  7.6263   8.98007           4       100                    | 
|    SM/i_11/i_100/A1          NOR4_X1       Fall  1.4350 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_100/ZN          NOR4_X1       Rise  1.5180 0.0830 0.0730 0.741099 4.17264  4.91374           2       100                    | 
|    SM/i_11/i_99/A1           NAND2_X1      Rise  1.5180 0.0000 0.0730          1.59903                                                   | 
|    SM/i_11/i_99/ZN           NAND2_X1      Fall  1.5490 0.0310 0.0240 0.872775 3.35827  4.23104           2       100                    | 
|    SM/i_11/i_98/A1           OR2_X1        Fall  1.5490 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_98/ZN           OR2_X1        Fall  1.6160 0.0670 0.0170 2.0406   7.6263   9.6669            4       100                    | 
|    SM/i_11/i_95/A1           NOR4_X1       Fall  1.6160 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_95/ZN           NOR4_X1       Rise  1.7000 0.0840 0.0740 0.848668 4.17264  5.02131           2       100                    | 
|    SM/i_11/i_94/A1           NAND2_X1      Rise  1.7000 0.0000 0.0740          1.59903                                                   | 
|    SM/i_11/i_94/ZN           NAND2_X1      Fall  1.7310 0.0310 0.0240 0.780878 3.35827  4.13914           2       100                    | 
|    SM/i_11/i_93/A1           OR2_X1        Fall  1.7310 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_93/ZN           OR2_X1        Fall  1.7940 0.0630 0.0150 1.53455  5.88949  7.42405           3       100                    | 
|    SM/i_11/i_91/A1           NOR3_X1       Fall  1.7940 0.0000 0.0150          1.4005                                                    | 
|    SM/i_11/i_91/ZN           NOR3_X1       Rise  1.8610 0.0670 0.0550 1.47472  4.17264  5.64736           2       100                    | 
|    SM/i_11/i_90/A1           NAND2_X1      Rise  1.8610 0.0000 0.0550          1.59903                                                   | 
|    SM/i_11/i_90/ZN           NAND2_X1      Fall  1.8920 0.0310 0.0210 0.711374 4.12592  4.8373            2       100                    | 
|    SM/i_11/i_89/A1           NOR2_X1       Fall  1.8920 0.0000 0.0210          1.41309                                                   | 
|    SM/i_11/i_89/ZN           NOR2_X1       Rise  1.9370 0.0450 0.0310 0.766126 4.17264  4.93877           2       100                    | 
|    SM/i_11/i_88/A1           NAND2_X1      Rise  1.9370 0.0000 0.0310          1.59903                                                   | 
|    SM/i_11/i_88/ZN           NAND2_X1      Fall  1.9650 0.0280 0.0170 0.566294 5.03256  5.59885           3       100                    | 
|    SM/i_11/i_87/A1           OR3_X1        Fall  1.9650 0.0000 0.0170          0.775543                                                  | 
|    SM/i_11/i_87/ZN           OR3_X1        Fall  2.0420 0.0770 0.0180 1.08247  4.27641  5.35888           3       100                    | 
|    SM/i_11/i_86/A1           OR2_X1        Fall  2.0420 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_86/ZN           OR2_X1        Fall  2.0960 0.0540 0.0120 0.642453 3.35827  4.00072           2       100                    | 
|    SM/i_11/i_85/A1           OR2_X1        Fall  2.0960 0.0000 0.0120          0.792385                                                  | 
|    SM/i_11/i_85/ZN           OR2_X1        Fall  2.1470 0.0510 0.0110 0.418695 3.35827  3.77696           2       100                    | 
|    SM/i_11/i_84/A1           OR2_X1        Fall  2.1470 0.0000 0.0110          0.792385                                                  | 
|    SM/i_11/i_84/ZN           OR2_X1        Fall  2.2070 0.0600 0.0160 1.22546  7.6263   8.85175           4       100                    | 
|    SM/i_11/i_82/A1           NOR3_X1       Fall  2.2070 0.0000 0.0160          1.4005                                                    | 
|    SM/i_11/i_82/ZN           NOR3_X1       Rise  2.2540 0.0470 0.0360 0.455745 2.57361  3.02935           1       100                    | 
|    SM/i_11/i_54/B            XNOR2_X1      Rise  2.2540 0.0000 0.0360          2.57361                                                   | 
|    SM/i_11/i_54/ZN           XNOR2_X1      Rise  2.3040 0.0500 0.0280 0.407883 3.20216  3.61004           2       100                    | 
|    SM/i_11/p_0[50]                         Rise  2.3040 0.0000                                                             A             | 
|    SM/i_1_105/B2             AOI22_X1      Rise  2.3040 0.0000 0.0280          1.62303                                                   | 
|    SM/i_1_105/ZN             AOI22_X1      Fall  2.3320 0.0280 0.0290 1.02436  1.70023  2.72459           1       100                    | 
|    SM/i_1_104/A              INV_X1        Fall  2.3320 0.0000 0.0290          1.54936                                                   | 
|    SM/i_1_104/ZN             INV_X1        Rise  2.3530 0.0210 0.0120 0.725727 1.14029  1.86602           1       100                    | 
|    SM/result_reg[50]/D       DFF_X1        Rise  2.3530 0.0000 0.0120          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/result_reg[50]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
|    SM/result_reg[50]/CK        DFF_X1        Rise  0.2030  0.0100 0.0880                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2030 4.2030 | 
| library setup check                      | -0.0310 4.1720 | 
| data required time                       |  4.1720        | 
|                                          |                | 
| data required time                       |  4.1720        | 
| data arrival time                        | -2.3530        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.8190        | 
-------------------------------------------------------------


 Timing Path to SM/res_reg[48]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/res_reg[48] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080 4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500 28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500          0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140 2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                             A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140          0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180 1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120 0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120          0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140 1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140          0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180 1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130 0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130          0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180 0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180          1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300 0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300          1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160 0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160          1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290 0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290          1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170 0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170          0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170 0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170          0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110 0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110          0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170 1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820 1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820          1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250 0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_108/A1          OR2_X1        Fall  1.1900 0.0000 0.0250          0.792385                                                  | 
|    SM/i_11/i_108/ZN          OR2_X1        Fall  1.2560 0.0660 0.0170 1.36742  7.6263   8.99372           4       100                    | 
|    SM/i_11/i_105/A1          NOR4_X1       Fall  1.2560 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_105/ZN          NOR4_X1       Rise  1.3380 0.0820 0.0720 0.601345 4.17264  4.77398           2       100                    | 
|    SM/i_11/i_104/A1          NAND2_X1      Rise  1.3380 0.0000 0.0720          1.59903                                                   | 
|    SM/i_11/i_104/ZN          NAND2_X1      Fall  1.3690 0.0310 0.0240 0.872718 3.35827  4.23098           2       100                    | 
|    SM/i_11/i_103/A1          OR2_X1        Fall  1.3690 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_103/ZN          OR2_X1        Fall  1.4350 0.0660 0.0170 1.35377  7.6263   8.98007           4       100                    | 
|    SM/i_11/i_100/A1          NOR4_X1       Fall  1.4350 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_100/ZN          NOR4_X1       Rise  1.5180 0.0830 0.0730 0.741099 4.17264  4.91374           2       100                    | 
|    SM/i_11/i_99/A1           NAND2_X1      Rise  1.5180 0.0000 0.0730          1.59903                                                   | 
|    SM/i_11/i_99/ZN           NAND2_X1      Fall  1.5490 0.0310 0.0240 0.872775 3.35827  4.23104           2       100                    | 
|    SM/i_11/i_98/A1           OR2_X1        Fall  1.5490 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_98/ZN           OR2_X1        Fall  1.6160 0.0670 0.0170 2.0406   7.6263   9.6669            4       100                    | 
|    SM/i_11/i_95/A1           NOR4_X1       Fall  1.6160 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_95/ZN           NOR4_X1       Rise  1.7000 0.0840 0.0740 0.848668 4.17264  5.02131           2       100                    | 
|    SM/i_11/i_94/A1           NAND2_X1      Rise  1.7000 0.0000 0.0740          1.59903                                                   | 
|    SM/i_11/i_94/ZN           NAND2_X1      Fall  1.7310 0.0310 0.0240 0.780878 3.35827  4.13914           2       100                    | 
|    SM/i_11/i_93/A1           OR2_X1        Fall  1.7310 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_93/ZN           OR2_X1        Fall  1.7940 0.0630 0.0150 1.53455  5.88949  7.42405           3       100                    | 
|    SM/i_11/i_91/A1           NOR3_X1       Fall  1.7940 0.0000 0.0150          1.4005                                                    | 
|    SM/i_11/i_91/ZN           NOR3_X1       Rise  1.8610 0.0670 0.0550 1.47472  4.17264  5.64736           2       100                    | 
|    SM/i_11/i_90/A1           NAND2_X1      Rise  1.8610 0.0000 0.0550          1.59903                                                   | 
|    SM/i_11/i_90/ZN           NAND2_X1      Fall  1.8920 0.0310 0.0210 0.711374 4.12592  4.8373            2       100                    | 
|    SM/i_11/i_89/A1           NOR2_X1       Fall  1.8920 0.0000 0.0210          1.41309                                                   | 
|    SM/i_11/i_89/ZN           NOR2_X1       Rise  1.9370 0.0450 0.0310 0.766126 4.17264  4.93877           2       100                    | 
|    SM/i_11/i_88/A1           NAND2_X1      Rise  1.9370 0.0000 0.0310          1.59903                                                   | 
|    SM/i_11/i_88/ZN           NAND2_X1      Fall  1.9650 0.0280 0.0170 0.566294 5.03256  5.59885           3       100                    | 
|    SM/i_11/i_87/A1           OR3_X1        Fall  1.9650 0.0000 0.0170          0.775543                                                  | 
|    SM/i_11/i_87/ZN           OR3_X1        Fall  2.0420 0.0770 0.0180 1.08247  4.27641  5.35888           3       100                    | 
|    SM/i_11/i_86/A1           OR2_X1        Fall  2.0420 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_86/ZN           OR2_X1        Fall  2.0960 0.0540 0.0120 0.642453 3.35827  4.00072           2       100                    | 
|    SM/i_11/i_85/A1           OR2_X1        Fall  2.0960 0.0000 0.0120          0.792385                                                  | 
|    SM/i_11/i_85/ZN           OR2_X1        Fall  2.1470 0.0510 0.0110 0.418695 3.35827  3.77696           2       100                    | 
|    SM/i_11/i_84/A1           OR2_X1        Fall  2.1470 0.0000 0.0110          0.792385                                                  | 
|    SM/i_11/i_84/ZN           OR2_X1        Fall  2.2070 0.0600 0.0160 1.22546  7.6263   8.85175           4       100                    | 
|    SM/i_11/i_52/B            XOR2_X1       Fall  2.2070 0.0000 0.0160          2.41145                                                   | 
|    SM/i_11/i_52/Z            XOR2_X1       Fall  2.2690 0.0620 0.0160 0.665152 3.20216  3.86731           2       100                    | 
|    SM/i_11/p_0[48]                         Fall  2.2690 0.0000                                                             A             | 
|    SM/i_1_270/B1             AOI222_X1     Fall  2.2690 0.0000 0.0160          1.47422                                                   | 
|    SM/i_1_270/ZN             AOI222_X1     Rise  2.3480 0.0790 0.0500 0.182408 1.70023  1.88264           1       100                    | 
|    SM/i_1_269/A              INV_X1        Rise  2.3480 0.0000 0.0500          1.70023                                                   | 
|    SM/i_1_269/ZN             INV_X1        Fall  2.3570 0.0090 0.0110 0.273642 1.14029  1.41393           1       100                    | 
|    SM/res_reg[48]/D          DFF_X1        Fall  2.3570 0.0000 0.0110          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/res_reg[48]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  1.94799  3.16354           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1040 0.1040 0.0560 4.31082  18.4098  22.7206           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1050 0.0010 0.0560          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1390 0.0340 0.0070 4.5169   2.49758  7.01448           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1390 0.0000 0.0070          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2100 0.0710 0.0470 28.5699  27.4061  55.976            32      100      F    K        | 
|    SM/res_reg[48]/CK         DFF_X1        Rise  0.2120 0.0020 0.0470          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2120 4.2120 | 
| library setup check                      | -0.0260 4.1860 | 
| data required time                       |  4.1860        | 
|                                          |                | 
| data required time                       |  4.1860        | 
| data arrival time                        | -2.3570        | 
| pessimism                                |  0.0050        | 
|                                          |                | 
| slack                                    |  1.8340        | 
-------------------------------------------------------------


 Timing Path to SM/result_reg[49]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/result_reg[49] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                                       | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000                      0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600             4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600                      7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080             4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500             28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500                      0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140             2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                                         A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140                      0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180             1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120             0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120                      0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140             1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140                      0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180             1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130             0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130                      0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180             0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180                      1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300             0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300                      1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160             0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160                      1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290             0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290                      1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170             0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170                      0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170             0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170                      0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110             0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110                      0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170             1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820             1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820                      1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250             0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_108/A1          OR2_X1        Fall  1.1900 0.0000 0.0250                      0.792385                                                  | 
|    SM/i_11/i_108/ZN          OR2_X1        Fall  1.2560 0.0660 0.0170             1.36742  7.6263   8.99372           4       100                    | 
|    SM/i_11/i_105/A1          NOR4_X1       Fall  1.2560 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_105/ZN          NOR4_X1       Rise  1.3380 0.0820 0.0720             0.601345 4.17264  4.77398           2       100                    | 
|    SM/i_11/i_104/A1          NAND2_X1      Rise  1.3380 0.0000 0.0720                      1.59903                                                   | 
|    SM/i_11/i_104/ZN          NAND2_X1      Fall  1.3690 0.0310 0.0240             0.872718 3.35827  4.23098           2       100                    | 
|    SM/i_11/i_103/A1          OR2_X1        Fall  1.3690 0.0000 0.0240                      0.792385                                                  | 
|    SM/i_11/i_103/ZN          OR2_X1        Fall  1.4350 0.0660 0.0170             1.35377  7.6263   8.98007           4       100                    | 
|    SM/i_11/i_100/A1          NOR4_X1       Fall  1.4350 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_100/ZN          NOR4_X1       Rise  1.5180 0.0830 0.0730             0.741099 4.17264  4.91374           2       100                    | 
|    SM/i_11/i_99/A1           NAND2_X1      Rise  1.5180 0.0000 0.0730                      1.59903                                                   | 
|    SM/i_11/i_99/ZN           NAND2_X1      Fall  1.5490 0.0310 0.0240             0.872775 3.35827  4.23104           2       100                    | 
|    SM/i_11/i_98/A1           OR2_X1        Fall  1.5490 0.0000 0.0240                      0.792385                                                  | 
|    SM/i_11/i_98/ZN           OR2_X1        Fall  1.6160 0.0670 0.0170             2.0406   7.6263   9.6669            4       100                    | 
|    SM/i_11/i_95/A1           NOR4_X1       Fall  1.6160 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_95/ZN           NOR4_X1       Rise  1.7000 0.0840 0.0740             0.848668 4.17264  5.02131           2       100                    | 
|    SM/i_11/i_94/A1           NAND2_X1      Rise  1.7000 0.0000 0.0740                      1.59903                                                   | 
|    SM/i_11/i_94/ZN           NAND2_X1      Fall  1.7310 0.0310 0.0240             0.780878 3.35827  4.13914           2       100                    | 
|    SM/i_11/i_93/A1           OR2_X1        Fall  1.7310 0.0000 0.0240                      0.792385                                                  | 
|    SM/i_11/i_93/ZN           OR2_X1        Fall  1.7940 0.0630 0.0150             1.53455  5.88949  7.42405           3       100                    | 
|    SM/i_11/i_91/A1           NOR3_X1       Fall  1.7940 0.0000 0.0150                      1.4005                                                    | 
|    SM/i_11/i_91/ZN           NOR3_X1       Rise  1.8610 0.0670 0.0550             1.47472  4.17264  5.64736           2       100                    | 
|    SM/i_11/i_90/A1           NAND2_X1      Rise  1.8610 0.0000 0.0550                      1.59903                                                   | 
|    SM/i_11/i_90/ZN           NAND2_X1      Fall  1.8920 0.0310 0.0210             0.711374 4.12592  4.8373            2       100                    | 
|    SM/i_11/i_89/A1           NOR2_X1       Fall  1.8920 0.0000 0.0210                      1.41309                                                   | 
|    SM/i_11/i_89/ZN           NOR2_X1       Rise  1.9370 0.0450 0.0310             0.766126 4.17264  4.93877           2       100                    | 
|    SM/i_11/i_88/A1           NAND2_X1      Rise  1.9370 0.0000 0.0310                      1.59903                                                   | 
|    SM/i_11/i_88/ZN           NAND2_X1      Fall  1.9650 0.0280 0.0170             0.566294 5.03256  5.59885           3       100                    | 
|    SM/i_11/i_87/A1           OR3_X1        Fall  1.9650 0.0000 0.0170                      0.775543                                                  | 
|    SM/i_11/i_87/ZN           OR3_X1        Fall  2.0420 0.0770 0.0180             1.08247  4.27641  5.35888           3       100                    | 
|    SM/i_11/i_86/A1           OR2_X1        Fall  2.0420 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_11/i_86/ZN           OR2_X1        Fall  2.0960 0.0540 0.0120             0.642453 3.35827  4.00072           2       100                    | 
|    SM/i_11/i_85/A1           OR2_X1        Fall  2.0960 0.0000 0.0120                      0.792385                                                  | 
|    SM/i_11/i_85/ZN           OR2_X1        Fall  2.1470 0.0510 0.0110             0.418695 3.35827  3.77696           2       100                    | 
|    SM/i_11/i_84/A1           OR2_X1        Fall  2.1470 0.0000 0.0110                      0.792385                                                  | 
|    SM/i_11/i_84/ZN           OR2_X1        Fall  2.2070 0.0600 0.0160             1.22546  7.6263   8.85175           4       100                    | 
|    SM/i_11/i_83/A1           NOR2_X1       Fall  2.2070 0.0000 0.0160                      1.41309                                                   | 
|    SM/i_11/i_83/ZN           NOR2_X1       Rise  2.2390 0.0320 0.0210             0.204205 2.57361  2.77781           1       100                    | 
|    SM/i_11/i_53/B            XNOR2_X1      Rise  2.2390 0.0000 0.0210                      2.57361                                                   | 
|    SM/i_11/i_53/ZN           XNOR2_X1      Rise  2.2850 0.0460 0.0280             0.412391 3.20216  3.61455           2       100                    | 
|    SM/i_11/p_0[49]                         Rise  2.2850 0.0000                                                                         A             | 
|    SM/i_1_103/B2             AOI22_X1      Rise  2.2850 0.0000 0.0280                      1.62303                                                   | 
|    SM/i_1_103/ZN             AOI22_X1      Fall  2.3120 0.0270 0.0290             0.991666 1.70023  2.6919            1       100                    | 
|    SM/i_1_102/A              INV_X1        Fall  2.3140 0.0020 0.0290    0.0020            1.54936                                                   | 
|    SM/i_1_102/ZN             INV_X1        Rise  2.3330 0.0190 0.0110             0.385756 1.14029  1.52605           1       100                    | 
|    SM/result_reg[49]/D       DFF_X1        Rise  2.3330 0.0000 0.0110                      1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/result_reg[49]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
|    SM/result_reg[49]/CK        DFF_X1        Rise  0.1980  0.0050 0.0880                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1980 4.1980 | 
| library setup check                      | -0.0310 4.1670 | 
| data required time                       |  4.1670        | 
|                                          |                | 
| data required time                       |  4.1670        | 
| data arrival time                        | -2.3330        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.8340        | 
-------------------------------------------------------------


 Timing Path to SM/res_reg[49]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/res_reg[49] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080 4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500 28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500          0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140 2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                             A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140          0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180 1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120 0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120          0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140 1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140          0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180 1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130 0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130          0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180 0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180          1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300 0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300          1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160 0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160          1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290 0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290          1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170 0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170          0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170 0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170          0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110 0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110          0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170 1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820 1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820          1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250 0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_108/A1          OR2_X1        Fall  1.1900 0.0000 0.0250          0.792385                                                  | 
|    SM/i_11/i_108/ZN          OR2_X1        Fall  1.2560 0.0660 0.0170 1.36742  7.6263   8.99372           4       100                    | 
|    SM/i_11/i_105/A1          NOR4_X1       Fall  1.2560 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_105/ZN          NOR4_X1       Rise  1.3380 0.0820 0.0720 0.601345 4.17264  4.77398           2       100                    | 
|    SM/i_11/i_104/A1          NAND2_X1      Rise  1.3380 0.0000 0.0720          1.59903                                                   | 
|    SM/i_11/i_104/ZN          NAND2_X1      Fall  1.3690 0.0310 0.0240 0.872718 3.35827  4.23098           2       100                    | 
|    SM/i_11/i_103/A1          OR2_X1        Fall  1.3690 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_103/ZN          OR2_X1        Fall  1.4350 0.0660 0.0170 1.35377  7.6263   8.98007           4       100                    | 
|    SM/i_11/i_100/A1          NOR4_X1       Fall  1.4350 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_100/ZN          NOR4_X1       Rise  1.5180 0.0830 0.0730 0.741099 4.17264  4.91374           2       100                    | 
|    SM/i_11/i_99/A1           NAND2_X1      Rise  1.5180 0.0000 0.0730          1.59903                                                   | 
|    SM/i_11/i_99/ZN           NAND2_X1      Fall  1.5490 0.0310 0.0240 0.872775 3.35827  4.23104           2       100                    | 
|    SM/i_11/i_98/A1           OR2_X1        Fall  1.5490 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_98/ZN           OR2_X1        Fall  1.6160 0.0670 0.0170 2.0406   7.6263   9.6669            4       100                    | 
|    SM/i_11/i_95/A1           NOR4_X1       Fall  1.6160 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_95/ZN           NOR4_X1       Rise  1.7000 0.0840 0.0740 0.848668 4.17264  5.02131           2       100                    | 
|    SM/i_11/i_94/A1           NAND2_X1      Rise  1.7000 0.0000 0.0740          1.59903                                                   | 
|    SM/i_11/i_94/ZN           NAND2_X1      Fall  1.7310 0.0310 0.0240 0.780878 3.35827  4.13914           2       100                    | 
|    SM/i_11/i_93/A1           OR2_X1        Fall  1.7310 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_93/ZN           OR2_X1        Fall  1.7940 0.0630 0.0150 1.53455  5.88949  7.42405           3       100                    | 
|    SM/i_11/i_91/A1           NOR3_X1       Fall  1.7940 0.0000 0.0150          1.4005                                                    | 
|    SM/i_11/i_91/ZN           NOR3_X1       Rise  1.8610 0.0670 0.0550 1.47472  4.17264  5.64736           2       100                    | 
|    SM/i_11/i_90/A1           NAND2_X1      Rise  1.8610 0.0000 0.0550          1.59903                                                   | 
|    SM/i_11/i_90/ZN           NAND2_X1      Fall  1.8920 0.0310 0.0210 0.711374 4.12592  4.8373            2       100                    | 
|    SM/i_11/i_89/A1           NOR2_X1       Fall  1.8920 0.0000 0.0210          1.41309                                                   | 
|    SM/i_11/i_89/ZN           NOR2_X1       Rise  1.9370 0.0450 0.0310 0.766126 4.17264  4.93877           2       100                    | 
|    SM/i_11/i_88/A1           NAND2_X1      Rise  1.9370 0.0000 0.0310          1.59903                                                   | 
|    SM/i_11/i_88/ZN           NAND2_X1      Fall  1.9650 0.0280 0.0170 0.566294 5.03256  5.59885           3       100                    | 
|    SM/i_11/i_87/A1           OR3_X1        Fall  1.9650 0.0000 0.0170          0.775543                                                  | 
|    SM/i_11/i_87/ZN           OR3_X1        Fall  2.0420 0.0770 0.0180 1.08247  4.27641  5.35888           3       100                    | 
|    SM/i_11/i_86/A1           OR2_X1        Fall  2.0420 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_86/ZN           OR2_X1        Fall  2.0960 0.0540 0.0120 0.642453 3.35827  4.00072           2       100                    | 
|    SM/i_11/i_85/A1           OR2_X1        Fall  2.0960 0.0000 0.0120          0.792385                                                  | 
|    SM/i_11/i_85/ZN           OR2_X1        Fall  2.1470 0.0510 0.0110 0.418695 3.35827  3.77696           2       100                    | 
|    SM/i_11/i_84/A1           OR2_X1        Fall  2.1470 0.0000 0.0110          0.792385                                                  | 
|    SM/i_11/i_84/ZN           OR2_X1        Fall  2.2070 0.0600 0.0160 1.22546  7.6263   8.85175           4       100                    | 
|    SM/i_11/i_83/A1           NOR2_X1       Fall  2.2070 0.0000 0.0160          1.41309                                                   | 
|    SM/i_11/i_83/ZN           NOR2_X1       Rise  2.2390 0.0320 0.0210 0.204205 2.57361  2.77781           1       100                    | 
|    SM/i_11/i_53/B            XNOR2_X1      Rise  2.2390 0.0000 0.0210          2.57361                                                   | 
|    SM/i_11/i_53/ZN           XNOR2_X1      Fall  2.2630 0.0240 0.0140 0.412391 3.20216  3.61455           2       100                    | 
|    SM/i_11/p_0[49]                         Fall  2.2630 0.0000                                                             A             | 
|    SM/i_1_233/B1             AOI222_X1     Fall  2.2630 0.0000 0.0140          1.47422                                                   | 
|    SM/i_1_233/ZN             AOI222_X1     Rise  2.3440 0.0810 0.0530 0.558652 1.70023  2.25888           1       100                    | 
|    SM/i_1_271/A              INV_X1        Rise  2.3440 0.0000 0.0530          1.70023                                                   | 
|    SM/i_1_271/ZN             INV_X1        Fall  2.3520 0.0080 0.0110 0.145961 1.14029  1.28625           1       100                    | 
|    SM/res_reg[49]/D          DFF_X1        Fall  2.3520 0.0000 0.0110          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/res_reg[49]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  1.94799  3.16354           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1040 0.1040 0.0560 4.31082  18.4098  22.7206           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1050 0.0010 0.0560          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1390 0.0340 0.0070 4.5169   2.49758  7.01448           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1390 0.0000 0.0070          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2100 0.0710 0.0470 28.5699  27.4061  55.976            32      100      F    K        | 
|    SM/res_reg[49]/CK         DFF_X1        Rise  0.2120 0.0020 0.0470          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2120 4.2120 | 
| library setup check                      | -0.0260 4.1860 | 
| data required time                       |  4.1860        | 
|                                          |                | 
| data required time                       |  4.1860        | 
| data arrival time                        | -2.3520        | 
| pessimism                                |  0.0050        | 
|                                          |                | 
| slack                                    |  1.8390        | 
-------------------------------------------------------------


 Timing Path to SM/result_reg[48]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/result_reg[48] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080 4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500 28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500          0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140 2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                             A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140          0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180 1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120 0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120          0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140 1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140          0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180 1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130 0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130          0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180 0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180          1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300 0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300          1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160 0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160          1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290 0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290          1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170 0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170          0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170 0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170          0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110 0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110          0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170 1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820 1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820          1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250 0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_108/A1          OR2_X1        Fall  1.1900 0.0000 0.0250          0.792385                                                  | 
|    SM/i_11/i_108/ZN          OR2_X1        Fall  1.2560 0.0660 0.0170 1.36742  7.6263   8.99372           4       100                    | 
|    SM/i_11/i_105/A1          NOR4_X1       Fall  1.2560 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_105/ZN          NOR4_X1       Rise  1.3380 0.0820 0.0720 0.601345 4.17264  4.77398           2       100                    | 
|    SM/i_11/i_104/A1          NAND2_X1      Rise  1.3380 0.0000 0.0720          1.59903                                                   | 
|    SM/i_11/i_104/ZN          NAND2_X1      Fall  1.3690 0.0310 0.0240 0.872718 3.35827  4.23098           2       100                    | 
|    SM/i_11/i_103/A1          OR2_X1        Fall  1.3690 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_103/ZN          OR2_X1        Fall  1.4350 0.0660 0.0170 1.35377  7.6263   8.98007           4       100                    | 
|    SM/i_11/i_100/A1          NOR4_X1       Fall  1.4350 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_100/ZN          NOR4_X1       Rise  1.5180 0.0830 0.0730 0.741099 4.17264  4.91374           2       100                    | 
|    SM/i_11/i_99/A1           NAND2_X1      Rise  1.5180 0.0000 0.0730          1.59903                                                   | 
|    SM/i_11/i_99/ZN           NAND2_X1      Fall  1.5490 0.0310 0.0240 0.872775 3.35827  4.23104           2       100                    | 
|    SM/i_11/i_98/A1           OR2_X1        Fall  1.5490 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_98/ZN           OR2_X1        Fall  1.6160 0.0670 0.0170 2.0406   7.6263   9.6669            4       100                    | 
|    SM/i_11/i_95/A1           NOR4_X1       Fall  1.6160 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_95/ZN           NOR4_X1       Rise  1.7000 0.0840 0.0740 0.848668 4.17264  5.02131           2       100                    | 
|    SM/i_11/i_94/A1           NAND2_X1      Rise  1.7000 0.0000 0.0740          1.59903                                                   | 
|    SM/i_11/i_94/ZN           NAND2_X1      Fall  1.7310 0.0310 0.0240 0.780878 3.35827  4.13914           2       100                    | 
|    SM/i_11/i_93/A1           OR2_X1        Fall  1.7310 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_93/ZN           OR2_X1        Fall  1.7940 0.0630 0.0150 1.53455  5.88949  7.42405           3       100                    | 
|    SM/i_11/i_91/A1           NOR3_X1       Fall  1.7940 0.0000 0.0150          1.4005                                                    | 
|    SM/i_11/i_91/ZN           NOR3_X1       Rise  1.8610 0.0670 0.0550 1.47472  4.17264  5.64736           2       100                    | 
|    SM/i_11/i_90/A1           NAND2_X1      Rise  1.8610 0.0000 0.0550          1.59903                                                   | 
|    SM/i_11/i_90/ZN           NAND2_X1      Fall  1.8920 0.0310 0.0210 0.711374 4.12592  4.8373            2       100                    | 
|    SM/i_11/i_89/A1           NOR2_X1       Fall  1.8920 0.0000 0.0210          1.41309                                                   | 
|    SM/i_11/i_89/ZN           NOR2_X1       Rise  1.9370 0.0450 0.0310 0.766126 4.17264  4.93877           2       100                    | 
|    SM/i_11/i_88/A1           NAND2_X1      Rise  1.9370 0.0000 0.0310          1.59903                                                   | 
|    SM/i_11/i_88/ZN           NAND2_X1      Fall  1.9650 0.0280 0.0170 0.566294 5.03256  5.59885           3       100                    | 
|    SM/i_11/i_87/A1           OR3_X1        Fall  1.9650 0.0000 0.0170          0.775543                                                  | 
|    SM/i_11/i_87/ZN           OR3_X1        Fall  2.0420 0.0770 0.0180 1.08247  4.27641  5.35888           3       100                    | 
|    SM/i_11/i_86/A1           OR2_X1        Fall  2.0420 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_86/ZN           OR2_X1        Fall  2.0960 0.0540 0.0120 0.642453 3.35827  4.00072           2       100                    | 
|    SM/i_11/i_85/A1           OR2_X1        Fall  2.0960 0.0000 0.0120          0.792385                                                  | 
|    SM/i_11/i_85/ZN           OR2_X1        Fall  2.1470 0.0510 0.0110 0.418695 3.35827  3.77696           2       100                    | 
|    SM/i_11/i_84/A1           OR2_X1        Fall  2.1470 0.0000 0.0110          0.792385                                                  | 
|    SM/i_11/i_84/ZN           OR2_X1        Fall  2.2070 0.0600 0.0160 1.22546  7.6263   8.85175           4       100                    | 
|    SM/i_11/i_52/B            XOR2_X1       Fall  2.2070 0.0000 0.0160          2.41145                                                   | 
|    SM/i_11/i_52/Z            XOR2_X1       Fall  2.2690 0.0620 0.0160 0.665152 3.20216  3.86731           2       100                    | 
|    SM/i_11/p_0[48]                         Fall  2.2690 0.0000                                                             A             | 
|    SM/i_1_101/B2             AOI22_X1      Fall  2.2690 0.0000 0.0160          1.52031                                                   | 
|    SM/i_1_101/ZN             AOI22_X1      Rise  2.3230 0.0540 0.0380 1.00109  1.70023  2.70132           1       100                    | 
|    SM/i_1_100/A              INV_X1        Rise  2.3230 0.0000 0.0380          1.70023                                                   | 
|    SM/i_1_100/ZN             INV_X1        Fall  2.3320 0.0090 0.0100 0.427667 1.14029  1.56796           1       100                    | 
|    SM/result_reg[48]/D       DFF_X1        Fall  2.3320 0.0000 0.0100          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/result_reg[48]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
|    SM/result_reg[48]/CK        DFF_X1        Rise  0.2030  0.0100 0.0880                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2030 4.2030 | 
| library setup check                      | -0.0240 4.1790 | 
| data required time                       |  4.1790        | 
|                                          |                | 
| data required time                       |  4.1790        | 
| data arrival time                        | -2.3320        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.8470        | 
-------------------------------------------------------------


 Timing Path to SM/res_reg[47]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/res_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080 4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500 28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500          0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140 2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                             A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140          0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180 1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120 0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120          0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140 1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140          0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180 1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130 0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130          0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180 0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180          1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300 0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300          1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160 0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160          1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290 0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290          1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170 0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170          0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170 0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170          0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110 0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110          0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170 1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820 1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820          1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250 0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_108/A1          OR2_X1        Fall  1.1900 0.0000 0.0250          0.792385                                                  | 
|    SM/i_11/i_108/ZN          OR2_X1        Fall  1.2560 0.0660 0.0170 1.36742  7.6263   8.99372           4       100                    | 
|    SM/i_11/i_105/A1          NOR4_X1       Fall  1.2560 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_105/ZN          NOR4_X1       Rise  1.3380 0.0820 0.0720 0.601345 4.17264  4.77398           2       100                    | 
|    SM/i_11/i_104/A1          NAND2_X1      Rise  1.3380 0.0000 0.0720          1.59903                                                   | 
|    SM/i_11/i_104/ZN          NAND2_X1      Fall  1.3690 0.0310 0.0240 0.872718 3.35827  4.23098           2       100                    | 
|    SM/i_11/i_103/A1          OR2_X1        Fall  1.3690 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_103/ZN          OR2_X1        Fall  1.4350 0.0660 0.0170 1.35377  7.6263   8.98007           4       100                    | 
|    SM/i_11/i_100/A1          NOR4_X1       Fall  1.4350 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_100/ZN          NOR4_X1       Rise  1.5180 0.0830 0.0730 0.741099 4.17264  4.91374           2       100                    | 
|    SM/i_11/i_99/A1           NAND2_X1      Rise  1.5180 0.0000 0.0730          1.59903                                                   | 
|    SM/i_11/i_99/ZN           NAND2_X1      Fall  1.5490 0.0310 0.0240 0.872775 3.35827  4.23104           2       100                    | 
|    SM/i_11/i_98/A1           OR2_X1        Fall  1.5490 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_98/ZN           OR2_X1        Fall  1.6160 0.0670 0.0170 2.0406   7.6263   9.6669            4       100                    | 
|    SM/i_11/i_95/A1           NOR4_X1       Fall  1.6160 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_95/ZN           NOR4_X1       Rise  1.7000 0.0840 0.0740 0.848668 4.17264  5.02131           2       100                    | 
|    SM/i_11/i_94/A1           NAND2_X1      Rise  1.7000 0.0000 0.0740          1.59903                                                   | 
|    SM/i_11/i_94/ZN           NAND2_X1      Fall  1.7310 0.0310 0.0240 0.780878 3.35827  4.13914           2       100                    | 
|    SM/i_11/i_93/A1           OR2_X1        Fall  1.7310 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_93/ZN           OR2_X1        Fall  1.7940 0.0630 0.0150 1.53455  5.88949  7.42405           3       100                    | 
|    SM/i_11/i_91/A1           NOR3_X1       Fall  1.7940 0.0000 0.0150          1.4005                                                    | 
|    SM/i_11/i_91/ZN           NOR3_X1       Rise  1.8610 0.0670 0.0550 1.47472  4.17264  5.64736           2       100                    | 
|    SM/i_11/i_90/A1           NAND2_X1      Rise  1.8610 0.0000 0.0550          1.59903                                                   | 
|    SM/i_11/i_90/ZN           NAND2_X1      Fall  1.8920 0.0310 0.0210 0.711374 4.12592  4.8373            2       100                    | 
|    SM/i_11/i_89/A1           NOR2_X1       Fall  1.8920 0.0000 0.0210          1.41309                                                   | 
|    SM/i_11/i_89/ZN           NOR2_X1       Rise  1.9370 0.0450 0.0310 0.766126 4.17264  4.93877           2       100                    | 
|    SM/i_11/i_88/A1           NAND2_X1      Rise  1.9370 0.0000 0.0310          1.59903                                                   | 
|    SM/i_11/i_88/ZN           NAND2_X1      Fall  1.9650 0.0280 0.0170 0.566294 5.03256  5.59885           3       100                    | 
|    SM/i_11/i_87/A1           OR3_X1        Fall  1.9650 0.0000 0.0170          0.775543                                                  | 
|    SM/i_11/i_87/ZN           OR3_X1        Fall  2.0420 0.0770 0.0180 1.08247  4.27641  5.35888           3       100                    | 
|    SM/i_11/i_86/A1           OR2_X1        Fall  2.0420 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_86/ZN           OR2_X1        Fall  2.0960 0.0540 0.0120 0.642453 3.35827  4.00072           2       100                    | 
|    SM/i_11/i_85/A1           OR2_X1        Fall  2.0960 0.0000 0.0120          0.792385                                                  | 
|    SM/i_11/i_85/ZN           OR2_X1        Fall  2.1470 0.0510 0.0110 0.418695 3.35827  3.77696           2       100                    | 
|    SM/i_11/i_51/B            XOR2_X1       Fall  2.1470 0.0000 0.0110          2.41145                                                   | 
|    SM/i_11/i_51/Z            XOR2_X1       Fall  2.2070 0.0600 0.0140 0.679316 3.20216  3.88148           2       100                    | 
|    SM/i_11/p_0[47]                         Fall  2.2070 0.0000                                                             A             | 
|    SM/i_1_268/B1             AOI222_X1     Fall  2.2070 0.0000 0.0140          1.47422                                                   | 
|    SM/i_1_268/ZN             AOI222_X1     Rise  2.2850 0.0780 0.0500 0.184627 1.70023  1.88486           1       100                    | 
|    SM/i_1_267/A              INV_X1        Rise  2.2850 0.0000 0.0500          1.70023                                                   | 
|    SM/i_1_267/ZN             INV_X1        Fall  2.2930 0.0080 0.0110 0.229291 1.14029  1.36958           1       100                    | 
|    SM/res_reg[47]/D          DFF_X1        Fall  2.2930 0.0000 0.0110          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/res_reg[47]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  1.94799  3.16354           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1040 0.1040 0.0560 4.31082  18.4098  22.7206           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1050 0.0010 0.0560          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1390 0.0340 0.0070 4.5169   2.49758  7.01448           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1390 0.0000 0.0070          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2100 0.0710 0.0470 28.5699  27.4061  55.976            32      100      F    K        | 
|    SM/res_reg[47]/CK         DFF_X1        Rise  0.2120 0.0020 0.0470          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2120 4.2120 | 
| library setup check                      | -0.0260 4.1860 | 
| data required time                       |  4.1860        | 
|                                          |                | 
| data required time                       |  4.1860        | 
| data arrival time                        | -2.2930        | 
| pessimism                                |  0.0050        | 
|                                          |                | 
| slack                                    |  1.8980        | 
-------------------------------------------------------------


 Timing Path to SM/result_reg[47]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/result_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080 4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500 28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500          0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140 2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                             A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140          0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180 1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120 0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120          0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140 1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140          0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180 1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130 0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130          0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180 0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180          1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300 0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300          1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160 0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160          1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290 0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290          1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170 0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170          0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170 0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170          0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110 0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110          0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170 1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820 1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820          1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250 0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_108/A1          OR2_X1        Fall  1.1900 0.0000 0.0250          0.792385                                                  | 
|    SM/i_11/i_108/ZN          OR2_X1        Fall  1.2560 0.0660 0.0170 1.36742  7.6263   8.99372           4       100                    | 
|    SM/i_11/i_105/A1          NOR4_X1       Fall  1.2560 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_105/ZN          NOR4_X1       Rise  1.3380 0.0820 0.0720 0.601345 4.17264  4.77398           2       100                    | 
|    SM/i_11/i_104/A1          NAND2_X1      Rise  1.3380 0.0000 0.0720          1.59903                                                   | 
|    SM/i_11/i_104/ZN          NAND2_X1      Fall  1.3690 0.0310 0.0240 0.872718 3.35827  4.23098           2       100                    | 
|    SM/i_11/i_103/A1          OR2_X1        Fall  1.3690 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_103/ZN          OR2_X1        Fall  1.4350 0.0660 0.0170 1.35377  7.6263   8.98007           4       100                    | 
|    SM/i_11/i_100/A1          NOR4_X1       Fall  1.4350 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_100/ZN          NOR4_X1       Rise  1.5180 0.0830 0.0730 0.741099 4.17264  4.91374           2       100                    | 
|    SM/i_11/i_99/A1           NAND2_X1      Rise  1.5180 0.0000 0.0730          1.59903                                                   | 
|    SM/i_11/i_99/ZN           NAND2_X1      Fall  1.5490 0.0310 0.0240 0.872775 3.35827  4.23104           2       100                    | 
|    SM/i_11/i_98/A1           OR2_X1        Fall  1.5490 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_98/ZN           OR2_X1        Fall  1.6160 0.0670 0.0170 2.0406   7.6263   9.6669            4       100                    | 
|    SM/i_11/i_95/A1           NOR4_X1       Fall  1.6160 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_95/ZN           NOR4_X1       Rise  1.7000 0.0840 0.0740 0.848668 4.17264  5.02131           2       100                    | 
|    SM/i_11/i_94/A1           NAND2_X1      Rise  1.7000 0.0000 0.0740          1.59903                                                   | 
|    SM/i_11/i_94/ZN           NAND2_X1      Fall  1.7310 0.0310 0.0240 0.780878 3.35827  4.13914           2       100                    | 
|    SM/i_11/i_93/A1           OR2_X1        Fall  1.7310 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_93/ZN           OR2_X1        Fall  1.7940 0.0630 0.0150 1.53455  5.88949  7.42405           3       100                    | 
|    SM/i_11/i_91/A1           NOR3_X1       Fall  1.7940 0.0000 0.0150          1.4005                                                    | 
|    SM/i_11/i_91/ZN           NOR3_X1       Rise  1.8610 0.0670 0.0550 1.47472  4.17264  5.64736           2       100                    | 
|    SM/i_11/i_90/A1           NAND2_X1      Rise  1.8610 0.0000 0.0550          1.59903                                                   | 
|    SM/i_11/i_90/ZN           NAND2_X1      Fall  1.8920 0.0310 0.0210 0.711374 4.12592  4.8373            2       100                    | 
|    SM/i_11/i_89/A1           NOR2_X1       Fall  1.8920 0.0000 0.0210          1.41309                                                   | 
|    SM/i_11/i_89/ZN           NOR2_X1       Rise  1.9370 0.0450 0.0310 0.766126 4.17264  4.93877           2       100                    | 
|    SM/i_11/i_88/A1           NAND2_X1      Rise  1.9370 0.0000 0.0310          1.59903                                                   | 
|    SM/i_11/i_88/ZN           NAND2_X1      Fall  1.9650 0.0280 0.0170 0.566294 5.03256  5.59885           3       100                    | 
|    SM/i_11/i_87/A1           OR3_X1        Fall  1.9650 0.0000 0.0170          0.775543                                                  | 
|    SM/i_11/i_87/ZN           OR3_X1        Fall  2.0420 0.0770 0.0180 1.08247  4.27641  5.35888           3       100                    | 
|    SM/i_11/i_86/A1           OR2_X1        Fall  2.0420 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_86/ZN           OR2_X1        Fall  2.0960 0.0540 0.0120 0.642453 3.35827  4.00072           2       100                    | 
|    SM/i_11/i_85/A1           OR2_X1        Fall  2.0960 0.0000 0.0120          0.792385                                                  | 
|    SM/i_11/i_85/ZN           OR2_X1        Fall  2.1470 0.0510 0.0110 0.418695 3.35827  3.77696           2       100                    | 
|    SM/i_11/i_51/B            XOR2_X1       Fall  2.1470 0.0000 0.0110          2.41145                                                   | 
|    SM/i_11/i_51/Z            XOR2_X1       Fall  2.2070 0.0600 0.0140 0.679316 3.20216  3.88148           2       100                    | 
|    SM/i_11/p_0[47]                         Fall  2.2070 0.0000                                                             A             | 
|    SM/i_1_99/B2              AOI22_X1      Fall  2.2070 0.0000 0.0140          1.52031                                                   | 
|    SM/i_1_99/ZN              AOI22_X1      Rise  2.2570 0.0500 0.0360 0.380639 1.70023  2.08087           1       100                    | 
|    SM/i_1_98/A               INV_X1        Rise  2.2570 0.0000 0.0360          1.70023                                                   | 
|    SM/i_1_98/ZN              INV_X1        Fall  2.2670 0.0100 0.0090 0.530233 1.14029  1.67052           1       100                    | 
|    SM/result_reg[47]/D       DFF_X1        Fall  2.2670 0.0000 0.0090          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/result_reg[47]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
|    SM/result_reg[47]/CK        DFF_X1        Rise  0.1980  0.0050 0.0880                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1980 4.1980 | 
| library setup check                      | -0.0240 4.1740 | 
| data required time                       |  4.1740        | 
|                                          |                | 
| data required time                       |  4.1740        | 
| data arrival time                        | -2.2670        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.9070        | 
-------------------------------------------------------------


 Timing Path to SM/res_reg[46]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/res_reg[46] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080 4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500 28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500          0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140 2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                             A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140          0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180 1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120 0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120          0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140 1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140          0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180 1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130 0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130          0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180 0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180          1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300 0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300          1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160 0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160          1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290 0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290          1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170 0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170          0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170 0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170          0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110 0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110          0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170 1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820 1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820          1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250 0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_108/A1          OR2_X1        Fall  1.1900 0.0000 0.0250          0.792385                                                  | 
|    SM/i_11/i_108/ZN          OR2_X1        Fall  1.2560 0.0660 0.0170 1.36742  7.6263   8.99372           4       100                    | 
|    SM/i_11/i_105/A1          NOR4_X1       Fall  1.2560 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_105/ZN          NOR4_X1       Rise  1.3380 0.0820 0.0720 0.601345 4.17264  4.77398           2       100                    | 
|    SM/i_11/i_104/A1          NAND2_X1      Rise  1.3380 0.0000 0.0720          1.59903                                                   | 
|    SM/i_11/i_104/ZN          NAND2_X1      Fall  1.3690 0.0310 0.0240 0.872718 3.35827  4.23098           2       100                    | 
|    SM/i_11/i_103/A1          OR2_X1        Fall  1.3690 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_103/ZN          OR2_X1        Fall  1.4350 0.0660 0.0170 1.35377  7.6263   8.98007           4       100                    | 
|    SM/i_11/i_100/A1          NOR4_X1       Fall  1.4350 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_100/ZN          NOR4_X1       Rise  1.5180 0.0830 0.0730 0.741099 4.17264  4.91374           2       100                    | 
|    SM/i_11/i_99/A1           NAND2_X1      Rise  1.5180 0.0000 0.0730          1.59903                                                   | 
|    SM/i_11/i_99/ZN           NAND2_X1      Fall  1.5490 0.0310 0.0240 0.872775 3.35827  4.23104           2       100                    | 
|    SM/i_11/i_98/A1           OR2_X1        Fall  1.5490 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_98/ZN           OR2_X1        Fall  1.6160 0.0670 0.0170 2.0406   7.6263   9.6669            4       100                    | 
|    SM/i_11/i_95/A1           NOR4_X1       Fall  1.6160 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_95/ZN           NOR4_X1       Rise  1.7000 0.0840 0.0740 0.848668 4.17264  5.02131           2       100                    | 
|    SM/i_11/i_94/A1           NAND2_X1      Rise  1.7000 0.0000 0.0740          1.59903                                                   | 
|    SM/i_11/i_94/ZN           NAND2_X1      Fall  1.7310 0.0310 0.0240 0.780878 3.35827  4.13914           2       100                    | 
|    SM/i_11/i_93/A1           OR2_X1        Fall  1.7310 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_93/ZN           OR2_X1        Fall  1.7940 0.0630 0.0150 1.53455  5.88949  7.42405           3       100                    | 
|    SM/i_11/i_91/A1           NOR3_X1       Fall  1.7940 0.0000 0.0150          1.4005                                                    | 
|    SM/i_11/i_91/ZN           NOR3_X1       Rise  1.8610 0.0670 0.0550 1.47472  4.17264  5.64736           2       100                    | 
|    SM/i_11/i_90/A1           NAND2_X1      Rise  1.8610 0.0000 0.0550          1.59903                                                   | 
|    SM/i_11/i_90/ZN           NAND2_X1      Fall  1.8920 0.0310 0.0210 0.711374 4.12592  4.8373            2       100                    | 
|    SM/i_11/i_89/A1           NOR2_X1       Fall  1.8920 0.0000 0.0210          1.41309                                                   | 
|    SM/i_11/i_89/ZN           NOR2_X1       Rise  1.9370 0.0450 0.0310 0.766126 4.17264  4.93877           2       100                    | 
|    SM/i_11/i_88/A1           NAND2_X1      Rise  1.9370 0.0000 0.0310          1.59903                                                   | 
|    SM/i_11/i_88/ZN           NAND2_X1      Fall  1.9650 0.0280 0.0170 0.566294 5.03256  5.59885           3       100                    | 
|    SM/i_11/i_87/A1           OR3_X1        Fall  1.9650 0.0000 0.0170          0.775543                                                  | 
|    SM/i_11/i_87/ZN           OR3_X1        Fall  2.0420 0.0770 0.0180 1.08247  4.27641  5.35888           3       100                    | 
|    SM/i_11/i_86/A1           OR2_X1        Fall  2.0420 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_86/ZN           OR2_X1        Fall  2.0960 0.0540 0.0120 0.642453 3.35827  4.00072           2       100                    | 
|    SM/i_11/i_50/B            XOR2_X1       Fall  2.0960 0.0000 0.0120          2.41145                                                   | 
|    SM/i_11/i_50/Z            XOR2_X1       Fall  2.1560 0.0600 0.0140 0.607383 3.20216  3.80954           2       100                    | 
|    SM/i_11/p_0[46]                         Fall  2.1560 0.0000                                                             A             | 
|    SM/i_1_266/B1             AOI222_X1     Fall  2.1560 0.0000 0.0140          1.47422                                                   | 
|    SM/i_1_266/ZN             AOI222_X1     Rise  2.2380 0.0820 0.0530 0.576294 1.70023  2.27652           1       100                    | 
|    SM/i_1_265/A              INV_X1        Rise  2.2380 0.0000 0.0530          1.70023                                                   | 
|    SM/i_1_265/ZN             INV_X1        Fall  2.2460 0.0080 0.0120 0.275552 1.14029  1.41584           1       100                    | 
|    SM/res_reg[46]/D          DFF_X1        Fall  2.2460 0.0000 0.0120          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/res_reg[46]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  1.94799  3.16354           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1040 0.1040 0.0560 4.31082  18.4098  22.7206           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1050 0.0010 0.0560          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1390 0.0340 0.0070 4.5169   2.49758  7.01448           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1390 0.0000 0.0070          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2100 0.0710 0.0470 28.5699  27.4061  55.976            32      100      F    K        | 
|    SM/res_reg[46]/CK         DFF_X1        Rise  0.2120 0.0020 0.0470          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2120 4.2120 | 
| library setup check                      | -0.0260 4.1860 | 
| data required time                       |  4.1860        | 
|                                          |                | 
| data required time                       |  4.1860        | 
| data arrival time                        | -2.2460        | 
| pessimism                                |  0.0050        | 
|                                          |                | 
| slack                                    |  1.9450        | 
-------------------------------------------------------------


 Timing Path to SM/result_reg[46]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/result_reg[46] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080 4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500 28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500          0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140 2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                             A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140          0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180 1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120 0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120          0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140 1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140          0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180 1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130 0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130          0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180 0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180          1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300 0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300          1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160 0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160          1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290 0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290          1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170 0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170          0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170 0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170          0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110 0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110          0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170 1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820 1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820          1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250 0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_108/A1          OR2_X1        Fall  1.1900 0.0000 0.0250          0.792385                                                  | 
|    SM/i_11/i_108/ZN          OR2_X1        Fall  1.2560 0.0660 0.0170 1.36742  7.6263   8.99372           4       100                    | 
|    SM/i_11/i_105/A1          NOR4_X1       Fall  1.2560 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_105/ZN          NOR4_X1       Rise  1.3380 0.0820 0.0720 0.601345 4.17264  4.77398           2       100                    | 
|    SM/i_11/i_104/A1          NAND2_X1      Rise  1.3380 0.0000 0.0720          1.59903                                                   | 
|    SM/i_11/i_104/ZN          NAND2_X1      Fall  1.3690 0.0310 0.0240 0.872718 3.35827  4.23098           2       100                    | 
|    SM/i_11/i_103/A1          OR2_X1        Fall  1.3690 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_103/ZN          OR2_X1        Fall  1.4350 0.0660 0.0170 1.35377  7.6263   8.98007           4       100                    | 
|    SM/i_11/i_100/A1          NOR4_X1       Fall  1.4350 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_100/ZN          NOR4_X1       Rise  1.5180 0.0830 0.0730 0.741099 4.17264  4.91374           2       100                    | 
|    SM/i_11/i_99/A1           NAND2_X1      Rise  1.5180 0.0000 0.0730          1.59903                                                   | 
|    SM/i_11/i_99/ZN           NAND2_X1      Fall  1.5490 0.0310 0.0240 0.872775 3.35827  4.23104           2       100                    | 
|    SM/i_11/i_98/A1           OR2_X1        Fall  1.5490 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_98/ZN           OR2_X1        Fall  1.6160 0.0670 0.0170 2.0406   7.6263   9.6669            4       100                    | 
|    SM/i_11/i_95/A1           NOR4_X1       Fall  1.6160 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_95/ZN           NOR4_X1       Rise  1.7000 0.0840 0.0740 0.848668 4.17264  5.02131           2       100                    | 
|    SM/i_11/i_94/A1           NAND2_X1      Rise  1.7000 0.0000 0.0740          1.59903                                                   | 
|    SM/i_11/i_94/ZN           NAND2_X1      Fall  1.7310 0.0310 0.0240 0.780878 3.35827  4.13914           2       100                    | 
|    SM/i_11/i_93/A1           OR2_X1        Fall  1.7310 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_93/ZN           OR2_X1        Fall  1.7940 0.0630 0.0150 1.53455  5.88949  7.42405           3       100                    | 
|    SM/i_11/i_91/A1           NOR3_X1       Fall  1.7940 0.0000 0.0150          1.4005                                                    | 
|    SM/i_11/i_91/ZN           NOR3_X1       Rise  1.8610 0.0670 0.0550 1.47472  4.17264  5.64736           2       100                    | 
|    SM/i_11/i_90/A1           NAND2_X1      Rise  1.8610 0.0000 0.0550          1.59903                                                   | 
|    SM/i_11/i_90/ZN           NAND2_X1      Fall  1.8920 0.0310 0.0210 0.711374 4.12592  4.8373            2       100                    | 
|    SM/i_11/i_89/A1           NOR2_X1       Fall  1.8920 0.0000 0.0210          1.41309                                                   | 
|    SM/i_11/i_89/ZN           NOR2_X1       Rise  1.9370 0.0450 0.0310 0.766126 4.17264  4.93877           2       100                    | 
|    SM/i_11/i_88/A1           NAND2_X1      Rise  1.9370 0.0000 0.0310          1.59903                                                   | 
|    SM/i_11/i_88/ZN           NAND2_X1      Fall  1.9650 0.0280 0.0170 0.566294 5.03256  5.59885           3       100                    | 
|    SM/i_11/i_87/A1           OR3_X1        Fall  1.9650 0.0000 0.0170          0.775543                                                  | 
|    SM/i_11/i_87/ZN           OR3_X1        Fall  2.0420 0.0770 0.0180 1.08247  4.27641  5.35888           3       100                    | 
|    SM/i_11/i_86/A1           OR2_X1        Fall  2.0420 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_86/ZN           OR2_X1        Fall  2.0960 0.0540 0.0120 0.642453 3.35827  4.00072           2       100                    | 
|    SM/i_11/i_50/B            XOR2_X1       Fall  2.0960 0.0000 0.0120          2.41145                                                   | 
|    SM/i_11/i_50/Z            XOR2_X1       Fall  2.1560 0.0600 0.0140 0.607383 3.20216  3.80954           2       100                    | 
|    SM/i_11/p_0[46]                         Fall  2.1560 0.0000                                                             A             | 
|    SM/i_1_97/B2              AOI22_X1      Fall  2.1560 0.0000 0.0140          1.52031                                                   | 
|    SM/i_1_97/ZN              AOI22_X1      Rise  2.2060 0.0500 0.0360 0.456544 1.70023  2.15677           1       100                    | 
|    SM/i_1_96/A               INV_X1        Rise  2.2060 0.0000 0.0360          1.70023                                                   | 
|    SM/i_1_96/ZN              INV_X1        Fall  2.2150 0.0090 0.0090 0.420749 1.14029  1.56104           1       100                    | 
|    SM/result_reg[46]/D       DFF_X1        Fall  2.2150 0.0000 0.0090          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/result_reg[46]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
|    SM/result_reg[46]/CK        DFF_X1        Rise  0.1980  0.0050 0.0880                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1980 4.1980 | 
| library setup check                      | -0.0240 4.1740 | 
| data required time                       |  4.1740        | 
|                                          |                | 
| data required time                       |  4.1740        | 
| data arrival time                        | -2.2150        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.9590        | 
-------------------------------------------------------------


 Timing Path to SM/res_reg[45]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/res_reg[45] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080 4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500 28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500          0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140 2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                             A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140          0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180 1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120 0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120          0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140 1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140          0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180 1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130 0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130          0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180 0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180          1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300 0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300          1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160 0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160          1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290 0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290          1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170 0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170          0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170 0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170          0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110 0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110          0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170 1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820 1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820          1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250 0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_108/A1          OR2_X1        Fall  1.1900 0.0000 0.0250          0.792385                                                  | 
|    SM/i_11/i_108/ZN          OR2_X1        Fall  1.2560 0.0660 0.0170 1.36742  7.6263   8.99372           4       100                    | 
|    SM/i_11/i_105/A1          NOR4_X1       Fall  1.2560 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_105/ZN          NOR4_X1       Rise  1.3380 0.0820 0.0720 0.601345 4.17264  4.77398           2       100                    | 
|    SM/i_11/i_104/A1          NAND2_X1      Rise  1.3380 0.0000 0.0720          1.59903                                                   | 
|    SM/i_11/i_104/ZN          NAND2_X1      Fall  1.3690 0.0310 0.0240 0.872718 3.35827  4.23098           2       100                    | 
|    SM/i_11/i_103/A1          OR2_X1        Fall  1.3690 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_103/ZN          OR2_X1        Fall  1.4350 0.0660 0.0170 1.35377  7.6263   8.98007           4       100                    | 
|    SM/i_11/i_100/A1          NOR4_X1       Fall  1.4350 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_100/ZN          NOR4_X1       Rise  1.5180 0.0830 0.0730 0.741099 4.17264  4.91374           2       100                    | 
|    SM/i_11/i_99/A1           NAND2_X1      Rise  1.5180 0.0000 0.0730          1.59903                                                   | 
|    SM/i_11/i_99/ZN           NAND2_X1      Fall  1.5490 0.0310 0.0240 0.872775 3.35827  4.23104           2       100                    | 
|    SM/i_11/i_98/A1           OR2_X1        Fall  1.5490 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_98/ZN           OR2_X1        Fall  1.6160 0.0670 0.0170 2.0406   7.6263   9.6669            4       100                    | 
|    SM/i_11/i_95/A1           NOR4_X1       Fall  1.6160 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_95/ZN           NOR4_X1       Rise  1.7000 0.0840 0.0740 0.848668 4.17264  5.02131           2       100                    | 
|    SM/i_11/i_94/A1           NAND2_X1      Rise  1.7000 0.0000 0.0740          1.59903                                                   | 
|    SM/i_11/i_94/ZN           NAND2_X1      Fall  1.7310 0.0310 0.0240 0.780878 3.35827  4.13914           2       100                    | 
|    SM/i_11/i_93/A1           OR2_X1        Fall  1.7310 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_93/ZN           OR2_X1        Fall  1.7940 0.0630 0.0150 1.53455  5.88949  7.42405           3       100                    | 
|    SM/i_11/i_91/A1           NOR3_X1       Fall  1.7940 0.0000 0.0150          1.4005                                                    | 
|    SM/i_11/i_91/ZN           NOR3_X1       Rise  1.8610 0.0670 0.0550 1.47472  4.17264  5.64736           2       100                    | 
|    SM/i_11/i_90/A1           NAND2_X1      Rise  1.8610 0.0000 0.0550          1.59903                                                   | 
|    SM/i_11/i_90/ZN           NAND2_X1      Fall  1.8920 0.0310 0.0210 0.711374 4.12592  4.8373            2       100                    | 
|    SM/i_11/i_89/A1           NOR2_X1       Fall  1.8920 0.0000 0.0210          1.41309                                                   | 
|    SM/i_11/i_89/ZN           NOR2_X1       Rise  1.9370 0.0450 0.0310 0.766126 4.17264  4.93877           2       100                    | 
|    SM/i_11/i_88/A1           NAND2_X1      Rise  1.9370 0.0000 0.0310          1.59903                                                   | 
|    SM/i_11/i_88/ZN           NAND2_X1      Fall  1.9650 0.0280 0.0170 0.566294 5.03256  5.59885           3       100                    | 
|    SM/i_11/i_87/A1           OR3_X1        Fall  1.9650 0.0000 0.0170          0.775543                                                  | 
|    SM/i_11/i_87/ZN           OR3_X1        Fall  2.0420 0.0770 0.0180 1.08247  4.27641  5.35888           3       100                    | 
|    SM/i_11/i_49/B            XOR2_X1       Fall  2.0420 0.0000 0.0180          2.41145                                                   | 
|    SM/i_11/i_49/Z            XOR2_X1       Fall  2.1040 0.0620 0.0130 0.397141 3.20216  3.5993            2       100                    | 
|    SM/i_11/p_0[45]                         Fall  2.1040 0.0000                                                             A             | 
|    SM/i_1_264/B1             AOI222_X1     Fall  2.1040 0.0000 0.0130          1.47422                                                   | 
|    SM/i_1_264/ZN             AOI222_X1     Rise  2.1850 0.0810 0.0530 0.52156  1.70023  2.22179           1       100                    | 
|    SM/i_1_263/A              INV_X1        Rise  2.1850 0.0000 0.0530          1.70023                                                   | 
|    SM/i_1_263/ZN             INV_X1        Fall  2.1930 0.0080 0.0120 0.250512 1.14029  1.3908            1       100                    | 
|    SM/res_reg[45]/D          DFF_X1        Fall  2.1930 0.0000 0.0120          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/res_reg[45]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  1.94799  3.16354           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1040 0.1040 0.0560 4.31082  18.4098  22.7206           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1050 0.0010 0.0560          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1390 0.0340 0.0070 4.5169   2.49758  7.01448           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1390 0.0000 0.0070          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2100 0.0710 0.0470 28.5699  27.4061  55.976            32      100      F    K        | 
|    SM/res_reg[45]/CK         DFF_X1        Rise  0.2120 0.0020 0.0470          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2120 4.2120 | 
| library setup check                      | -0.0260 4.1860 | 
| data required time                       |  4.1860        | 
|                                          |                | 
| data required time                       |  4.1860        | 
| data arrival time                        | -2.1930        | 
| pessimism                                |  0.0050        | 
|                                          |                | 
| slack                                    |  1.9980        | 
-------------------------------------------------------------


 Timing Path to SM/result_reg[45]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/result_reg[45] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080 4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500 28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500          0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140 2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                             A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140          0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180 1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120 0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120          0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140 1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140          0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180 1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130 0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130          0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180 0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180          1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300 0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300          1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160 0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160          1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290 0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290          1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170 0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170          0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170 0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170          0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110 0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110          0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170 1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820 1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820          1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250 0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_108/A1          OR2_X1        Fall  1.1900 0.0000 0.0250          0.792385                                                  | 
|    SM/i_11/i_108/ZN          OR2_X1        Fall  1.2560 0.0660 0.0170 1.36742  7.6263   8.99372           4       100                    | 
|    SM/i_11/i_105/A1          NOR4_X1       Fall  1.2560 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_105/ZN          NOR4_X1       Rise  1.3380 0.0820 0.0720 0.601345 4.17264  4.77398           2       100                    | 
|    SM/i_11/i_104/A1          NAND2_X1      Rise  1.3380 0.0000 0.0720          1.59903                                                   | 
|    SM/i_11/i_104/ZN          NAND2_X1      Fall  1.3690 0.0310 0.0240 0.872718 3.35827  4.23098           2       100                    | 
|    SM/i_11/i_103/A1          OR2_X1        Fall  1.3690 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_103/ZN          OR2_X1        Fall  1.4350 0.0660 0.0170 1.35377  7.6263   8.98007           4       100                    | 
|    SM/i_11/i_100/A1          NOR4_X1       Fall  1.4350 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_100/ZN          NOR4_X1       Rise  1.5180 0.0830 0.0730 0.741099 4.17264  4.91374           2       100                    | 
|    SM/i_11/i_99/A1           NAND2_X1      Rise  1.5180 0.0000 0.0730          1.59903                                                   | 
|    SM/i_11/i_99/ZN           NAND2_X1      Fall  1.5490 0.0310 0.0240 0.872775 3.35827  4.23104           2       100                    | 
|    SM/i_11/i_98/A1           OR2_X1        Fall  1.5490 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_98/ZN           OR2_X1        Fall  1.6160 0.0670 0.0170 2.0406   7.6263   9.6669            4       100                    | 
|    SM/i_11/i_95/A1           NOR4_X1       Fall  1.6160 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_95/ZN           NOR4_X1       Rise  1.7000 0.0840 0.0740 0.848668 4.17264  5.02131           2       100                    | 
|    SM/i_11/i_94/A1           NAND2_X1      Rise  1.7000 0.0000 0.0740          1.59903                                                   | 
|    SM/i_11/i_94/ZN           NAND2_X1      Fall  1.7310 0.0310 0.0240 0.780878 3.35827  4.13914           2       100                    | 
|    SM/i_11/i_93/A1           OR2_X1        Fall  1.7310 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_93/ZN           OR2_X1        Fall  1.7940 0.0630 0.0150 1.53455  5.88949  7.42405           3       100                    | 
|    SM/i_11/i_91/A1           NOR3_X1       Fall  1.7940 0.0000 0.0150          1.4005                                                    | 
|    SM/i_11/i_91/ZN           NOR3_X1       Rise  1.8610 0.0670 0.0550 1.47472  4.17264  5.64736           2       100                    | 
|    SM/i_11/i_90/A1           NAND2_X1      Rise  1.8610 0.0000 0.0550          1.59903                                                   | 
|    SM/i_11/i_90/ZN           NAND2_X1      Fall  1.8920 0.0310 0.0210 0.711374 4.12592  4.8373            2       100                    | 
|    SM/i_11/i_89/A1           NOR2_X1       Fall  1.8920 0.0000 0.0210          1.41309                                                   | 
|    SM/i_11/i_89/ZN           NOR2_X1       Rise  1.9370 0.0450 0.0310 0.766126 4.17264  4.93877           2       100                    | 
|    SM/i_11/i_88/A1           NAND2_X1      Rise  1.9370 0.0000 0.0310          1.59903                                                   | 
|    SM/i_11/i_88/ZN           NAND2_X1      Fall  1.9650 0.0280 0.0170 0.566294 5.03256  5.59885           3       100                    | 
|    SM/i_11/i_87/A1           OR3_X1        Fall  1.9650 0.0000 0.0170          0.775543                                                  | 
|    SM/i_11/i_87/ZN           OR3_X1        Fall  2.0420 0.0770 0.0180 1.08247  4.27641  5.35888           3       100                    | 
|    SM/i_11/i_49/B            XOR2_X1       Fall  2.0420 0.0000 0.0180          2.41145                                                   | 
|    SM/i_11/i_49/Z            XOR2_X1       Fall  2.1040 0.0620 0.0130 0.397141 3.20216  3.5993            2       100                    | 
|    SM/i_11/p_0[45]                         Fall  2.1040 0.0000                                                             A             | 
|    SM/i_1_95/B2              AOI22_X1      Fall  2.1040 0.0000 0.0130          1.52031                                                   | 
|    SM/i_1_95/ZN              AOI22_X1      Rise  2.1540 0.0500 0.0360 0.459221 1.70023  2.15945           1       100                    | 
|    SM/i_1_94/A               INV_X1        Rise  2.1540 0.0000 0.0360          1.70023                                                   | 
|    SM/i_1_94/ZN              INV_X1        Fall  2.1630 0.0090 0.0090 0.319007 1.14029  1.4593            1       100                    | 
|    SM/result_reg[45]/D       DFF_X1        Fall  2.1630 0.0000 0.0090          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/result_reg[45]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
|    SM/result_reg[45]/CK        DFF_X1        Rise  0.1980  0.0050 0.0880                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1980 4.1980 | 
| library setup check                      | -0.0240 4.1740 | 
| data required time                       |  4.1740        | 
|                                          |                | 
| data required time                       |  4.1740        | 
| data arrival time                        | -2.1630        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  2.0110        | 
-------------------------------------------------------------


 Timing Path to SM/res_reg[44]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/res_reg[44] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080 4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500 28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500          0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140 2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                             A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140          0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180 1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120 0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120          0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140 1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140          0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180 1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130 0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130          0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180 0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180          1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300 0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300          1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160 0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160          1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290 0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290          1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170 0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170          0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170 0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170          0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110 0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110          0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170 1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820 1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820          1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250 0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_108/A1          OR2_X1        Fall  1.1900 0.0000 0.0250          0.792385                                                  | 
|    SM/i_11/i_108/ZN          OR2_X1        Fall  1.2560 0.0660 0.0170 1.36742  7.6263   8.99372           4       100                    | 
|    SM/i_11/i_105/A1          NOR4_X1       Fall  1.2560 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_105/ZN          NOR4_X1       Rise  1.3380 0.0820 0.0720 0.601345 4.17264  4.77398           2       100                    | 
|    SM/i_11/i_104/A1          NAND2_X1      Rise  1.3380 0.0000 0.0720          1.59903                                                   | 
|    SM/i_11/i_104/ZN          NAND2_X1      Fall  1.3690 0.0310 0.0240 0.872718 3.35827  4.23098           2       100                    | 
|    SM/i_11/i_103/A1          OR2_X1        Fall  1.3690 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_103/ZN          OR2_X1        Fall  1.4350 0.0660 0.0170 1.35377  7.6263   8.98007           4       100                    | 
|    SM/i_11/i_100/A1          NOR4_X1       Fall  1.4350 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_100/ZN          NOR4_X1       Rise  1.5180 0.0830 0.0730 0.741099 4.17264  4.91374           2       100                    | 
|    SM/i_11/i_99/A1           NAND2_X1      Rise  1.5180 0.0000 0.0730          1.59903                                                   | 
|    SM/i_11/i_99/ZN           NAND2_X1      Fall  1.5490 0.0310 0.0240 0.872775 3.35827  4.23104           2       100                    | 
|    SM/i_11/i_98/A1           OR2_X1        Fall  1.5490 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_98/ZN           OR2_X1        Fall  1.6160 0.0670 0.0170 2.0406   7.6263   9.6669            4       100                    | 
|    SM/i_11/i_95/A1           NOR4_X1       Fall  1.6160 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_95/ZN           NOR4_X1       Rise  1.7000 0.0840 0.0740 0.848668 4.17264  5.02131           2       100                    | 
|    SM/i_11/i_94/A1           NAND2_X1      Rise  1.7000 0.0000 0.0740          1.59903                                                   | 
|    SM/i_11/i_94/ZN           NAND2_X1      Fall  1.7310 0.0310 0.0240 0.780878 3.35827  4.13914           2       100                    | 
|    SM/i_11/i_93/A1           OR2_X1        Fall  1.7310 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_93/ZN           OR2_X1        Fall  1.7940 0.0630 0.0150 1.53455  5.88949  7.42405           3       100                    | 
|    SM/i_11/i_91/A1           NOR3_X1       Fall  1.7940 0.0000 0.0150          1.4005                                                    | 
|    SM/i_11/i_91/ZN           NOR3_X1       Rise  1.8610 0.0670 0.0550 1.47472  4.17264  5.64736           2       100                    | 
|    SM/i_11/i_90/A1           NAND2_X1      Rise  1.8610 0.0000 0.0550          1.59903                                                   | 
|    SM/i_11/i_90/ZN           NAND2_X1      Fall  1.8920 0.0310 0.0210 0.711374 4.12592  4.8373            2       100                    | 
|    SM/i_11/i_89/A1           NOR2_X1       Fall  1.8920 0.0000 0.0210          1.41309                                                   | 
|    SM/i_11/i_89/ZN           NOR2_X1       Rise  1.9370 0.0450 0.0310 0.766126 4.17264  4.93877           2       100                    | 
|    SM/i_11/i_88/A1           NAND2_X1      Rise  1.9370 0.0000 0.0310          1.59903                                                   | 
|    SM/i_11/i_88/ZN           NAND2_X1      Fall  1.9650 0.0280 0.0170 0.566294 5.03256  5.59885           3       100                    | 
|    SM/i_11/i_87/A1           OR3_X1        Fall  1.9650 0.0000 0.0170          0.775543                                                  | 
|    SM/i_11/i_87/ZN           OR3_X1        Fall  2.0420 0.0770 0.0180 1.08247  4.27641  5.35888           3       100                    | 
|    SM/i_11/i_47/A1           AND2_X1       Fall  2.0420 0.0000 0.0180          0.874832                                                  | 
|    SM/i_11/i_47/ZN           AND2_X1       Fall  2.0790 0.0370 0.0080 0.71981  3.20216  3.92197           2       100                    | 
|    SM/i_11/p_0[44]                         Fall  2.0790 0.0000                                                             A             | 
|    SM/i_1_262/B1             AOI222_X1     Fall  2.0790 0.0000 0.0080          1.47422                                                   | 
|    SM/i_1_262/ZN             AOI222_X1     Rise  2.1610 0.0820 0.0550 0.926888 1.70023  2.62712           1       100                    | 
|    SM/i_1_261/A              INV_X1        Rise  2.1610 0.0000 0.0550          1.70023                                                   | 
|    SM/i_1_261/ZN             INV_X1        Fall  2.1690 0.0080 0.0120 0.270571 1.14029  1.41086           1       100                    | 
|    SM/res_reg[44]/D          DFF_X1        Fall  2.1690 0.0000 0.0120          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/res_reg[44]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  1.94799  3.16354           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1040 0.1040 0.0560 4.31082  18.4098  22.7206           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1050 0.0010 0.0560          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1390 0.0340 0.0070 4.5169   2.49758  7.01448           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1390 0.0000 0.0070          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2100 0.0710 0.0470 28.5699  27.4061  55.976            32      100      F    K        | 
|    SM/res_reg[44]/CK         DFF_X1        Rise  0.2120 0.0020 0.0470          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2120 4.2120 | 
| library setup check                      | -0.0260 4.1860 | 
| data required time                       |  4.1860        | 
|                                          |                | 
| data required time                       |  4.1860        | 
| data arrival time                        | -2.1690        | 
| pessimism                                |  0.0050        | 
|                                          |                | 
| slack                                    |  2.0220        | 
-------------------------------------------------------------


 Timing Path to SM/result_reg[44]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/result_reg[44] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080 4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500 28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500          0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140 2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                             A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140          0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180 1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120 0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120          0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140 1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140          0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180 1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130 0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130          0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180 0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180          1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300 0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300          1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160 0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160          1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290 0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290          1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170 0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170          0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170 0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170          0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110 0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110          0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170 1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820 1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820          1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250 0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_108/A1          OR2_X1        Fall  1.1900 0.0000 0.0250          0.792385                                                  | 
|    SM/i_11/i_108/ZN          OR2_X1        Fall  1.2560 0.0660 0.0170 1.36742  7.6263   8.99372           4       100                    | 
|    SM/i_11/i_105/A1          NOR4_X1       Fall  1.2560 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_105/ZN          NOR4_X1       Rise  1.3380 0.0820 0.0720 0.601345 4.17264  4.77398           2       100                    | 
|    SM/i_11/i_104/A1          NAND2_X1      Rise  1.3380 0.0000 0.0720          1.59903                                                   | 
|    SM/i_11/i_104/ZN          NAND2_X1      Fall  1.3690 0.0310 0.0240 0.872718 3.35827  4.23098           2       100                    | 
|    SM/i_11/i_103/A1          OR2_X1        Fall  1.3690 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_103/ZN          OR2_X1        Fall  1.4350 0.0660 0.0170 1.35377  7.6263   8.98007           4       100                    | 
|    SM/i_11/i_100/A1          NOR4_X1       Fall  1.4350 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_100/ZN          NOR4_X1       Rise  1.5180 0.0830 0.0730 0.741099 4.17264  4.91374           2       100                    | 
|    SM/i_11/i_99/A1           NAND2_X1      Rise  1.5180 0.0000 0.0730          1.59903                                                   | 
|    SM/i_11/i_99/ZN           NAND2_X1      Fall  1.5490 0.0310 0.0240 0.872775 3.35827  4.23104           2       100                    | 
|    SM/i_11/i_98/A1           OR2_X1        Fall  1.5490 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_98/ZN           OR2_X1        Fall  1.6160 0.0670 0.0170 2.0406   7.6263   9.6669            4       100                    | 
|    SM/i_11/i_95/A1           NOR4_X1       Fall  1.6160 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_95/ZN           NOR4_X1       Rise  1.7000 0.0840 0.0740 0.848668 4.17264  5.02131           2       100                    | 
|    SM/i_11/i_94/A1           NAND2_X1      Rise  1.7000 0.0000 0.0740          1.59903                                                   | 
|    SM/i_11/i_94/ZN           NAND2_X1      Fall  1.7310 0.0310 0.0240 0.780878 3.35827  4.13914           2       100                    | 
|    SM/i_11/i_93/A1           OR2_X1        Fall  1.7310 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_93/ZN           OR2_X1        Fall  1.7940 0.0630 0.0150 1.53455  5.88949  7.42405           3       100                    | 
|    SM/i_11/i_91/A1           NOR3_X1       Fall  1.7940 0.0000 0.0150          1.4005                                                    | 
|    SM/i_11/i_91/ZN           NOR3_X1       Rise  1.8610 0.0670 0.0550 1.47472  4.17264  5.64736           2       100                    | 
|    SM/i_11/i_90/A1           NAND2_X1      Rise  1.8610 0.0000 0.0550          1.59903                                                   | 
|    SM/i_11/i_90/ZN           NAND2_X1      Fall  1.8920 0.0310 0.0210 0.711374 4.12592  4.8373            2       100                    | 
|    SM/i_11/i_89/A1           NOR2_X1       Fall  1.8920 0.0000 0.0210          1.41309                                                   | 
|    SM/i_11/i_89/ZN           NOR2_X1       Rise  1.9370 0.0450 0.0310 0.766126 4.17264  4.93877           2       100                    | 
|    SM/i_11/i_88/A1           NAND2_X1      Rise  1.9370 0.0000 0.0310          1.59903                                                   | 
|    SM/i_11/i_88/ZN           NAND2_X1      Fall  1.9650 0.0280 0.0170 0.566294 5.03256  5.59885           3       100                    | 
|    SM/i_11/i_87/A1           OR3_X1        Fall  1.9650 0.0000 0.0170          0.775543                                                  | 
|    SM/i_11/i_87/ZN           OR3_X1        Fall  2.0420 0.0770 0.0180 1.08247  4.27641  5.35888           3       100                    | 
|    SM/i_11/i_47/A1           AND2_X1       Fall  2.0420 0.0000 0.0180          0.874832                                                  | 
|    SM/i_11/i_47/ZN           AND2_X1       Fall  2.0790 0.0370 0.0080 0.71981  3.20216  3.92197           2       100                    | 
|    SM/i_11/p_0[44]                         Fall  2.0790 0.0000                                                             A             | 
|    SM/i_1_93/B2              AOI22_X1      Fall  2.0790 0.0000 0.0080          1.52031                                                   | 
|    SM/i_1_93/ZN              AOI22_X1      Rise  2.1260 0.0470 0.0360 0.325925 1.70023  2.02615           1       100                    | 
|    SM/i_1_92/A               INV_X1        Rise  2.1260 0.0000 0.0360          1.70023                                                   | 
|    SM/i_1_92/ZN              INV_X1        Fall  2.1350 0.0090 0.0090 0.425458 1.14029  1.56575           1       100                    | 
|    SM/result_reg[44]/D       DFF_X1        Fall  2.1350 0.0000 0.0090          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/result_reg[44]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
|    SM/result_reg[44]/CK        DFF_X1        Rise  0.1970  0.0040 0.0880                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1970 4.1970 | 
| library setup check                      | -0.0240 4.1730 | 
| data required time                       |  4.1730        | 
|                                          |                | 
| data required time                       |  4.1730        | 
| data arrival time                        | -2.1350        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  2.0380        | 
-------------------------------------------------------------


 Timing Path to SM/res_reg[43]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/res_reg[43] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080 4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500 28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500          0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140 2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                             A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140          0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180 1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120 0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120          0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140 1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140          0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180 1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130 0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130          0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180 0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180          1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300 0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300          1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160 0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160          1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290 0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290          1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170 0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170          0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170 0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170          0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110 0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110          0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170 1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820 1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820          1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250 0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_108/A1          OR2_X1        Fall  1.1900 0.0000 0.0250          0.792385                                                  | 
|    SM/i_11/i_108/ZN          OR2_X1        Fall  1.2560 0.0660 0.0170 1.36742  7.6263   8.99372           4       100                    | 
|    SM/i_11/i_105/A1          NOR4_X1       Fall  1.2560 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_105/ZN          NOR4_X1       Rise  1.3380 0.0820 0.0720 0.601345 4.17264  4.77398           2       100                    | 
|    SM/i_11/i_104/A1          NAND2_X1      Rise  1.3380 0.0000 0.0720          1.59903                                                   | 
|    SM/i_11/i_104/ZN          NAND2_X1      Fall  1.3690 0.0310 0.0240 0.872718 3.35827  4.23098           2       100                    | 
|    SM/i_11/i_103/A1          OR2_X1        Fall  1.3690 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_103/ZN          OR2_X1        Fall  1.4350 0.0660 0.0170 1.35377  7.6263   8.98007           4       100                    | 
|    SM/i_11/i_100/A1          NOR4_X1       Fall  1.4350 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_100/ZN          NOR4_X1       Rise  1.5180 0.0830 0.0730 0.741099 4.17264  4.91374           2       100                    | 
|    SM/i_11/i_99/A1           NAND2_X1      Rise  1.5180 0.0000 0.0730          1.59903                                                   | 
|    SM/i_11/i_99/ZN           NAND2_X1      Fall  1.5490 0.0310 0.0240 0.872775 3.35827  4.23104           2       100                    | 
|    SM/i_11/i_98/A1           OR2_X1        Fall  1.5490 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_98/ZN           OR2_X1        Fall  1.6160 0.0670 0.0170 2.0406   7.6263   9.6669            4       100                    | 
|    SM/i_11/i_95/A1           NOR4_X1       Fall  1.6160 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_95/ZN           NOR4_X1       Rise  1.7000 0.0840 0.0740 0.848668 4.17264  5.02131           2       100                    | 
|    SM/i_11/i_94/A1           NAND2_X1      Rise  1.7000 0.0000 0.0740          1.59903                                                   | 
|    SM/i_11/i_94/ZN           NAND2_X1      Fall  1.7310 0.0310 0.0240 0.780878 3.35827  4.13914           2       100                    | 
|    SM/i_11/i_93/A1           OR2_X1        Fall  1.7310 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_93/ZN           OR2_X1        Fall  1.7940 0.0630 0.0150 1.53455  5.88949  7.42405           3       100                    | 
|    SM/i_11/i_91/A1           NOR3_X1       Fall  1.7940 0.0000 0.0150          1.4005                                                    | 
|    SM/i_11/i_91/ZN           NOR3_X1       Rise  1.8610 0.0670 0.0550 1.47472  4.17264  5.64736           2       100                    | 
|    SM/i_11/i_90/A1           NAND2_X1      Rise  1.8610 0.0000 0.0550          1.59903                                                   | 
|    SM/i_11/i_90/ZN           NAND2_X1      Fall  1.8920 0.0310 0.0210 0.711374 4.12592  4.8373            2       100                    | 
|    SM/i_11/i_89/A1           NOR2_X1       Fall  1.8920 0.0000 0.0210          1.41309                                                   | 
|    SM/i_11/i_89/ZN           NOR2_X1       Rise  1.9370 0.0450 0.0310 0.766126 4.17264  4.93877           2       100                    | 
|    SM/i_11/i_88/A1           NAND2_X1      Rise  1.9370 0.0000 0.0310          1.59903                                                   | 
|    SM/i_11/i_88/ZN           NAND2_X1      Fall  1.9650 0.0280 0.0170 0.566294 5.03256  5.59885           3       100                    | 
|    SM/i_11/i_46/B            XOR2_X1       Fall  1.9650 0.0000 0.0170          2.41145                                                   | 
|    SM/i_11/i_46/Z            XOR2_X1       Fall  2.0270 0.0620 0.0130 0.36428  3.20216  3.56644           2       100                    | 
|    SM/i_11/p_0[43]                         Fall  2.0270 0.0000                                                             A             | 
|    SM/i_1_260/B1             AOI222_X1     Fall  2.0270 0.0000 0.0130          1.47422                                                   | 
|    SM/i_1_260/ZN             AOI222_X1     Rise  2.1080 0.0810 0.0530 0.606345 1.70023  2.30658           1       100                    | 
|    SM/i_1_259/A              INV_X1        Rise  2.1080 0.0000 0.0530          1.70023                                                   | 
|    SM/i_1_259/ZN             INV_X1        Fall  2.1170 0.0090 0.0120 0.367218 1.14029  1.50751           1       100                    | 
|    SM/res_reg[43]/D          DFF_X1        Fall  2.1170 0.0000 0.0120          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/res_reg[43]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  1.94799  3.16354           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1040 0.1040 0.0560 4.31082  18.4098  22.7206           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1050 0.0010 0.0560          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1390 0.0340 0.0070 4.5169   2.49758  7.01448           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1390 0.0000 0.0070          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2100 0.0710 0.0470 28.5699  27.4061  55.976            32      100      F    K        | 
|    SM/res_reg[43]/CK         DFF_X1        Rise  0.2120 0.0020 0.0470          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2120 4.2120 | 
| library setup check                      | -0.0260 4.1860 | 
| data required time                       |  4.1860        | 
|                                          |                | 
| data required time                       |  4.1860        | 
| data arrival time                        | -2.1170        | 
| pessimism                                |  0.0050        | 
|                                          |                | 
| slack                                    |  2.0740        | 
-------------------------------------------------------------


 Timing Path to SM/result_reg[43]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/result_reg[43] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080 4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500 28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500          0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140 2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                             A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140          0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180 1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120 0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120          0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140 1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140          0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180 1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130 0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130          0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180 0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180          1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300 0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300          1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160 0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160          1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290 0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290          1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170 0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170          0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170 0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170          0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110 0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110          0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170 1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820 1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820          1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250 0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_108/A1          OR2_X1        Fall  1.1900 0.0000 0.0250          0.792385                                                  | 
|    SM/i_11/i_108/ZN          OR2_X1        Fall  1.2560 0.0660 0.0170 1.36742  7.6263   8.99372           4       100                    | 
|    SM/i_11/i_105/A1          NOR4_X1       Fall  1.2560 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_105/ZN          NOR4_X1       Rise  1.3380 0.0820 0.0720 0.601345 4.17264  4.77398           2       100                    | 
|    SM/i_11/i_104/A1          NAND2_X1      Rise  1.3380 0.0000 0.0720          1.59903                                                   | 
|    SM/i_11/i_104/ZN          NAND2_X1      Fall  1.3690 0.0310 0.0240 0.872718 3.35827  4.23098           2       100                    | 
|    SM/i_11/i_103/A1          OR2_X1        Fall  1.3690 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_103/ZN          OR2_X1        Fall  1.4350 0.0660 0.0170 1.35377  7.6263   8.98007           4       100                    | 
|    SM/i_11/i_100/A1          NOR4_X1       Fall  1.4350 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_100/ZN          NOR4_X1       Rise  1.5180 0.0830 0.0730 0.741099 4.17264  4.91374           2       100                    | 
|    SM/i_11/i_99/A1           NAND2_X1      Rise  1.5180 0.0000 0.0730          1.59903                                                   | 
|    SM/i_11/i_99/ZN           NAND2_X1      Fall  1.5490 0.0310 0.0240 0.872775 3.35827  4.23104           2       100                    | 
|    SM/i_11/i_98/A1           OR2_X1        Fall  1.5490 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_98/ZN           OR2_X1        Fall  1.6160 0.0670 0.0170 2.0406   7.6263   9.6669            4       100                    | 
|    SM/i_11/i_95/A1           NOR4_X1       Fall  1.6160 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_95/ZN           NOR4_X1       Rise  1.7000 0.0840 0.0740 0.848668 4.17264  5.02131           2       100                    | 
|    SM/i_11/i_94/A1           NAND2_X1      Rise  1.7000 0.0000 0.0740          1.59903                                                   | 
|    SM/i_11/i_94/ZN           NAND2_X1      Fall  1.7310 0.0310 0.0240 0.780878 3.35827  4.13914           2       100                    | 
|    SM/i_11/i_93/A1           OR2_X1        Fall  1.7310 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_93/ZN           OR2_X1        Fall  1.7940 0.0630 0.0150 1.53455  5.88949  7.42405           3       100                    | 
|    SM/i_11/i_91/A1           NOR3_X1       Fall  1.7940 0.0000 0.0150          1.4005                                                    | 
|    SM/i_11/i_91/ZN           NOR3_X1       Rise  1.8610 0.0670 0.0550 1.47472  4.17264  5.64736           2       100                    | 
|    SM/i_11/i_90/A1           NAND2_X1      Rise  1.8610 0.0000 0.0550          1.59903                                                   | 
|    SM/i_11/i_90/ZN           NAND2_X1      Fall  1.8920 0.0310 0.0210 0.711374 4.12592  4.8373            2       100                    | 
|    SM/i_11/i_89/A1           NOR2_X1       Fall  1.8920 0.0000 0.0210          1.41309                                                   | 
|    SM/i_11/i_89/ZN           NOR2_X1       Rise  1.9370 0.0450 0.0310 0.766126 4.17264  4.93877           2       100                    | 
|    SM/i_11/i_88/A1           NAND2_X1      Rise  1.9370 0.0000 0.0310          1.59903                                                   | 
|    SM/i_11/i_88/ZN           NAND2_X1      Fall  1.9650 0.0280 0.0170 0.566294 5.03256  5.59885           3       100                    | 
|    SM/i_11/i_46/B            XOR2_X1       Fall  1.9650 0.0000 0.0170          2.41145                                                   | 
|    SM/i_11/i_46/Z            XOR2_X1       Fall  2.0270 0.0620 0.0130 0.36428  3.20216  3.56644           2       100                    | 
|    SM/i_11/p_0[43]                         Fall  2.0270 0.0000                                                             A             | 
|    SM/i_1_91/B2              AOI22_X1      Fall  2.0270 0.0000 0.0130          1.52031                                                   | 
|    SM/i_1_91/ZN              AOI22_X1      Rise  2.0770 0.0500 0.0360 0.513382 1.70023  2.21361           1       100                    | 
|    SM/i_1_90/A               INV_X1        Rise  2.0770 0.0000 0.0360          1.70023                                                   | 
|    SM/i_1_90/ZN              INV_X1        Fall  2.0860 0.0090 0.0090 0.300346 1.14029  1.44064           1       100                    | 
|    SM/result_reg[43]/D       DFF_X1        Fall  2.0860 0.0000 0.0090          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/result_reg[43]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
|    SM/result_reg[43]/CK        DFF_X1        Rise  0.1970  0.0040 0.0880                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1970 4.1970 | 
| library setup check                      | -0.0240 4.1730 | 
| data required time                       |  4.1730        | 
|                                          |                | 
| data required time                       |  4.1730        | 
| data arrival time                        | -2.0860        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  2.0870        | 
-------------------------------------------------------------


 Timing Path to SM/res_reg[42]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/res_reg[42] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080 4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500 28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500          0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140 2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                             A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140          0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180 1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120 0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120          0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140 1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140          0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180 1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130 0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130          0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180 0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180          1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300 0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300          1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160 0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160          1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290 0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290          1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170 0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170          0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170 0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170          0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110 0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110          0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170 1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820 1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820          1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250 0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_108/A1          OR2_X1        Fall  1.1900 0.0000 0.0250          0.792385                                                  | 
|    SM/i_11/i_108/ZN          OR2_X1        Fall  1.2560 0.0660 0.0170 1.36742  7.6263   8.99372           4       100                    | 
|    SM/i_11/i_105/A1          NOR4_X1       Fall  1.2560 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_105/ZN          NOR4_X1       Rise  1.3380 0.0820 0.0720 0.601345 4.17264  4.77398           2       100                    | 
|    SM/i_11/i_104/A1          NAND2_X1      Rise  1.3380 0.0000 0.0720          1.59903                                                   | 
|    SM/i_11/i_104/ZN          NAND2_X1      Fall  1.3690 0.0310 0.0240 0.872718 3.35827  4.23098           2       100                    | 
|    SM/i_11/i_103/A1          OR2_X1        Fall  1.3690 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_103/ZN          OR2_X1        Fall  1.4350 0.0660 0.0170 1.35377  7.6263   8.98007           4       100                    | 
|    SM/i_11/i_100/A1          NOR4_X1       Fall  1.4350 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_100/ZN          NOR4_X1       Rise  1.5180 0.0830 0.0730 0.741099 4.17264  4.91374           2       100                    | 
|    SM/i_11/i_99/A1           NAND2_X1      Rise  1.5180 0.0000 0.0730          1.59903                                                   | 
|    SM/i_11/i_99/ZN           NAND2_X1      Fall  1.5490 0.0310 0.0240 0.872775 3.35827  4.23104           2       100                    | 
|    SM/i_11/i_98/A1           OR2_X1        Fall  1.5490 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_98/ZN           OR2_X1        Fall  1.6160 0.0670 0.0170 2.0406   7.6263   9.6669            4       100                    | 
|    SM/i_11/i_95/A1           NOR4_X1       Fall  1.6160 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_95/ZN           NOR4_X1       Rise  1.7000 0.0840 0.0740 0.848668 4.17264  5.02131           2       100                    | 
|    SM/i_11/i_94/A1           NAND2_X1      Rise  1.7000 0.0000 0.0740          1.59903                                                   | 
|    SM/i_11/i_94/ZN           NAND2_X1      Fall  1.7310 0.0310 0.0240 0.780878 3.35827  4.13914           2       100                    | 
|    SM/i_11/i_93/A1           OR2_X1        Fall  1.7310 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_93/ZN           OR2_X1        Fall  1.7940 0.0630 0.0150 1.53455  5.88949  7.42405           3       100                    | 
|    SM/i_11/i_91/A1           NOR3_X1       Fall  1.7940 0.0000 0.0150          1.4005                                                    | 
|    SM/i_11/i_91/ZN           NOR3_X1       Rise  1.8610 0.0670 0.0550 1.47472  4.17264  5.64736           2       100                    | 
|    SM/i_11/i_90/A1           NAND2_X1      Rise  1.8610 0.0000 0.0550          1.59903                                                   | 
|    SM/i_11/i_90/ZN           NAND2_X1      Fall  1.8920 0.0310 0.0210 0.711374 4.12592  4.8373            2       100                    | 
|    SM/i_11/i_89/A1           NOR2_X1       Fall  1.8920 0.0000 0.0210          1.41309                                                   | 
|    SM/i_11/i_89/ZN           NOR2_X1       Rise  1.9370 0.0450 0.0310 0.766126 4.17264  4.93877           2       100                    | 
|    SM/i_11/i_45/B            XNOR2_X1      Rise  1.9370 0.0000 0.0310          2.57361                                                   | 
|    SM/i_11/i_45/ZN           XNOR2_X1      Fall  1.9650 0.0280 0.0160 0.628856 3.20216  3.83102           2       100                    | 
|    SM/i_11/p_0[42]                         Fall  1.9650 0.0000                                                             A             | 
|    SM/i_1_258/B1             AOI222_X1     Fall  1.9650 0.0000 0.0160          1.47422                                                   | 
|    SM/i_1_258/ZN             AOI222_X1     Rise  2.0460 0.0810 0.0520 0.385952 1.70023  2.08618           1       100                    | 
|    SM/i_1_257/A              INV_X1        Rise  2.0460 0.0000 0.0520          1.70023                                                   | 
|    SM/i_1_257/ZN             INV_X1        Fall  2.0550 0.0090 0.0120 0.371283 1.14029  1.51157           1       100                    | 
|    SM/res_reg[42]/D          DFF_X1        Fall  2.0550 0.0000 0.0120          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/res_reg[42]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  1.94799  3.16354           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1040 0.1040 0.0560 4.31082  18.4098  22.7206           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1050 0.0010 0.0560          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1390 0.0340 0.0070 4.5169   2.49758  7.01448           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1390 0.0000 0.0070          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2100 0.0710 0.0470 28.5699  27.4061  55.976            32      100      F    K        | 
|    SM/res_reg[42]/CK         DFF_X1        Rise  0.2120 0.0020 0.0470          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2120 4.2120 | 
| library setup check                      | -0.0260 4.1860 | 
| data required time                       |  4.1860        | 
|                                          |                | 
| data required time                       |  4.1860        | 
| data arrival time                        | -2.0550        | 
| pessimism                                |  0.0050        | 
|                                          |                | 
| slack                                    |  2.1360        | 
-------------------------------------------------------------


 Timing Path to SM/result_reg[42]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/result_reg[42] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080 4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500 28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500          0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140 2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                             A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140          0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180 1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120 0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120          0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140 1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140          0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180 1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130 0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130          0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180 0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180          1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300 0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300          1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160 0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160          1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290 0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290          1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170 0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170          0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170 0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170          0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110 0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110          0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170 1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820 1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820          1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250 0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_108/A1          OR2_X1        Fall  1.1900 0.0000 0.0250          0.792385                                                  | 
|    SM/i_11/i_108/ZN          OR2_X1        Fall  1.2560 0.0660 0.0170 1.36742  7.6263   8.99372           4       100                    | 
|    SM/i_11/i_105/A1          NOR4_X1       Fall  1.2560 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_105/ZN          NOR4_X1       Rise  1.3380 0.0820 0.0720 0.601345 4.17264  4.77398           2       100                    | 
|    SM/i_11/i_104/A1          NAND2_X1      Rise  1.3380 0.0000 0.0720          1.59903                                                   | 
|    SM/i_11/i_104/ZN          NAND2_X1      Fall  1.3690 0.0310 0.0240 0.872718 3.35827  4.23098           2       100                    | 
|    SM/i_11/i_103/A1          OR2_X1        Fall  1.3690 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_103/ZN          OR2_X1        Fall  1.4350 0.0660 0.0170 1.35377  7.6263   8.98007           4       100                    | 
|    SM/i_11/i_100/A1          NOR4_X1       Fall  1.4350 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_100/ZN          NOR4_X1       Rise  1.5180 0.0830 0.0730 0.741099 4.17264  4.91374           2       100                    | 
|    SM/i_11/i_99/A1           NAND2_X1      Rise  1.5180 0.0000 0.0730          1.59903                                                   | 
|    SM/i_11/i_99/ZN           NAND2_X1      Fall  1.5490 0.0310 0.0240 0.872775 3.35827  4.23104           2       100                    | 
|    SM/i_11/i_98/A1           OR2_X1        Fall  1.5490 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_98/ZN           OR2_X1        Fall  1.6160 0.0670 0.0170 2.0406   7.6263   9.6669            4       100                    | 
|    SM/i_11/i_95/A1           NOR4_X1       Fall  1.6160 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_95/ZN           NOR4_X1       Rise  1.7000 0.0840 0.0740 0.848668 4.17264  5.02131           2       100                    | 
|    SM/i_11/i_94/A1           NAND2_X1      Rise  1.7000 0.0000 0.0740          1.59903                                                   | 
|    SM/i_11/i_94/ZN           NAND2_X1      Fall  1.7310 0.0310 0.0240 0.780878 3.35827  4.13914           2       100                    | 
|    SM/i_11/i_93/A1           OR2_X1        Fall  1.7310 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_93/ZN           OR2_X1        Fall  1.7940 0.0630 0.0150 1.53455  5.88949  7.42405           3       100                    | 
|    SM/i_11/i_91/A1           NOR3_X1       Fall  1.7940 0.0000 0.0150          1.4005                                                    | 
|    SM/i_11/i_91/ZN           NOR3_X1       Rise  1.8610 0.0670 0.0550 1.47472  4.17264  5.64736           2       100                    | 
|    SM/i_11/i_90/A1           NAND2_X1      Rise  1.8610 0.0000 0.0550          1.59903                                                   | 
|    SM/i_11/i_90/ZN           NAND2_X1      Fall  1.8920 0.0310 0.0210 0.711374 4.12592  4.8373            2       100                    | 
|    SM/i_11/i_89/A1           NOR2_X1       Fall  1.8920 0.0000 0.0210          1.41309                                                   | 
|    SM/i_11/i_89/ZN           NOR2_X1       Rise  1.9370 0.0450 0.0310 0.766126 4.17264  4.93877           2       100                    | 
|    SM/i_11/i_45/B            XNOR2_X1      Rise  1.9370 0.0000 0.0310          2.57361                                                   | 
|    SM/i_11/i_45/ZN           XNOR2_X1      Rise  1.9860 0.0490 0.0290 0.628856 3.20216  3.83102           2       100                    | 
|    SM/i_11/p_0[42]                         Rise  1.9860 0.0000                                                             A             | 
|    SM/i_1_89/B2              AOI22_X1      Rise  1.9860 0.0000 0.0290          1.62303                                                   | 
|    SM/i_1_89/ZN              AOI22_X1      Fall  2.0120 0.0260 0.0280 0.475265 1.70023  2.1755            1       100                    | 
|    SM/i_1_88/A               INV_X1        Fall  2.0120 0.0000 0.0280          1.54936                                                   | 
|    SM/i_1_88/ZN              INV_X1        Rise  2.0300 0.0180 0.0100 0.263934 1.14029  1.40422           1       100                    | 
|    SM/result_reg[42]/D       DFF_X1        Rise  2.0300 0.0000 0.0100          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/result_reg[42]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
|    SM/result_reg[42]/CK        DFF_X1        Rise  0.1970  0.0040 0.0880                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1970 4.1970 | 
| library setup check                      | -0.0300 4.1670 | 
| data required time                       |  4.1670        | 
|                                          |                | 
| data required time                       |  4.1670        | 
| data arrival time                        | -2.0300        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  2.1370        | 
-------------------------------------------------------------


 Timing Path to SM/res_reg[41]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/res_reg[41] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080 4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500 28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500          0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140 2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                             A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140          0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180 1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120 0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120          0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140 1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140          0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180 1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130 0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130          0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180 0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180          1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300 0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300          1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160 0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160          1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290 0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290          1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170 0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170          0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170 0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170          0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110 0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110          0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170 1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820 1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820          1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250 0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_108/A1          OR2_X1        Fall  1.1900 0.0000 0.0250          0.792385                                                  | 
|    SM/i_11/i_108/ZN          OR2_X1        Fall  1.2560 0.0660 0.0170 1.36742  7.6263   8.99372           4       100                    | 
|    SM/i_11/i_105/A1          NOR4_X1       Fall  1.2560 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_105/ZN          NOR4_X1       Rise  1.3380 0.0820 0.0720 0.601345 4.17264  4.77398           2       100                    | 
|    SM/i_11/i_104/A1          NAND2_X1      Rise  1.3380 0.0000 0.0720          1.59903                                                   | 
|    SM/i_11/i_104/ZN          NAND2_X1      Fall  1.3690 0.0310 0.0240 0.872718 3.35827  4.23098           2       100                    | 
|    SM/i_11/i_103/A1          OR2_X1        Fall  1.3690 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_103/ZN          OR2_X1        Fall  1.4350 0.0660 0.0170 1.35377  7.6263   8.98007           4       100                    | 
|    SM/i_11/i_100/A1          NOR4_X1       Fall  1.4350 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_100/ZN          NOR4_X1       Rise  1.5180 0.0830 0.0730 0.741099 4.17264  4.91374           2       100                    | 
|    SM/i_11/i_99/A1           NAND2_X1      Rise  1.5180 0.0000 0.0730          1.59903                                                   | 
|    SM/i_11/i_99/ZN           NAND2_X1      Fall  1.5490 0.0310 0.0240 0.872775 3.35827  4.23104           2       100                    | 
|    SM/i_11/i_98/A1           OR2_X1        Fall  1.5490 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_98/ZN           OR2_X1        Fall  1.6160 0.0670 0.0170 2.0406   7.6263   9.6669            4       100                    | 
|    SM/i_11/i_95/A1           NOR4_X1       Fall  1.6160 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_95/ZN           NOR4_X1       Rise  1.7000 0.0840 0.0740 0.848668 4.17264  5.02131           2       100                    | 
|    SM/i_11/i_94/A1           NAND2_X1      Rise  1.7000 0.0000 0.0740          1.59903                                                   | 
|    SM/i_11/i_94/ZN           NAND2_X1      Fall  1.7310 0.0310 0.0240 0.780878 3.35827  4.13914           2       100                    | 
|    SM/i_11/i_93/A1           OR2_X1        Fall  1.7310 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_93/ZN           OR2_X1        Fall  1.7940 0.0630 0.0150 1.53455  5.88949  7.42405           3       100                    | 
|    SM/i_11/i_91/A1           NOR3_X1       Fall  1.7940 0.0000 0.0150          1.4005                                                    | 
|    SM/i_11/i_91/ZN           NOR3_X1       Rise  1.8610 0.0670 0.0550 1.47472  4.17264  5.64736           2       100                    | 
|    SM/i_11/i_90/A1           NAND2_X1      Rise  1.8610 0.0000 0.0550          1.59903                                                   | 
|    SM/i_11/i_90/ZN           NAND2_X1      Fall  1.8920 0.0310 0.0210 0.711374 4.12592  4.8373            2       100                    | 
|    SM/i_11/i_44/B            XOR2_X1       Fall  1.8920 0.0000 0.0210          2.41145                                                   | 
|    SM/i_11/i_44/Z            XOR2_X1       Fall  1.9550 0.0630 0.0130 0.303497 3.20216  3.50566           2       100                    | 
|    SM/i_11/p_0[41]                         Fall  1.9550 0.0000                                                             A             | 
|    SM/i_1_256/B1             AOI222_X1     Fall  1.9550 0.0000 0.0130          1.47422                                                   | 
|    SM/i_1_256/ZN             AOI222_X1     Rise  2.0350 0.0800 0.0520 0.446015 1.70023  2.14625           1       100                    | 
|    SM/i_1_255/A              INV_X1        Rise  2.0350 0.0000 0.0520          1.70023                                                   | 
|    SM/i_1_255/ZN             INV_X1        Fall  2.0440 0.0090 0.0120 0.485732 1.14029  1.62602           1       100                    | 
|    SM/res_reg[41]/D          DFF_X1        Fall  2.0440 0.0000 0.0120          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/res_reg[41]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  1.94799  3.16354           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1040 0.1040 0.0560 4.31082  18.4098  22.7206           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1050 0.0010 0.0560          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1390 0.0340 0.0070 4.5169   2.49758  7.01448           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1390 0.0000 0.0070          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2100 0.0710 0.0470 28.5699  27.4061  55.976            32      100      F    K        | 
|    SM/res_reg[41]/CK         DFF_X1        Rise  0.2120 0.0020 0.0470          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2120 4.2120 | 
| library setup check                      | -0.0260 4.1860 | 
| data required time                       |  4.1860        | 
|                                          |                | 
| data required time                       |  4.1860        | 
| data arrival time                        | -2.0440        | 
| pessimism                                |  0.0050        | 
|                                          |                | 
| slack                                    |  2.1470        | 
-------------------------------------------------------------


 Timing Path to SM/result_reg[41]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/result_reg[41] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080 4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500 28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500          0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140 2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                             A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140          0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180 1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120 0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120          0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140 1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140          0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180 1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130 0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130          0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180 0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180          1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300 0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300          1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160 0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160          1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290 0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290          1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170 0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170          0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170 0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170          0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110 0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110          0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170 1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820 1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820          1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250 0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_108/A1          OR2_X1        Fall  1.1900 0.0000 0.0250          0.792385                                                  | 
|    SM/i_11/i_108/ZN          OR2_X1        Fall  1.2560 0.0660 0.0170 1.36742  7.6263   8.99372           4       100                    | 
|    SM/i_11/i_105/A1          NOR4_X1       Fall  1.2560 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_105/ZN          NOR4_X1       Rise  1.3380 0.0820 0.0720 0.601345 4.17264  4.77398           2       100                    | 
|    SM/i_11/i_104/A1          NAND2_X1      Rise  1.3380 0.0000 0.0720          1.59903                                                   | 
|    SM/i_11/i_104/ZN          NAND2_X1      Fall  1.3690 0.0310 0.0240 0.872718 3.35827  4.23098           2       100                    | 
|    SM/i_11/i_103/A1          OR2_X1        Fall  1.3690 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_103/ZN          OR2_X1        Fall  1.4350 0.0660 0.0170 1.35377  7.6263   8.98007           4       100                    | 
|    SM/i_11/i_100/A1          NOR4_X1       Fall  1.4350 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_100/ZN          NOR4_X1       Rise  1.5180 0.0830 0.0730 0.741099 4.17264  4.91374           2       100                    | 
|    SM/i_11/i_99/A1           NAND2_X1      Rise  1.5180 0.0000 0.0730          1.59903                                                   | 
|    SM/i_11/i_99/ZN           NAND2_X1      Fall  1.5490 0.0310 0.0240 0.872775 3.35827  4.23104           2       100                    | 
|    SM/i_11/i_98/A1           OR2_X1        Fall  1.5490 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_98/ZN           OR2_X1        Fall  1.6160 0.0670 0.0170 2.0406   7.6263   9.6669            4       100                    | 
|    SM/i_11/i_95/A1           NOR4_X1       Fall  1.6160 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_95/ZN           NOR4_X1       Rise  1.7000 0.0840 0.0740 0.848668 4.17264  5.02131           2       100                    | 
|    SM/i_11/i_94/A1           NAND2_X1      Rise  1.7000 0.0000 0.0740          1.59903                                                   | 
|    SM/i_11/i_94/ZN           NAND2_X1      Fall  1.7310 0.0310 0.0240 0.780878 3.35827  4.13914           2       100                    | 
|    SM/i_11/i_93/A1           OR2_X1        Fall  1.7310 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_93/ZN           OR2_X1        Fall  1.7940 0.0630 0.0150 1.53455  5.88949  7.42405           3       100                    | 
|    SM/i_11/i_91/A1           NOR3_X1       Fall  1.7940 0.0000 0.0150          1.4005                                                    | 
|    SM/i_11/i_91/ZN           NOR3_X1       Rise  1.8610 0.0670 0.0550 1.47472  4.17264  5.64736           2       100                    | 
|    SM/i_11/i_90/A1           NAND2_X1      Rise  1.8610 0.0000 0.0550          1.59903                                                   | 
|    SM/i_11/i_90/ZN           NAND2_X1      Fall  1.8920 0.0310 0.0210 0.711374 4.12592  4.8373            2       100                    | 
|    SM/i_11/i_44/B            XOR2_X1       Fall  1.8920 0.0000 0.0210          2.41145                                                   | 
|    SM/i_11/i_44/Z            XOR2_X1       Fall  1.9550 0.0630 0.0130 0.303497 3.20216  3.50566           2       100                    | 
|    SM/i_11/p_0[41]                         Fall  1.9550 0.0000                                                             A             | 
|    SM/i_1_87/B2              AOI22_X1      Fall  1.9550 0.0000 0.0130          1.52031                                                   | 
|    SM/i_1_87/ZN              AOI22_X1      Rise  2.0040 0.0490 0.0350 0.227785 1.70023  1.92802           1       100                    | 
|    SM/i_1_86/A               INV_X1        Rise  2.0040 0.0000 0.0350          1.70023                                                   | 
|    SM/i_1_86/ZN              INV_X1        Fall  2.0130 0.0090 0.0090 0.274431 1.14029  1.41472           1       100                    | 
|    SM/result_reg[41]/D       DFF_X1        Fall  2.0130 0.0000 0.0090          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/result_reg[41]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
|    SM/result_reg[41]/CK        DFF_X1        Rise  0.1970  0.0040 0.0880                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1970 4.1970 | 
| library setup check                      | -0.0240 4.1730 | 
| data required time                       |  4.1730        | 
|                                          |                | 
| data required time                       |  4.1730        | 
| data arrival time                        | -2.0130        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  2.1600        | 
-------------------------------------------------------------


 Timing Path to SM/res_reg[40]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/res_reg[40] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080 4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500 28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500          0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140 2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                             A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140          0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180 1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120 0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120          0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140 1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140          0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180 1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130 0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130          0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180 0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180          1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300 0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300          1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160 0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160          1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290 0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290          1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170 0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170          0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170 0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170          0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110 0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110          0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170 1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820 1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820          1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250 0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_108/A1          OR2_X1        Fall  1.1900 0.0000 0.0250          0.792385                                                  | 
|    SM/i_11/i_108/ZN          OR2_X1        Fall  1.2560 0.0660 0.0170 1.36742  7.6263   8.99372           4       100                    | 
|    SM/i_11/i_105/A1          NOR4_X1       Fall  1.2560 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_105/ZN          NOR4_X1       Rise  1.3380 0.0820 0.0720 0.601345 4.17264  4.77398           2       100                    | 
|    SM/i_11/i_104/A1          NAND2_X1      Rise  1.3380 0.0000 0.0720          1.59903                                                   | 
|    SM/i_11/i_104/ZN          NAND2_X1      Fall  1.3690 0.0310 0.0240 0.872718 3.35827  4.23098           2       100                    | 
|    SM/i_11/i_103/A1          OR2_X1        Fall  1.3690 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_103/ZN          OR2_X1        Fall  1.4350 0.0660 0.0170 1.35377  7.6263   8.98007           4       100                    | 
|    SM/i_11/i_100/A1          NOR4_X1       Fall  1.4350 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_100/ZN          NOR4_X1       Rise  1.5180 0.0830 0.0730 0.741099 4.17264  4.91374           2       100                    | 
|    SM/i_11/i_99/A1           NAND2_X1      Rise  1.5180 0.0000 0.0730          1.59903                                                   | 
|    SM/i_11/i_99/ZN           NAND2_X1      Fall  1.5490 0.0310 0.0240 0.872775 3.35827  4.23104           2       100                    | 
|    SM/i_11/i_98/A1           OR2_X1        Fall  1.5490 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_98/ZN           OR2_X1        Fall  1.6160 0.0670 0.0170 2.0406   7.6263   9.6669            4       100                    | 
|    SM/i_11/i_95/A1           NOR4_X1       Fall  1.6160 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_95/ZN           NOR4_X1       Rise  1.7000 0.0840 0.0740 0.848668 4.17264  5.02131           2       100                    | 
|    SM/i_11/i_94/A1           NAND2_X1      Rise  1.7000 0.0000 0.0740          1.59903                                                   | 
|    SM/i_11/i_94/ZN           NAND2_X1      Fall  1.7310 0.0310 0.0240 0.780878 3.35827  4.13914           2       100                    | 
|    SM/i_11/i_93/A1           OR2_X1        Fall  1.7310 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_93/ZN           OR2_X1        Fall  1.7940 0.0630 0.0150 1.53455  5.88949  7.42405           3       100                    | 
|    SM/i_11/i_91/A1           NOR3_X1       Fall  1.7940 0.0000 0.0150          1.4005                                                    | 
|    SM/i_11/i_91/ZN           NOR3_X1       Rise  1.8610 0.0670 0.0550 1.47472  4.17264  5.64736           2       100                    | 
|    SM/i_11/i_43/B            XNOR2_X1      Rise  1.8610 0.0000 0.0550          2.57361                                                   | 
|    SM/i_11/i_43/ZN           XNOR2_X1      Fall  1.8940 0.0330 0.0210 0.586498 3.20216  3.78866           2       100                    | 
|    SM/i_11/p_0[40]                         Fall  1.8940 0.0000                                                             A             | 
|    SM/i_1_254/B1             AOI222_X1     Fall  1.8940 0.0000 0.0210          1.47422                                                   | 
|    SM/i_1_254/ZN             AOI222_X1     Rise  1.9760 0.0820 0.0510 0.357639 1.70023  2.05787           1       100                    | 
|    SM/i_1_253/A              INV_X1        Rise  1.9760 0.0000 0.0510          1.70023                                                   | 
|    SM/i_1_253/ZN             INV_X1        Fall  1.9850 0.0090 0.0110 0.297266 1.14029  1.43756           1       100                    | 
|    SM/res_reg[40]/D          DFF_X1        Fall  1.9850 0.0000 0.0110          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/res_reg[40]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  1.94799  3.16354           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1040 0.1040 0.0560 4.31082  18.4098  22.7206           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1050 0.0010 0.0560          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1390 0.0340 0.0070 4.5169   2.49758  7.01448           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_35/A     CLKBUF_X3     Rise  0.1390 0.0000 0.0070          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_35/Z     CLKBUF_X3     Rise  0.2090 0.0700 0.0450 25.6041  28.2625  53.8666           33      100      F    K        | 
|    SM/res_reg[40]/CK         DFF_X1        Rise  0.2100 0.0010 0.0450          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2100 4.2100 | 
| library setup check                      | -0.0260 4.1840 | 
| data required time                       |  4.1840        | 
|                                          |                | 
| data required time                       |  4.1840        | 
| data arrival time                        | -1.9850        | 
| pessimism                                |  0.0050        | 
|                                          |                | 
| slack                                    |  2.2040        | 
-------------------------------------------------------------


 Timing Path to SM/result_reg[40]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/result_reg[40] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080 4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500 28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500          0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140 2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                             A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140          0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180 1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120 0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120          0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140 1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140          0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180 1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130 0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130          0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180 0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180          1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300 0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300          1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160 0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160          1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290 0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290          1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170 0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170          0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170 0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170          0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110 0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110          0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170 1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820 1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820          1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250 0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_108/A1          OR2_X1        Fall  1.1900 0.0000 0.0250          0.792385                                                  | 
|    SM/i_11/i_108/ZN          OR2_X1        Fall  1.2560 0.0660 0.0170 1.36742  7.6263   8.99372           4       100                    | 
|    SM/i_11/i_105/A1          NOR4_X1       Fall  1.2560 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_105/ZN          NOR4_X1       Rise  1.3380 0.0820 0.0720 0.601345 4.17264  4.77398           2       100                    | 
|    SM/i_11/i_104/A1          NAND2_X1      Rise  1.3380 0.0000 0.0720          1.59903                                                   | 
|    SM/i_11/i_104/ZN          NAND2_X1      Fall  1.3690 0.0310 0.0240 0.872718 3.35827  4.23098           2       100                    | 
|    SM/i_11/i_103/A1          OR2_X1        Fall  1.3690 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_103/ZN          OR2_X1        Fall  1.4350 0.0660 0.0170 1.35377  7.6263   8.98007           4       100                    | 
|    SM/i_11/i_100/A1          NOR4_X1       Fall  1.4350 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_100/ZN          NOR4_X1       Rise  1.5180 0.0830 0.0730 0.741099 4.17264  4.91374           2       100                    | 
|    SM/i_11/i_99/A1           NAND2_X1      Rise  1.5180 0.0000 0.0730          1.59903                                                   | 
|    SM/i_11/i_99/ZN           NAND2_X1      Fall  1.5490 0.0310 0.0240 0.872775 3.35827  4.23104           2       100                    | 
|    SM/i_11/i_98/A1           OR2_X1        Fall  1.5490 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_98/ZN           OR2_X1        Fall  1.6160 0.0670 0.0170 2.0406   7.6263   9.6669            4       100                    | 
|    SM/i_11/i_95/A1           NOR4_X1       Fall  1.6160 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_95/ZN           NOR4_X1       Rise  1.7000 0.0840 0.0740 0.848668 4.17264  5.02131           2       100                    | 
|    SM/i_11/i_94/A1           NAND2_X1      Rise  1.7000 0.0000 0.0740          1.59903                                                   | 
|    SM/i_11/i_94/ZN           NAND2_X1      Fall  1.7310 0.0310 0.0240 0.780878 3.35827  4.13914           2       100                    | 
|    SM/i_11/i_93/A1           OR2_X1        Fall  1.7310 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_93/ZN           OR2_X1        Fall  1.7940 0.0630 0.0150 1.53455  5.88949  7.42405           3       100                    | 
|    SM/i_11/i_91/A1           NOR3_X1       Fall  1.7940 0.0000 0.0150          1.4005                                                    | 
|    SM/i_11/i_91/ZN           NOR3_X1       Rise  1.8610 0.0670 0.0550 1.47472  4.17264  5.64736           2       100                    | 
|    SM/i_11/i_43/B            XNOR2_X1      Rise  1.8610 0.0000 0.0550          2.57361                                                   | 
|    SM/i_11/i_43/ZN           XNOR2_X1      Rise  1.9140 0.0530 0.0280 0.586498 3.20216  3.78866           2       100                    | 
|    SM/i_11/p_0[40]                         Rise  1.9140 0.0000                                                             A             | 
|    SM/i_1_85/B2              AOI22_X1      Rise  1.9140 0.0000 0.0280          1.62303                                                   | 
|    SM/i_1_85/ZN              AOI22_X1      Fall  1.9390 0.0250 0.0280 0.175832 1.70023  1.87606           1       100                    | 
|    SM/i_1_84/A               INV_X1        Fall  1.9390 0.0000 0.0280          1.54936                                                   | 
|    SM/i_1_84/ZN              INV_X1        Rise  1.9580 0.0190 0.0110 0.369353 1.14029  1.50964           1       100                    | 
|    SM/result_reg[40]/D       DFF_X1        Rise  1.9580 0.0000 0.0110          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/result_reg[40]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
|    SM/result_reg[40]/CK        DFF_X1        Rise  0.1970  0.0040 0.0880                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1970 4.1970 | 
| library setup check                      | -0.0310 4.1660 | 
| data required time                       |  4.1660        | 
|                                          |                | 
| data required time                       |  4.1660        | 
| data arrival time                        | -1.9580        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  2.2080        | 
-------------------------------------------------------------


 Timing Path to SM/res_reg[38]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/res_reg[38] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080 4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500 28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500          0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140 2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                             A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140          0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180 1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120 0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120          0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140 1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140          0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180 1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130 0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130          0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180 0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180          1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300 0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300          1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160 0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160          1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290 0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290          1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170 0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170          0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170 0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170          0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110 0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110          0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170 1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820 1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820          1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250 0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_108/A1          OR2_X1        Fall  1.1900 0.0000 0.0250          0.792385                                                  | 
|    SM/i_11/i_108/ZN          OR2_X1        Fall  1.2560 0.0660 0.0170 1.36742  7.6263   8.99372           4       100                    | 
|    SM/i_11/i_105/A1          NOR4_X1       Fall  1.2560 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_105/ZN          NOR4_X1       Rise  1.3380 0.0820 0.0720 0.601345 4.17264  4.77398           2       100                    | 
|    SM/i_11/i_104/A1          NAND2_X1      Rise  1.3380 0.0000 0.0720          1.59903                                                   | 
|    SM/i_11/i_104/ZN          NAND2_X1      Fall  1.3690 0.0310 0.0240 0.872718 3.35827  4.23098           2       100                    | 
|    SM/i_11/i_103/A1          OR2_X1        Fall  1.3690 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_103/ZN          OR2_X1        Fall  1.4350 0.0660 0.0170 1.35377  7.6263   8.98007           4       100                    | 
|    SM/i_11/i_100/A1          NOR4_X1       Fall  1.4350 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_100/ZN          NOR4_X1       Rise  1.5180 0.0830 0.0730 0.741099 4.17264  4.91374           2       100                    | 
|    SM/i_11/i_99/A1           NAND2_X1      Rise  1.5180 0.0000 0.0730          1.59903                                                   | 
|    SM/i_11/i_99/ZN           NAND2_X1      Fall  1.5490 0.0310 0.0240 0.872775 3.35827  4.23104           2       100                    | 
|    SM/i_11/i_98/A1           OR2_X1        Fall  1.5490 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_98/ZN           OR2_X1        Fall  1.6160 0.0670 0.0170 2.0406   7.6263   9.6669            4       100                    | 
|    SM/i_11/i_95/A1           NOR4_X1       Fall  1.6160 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_95/ZN           NOR4_X1       Rise  1.7000 0.0840 0.0740 0.848668 4.17264  5.02131           2       100                    | 
|    SM/i_11/i_94/A1           NAND2_X1      Rise  1.7000 0.0000 0.0740          1.59903                                                   | 
|    SM/i_11/i_94/ZN           NAND2_X1      Fall  1.7310 0.0310 0.0240 0.780878 3.35827  4.13914           2       100                    | 
|    SM/i_11/i_93/A1           OR2_X1        Fall  1.7310 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_93/ZN           OR2_X1        Fall  1.7940 0.0630 0.0150 1.53455  5.88949  7.42405           3       100                    | 
|    SM/i_11/i_41/B            XOR2_X1       Fall  1.7940 0.0000 0.0150          2.41145                                                   | 
|    SM/i_11/i_41/Z            XOR2_X1       Fall  1.8560 0.0620 0.0140 0.622356 3.20216  3.82452           2       100                    | 
|    SM/i_11/p_0[38]                         Fall  1.8560 0.0000                                                             A             | 
|    SM/i_1_250/B1             AOI222_X1     Fall  1.8560 0.0000 0.0140          1.47422                                                   | 
|    SM/i_1_250/ZN             AOI222_X1     Rise  1.9360 0.0800 0.0510 0.344287 1.70023  2.04452           1       100                    | 
|    SM/i_1_249/A              INV_X1        Rise  1.9360 0.0000 0.0510          1.70023                                                   | 
|    SM/i_1_249/ZN             INV_X1        Fall  1.9440 0.0080 0.0110 0.175505 1.14029  1.31579           1       100                    | 
|    SM/res_reg[38]/D          DFF_X1        Fall  1.9440 0.0000 0.0110          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/res_reg[38]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  1.94799  3.16354           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1040 0.1040 0.0560 4.31082  18.4098  22.7206           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1050 0.0010 0.0560          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1390 0.0340 0.0070 4.5169   2.49758  7.01448           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_35/A     CLKBUF_X3     Rise  0.1390 0.0000 0.0070          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_35/Z     CLKBUF_X3     Rise  0.2090 0.0700 0.0450 25.6041  28.2625  53.8666           33      100      F    K        | 
|    SM/res_reg[38]/CK         DFF_X1        Rise  0.2100 0.0010 0.0450          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2100 4.2100 | 
| library setup check                      | -0.0260 4.1840 | 
| data required time                       |  4.1840        | 
|                                          |                | 
| data required time                       |  4.1840        | 
| data arrival time                        | -1.9440        | 
| pessimism                                |  0.0050        | 
|                                          |                | 
| slack                                    |  2.2450        | 
-------------------------------------------------------------


 Timing Path to SM/result_reg[39]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/result_reg[39] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080 4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500 28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500          0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140 2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                             A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140          0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180 1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120 0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120          0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140 1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140          0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180 1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130 0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130          0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180 0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180          1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300 0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300          1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160 0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160          1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290 0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290          1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170 0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170          0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170 0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170          0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110 0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110          0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170 1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820 1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820          1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250 0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_108/A1          OR2_X1        Fall  1.1900 0.0000 0.0250          0.792385                                                  | 
|    SM/i_11/i_108/ZN          OR2_X1        Fall  1.2560 0.0660 0.0170 1.36742  7.6263   8.99372           4       100                    | 
|    SM/i_11/i_105/A1          NOR4_X1       Fall  1.2560 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_105/ZN          NOR4_X1       Rise  1.3380 0.0820 0.0720 0.601345 4.17264  4.77398           2       100                    | 
|    SM/i_11/i_104/A1          NAND2_X1      Rise  1.3380 0.0000 0.0720          1.59903                                                   | 
|    SM/i_11/i_104/ZN          NAND2_X1      Fall  1.3690 0.0310 0.0240 0.872718 3.35827  4.23098           2       100                    | 
|    SM/i_11/i_103/A1          OR2_X1        Fall  1.3690 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_103/ZN          OR2_X1        Fall  1.4350 0.0660 0.0170 1.35377  7.6263   8.98007           4       100                    | 
|    SM/i_11/i_100/A1          NOR4_X1       Fall  1.4350 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_100/ZN          NOR4_X1       Rise  1.5180 0.0830 0.0730 0.741099 4.17264  4.91374           2       100                    | 
|    SM/i_11/i_99/A1           NAND2_X1      Rise  1.5180 0.0000 0.0730          1.59903                                                   | 
|    SM/i_11/i_99/ZN           NAND2_X1      Fall  1.5490 0.0310 0.0240 0.872775 3.35827  4.23104           2       100                    | 
|    SM/i_11/i_98/A1           OR2_X1        Fall  1.5490 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_98/ZN           OR2_X1        Fall  1.6160 0.0670 0.0170 2.0406   7.6263   9.6669            4       100                    | 
|    SM/i_11/i_95/A1           NOR4_X1       Fall  1.6160 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_95/ZN           NOR4_X1       Rise  1.7000 0.0840 0.0740 0.848668 4.17264  5.02131           2       100                    | 
|    SM/i_11/i_94/A1           NAND2_X1      Rise  1.7000 0.0000 0.0740          1.59903                                                   | 
|    SM/i_11/i_94/ZN           NAND2_X1      Fall  1.7310 0.0310 0.0240 0.780878 3.35827  4.13914           2       100                    | 
|    SM/i_11/i_93/A1           OR2_X1        Fall  1.7310 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_93/ZN           OR2_X1        Fall  1.7940 0.0630 0.0150 1.53455  5.88949  7.42405           3       100                    | 
|    SM/i_11/i_92/A1           NOR2_X1       Fall  1.7940 0.0000 0.0150          1.41309                                                   | 
|    SM/i_11/i_92/ZN           NOR2_X1       Rise  1.8250 0.0310 0.0200 0.162962 2.57361  2.73657           1       100                    | 
|    SM/i_11/i_42/B            XNOR2_X1      Rise  1.8250 0.0000 0.0200          2.57361                                                   | 
|    SM/i_11/i_42/ZN           XNOR2_X1      Rise  1.8720 0.0470 0.0290 0.773384 3.20216  3.97555           2       100                    | 
|    SM/i_11/p_0[39]                         Rise  1.8720 0.0000                                                             A             | 
|    SM/i_1_83/B2              AOI22_X1      Rise  1.8720 0.0000 0.0290          1.62303                                                   | 
|    SM/i_1_83/ZN              AOI22_X1      Fall  1.8990 0.0270 0.0290 0.768665 1.70023  2.46889           1       100                    | 
|    SM/i_1_82/A               INV_X1        Fall  1.8990 0.0000 0.0290          1.54936                                                   | 
|    SM/i_1_82/ZN              INV_X1        Rise  1.9200 0.0210 0.0120 0.937138 1.14029  2.07743           1       100                    | 
|    SM/result_reg[39]/D       DFF_X1        Rise  1.9200 0.0000 0.0120          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/result_reg[39]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
|    SM/result_reg[39]/CK        DFF_X1        Rise  0.1980  0.0050 0.0880                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1980 4.1980 | 
| library setup check                      | -0.0310 4.1670 | 
| data required time                       |  4.1670        | 
|                                          |                | 
| data required time                       |  4.1670        | 
| data arrival time                        | -1.9200        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  2.2470        | 
-------------------------------------------------------------


 Timing Path to SM/res_reg[39]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/res_reg[39] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080 4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500 28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500          0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140 2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                             A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140          0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180 1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120 0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120          0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140 1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140          0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180 1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130 0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130          0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180 0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180          1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300 0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300          1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160 0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160          1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290 0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290          1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170 0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170          0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170 0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170          0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110 0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110          0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170 1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820 1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820          1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250 0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_108/A1          OR2_X1        Fall  1.1900 0.0000 0.0250          0.792385                                                  | 
|    SM/i_11/i_108/ZN          OR2_X1        Fall  1.2560 0.0660 0.0170 1.36742  7.6263   8.99372           4       100                    | 
|    SM/i_11/i_105/A1          NOR4_X1       Fall  1.2560 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_105/ZN          NOR4_X1       Rise  1.3380 0.0820 0.0720 0.601345 4.17264  4.77398           2       100                    | 
|    SM/i_11/i_104/A1          NAND2_X1      Rise  1.3380 0.0000 0.0720          1.59903                                                   | 
|    SM/i_11/i_104/ZN          NAND2_X1      Fall  1.3690 0.0310 0.0240 0.872718 3.35827  4.23098           2       100                    | 
|    SM/i_11/i_103/A1          OR2_X1        Fall  1.3690 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_103/ZN          OR2_X1        Fall  1.4350 0.0660 0.0170 1.35377  7.6263   8.98007           4       100                    | 
|    SM/i_11/i_100/A1          NOR4_X1       Fall  1.4350 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_100/ZN          NOR4_X1       Rise  1.5180 0.0830 0.0730 0.741099 4.17264  4.91374           2       100                    | 
|    SM/i_11/i_99/A1           NAND2_X1      Rise  1.5180 0.0000 0.0730          1.59903                                                   | 
|    SM/i_11/i_99/ZN           NAND2_X1      Fall  1.5490 0.0310 0.0240 0.872775 3.35827  4.23104           2       100                    | 
|    SM/i_11/i_98/A1           OR2_X1        Fall  1.5490 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_98/ZN           OR2_X1        Fall  1.6160 0.0670 0.0170 2.0406   7.6263   9.6669            4       100                    | 
|    SM/i_11/i_95/A1           NOR4_X1       Fall  1.6160 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_95/ZN           NOR4_X1       Rise  1.7000 0.0840 0.0740 0.848668 4.17264  5.02131           2       100                    | 
|    SM/i_11/i_94/A1           NAND2_X1      Rise  1.7000 0.0000 0.0740          1.59903                                                   | 
|    SM/i_11/i_94/ZN           NAND2_X1      Fall  1.7310 0.0310 0.0240 0.780878 3.35827  4.13914           2       100                    | 
|    SM/i_11/i_93/A1           OR2_X1        Fall  1.7310 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_93/ZN           OR2_X1        Fall  1.7940 0.0630 0.0150 1.53455  5.88949  7.42405           3       100                    | 
|    SM/i_11/i_92/A1           NOR2_X1       Fall  1.7940 0.0000 0.0150          1.41309                                                   | 
|    SM/i_11/i_92/ZN           NOR2_X1       Rise  1.8250 0.0310 0.0200 0.162962 2.57361  2.73657           1       100                    | 
|    SM/i_11/i_42/B            XNOR2_X1      Rise  1.8250 0.0000 0.0200          2.57361                                                   | 
|    SM/i_11/i_42/ZN           XNOR2_X1      Fall  1.8500 0.0250 0.0140 0.773384 3.20216  3.97555           2       100                    | 
|    SM/i_11/p_0[39]                         Fall  1.8500 0.0000                                                             A             | 
|    SM/i_1_252/B1             AOI222_X1     Fall  1.8500 0.0000 0.0140          1.47422                                                   | 
|    SM/i_1_252/ZN             AOI222_X1     Rise  1.9300 0.0800 0.0520 0.41795  1.70023  2.11818           1       100                    | 
|    SM/i_1_251/A              INV_X1        Rise  1.9300 0.0000 0.0520          1.70023                                                   | 
|    SM/i_1_251/ZN             INV_X1        Fall  1.9380 0.0080 0.0110 0.140409 1.14029  1.2807            1       100                    | 
|    SM/res_reg[39]/D          DFF_X1        Fall  1.9380 0.0000 0.0110          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/res_reg[39]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  1.94799  3.16354           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1040 0.1040 0.0560 4.31082  18.4098  22.7206           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1050 0.0010 0.0560          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1390 0.0340 0.0070 4.5169   2.49758  7.01448           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_35/A     CLKBUF_X3     Rise  0.1390 0.0000 0.0070          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_35/Z     CLKBUF_X3     Rise  0.2090 0.0700 0.0450 25.6041  28.2625  53.8666           33      100      F    K        | 
|    SM/res_reg[39]/CK         DFF_X1        Rise  0.2100 0.0010 0.0450          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2100 4.2100 | 
| library setup check                      | -0.0260 4.1840 | 
| data required time                       |  4.1840        | 
|                                          |                | 
| data required time                       |  4.1840        | 
| data arrival time                        | -1.9380        | 
| pessimism                                |  0.0050        | 
|                                          |                | 
| slack                                    |  2.2510        | 
-------------------------------------------------------------


 Timing Path to SM/result_reg[38]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/result_reg[38] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080 4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500 28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500          0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140 2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                             A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140          0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180 1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120 0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120          0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140 1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140          0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180 1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130 0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130          0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180 0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180          1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300 0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300          1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160 0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160          1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290 0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290          1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170 0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170          0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170 0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170          0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110 0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110          0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170 1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820 1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820          1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250 0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_108/A1          OR2_X1        Fall  1.1900 0.0000 0.0250          0.792385                                                  | 
|    SM/i_11/i_108/ZN          OR2_X1        Fall  1.2560 0.0660 0.0170 1.36742  7.6263   8.99372           4       100                    | 
|    SM/i_11/i_105/A1          NOR4_X1       Fall  1.2560 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_105/ZN          NOR4_X1       Rise  1.3380 0.0820 0.0720 0.601345 4.17264  4.77398           2       100                    | 
|    SM/i_11/i_104/A1          NAND2_X1      Rise  1.3380 0.0000 0.0720          1.59903                                                   | 
|    SM/i_11/i_104/ZN          NAND2_X1      Fall  1.3690 0.0310 0.0240 0.872718 3.35827  4.23098           2       100                    | 
|    SM/i_11/i_103/A1          OR2_X1        Fall  1.3690 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_103/ZN          OR2_X1        Fall  1.4350 0.0660 0.0170 1.35377  7.6263   8.98007           4       100                    | 
|    SM/i_11/i_100/A1          NOR4_X1       Fall  1.4350 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_100/ZN          NOR4_X1       Rise  1.5180 0.0830 0.0730 0.741099 4.17264  4.91374           2       100                    | 
|    SM/i_11/i_99/A1           NAND2_X1      Rise  1.5180 0.0000 0.0730          1.59903                                                   | 
|    SM/i_11/i_99/ZN           NAND2_X1      Fall  1.5490 0.0310 0.0240 0.872775 3.35827  4.23104           2       100                    | 
|    SM/i_11/i_98/A1           OR2_X1        Fall  1.5490 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_98/ZN           OR2_X1        Fall  1.6160 0.0670 0.0170 2.0406   7.6263   9.6669            4       100                    | 
|    SM/i_11/i_95/A1           NOR4_X1       Fall  1.6160 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_95/ZN           NOR4_X1       Rise  1.7000 0.0840 0.0740 0.848668 4.17264  5.02131           2       100                    | 
|    SM/i_11/i_94/A1           NAND2_X1      Rise  1.7000 0.0000 0.0740          1.59903                                                   | 
|    SM/i_11/i_94/ZN           NAND2_X1      Fall  1.7310 0.0310 0.0240 0.780878 3.35827  4.13914           2       100                    | 
|    SM/i_11/i_93/A1           OR2_X1        Fall  1.7310 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_93/ZN           OR2_X1        Fall  1.7940 0.0630 0.0150 1.53455  5.88949  7.42405           3       100                    | 
|    SM/i_11/i_41/B            XOR2_X1       Fall  1.7940 0.0000 0.0150          2.41145                                                   | 
|    SM/i_11/i_41/Z            XOR2_X1       Fall  1.8560 0.0620 0.0140 0.622356 3.20216  3.82452           2       100                    | 
|    SM/i_11/p_0[38]                         Fall  1.8560 0.0000                                                             A             | 
|    SM/i_1_81/B2              AOI22_X1      Fall  1.8560 0.0000 0.0140          1.52031                                                   | 
|    SM/i_1_81/ZN              AOI22_X1      Rise  1.9090 0.0530 0.0380 1.00031  1.70023  2.70054           1       100                    | 
|    SM/i_1_80/A               INV_X1        Rise  1.9090 0.0000 0.0380          1.70023                                                   | 
|    SM/i_1_80/ZN              INV_X1        Fall  1.9200 0.0110 0.0100 0.734631 1.14029  1.87492           1       100                    | 
|    SM/result_reg[38]/D       DFF_X1        Fall  1.9200 0.0000 0.0100          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/result_reg[38]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
|    SM/result_reg[38]/CK        DFF_X1        Rise  0.2000  0.0070 0.0880                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2000 4.2000 | 
| library setup check                      | -0.0240 4.1760 | 
| data required time                       |  4.1760        | 
|                                          |                | 
| data required time                       |  4.1760        | 
| data arrival time                        | -1.9200        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  2.2560        | 
-------------------------------------------------------------


 Timing Path to SM/res_reg[37]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/res_reg[37] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080 4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500 28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500          0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140 2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                             A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140          0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180 1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120 0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120          0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140 1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140          0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180 1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130 0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130          0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180 0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180          1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300 0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300          1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160 0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160          1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290 0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290          1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170 0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170          0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170 0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170          0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110 0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110          0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170 1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820 1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820          1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250 0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_108/A1          OR2_X1        Fall  1.1900 0.0000 0.0250          0.792385                                                  | 
|    SM/i_11/i_108/ZN          OR2_X1        Fall  1.2560 0.0660 0.0170 1.36742  7.6263   8.99372           4       100                    | 
|    SM/i_11/i_105/A1          NOR4_X1       Fall  1.2560 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_105/ZN          NOR4_X1       Rise  1.3380 0.0820 0.0720 0.601345 4.17264  4.77398           2       100                    | 
|    SM/i_11/i_104/A1          NAND2_X1      Rise  1.3380 0.0000 0.0720          1.59903                                                   | 
|    SM/i_11/i_104/ZN          NAND2_X1      Fall  1.3690 0.0310 0.0240 0.872718 3.35827  4.23098           2       100                    | 
|    SM/i_11/i_103/A1          OR2_X1        Fall  1.3690 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_103/ZN          OR2_X1        Fall  1.4350 0.0660 0.0170 1.35377  7.6263   8.98007           4       100                    | 
|    SM/i_11/i_100/A1          NOR4_X1       Fall  1.4350 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_100/ZN          NOR4_X1       Rise  1.5180 0.0830 0.0730 0.741099 4.17264  4.91374           2       100                    | 
|    SM/i_11/i_99/A1           NAND2_X1      Rise  1.5180 0.0000 0.0730          1.59903                                                   | 
|    SM/i_11/i_99/ZN           NAND2_X1      Fall  1.5490 0.0310 0.0240 0.872775 3.35827  4.23104           2       100                    | 
|    SM/i_11/i_98/A1           OR2_X1        Fall  1.5490 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_98/ZN           OR2_X1        Fall  1.6160 0.0670 0.0170 2.0406   7.6263   9.6669            4       100                    | 
|    SM/i_11/i_95/A1           NOR4_X1       Fall  1.6160 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_95/ZN           NOR4_X1       Rise  1.7000 0.0840 0.0740 0.848668 4.17264  5.02131           2       100                    | 
|    SM/i_11/i_94/A1           NAND2_X1      Rise  1.7000 0.0000 0.0740          1.59903                                                   | 
|    SM/i_11/i_94/ZN           NAND2_X1      Fall  1.7310 0.0310 0.0240 0.780878 3.35827  4.13914           2       100                    | 
|    SM/i_11/i_40/B            XOR2_X1       Fall  1.7310 0.0000 0.0240          2.41145                                                   | 
|    SM/i_11/i_40/Z            XOR2_X1       Fall  1.7960 0.0650 0.0130 0.443076 3.20216  3.64524           2       100                    | 
|    SM/i_11/p_0[37]                         Fall  1.7960 0.0000                                                             A             | 
|    SM/i_1_248/B1             AOI222_X1     Fall  1.7960 0.0000 0.0130          1.47422                                                   | 
|    SM/i_1_248/ZN             AOI222_X1     Rise  1.8780 0.0820 0.0540 0.665904 1.70023  2.36613           1       100                    | 
|    SM/i_1_247/A              INV_X1        Rise  1.8780 0.0000 0.0540          1.70023                                                   | 
|    SM/i_1_247/ZN             INV_X1        Fall  1.8860 0.0080 0.0120 0.293734 1.14029  1.43402           1       100                    | 
|    SM/res_reg[37]/D          DFF_X1        Fall  1.8860 0.0000 0.0120          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/res_reg[37]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  1.94799  3.16354           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1040 0.1040 0.0560 4.31082  18.4098  22.7206           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1050 0.0010 0.0560          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1390 0.0340 0.0070 4.5169   2.49758  7.01448           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_35/A     CLKBUF_X3     Rise  0.1390 0.0000 0.0070          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_35/Z     CLKBUF_X3     Rise  0.2090 0.0700 0.0450 25.6041  28.2625  53.8666           33      100      F    K        | 
|    SM/res_reg[37]/CK         DFF_X1        Rise  0.2100 0.0010 0.0450          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2100 4.2100 | 
| library setup check                      | -0.0270 4.1830 | 
| data required time                       |  4.1830        | 
|                                          |                | 
| data required time                       |  4.1830        | 
| data arrival time                        | -1.8860        | 
| pessimism                                |  0.0050        | 
|                                          |                | 
| slack                                    |  2.3020        | 
-------------------------------------------------------------


 Timing Path to SM/result_reg[37]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/result_reg[37] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080 4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500 28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500          0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140 2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                             A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140          0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180 1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120 0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120          0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140 1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140          0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180 1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130 0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130          0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180 0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180          1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300 0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300          1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160 0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160          1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290 0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290          1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170 0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170          0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170 0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170          0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110 0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110          0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170 1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820 1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820          1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250 0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_108/A1          OR2_X1        Fall  1.1900 0.0000 0.0250          0.792385                                                  | 
|    SM/i_11/i_108/ZN          OR2_X1        Fall  1.2560 0.0660 0.0170 1.36742  7.6263   8.99372           4       100                    | 
|    SM/i_11/i_105/A1          NOR4_X1       Fall  1.2560 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_105/ZN          NOR4_X1       Rise  1.3380 0.0820 0.0720 0.601345 4.17264  4.77398           2       100                    | 
|    SM/i_11/i_104/A1          NAND2_X1      Rise  1.3380 0.0000 0.0720          1.59903                                                   | 
|    SM/i_11/i_104/ZN          NAND2_X1      Fall  1.3690 0.0310 0.0240 0.872718 3.35827  4.23098           2       100                    | 
|    SM/i_11/i_103/A1          OR2_X1        Fall  1.3690 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_103/ZN          OR2_X1        Fall  1.4350 0.0660 0.0170 1.35377  7.6263   8.98007           4       100                    | 
|    SM/i_11/i_100/A1          NOR4_X1       Fall  1.4350 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_100/ZN          NOR4_X1       Rise  1.5180 0.0830 0.0730 0.741099 4.17264  4.91374           2       100                    | 
|    SM/i_11/i_99/A1           NAND2_X1      Rise  1.5180 0.0000 0.0730          1.59903                                                   | 
|    SM/i_11/i_99/ZN           NAND2_X1      Fall  1.5490 0.0310 0.0240 0.872775 3.35827  4.23104           2       100                    | 
|    SM/i_11/i_98/A1           OR2_X1        Fall  1.5490 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_98/ZN           OR2_X1        Fall  1.6160 0.0670 0.0170 2.0406   7.6263   9.6669            4       100                    | 
|    SM/i_11/i_95/A1           NOR4_X1       Fall  1.6160 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_95/ZN           NOR4_X1       Rise  1.7000 0.0840 0.0740 0.848668 4.17264  5.02131           2       100                    | 
|    SM/i_11/i_94/A1           NAND2_X1      Rise  1.7000 0.0000 0.0740          1.59903                                                   | 
|    SM/i_11/i_94/ZN           NAND2_X1      Fall  1.7310 0.0310 0.0240 0.780878 3.35827  4.13914           2       100                    | 
|    SM/i_11/i_40/B            XOR2_X1       Fall  1.7310 0.0000 0.0240          2.41145                                                   | 
|    SM/i_11/i_40/Z            XOR2_X1       Fall  1.7960 0.0650 0.0130 0.443076 3.20216  3.64524           2       100                    | 
|    SM/i_11/p_0[37]                         Fall  1.7960 0.0000                                                             A             | 
|    SM/i_1_79/B2              AOI22_X1      Fall  1.7960 0.0000 0.0130          1.52031                                                   | 
|    SM/i_1_79/ZN              AOI22_X1      Rise  1.8470 0.0510 0.0370 0.729315 1.70023  2.42954           1       100                    | 
|    SM/i_1_78/A               INV_X1        Rise  1.8470 0.0000 0.0370          1.70023                                                   | 
|    SM/i_1_78/ZN              INV_X1        Fall  1.8560 0.0090 0.0090 0.459227 1.14029  1.59952           1       100                    | 
|    SM/result_reg[37]/D       DFF_X1        Fall  1.8560 0.0000 0.0090          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/result_reg[37]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
|    SM/result_reg[37]/CK        DFF_X1        Rise  0.2000  0.0070 0.0880                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2000 4.2000 | 
| library setup check                      | -0.0240 4.1760 | 
| data required time                       |  4.1760        | 
|                                          |                | 
| data required time                       |  4.1760        | 
| data arrival time                        | -1.8560        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  2.3200        | 
-------------------------------------------------------------


 Timing Path to SM/res_reg[36]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/res_reg[36] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080 4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500 28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500          0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140 2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                             A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140          0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180 1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120 0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120          0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140 1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140          0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180 1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130 0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130          0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180 0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180          1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300 0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300          1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160 0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160          1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290 0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290          1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170 0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170          0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170 0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170          0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110 0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110          0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170 1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820 1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820          1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250 0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_108/A1          OR2_X1        Fall  1.1900 0.0000 0.0250          0.792385                                                  | 
|    SM/i_11/i_108/ZN          OR2_X1        Fall  1.2560 0.0660 0.0170 1.36742  7.6263   8.99372           4       100                    | 
|    SM/i_11/i_105/A1          NOR4_X1       Fall  1.2560 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_105/ZN          NOR4_X1       Rise  1.3380 0.0820 0.0720 0.601345 4.17264  4.77398           2       100                    | 
|    SM/i_11/i_104/A1          NAND2_X1      Rise  1.3380 0.0000 0.0720          1.59903                                                   | 
|    SM/i_11/i_104/ZN          NAND2_X1      Fall  1.3690 0.0310 0.0240 0.872718 3.35827  4.23098           2       100                    | 
|    SM/i_11/i_103/A1          OR2_X1        Fall  1.3690 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_103/ZN          OR2_X1        Fall  1.4350 0.0660 0.0170 1.35377  7.6263   8.98007           4       100                    | 
|    SM/i_11/i_100/A1          NOR4_X1       Fall  1.4350 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_100/ZN          NOR4_X1       Rise  1.5180 0.0830 0.0730 0.741099 4.17264  4.91374           2       100                    | 
|    SM/i_11/i_99/A1           NAND2_X1      Rise  1.5180 0.0000 0.0730          1.59903                                                   | 
|    SM/i_11/i_99/ZN           NAND2_X1      Fall  1.5490 0.0310 0.0240 0.872775 3.35827  4.23104           2       100                    | 
|    SM/i_11/i_98/A1           OR2_X1        Fall  1.5490 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_98/ZN           OR2_X1        Fall  1.6160 0.0670 0.0170 2.0406   7.6263   9.6669            4       100                    | 
|    SM/i_11/i_95/A1           NOR4_X1       Fall  1.6160 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_95/ZN           NOR4_X1       Rise  1.7000 0.0840 0.0740 0.848668 4.17264  5.02131           2       100                    | 
|    SM/i_11/i_39/B            XNOR2_X1      Rise  1.7000 0.0000 0.0740          2.57361                                                   | 
|    SM/i_11/i_39/ZN           XNOR2_X1      Fall  1.7350 0.0350 0.0250 0.4853   3.20216  3.68746           2       100                    | 
|    SM/i_11/p_0[36]                         Fall  1.7350 0.0000                                                             A             | 
|    SM/i_1_246/B1             AOI222_X1     Fall  1.7350 0.0000 0.0250          1.47422                                                   | 
|    SM/i_1_246/ZN             AOI222_X1     Rise  1.8190 0.0840 0.0510 0.358149 1.70023  2.05838           1       100                    | 
|    SM/i_1_245/A              INV_X1        Rise  1.8190 0.0000 0.0510          1.70023                                                   | 
|    SM/i_1_245/ZN             INV_X1        Fall  1.8270 0.0080 0.0110 0.263406 1.14029  1.4037            1       100                    | 
|    SM/res_reg[36]/D          DFF_X1        Fall  1.8270 0.0000 0.0110          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/res_reg[36]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  1.94799  3.16354           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1040 0.1040 0.0560 4.31082  18.4098  22.7206           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1050 0.0010 0.0560          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1390 0.0340 0.0070 4.5169   2.49758  7.01448           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_35/A     CLKBUF_X3     Rise  0.1390 0.0000 0.0070          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_35/Z     CLKBUF_X3     Rise  0.2090 0.0700 0.0450 25.6041  28.2625  53.8666           33      100      F    K        | 
|    SM/res_reg[36]/CK         DFF_X1        Rise  0.2100 0.0010 0.0450          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2100 4.2100 | 
| library setup check                      | -0.0260 4.1840 | 
| data required time                       |  4.1840        | 
|                                          |                | 
| data required time                       |  4.1840        | 
| data arrival time                        | -1.8270        | 
| pessimism                                |  0.0050        | 
|                                          |                | 
| slack                                    |  2.3620        | 
-------------------------------------------------------------


 Timing Path to SM/result_reg[36]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/result_reg[36] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080 4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500 28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500          0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140 2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                             A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140          0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180 1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120 0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120          0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140 1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140          0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180 1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130 0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130          0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180 0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180          1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300 0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300          1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160 0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160          1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290 0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290          1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170 0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170          0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170 0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170          0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110 0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110          0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170 1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820 1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820          1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250 0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_108/A1          OR2_X1        Fall  1.1900 0.0000 0.0250          0.792385                                                  | 
|    SM/i_11/i_108/ZN          OR2_X1        Fall  1.2560 0.0660 0.0170 1.36742  7.6263   8.99372           4       100                    | 
|    SM/i_11/i_105/A1          NOR4_X1       Fall  1.2560 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_105/ZN          NOR4_X1       Rise  1.3380 0.0820 0.0720 0.601345 4.17264  4.77398           2       100                    | 
|    SM/i_11/i_104/A1          NAND2_X1      Rise  1.3380 0.0000 0.0720          1.59903                                                   | 
|    SM/i_11/i_104/ZN          NAND2_X1      Fall  1.3690 0.0310 0.0240 0.872718 3.35827  4.23098           2       100                    | 
|    SM/i_11/i_103/A1          OR2_X1        Fall  1.3690 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_103/ZN          OR2_X1        Fall  1.4350 0.0660 0.0170 1.35377  7.6263   8.98007           4       100                    | 
|    SM/i_11/i_100/A1          NOR4_X1       Fall  1.4350 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_100/ZN          NOR4_X1       Rise  1.5180 0.0830 0.0730 0.741099 4.17264  4.91374           2       100                    | 
|    SM/i_11/i_99/A1           NAND2_X1      Rise  1.5180 0.0000 0.0730          1.59903                                                   | 
|    SM/i_11/i_99/ZN           NAND2_X1      Fall  1.5490 0.0310 0.0240 0.872775 3.35827  4.23104           2       100                    | 
|    SM/i_11/i_98/A1           OR2_X1        Fall  1.5490 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_98/ZN           OR2_X1        Fall  1.6160 0.0670 0.0170 2.0406   7.6263   9.6669            4       100                    | 
|    SM/i_11/i_95/A1           NOR4_X1       Fall  1.6160 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_95/ZN           NOR4_X1       Rise  1.7000 0.0840 0.0740 0.848668 4.17264  5.02131           2       100                    | 
|    SM/i_11/i_39/B            XNOR2_X1      Rise  1.7000 0.0000 0.0740          2.57361                                                   | 
|    SM/i_11/i_39/ZN           XNOR2_X1      Rise  1.7560 0.0560 0.0280 0.4853   3.20216  3.68746           2       100                    | 
|    SM/i_11/p_0[36]                         Rise  1.7560 0.0000                                                             A             | 
|    SM/i_1_77/B2              AOI22_X1      Rise  1.7560 0.0000 0.0280          1.62303                                                   | 
|    SM/i_1_77/ZN              AOI22_X1      Fall  1.7830 0.0270 0.0280 0.633251 1.70023  2.33348           1       100                    | 
|    SM/i_1_76/A               INV_X1        Fall  1.7830 0.0000 0.0280          1.54936                                                   | 
|    SM/i_1_76/ZN              INV_X1        Rise  1.8030 0.0200 0.0110 0.534307 1.14029  1.6746            1       100                    | 
|    SM/result_reg[36]/D       DFF_X1        Rise  1.8030 0.0000 0.0110          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/result_reg[36]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
|    SM/result_reg[36]/CK        DFF_X1        Rise  0.2000  0.0070 0.0880                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2000 4.2000 | 
| library setup check                      | -0.0310 4.1690 | 
| data required time                       |  4.1690        | 
|                                          |                | 
| data required time                       |  4.1690        | 
| data arrival time                        | -1.8030        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  2.3660        | 
-------------------------------------------------------------


 Timing Path to SM/res_reg[35]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/res_reg[35] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080 4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500 28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500          0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140 2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                             A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140          0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180 1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120 0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120          0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140 1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140          0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180 1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130 0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130          0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180 0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180          1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300 0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300          1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160 0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160          1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290 0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290          1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170 0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170          0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170 0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170          0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110 0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110          0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170 1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820 1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820          1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250 0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_108/A1          OR2_X1        Fall  1.1900 0.0000 0.0250          0.792385                                                  | 
|    SM/i_11/i_108/ZN          OR2_X1        Fall  1.2560 0.0660 0.0170 1.36742  7.6263   8.99372           4       100                    | 
|    SM/i_11/i_105/A1          NOR4_X1       Fall  1.2560 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_105/ZN          NOR4_X1       Rise  1.3380 0.0820 0.0720 0.601345 4.17264  4.77398           2       100                    | 
|    SM/i_11/i_104/A1          NAND2_X1      Rise  1.3380 0.0000 0.0720          1.59903                                                   | 
|    SM/i_11/i_104/ZN          NAND2_X1      Fall  1.3690 0.0310 0.0240 0.872718 3.35827  4.23098           2       100                    | 
|    SM/i_11/i_103/A1          OR2_X1        Fall  1.3690 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_103/ZN          OR2_X1        Fall  1.4350 0.0660 0.0170 1.35377  7.6263   8.98007           4       100                    | 
|    SM/i_11/i_100/A1          NOR4_X1       Fall  1.4350 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_100/ZN          NOR4_X1       Rise  1.5180 0.0830 0.0730 0.741099 4.17264  4.91374           2       100                    | 
|    SM/i_11/i_99/A1           NAND2_X1      Rise  1.5180 0.0000 0.0730          1.59903                                                   | 
|    SM/i_11/i_99/ZN           NAND2_X1      Fall  1.5490 0.0310 0.0240 0.872775 3.35827  4.23104           2       100                    | 
|    SM/i_11/i_98/A1           OR2_X1        Fall  1.5490 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_98/ZN           OR2_X1        Fall  1.6160 0.0670 0.0170 2.0406   7.6263   9.6669            4       100                    | 
|    SM/i_11/i_96/A1           NOR3_X1       Fall  1.6160 0.0000 0.0170          1.4005                                                    | 
|    SM/i_11/i_96/ZN           NOR3_X1       Rise  1.6610 0.0450 0.0350 0.251763 2.57361  2.82537           1       100                    | 
|    SM/i_11/i_38/B            XNOR2_X1      Rise  1.6610 0.0000 0.0350          2.57361                                                   | 
|    SM/i_11/i_38/ZN           XNOR2_X1      Fall  1.6900 0.0290 0.0170 0.603436 3.20216  3.8056            2       100                    | 
|    SM/i_11/p_0[35]                         Fall  1.6900 0.0000                                                             A             | 
|    SM/i_1_244/B1             AOI222_X1     Fall  1.6900 0.0000 0.0170          1.47422                                                   | 
|    SM/i_1_244/ZN             AOI222_X1     Rise  1.7720 0.0820 0.0520 0.467119 1.70023  2.16735           1       100                    | 
|    SM/i_1_243/A              INV_X1        Rise  1.7720 0.0000 0.0520          1.70023                                                   | 
|    SM/i_1_243/ZN             INV_X1        Fall  1.7810 0.0090 0.0120 0.348121 1.14029  1.48841           1       100                    | 
|    SM/res_reg[35]/D          DFF_X1        Fall  1.7810 0.0000 0.0120          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/res_reg[35]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  1.94799  3.16354           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1040 0.1040 0.0560 4.31082  18.4098  22.7206           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1050 0.0010 0.0560          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1390 0.0340 0.0070 4.5169   2.49758  7.01448           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_35/A     CLKBUF_X3     Rise  0.1390 0.0000 0.0070          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_35/Z     CLKBUF_X3     Rise  0.2090 0.0700 0.0450 25.6041  28.2625  53.8666           33      100      F    K        | 
|    SM/res_reg[35]/CK         DFF_X1        Rise  0.2100 0.0010 0.0450          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2100 4.2100 | 
| library setup check                      | -0.0270 4.1830 | 
| data required time                       |  4.1830        | 
|                                          |                | 
| data required time                       |  4.1830        | 
| data arrival time                        | -1.7810        | 
| pessimism                                |  0.0050        | 
|                                          |                | 
| slack                                    |  2.4070        | 
-------------------------------------------------------------


 Timing Path to SM/result_reg[35]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/result_reg[35] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080 4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500 28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500          0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140 2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                             A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140          0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180 1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120 0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120          0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140 1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140          0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180 1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130 0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130          0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180 0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180          1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300 0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300          1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160 0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160          1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290 0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290          1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170 0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170          0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170 0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170          0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110 0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110          0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170 1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820 1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820          1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250 0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_108/A1          OR2_X1        Fall  1.1900 0.0000 0.0250          0.792385                                                  | 
|    SM/i_11/i_108/ZN          OR2_X1        Fall  1.2560 0.0660 0.0170 1.36742  7.6263   8.99372           4       100                    | 
|    SM/i_11/i_105/A1          NOR4_X1       Fall  1.2560 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_105/ZN          NOR4_X1       Rise  1.3380 0.0820 0.0720 0.601345 4.17264  4.77398           2       100                    | 
|    SM/i_11/i_104/A1          NAND2_X1      Rise  1.3380 0.0000 0.0720          1.59903                                                   | 
|    SM/i_11/i_104/ZN          NAND2_X1      Fall  1.3690 0.0310 0.0240 0.872718 3.35827  4.23098           2       100                    | 
|    SM/i_11/i_103/A1          OR2_X1        Fall  1.3690 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_103/ZN          OR2_X1        Fall  1.4350 0.0660 0.0170 1.35377  7.6263   8.98007           4       100                    | 
|    SM/i_11/i_100/A1          NOR4_X1       Fall  1.4350 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_100/ZN          NOR4_X1       Rise  1.5180 0.0830 0.0730 0.741099 4.17264  4.91374           2       100                    | 
|    SM/i_11/i_99/A1           NAND2_X1      Rise  1.5180 0.0000 0.0730          1.59903                                                   | 
|    SM/i_11/i_99/ZN           NAND2_X1      Fall  1.5490 0.0310 0.0240 0.872775 3.35827  4.23104           2       100                    | 
|    SM/i_11/i_98/A1           OR2_X1        Fall  1.5490 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_98/ZN           OR2_X1        Fall  1.6160 0.0670 0.0170 2.0406   7.6263   9.6669            4       100                    | 
|    SM/i_11/i_96/A1           NOR3_X1       Fall  1.6160 0.0000 0.0170          1.4005                                                    | 
|    SM/i_11/i_96/ZN           NOR3_X1       Rise  1.6610 0.0450 0.0350 0.251763 2.57361  2.82537           1       100                    | 
|    SM/i_11/i_38/B            XNOR2_X1      Rise  1.6610 0.0000 0.0350          2.57361                                                   | 
|    SM/i_11/i_38/ZN           XNOR2_X1      Rise  1.7110 0.0500 0.0280 0.603436 3.20216  3.8056            2       100                    | 
|    SM/i_11/p_0[35]                         Rise  1.7110 0.0000                                                             A             | 
|    SM/i_1_75/B2              AOI22_X1      Rise  1.7110 0.0000 0.0280          1.62303                                                   | 
|    SM/i_1_75/ZN              AOI22_X1      Fall  1.7370 0.0260 0.0280 0.578445 1.70023  2.27868           1       100                    | 
|    SM/i_1_74/A               INV_X1        Fall  1.7370 0.0000 0.0280          1.54936                                                   | 
|    SM/i_1_74/ZN              INV_X1        Rise  1.7570 0.0200 0.0110 0.61337  1.14029  1.75366           1       100                    | 
|    SM/result_reg[35]/D       DFF_X1        Rise  1.7570 0.0000 0.0110          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/result_reg[35]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
|    SM/result_reg[35]/CK        DFF_X1        Rise  0.2000  0.0070 0.0880                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2000 4.2000 | 
| library setup check                      | -0.0310 4.1690 | 
| data required time                       |  4.1690        | 
|                                          |                | 
| data required time                       |  4.1690        | 
| data arrival time                        | -1.7570        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  2.4120        | 
-------------------------------------------------------------


 Timing Path to SM/res_reg[34]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/res_reg[34] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                                       | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000                      0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600             4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600                      7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080             4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500             28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500                      0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140             2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                                         A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140                      0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180             1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120             0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120                      0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140             1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140                      0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180             1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130             0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130                      0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180             0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180                      1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300             0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300                      1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160             0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160                      1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290             0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290                      1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170             0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170                      0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170             0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170                      0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110             0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110                      0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170             1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820             1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820                      1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250             0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_108/A1          OR2_X1        Fall  1.1900 0.0000 0.0250                      0.792385                                                  | 
|    SM/i_11/i_108/ZN          OR2_X1        Fall  1.2560 0.0660 0.0170             1.36742  7.6263   8.99372           4       100                    | 
|    SM/i_11/i_105/A1          NOR4_X1       Fall  1.2560 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_105/ZN          NOR4_X1       Rise  1.3380 0.0820 0.0720             0.601345 4.17264  4.77398           2       100                    | 
|    SM/i_11/i_104/A1          NAND2_X1      Rise  1.3380 0.0000 0.0720                      1.59903                                                   | 
|    SM/i_11/i_104/ZN          NAND2_X1      Fall  1.3690 0.0310 0.0240             0.872718 3.35827  4.23098           2       100                    | 
|    SM/i_11/i_103/A1          OR2_X1        Fall  1.3690 0.0000 0.0240                      0.792385                                                  | 
|    SM/i_11/i_103/ZN          OR2_X1        Fall  1.4350 0.0660 0.0170             1.35377  7.6263   8.98007           4       100                    | 
|    SM/i_11/i_100/A1          NOR4_X1       Fall  1.4350 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_100/ZN          NOR4_X1       Rise  1.5180 0.0830 0.0730             0.741099 4.17264  4.91374           2       100                    | 
|    SM/i_11/i_99/A1           NAND2_X1      Rise  1.5180 0.0000 0.0730                      1.59903                                                   | 
|    SM/i_11/i_99/ZN           NAND2_X1      Fall  1.5490 0.0310 0.0240             0.872775 3.35827  4.23104           2       100                    | 
|    SM/i_11/i_98/A1           OR2_X1        Fall  1.5490 0.0000 0.0240                      0.792385                                                  | 
|    SM/i_11/i_98/ZN           OR2_X1        Fall  1.6160 0.0670 0.0170             2.0406   7.6263   9.6669            4       100                    | 
|    SM/i_11/i_97/A1           NOR2_X1       Fall  1.6160 0.0000 0.0170                      1.41309                                                   | 
|    SM/i_11/i_97/ZN           NOR2_X1       Rise  1.6480 0.0320 0.0210             0.248074 2.57361  2.82168           1       100                    | 
|    SM/i_11/i_37/B            XNOR2_X1      Rise  1.6480 0.0000 0.0210                      2.57361                                                   | 
|    SM/i_11/i_37/ZN           XNOR2_X1      Fall  1.6730 0.0250 0.0140             0.785116 3.20216  3.98728           2       100                    | 
|    SM/i_11/p_0[34]                         Fall  1.6730 0.0000                                                                         A             | 
|    SM/i_1_242/B1             AOI222_X1     Fall  1.6730 0.0000 0.0140                      1.47422                                                   | 
|    SM/i_1_242/ZN             AOI222_X1     Rise  1.7560 0.0830 0.0540             0.77317  1.70023  2.4734            1       100                    | 
|    SM/i_1_241/A              INV_X1        Rise  1.7660 0.0100 0.0540    0.0100            1.70023                                                   | 
|    SM/i_1_241/ZN             INV_X1        Fall  1.7750 0.0090 0.0120             0.346405 1.14029  1.48669           1       100                    | 
|    SM/res_reg[34]/D          DFF_X1        Fall  1.7750 0.0000 0.0120                      1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/res_reg[34]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  1.94799  3.16354           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1040 0.1040 0.0560 4.31082  18.4098  22.7206           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1050 0.0010 0.0560          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1390 0.0340 0.0070 4.5169   2.49758  7.01448           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_35/A     CLKBUF_X3     Rise  0.1390 0.0000 0.0070          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_35/Z     CLKBUF_X3     Rise  0.2090 0.0700 0.0450 25.6041  28.2625  53.8666           33      100      F    K        | 
|    SM/res_reg[34]/CK         DFF_X1        Rise  0.2100 0.0010 0.0450          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2100 4.2100 | 
| library setup check                      | -0.0270 4.1830 | 
| data required time                       |  4.1830        | 
|                                          |                | 
| data required time                       |  4.1830        | 
| data arrival time                        | -1.7750        | 
| pessimism                                |  0.0050        | 
|                                          |                | 
| slack                                    |  2.4130        | 
-------------------------------------------------------------


 Timing Path to SM/res_reg[33]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/res_reg[33] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080 4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500 28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500          0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140 2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                             A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140          0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180 1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120 0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120          0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140 1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140          0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180 1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130 0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130          0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180 0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180          1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300 0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300          1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160 0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160          1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290 0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290          1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170 0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170          0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170 0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170          0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110 0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110          0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170 1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820 1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820          1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250 0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_108/A1          OR2_X1        Fall  1.1900 0.0000 0.0250          0.792385                                                  | 
|    SM/i_11/i_108/ZN          OR2_X1        Fall  1.2560 0.0660 0.0170 1.36742  7.6263   8.99372           4       100                    | 
|    SM/i_11/i_105/A1          NOR4_X1       Fall  1.2560 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_105/ZN          NOR4_X1       Rise  1.3380 0.0820 0.0720 0.601345 4.17264  4.77398           2       100                    | 
|    SM/i_11/i_104/A1          NAND2_X1      Rise  1.3380 0.0000 0.0720          1.59903                                                   | 
|    SM/i_11/i_104/ZN          NAND2_X1      Fall  1.3690 0.0310 0.0240 0.872718 3.35827  4.23098           2       100                    | 
|    SM/i_11/i_103/A1          OR2_X1        Fall  1.3690 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_103/ZN          OR2_X1        Fall  1.4350 0.0660 0.0170 1.35377  7.6263   8.98007           4       100                    | 
|    SM/i_11/i_100/A1          NOR4_X1       Fall  1.4350 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_100/ZN          NOR4_X1       Rise  1.5180 0.0830 0.0730 0.741099 4.17264  4.91374           2       100                    | 
|    SM/i_11/i_99/A1           NAND2_X1      Rise  1.5180 0.0000 0.0730          1.59903                                                   | 
|    SM/i_11/i_99/ZN           NAND2_X1      Fall  1.5490 0.0310 0.0240 0.872775 3.35827  4.23104           2       100                    | 
|    SM/i_11/i_98/A1           OR2_X1        Fall  1.5490 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_98/ZN           OR2_X1        Fall  1.6160 0.0670 0.0170 2.0406   7.6263   9.6669            4       100                    | 
|    SM/i_11/i_36/B            XOR2_X1       Fall  1.6160 0.0000 0.0170          2.41145                                                   | 
|    SM/i_11/i_36/Z            XOR2_X1       Fall  1.6780 0.0620 0.0150 0.494184 3.20216  3.69634           2       100                    | 
|    SM/i_11/p_0[33]                         Fall  1.6780 0.0000                                                             A             | 
|    SM/i_1_240/B1             AOI222_X1     Fall  1.6780 0.0000 0.0150          1.47422                                                   | 
|    SM/i_1_240/ZN             AOI222_X1     Rise  1.7620 0.0840 0.0540 0.792966 1.70023  2.4932            1       100                    | 
|    SM/i_1_239/A              INV_X1        Rise  1.7620 0.0000 0.0540          1.70023                                                   | 
|    SM/i_1_239/ZN             INV_X1        Fall  1.7710 0.0090 0.0120 0.40278  1.14029  1.54307           1       100                    | 
|    SM/res_reg[33]/D          DFF_X1        Fall  1.7710 0.0000 0.0120          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/res_reg[33]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  1.94799  3.16354           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1040 0.1040 0.0560 4.31082  18.4098  22.7206           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1050 0.0010 0.0560          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1390 0.0340 0.0070 4.5169   2.49758  7.01448           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_35/A     CLKBUF_X3     Rise  0.1390 0.0000 0.0070          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_35/Z     CLKBUF_X3     Rise  0.2090 0.0700 0.0450 25.6041  28.2625  53.8666           33      100      F    K        | 
|    SM/res_reg[33]/CK         DFF_X1        Rise  0.2100 0.0010 0.0450          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2100 4.2100 | 
| library setup check                      | -0.0270 4.1830 | 
| data required time                       |  4.1830        | 
|                                          |                | 
| data required time                       |  4.1830        | 
| data arrival time                        | -1.7710        | 
| pessimism                                |  0.0050        | 
|                                          |                | 
| slack                                    |  2.4170        | 
-------------------------------------------------------------


 Timing Path to SM/result_reg[34]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/result_reg[34] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080 4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500 28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500          0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140 2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                             A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140          0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180 1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120 0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120          0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140 1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140          0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180 1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130 0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130          0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180 0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180          1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300 0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300          1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160 0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160          1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290 0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290          1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170 0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170          0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170 0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170          0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110 0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110          0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170 1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820 1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820          1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250 0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_108/A1          OR2_X1        Fall  1.1900 0.0000 0.0250          0.792385                                                  | 
|    SM/i_11/i_108/ZN          OR2_X1        Fall  1.2560 0.0660 0.0170 1.36742  7.6263   8.99372           4       100                    | 
|    SM/i_11/i_105/A1          NOR4_X1       Fall  1.2560 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_105/ZN          NOR4_X1       Rise  1.3380 0.0820 0.0720 0.601345 4.17264  4.77398           2       100                    | 
|    SM/i_11/i_104/A1          NAND2_X1      Rise  1.3380 0.0000 0.0720          1.59903                                                   | 
|    SM/i_11/i_104/ZN          NAND2_X1      Fall  1.3690 0.0310 0.0240 0.872718 3.35827  4.23098           2       100                    | 
|    SM/i_11/i_103/A1          OR2_X1        Fall  1.3690 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_103/ZN          OR2_X1        Fall  1.4350 0.0660 0.0170 1.35377  7.6263   8.98007           4       100                    | 
|    SM/i_11/i_100/A1          NOR4_X1       Fall  1.4350 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_100/ZN          NOR4_X1       Rise  1.5180 0.0830 0.0730 0.741099 4.17264  4.91374           2       100                    | 
|    SM/i_11/i_99/A1           NAND2_X1      Rise  1.5180 0.0000 0.0730          1.59903                                                   | 
|    SM/i_11/i_99/ZN           NAND2_X1      Fall  1.5490 0.0310 0.0240 0.872775 3.35827  4.23104           2       100                    | 
|    SM/i_11/i_98/A1           OR2_X1        Fall  1.5490 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_98/ZN           OR2_X1        Fall  1.6160 0.0670 0.0170 2.0406   7.6263   9.6669            4       100                    | 
|    SM/i_11/i_97/A1           NOR2_X1       Fall  1.6160 0.0000 0.0170          1.41309                                                   | 
|    SM/i_11/i_97/ZN           NOR2_X1       Rise  1.6480 0.0320 0.0210 0.248074 2.57361  2.82168           1       100                    | 
|    SM/i_11/i_37/B            XNOR2_X1      Rise  1.6480 0.0000 0.0210          2.57361                                                   | 
|    SM/i_11/i_37/ZN           XNOR2_X1      Rise  1.6950 0.0470 0.0290 0.785116 3.20216  3.98728           2       100                    | 
|    SM/i_11/p_0[34]                         Rise  1.6950 0.0000                                                             A             | 
|    SM/i_1_73/B2              AOI22_X1      Rise  1.6950 0.0000 0.0290          1.62303                                                   | 
|    SM/i_1_73/ZN              AOI22_X1      Fall  1.7220 0.0270 0.0290 0.772521 1.70023  2.47275           1       100                    | 
|    SM/i_1_72/A               INV_X1        Fall  1.7220 0.0000 0.0290          1.54936                                                   | 
|    SM/i_1_72/ZN              INV_X1        Rise  1.7410 0.0190 0.0110 0.249737 1.14029  1.39003           1       100                    | 
|    SM/result_reg[34]/D       DFF_X1        Rise  1.7410 0.0000 0.0110          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/result_reg[34]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
|    SM/result_reg[34]/CK        DFF_X1        Rise  0.2000  0.0070 0.0880                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2000 4.2000 | 
| library setup check                      | -0.0310 4.1690 | 
| data required time                       |  4.1690        | 
|                                          |                | 
| data required time                       |  4.1690        | 
| data arrival time                        | -1.7410        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  2.4280        | 
-------------------------------------------------------------


 Timing Path to SM/result_reg[33]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/result_reg[33] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                                       | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000                      0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600             4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600                      7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080             4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500             28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500                      0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140             2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                                         A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140                      0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180             1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120             0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120                      0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140             1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140                      0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180             1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130             0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130                      0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180             0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180                      1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300             0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300                      1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160             0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160                      1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290             0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290                      1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170             0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170                      0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170             0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170                      0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110             0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110                      0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170             1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820             1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820                      1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250             0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_108/A1          OR2_X1        Fall  1.1900 0.0000 0.0250                      0.792385                                                  | 
|    SM/i_11/i_108/ZN          OR2_X1        Fall  1.2560 0.0660 0.0170             1.36742  7.6263   8.99372           4       100                    | 
|    SM/i_11/i_105/A1          NOR4_X1       Fall  1.2560 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_105/ZN          NOR4_X1       Rise  1.3380 0.0820 0.0720             0.601345 4.17264  4.77398           2       100                    | 
|    SM/i_11/i_104/A1          NAND2_X1      Rise  1.3380 0.0000 0.0720                      1.59903                                                   | 
|    SM/i_11/i_104/ZN          NAND2_X1      Fall  1.3690 0.0310 0.0240             0.872718 3.35827  4.23098           2       100                    | 
|    SM/i_11/i_103/A1          OR2_X1        Fall  1.3690 0.0000 0.0240                      0.792385                                                  | 
|    SM/i_11/i_103/ZN          OR2_X1        Fall  1.4350 0.0660 0.0170             1.35377  7.6263   8.98007           4       100                    | 
|    SM/i_11/i_100/A1          NOR4_X1       Fall  1.4350 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_100/ZN          NOR4_X1       Rise  1.5180 0.0830 0.0730             0.741099 4.17264  4.91374           2       100                    | 
|    SM/i_11/i_99/A1           NAND2_X1      Rise  1.5180 0.0000 0.0730                      1.59903                                                   | 
|    SM/i_11/i_99/ZN           NAND2_X1      Fall  1.5490 0.0310 0.0240             0.872775 3.35827  4.23104           2       100                    | 
|    SM/i_11/i_98/A1           OR2_X1        Fall  1.5490 0.0000 0.0240                      0.792385                                                  | 
|    SM/i_11/i_98/ZN           OR2_X1        Fall  1.6160 0.0670 0.0170             2.0406   7.6263   9.6669            4       100                    | 
|    SM/i_11/i_36/B            XOR2_X1       Fall  1.6160 0.0000 0.0170                      2.41145                                                   | 
|    SM/i_11/i_36/Z            XOR2_X1       Fall  1.6780 0.0620 0.0150             0.494184 3.20216  3.69634           2       100                    | 
|    SM/i_11/p_0[33]                         Fall  1.6780 0.0000                                                                         A             | 
|    SM/i_1_71/B2              AOI22_X1      Fall  1.6780 0.0000 0.0150                      1.52031                                                   | 
|    SM/i_1_71/ZN              AOI22_X1      Rise  1.7310 0.0530 0.0380             0.906527 1.70023  2.60676           1       100                    | 
|    SM/i_1_70/A               INV_X1        Rise  1.7350 0.0040 0.0380    0.0040            1.70023                                                   | 
|    SM/i_1_70/ZN              INV_X1        Fall  1.7460 0.0110 0.0100             0.740155 1.14029  1.88044           1       100                    | 
|    SM/result_reg[33]/D       DFF_X1        Fall  1.7460 0.0000 0.0100                      1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/result_reg[33]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
|    SM/result_reg[33]/CK        DFF_X1        Rise  0.2000  0.0070 0.0880                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2000 4.2000 | 
| library setup check                      | -0.0240 4.1760 | 
| data required time                       |  4.1760        | 
|                                          |                | 
| data required time                       |  4.1760        | 
| data arrival time                        | -1.7460        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  2.4300        | 
-------------------------------------------------------------


 Timing Path to SM/res_reg[32]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/res_reg[32] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                                       | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000                      0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600             4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600                      7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080             4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500             28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500                      0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140             2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                                         A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140                      0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180             1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120             0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120                      0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140             1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140                      0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180             1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130             0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130                      0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180             0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180                      1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300             0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300                      1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160             0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160                      1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290             0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290                      1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170             0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170                      0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170             0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170                      0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110             0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110                      0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170             1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820             1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820                      1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250             0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_108/A1          OR2_X1        Fall  1.1900 0.0000 0.0250                      0.792385                                                  | 
|    SM/i_11/i_108/ZN          OR2_X1        Fall  1.2560 0.0660 0.0170             1.36742  7.6263   8.99372           4       100                    | 
|    SM/i_11/i_105/A1          NOR4_X1       Fall  1.2560 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_105/ZN          NOR4_X1       Rise  1.3380 0.0820 0.0720             0.601345 4.17264  4.77398           2       100                    | 
|    SM/i_11/i_104/A1          NAND2_X1      Rise  1.3380 0.0000 0.0720                      1.59903                                                   | 
|    SM/i_11/i_104/ZN          NAND2_X1      Fall  1.3690 0.0310 0.0240             0.872718 3.35827  4.23098           2       100                    | 
|    SM/i_11/i_103/A1          OR2_X1        Fall  1.3690 0.0000 0.0240                      0.792385                                                  | 
|    SM/i_11/i_103/ZN          OR2_X1        Fall  1.4350 0.0660 0.0170             1.35377  7.6263   8.98007           4       100                    | 
|    SM/i_11/i_100/A1          NOR4_X1       Fall  1.4350 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_100/ZN          NOR4_X1       Rise  1.5180 0.0830 0.0730             0.741099 4.17264  4.91374           2       100                    | 
|    SM/i_11/i_99/A1           NAND2_X1      Rise  1.5180 0.0000 0.0730                      1.59903                                                   | 
|    SM/i_11/i_99/ZN           NAND2_X1      Fall  1.5490 0.0310 0.0240             0.872775 3.35827  4.23104           2       100                    | 
|    SM/i_11/i_35/B            XOR2_X1       Fall  1.5490 0.0000 0.0240                      2.41145                                                   | 
|    SM/i_11/i_35/Z            XOR2_X1       Fall  1.6140 0.0650 0.0140             0.591146 3.20216  3.79331           2       100                    | 
|    SM/i_11/p_0[32]                         Fall  1.6140 0.0000                                                                         A             | 
|    SM/i_1_238/B1             AOI222_X1     Fall  1.6140 0.0000 0.0140                      1.47422                                                   | 
|    SM/i_1_238/ZN             AOI222_X1     Rise  1.6980 0.0840 0.0550             0.820411 1.70023  2.52064           1       100                    | 
|    SM/i_1_237/A              INV_X1        Rise  1.7020 0.0040 0.0550    0.0040            1.70023                                                   | 
|    SM/i_1_237/ZN             INV_X1        Fall  1.7100 0.0080 0.0120             0.256942 1.14029  1.39723           1       100                    | 
|    SM/res_reg[32]/D          DFF_X1        Fall  1.7100 0.0000 0.0120                      1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/res_reg[32]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  1.94799  3.16354           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1040 0.1040 0.0560 4.31082  18.4098  22.7206           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1050 0.0010 0.0560          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1390 0.0340 0.0070 4.5169   2.49758  7.01448           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_35/A     CLKBUF_X3     Rise  0.1390 0.0000 0.0070          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_35/Z     CLKBUF_X3     Rise  0.2090 0.0700 0.0450 25.6041  28.2625  53.8666           33      100      F    K        | 
|    SM/res_reg[32]/CK         DFF_X1        Rise  0.2100 0.0010 0.0450          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2100 4.2100 | 
| library setup check                      | -0.0270 4.1830 | 
| data required time                       |  4.1830        | 
|                                          |                | 
| data required time                       |  4.1830        | 
| data arrival time                        | -1.7100        | 
| pessimism                                |  0.0050        | 
|                                          |                | 
| slack                                    |  2.4780        | 
-------------------------------------------------------------


 Timing Path to SM/result_reg[32]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/result_reg[32] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080 4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500 28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500          0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140 2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                             A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140          0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180 1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120 0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120          0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140 1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140          0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180 1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130 0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130          0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180 0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180          1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300 0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300          1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160 0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160          1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290 0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290          1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170 0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170          0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170 0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170          0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110 0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110          0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170 1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820 1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820          1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250 0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_108/A1          OR2_X1        Fall  1.1900 0.0000 0.0250          0.792385                                                  | 
|    SM/i_11/i_108/ZN          OR2_X1        Fall  1.2560 0.0660 0.0170 1.36742  7.6263   8.99372           4       100                    | 
|    SM/i_11/i_105/A1          NOR4_X1       Fall  1.2560 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_105/ZN          NOR4_X1       Rise  1.3380 0.0820 0.0720 0.601345 4.17264  4.77398           2       100                    | 
|    SM/i_11/i_104/A1          NAND2_X1      Rise  1.3380 0.0000 0.0720          1.59903                                                   | 
|    SM/i_11/i_104/ZN          NAND2_X1      Fall  1.3690 0.0310 0.0240 0.872718 3.35827  4.23098           2       100                    | 
|    SM/i_11/i_103/A1          OR2_X1        Fall  1.3690 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_103/ZN          OR2_X1        Fall  1.4350 0.0660 0.0170 1.35377  7.6263   8.98007           4       100                    | 
|    SM/i_11/i_100/A1          NOR4_X1       Fall  1.4350 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_100/ZN          NOR4_X1       Rise  1.5180 0.0830 0.0730 0.741099 4.17264  4.91374           2       100                    | 
|    SM/i_11/i_99/A1           NAND2_X1      Rise  1.5180 0.0000 0.0730          1.59903                                                   | 
|    SM/i_11/i_99/ZN           NAND2_X1      Fall  1.5490 0.0310 0.0240 0.872775 3.35827  4.23104           2       100                    | 
|    SM/i_11/i_35/B            XOR2_X1       Fall  1.5490 0.0000 0.0240          2.41145                                                   | 
|    SM/i_11/i_35/Z            XOR2_X1       Fall  1.6140 0.0650 0.0140 0.591146 3.20216  3.79331           2       100                    | 
|    SM/i_11/p_0[32]                         Fall  1.6140 0.0000                                                             A             | 
|    SM/i_1_69/B2              AOI22_X1      Fall  1.6140 0.0000 0.0140          1.52031                                                   | 
|    SM/i_1_69/ZN              AOI22_X1      Rise  1.6630 0.0490 0.0350 0.194628 1.70023  1.89486           1       100                    | 
|    SM/i_1_68/A               INV_X1        Rise  1.6630 0.0000 0.0350          1.70023                                                   | 
|    SM/i_1_68/ZN              INV_X1        Fall  1.6720 0.0090 0.0090 0.190787 1.14029  1.33108           1       100                    | 
|    SM/result_reg[32]/D       DFF_X1        Fall  1.6720 0.0000 0.0090          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/result_reg[32]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
|    SM/result_reg[32]/CK        DFF_X1        Rise  0.1970  0.0040 0.0880                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1970 4.1970 | 
| library setup check                      | -0.0240 4.1730 | 
| data required time                       |  4.1730        | 
|                                          |                | 
| data required time                       |  4.1730        | 
| data arrival time                        | -1.6720        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  2.5010        | 
-------------------------------------------------------------


 Timing Path to SM/result_reg[31]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/result_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080 4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500 28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500          0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140 2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                             A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140          0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180 1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120 0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120          0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140 1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140          0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180 1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130 0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130          0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180 0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180          1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300 0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300          1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160 0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160          1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290 0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290          1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170 0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170          0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170 0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170          0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110 0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110          0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170 1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820 1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820          1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250 0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_108/A1          OR2_X1        Fall  1.1900 0.0000 0.0250          0.792385                                                  | 
|    SM/i_11/i_108/ZN          OR2_X1        Fall  1.2560 0.0660 0.0170 1.36742  7.6263   8.99372           4       100                    | 
|    SM/i_11/i_105/A1          NOR4_X1       Fall  1.2560 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_105/ZN          NOR4_X1       Rise  1.3380 0.0820 0.0720 0.601345 4.17264  4.77398           2       100                    | 
|    SM/i_11/i_104/A1          NAND2_X1      Rise  1.3380 0.0000 0.0720          1.59903                                                   | 
|    SM/i_11/i_104/ZN          NAND2_X1      Fall  1.3690 0.0310 0.0240 0.872718 3.35827  4.23098           2       100                    | 
|    SM/i_11/i_103/A1          OR2_X1        Fall  1.3690 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_103/ZN          OR2_X1        Fall  1.4350 0.0660 0.0170 1.35377  7.6263   8.98007           4       100                    | 
|    SM/i_11/i_100/A1          NOR4_X1       Fall  1.4350 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_100/ZN          NOR4_X1       Rise  1.5180 0.0830 0.0730 0.741099 4.17264  4.91374           2       100                    | 
|    SM/i_11/i_34/B            XNOR2_X1      Rise  1.5180 0.0000 0.0730          2.57361                                                   | 
|    SM/i_11/i_34/ZN           XNOR2_X1      Rise  1.5750 0.0570 0.0290 0.753054 3.25971  4.01276           2       100                    | 
|    SM/i_11/p_0[31]                         Rise  1.5750 0.0000                                                             A             | 
|    SM/i_1_67/B2              AOI22_X1      Rise  1.5750 0.0000 0.0290          1.62303                                                   | 
|    SM/i_1_67/ZN              AOI22_X1      Fall  1.6020 0.0270 0.0280 0.516397 1.70023  2.21663           1       100                    | 
|    SM/i_1_66/A               INV_X1        Fall  1.6020 0.0000 0.0280          1.54936                                                   | 
|    SM/i_1_66/ZN              INV_X1        Rise  1.6220 0.0200 0.0110 0.710723 1.14029  1.85101           1       100                    | 
|    SM/result_reg[31]/D       DFF_X1        Rise  1.6220 0.0000 0.0110          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/result_reg[31]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
|    SM/result_reg[31]/CK        DFF_X1        Rise  0.1980  0.0050 0.0880                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1980 4.1980 | 
| library setup check                      | -0.0310 4.1670 | 
| data required time                       |  4.1670        | 
|                                          |                | 
| data required time                       |  4.1670        | 
| data arrival time                        | -1.6220        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  2.5450        | 
-------------------------------------------------------------


 Timing Path to SM/res_reg[31]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/res_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080 4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500 28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500          0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140 2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                             A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140          0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180 1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120 0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120          0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140 1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140          0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180 1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130 0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130          0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180 0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180          1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300 0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300          1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160 0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160          1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290 0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290          1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170 0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170          0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170 0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170          0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110 0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110          0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170 1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820 1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820          1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250 0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_108/A1          OR2_X1        Fall  1.1900 0.0000 0.0250          0.792385                                                  | 
|    SM/i_11/i_108/ZN          OR2_X1        Fall  1.2560 0.0660 0.0170 1.36742  7.6263   8.99372           4       100                    | 
|    SM/i_11/i_105/A1          NOR4_X1       Fall  1.2560 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_105/ZN          NOR4_X1       Rise  1.3380 0.0820 0.0720 0.601345 4.17264  4.77398           2       100                    | 
|    SM/i_11/i_104/A1          NAND2_X1      Rise  1.3380 0.0000 0.0720          1.59903                                                   | 
|    SM/i_11/i_104/ZN          NAND2_X1      Fall  1.3690 0.0310 0.0240 0.872718 3.35827  4.23098           2       100                    | 
|    SM/i_11/i_103/A1          OR2_X1        Fall  1.3690 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_103/ZN          OR2_X1        Fall  1.4350 0.0660 0.0170 1.35377  7.6263   8.98007           4       100                    | 
|    SM/i_11/i_100/A1          NOR4_X1       Fall  1.4350 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_100/ZN          NOR4_X1       Rise  1.5180 0.0830 0.0730 0.741099 4.17264  4.91374           2       100                    | 
|    SM/i_11/i_34/B            XNOR2_X1      Rise  1.5180 0.0000 0.0730          2.57361                                                   | 
|    SM/i_11/i_34/ZN           XNOR2_X1      Fall  1.5540 0.0360 0.0250 0.753054 3.25971  4.01276           2       100                    | 
|    SM/i_11/p_0[31]                         Fall  1.5540 0.0000                                                             A             | 
|    SM/i_1_236/A1             AOI222_X1     Fall  1.5540 0.0000 0.0250          1.40277                                                   | 
|    SM/i_1_236/ZN             AOI222_X1     Rise  1.6160 0.0620 0.0520 0.41354  1.70023  2.11377           1       100                    | 
|    SM/i_1_235/A              INV_X1        Rise  1.6160 0.0000 0.0520          1.70023                                                   | 
|    SM/i_1_235/ZN             INV_X1        Fall  1.6250 0.0090 0.0120 0.301154 1.14029  1.44144           1       100                    | 
|    SM/res_reg[31]/D          DFF_X1        Fall  1.6250 0.0000 0.0120          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/res_reg[31]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  1.94799  3.16354           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1040 0.1040 0.0560 4.31082  18.4098  22.7206           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1050 0.0010 0.0560          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1390 0.0340 0.0070 4.5169   2.49758  7.01448           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_35/A     CLKBUF_X3     Rise  0.1390 0.0000 0.0070          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_35/Z     CLKBUF_X3     Rise  0.2090 0.0700 0.0450 25.6041  28.2625  53.8666           33      100      F    K        | 
|    SM/res_reg[31]/CK         DFF_X1        Rise  0.2100 0.0010 0.0450          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2100 4.2100 | 
| library setup check                      | -0.0270 4.1830 | 
| data required time                       |  4.1830        | 
|                                          |                | 
| data required time                       |  4.1830        | 
| data arrival time                        | -1.6250        | 
| pessimism                                |  0.0050        | 
|                                          |                | 
| slack                                    |  2.5630        | 
-------------------------------------------------------------


 Timing Path to SM/res_reg[30]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/res_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080 4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500 28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500          0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140 2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                             A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140          0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180 1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120 0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120          0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140 1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140          0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180 1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130 0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130          0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180 0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180          1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300 0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300          1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160 0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160          1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290 0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290          1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170 0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170          0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170 0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170          0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110 0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110          0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170 1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820 1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820          1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250 0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_108/A1          OR2_X1        Fall  1.1900 0.0000 0.0250          0.792385                                                  | 
|    SM/i_11/i_108/ZN          OR2_X1        Fall  1.2560 0.0660 0.0170 1.36742  7.6263   8.99372           4       100                    | 
|    SM/i_11/i_105/A1          NOR4_X1       Fall  1.2560 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_105/ZN          NOR4_X1       Rise  1.3380 0.0820 0.0720 0.601345 4.17264  4.77398           2       100                    | 
|    SM/i_11/i_104/A1          NAND2_X1      Rise  1.3380 0.0000 0.0720          1.59903                                                   | 
|    SM/i_11/i_104/ZN          NAND2_X1      Fall  1.3690 0.0310 0.0240 0.872718 3.35827  4.23098           2       100                    | 
|    SM/i_11/i_103/A1          OR2_X1        Fall  1.3690 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_103/ZN          OR2_X1        Fall  1.4350 0.0660 0.0170 1.35377  7.6263   8.98007           4       100                    | 
|    SM/i_11/i_101/A1          NOR3_X1       Fall  1.4350 0.0000 0.0170          1.4005                                                    | 
|    SM/i_11/i_101/ZN          NOR3_X1       Rise  1.4790 0.0440 0.0340 0.109345 2.57361  2.68295           1       100                    | 
|    SM/i_11/i_33/B            XNOR2_X1      Rise  1.4790 0.0000 0.0340          2.57361                                                   | 
|    SM/i_11/i_33/ZN           XNOR2_X1      Fall  1.5070 0.0280 0.0160 0.882918 2.56781  3.45072           2       100                    | 
|    SM/i_11/p_0[30]                         Fall  1.5070 0.0000                                                             A             | 
|    SM/i_1_234/B              MUX2_X1       Fall  1.5070 0.0000 0.0160          0.899702                                                  | 
|    SM/i_1_234/Z              MUX2_X1       Fall  1.5690 0.0620 0.0100 0.268987 1.68975  1.95873           1       100                    | 
|    SM/i_1_232/A2             AOI22_X1      Fall  1.5690 0.0000 0.0100          1.43339                                                   | 
|    SM/i_1_232/ZN             AOI22_X1      Rise  1.6070 0.0380 0.0260 0.30563  1.70023  2.00586           1       100                    | 
|    SM/i_1_231/A              INV_X1        Rise  1.6070 0.0000 0.0260          1.70023                                                   | 
|    SM/i_1_231/ZN             INV_X1        Fall  1.6160 0.0090 0.0070 0.278197 1.14029  1.41849           1       100                    | 
|    SM/res_reg[30]/D          DFF_X1        Fall  1.6160 0.0000 0.0070          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/res_reg[30]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  1.94799  3.16354           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1040 0.1040 0.0560 4.31082  18.4098  22.7206           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1050 0.0010 0.0560          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1390 0.0340 0.0070 4.5169   2.49758  7.01448           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_35/A     CLKBUF_X3     Rise  0.1390 0.0000 0.0070          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_35/Z     CLKBUF_X3     Rise  0.2090 0.0700 0.0450 25.6041  28.2625  53.8666           33      100      F    K        | 
|    SM/res_reg[30]/CK         DFF_X1        Rise  0.2110 0.0020 0.0450          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2110 4.2110 | 
| library setup check                      | -0.0250 4.1860 | 
| data required time                       |  4.1860        | 
|                                          |                | 
| data required time                       |  4.1860        | 
| data arrival time                        | -1.6160        | 
| pessimism                                |  0.0050        | 
|                                          |                | 
| slack                                    |  2.5750        | 
-------------------------------------------------------------


 Timing Path to SM/result_reg[30]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/result_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080 4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500 28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500          0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140 2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                             A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140          0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180 1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120 0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120          0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140 1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140          0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180 1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130 0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130          0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180 0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180          1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300 0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300          1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160 0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160          1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290 0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290          1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170 0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170          0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170 0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170          0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110 0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110          0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170 1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820 1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820          1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250 0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_108/A1          OR2_X1        Fall  1.1900 0.0000 0.0250          0.792385                                                  | 
|    SM/i_11/i_108/ZN          OR2_X1        Fall  1.2560 0.0660 0.0170 1.36742  7.6263   8.99372           4       100                    | 
|    SM/i_11/i_105/A1          NOR4_X1       Fall  1.2560 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_105/ZN          NOR4_X1       Rise  1.3380 0.0820 0.0720 0.601345 4.17264  4.77398           2       100                    | 
|    SM/i_11/i_104/A1          NAND2_X1      Rise  1.3380 0.0000 0.0720          1.59903                                                   | 
|    SM/i_11/i_104/ZN          NAND2_X1      Fall  1.3690 0.0310 0.0240 0.872718 3.35827  4.23098           2       100                    | 
|    SM/i_11/i_103/A1          OR2_X1        Fall  1.3690 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_103/ZN          OR2_X1        Fall  1.4350 0.0660 0.0170 1.35377  7.6263   8.98007           4       100                    | 
|    SM/i_11/i_101/A1          NOR3_X1       Fall  1.4350 0.0000 0.0170          1.4005                                                    | 
|    SM/i_11/i_101/ZN          NOR3_X1       Rise  1.4790 0.0440 0.0340 0.109345 2.57361  2.68295           1       100                    | 
|    SM/i_11/i_33/B            XNOR2_X1      Rise  1.4790 0.0000 0.0340          2.57361                                                   | 
|    SM/i_11/i_33/ZN           XNOR2_X1      Rise  1.5280 0.0490 0.0270 0.882918 2.56781  3.45072           2       100                    | 
|    SM/i_11/p_0[30]                         Rise  1.5280 0.0000                                                             A             | 
|    SM/i_1_65/B2              AOI22_X1      Rise  1.5280 0.0000 0.0270          1.62303                                                   | 
|    SM/i_1_65/ZN              AOI22_X1      Fall  1.5530 0.0250 0.0280 0.229462 1.70023  1.92969           1       100                    | 
|    SM/i_1_64/A               INV_X1        Fall  1.5530 0.0000 0.0280          1.54936                                                   | 
|    SM/i_1_64/ZN              INV_X1        Rise  1.5710 0.0180 0.0100 0.190477 1.14029  1.33077           1       100                    | 
|    SM/result_reg[30]/D       DFF_X1        Rise  1.5710 0.0000 0.0100          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/result_reg[30]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
|    SM/result_reg[30]/CK        DFF_X1        Rise  0.1960  0.0030 0.0880                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1960 4.1960 | 
| library setup check                      | -0.0300 4.1660 | 
| data required time                       |  4.1660        | 
|                                          |                | 
| data required time                       |  4.1660        | 
| data arrival time                        | -1.5710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  2.5950        | 
-------------------------------------------------------------


 Timing Path to SM/result_reg[29]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/result_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080 4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500 28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500          0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140 2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                             A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140          0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180 1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120 0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120          0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140 1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140          0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180 1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130 0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130          0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180 0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180          1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300 0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300          1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160 0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160          1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290 0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290          1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170 0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170          0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170 0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170          0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110 0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110          0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170 1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820 1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820          1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250 0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_108/A1          OR2_X1        Fall  1.1900 0.0000 0.0250          0.792385                                                  | 
|    SM/i_11/i_108/ZN          OR2_X1        Fall  1.2560 0.0660 0.0170 1.36742  7.6263   8.99372           4       100                    | 
|    SM/i_11/i_105/A1          NOR4_X1       Fall  1.2560 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_105/ZN          NOR4_X1       Rise  1.3380 0.0820 0.0720 0.601345 4.17264  4.77398           2       100                    | 
|    SM/i_11/i_104/A1          NAND2_X1      Rise  1.3380 0.0000 0.0720          1.59903                                                   | 
|    SM/i_11/i_104/ZN          NAND2_X1      Fall  1.3690 0.0310 0.0240 0.872718 3.35827  4.23098           2       100                    | 
|    SM/i_11/i_103/A1          OR2_X1        Fall  1.3690 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_103/ZN          OR2_X1        Fall  1.4350 0.0660 0.0170 1.35377  7.6263   8.98007           4       100                    | 
|    SM/i_11/i_102/A1          NOR2_X1       Fall  1.4350 0.0000 0.0170          1.41309                                                   | 
|    SM/i_11/i_102/ZN          NOR2_X1       Rise  1.4670 0.0320 0.0200 0.184313 2.57361  2.75792           1       100                    | 
|    SM/i_11/i_32/B            XNOR2_X1      Rise  1.4670 0.0000 0.0200          2.57361                                                   | 
|    SM/i_11/i_32/ZN           XNOR2_X1      Rise  1.5140 0.0470 0.0280 0.528445 3.24606  3.77451           2       100                    | 
|    SM/i_11/p_0[29]                         Rise  1.5140 0.0000                                                             A             | 
|    SM/i_1_63/B2              AOI22_X1      Rise  1.5140 0.0000 0.0280          1.62303                                                   | 
|    SM/i_1_63/ZN              AOI22_X1      Fall  1.5400 0.0260 0.0280 0.338412 1.70023  2.03864           1       100                    | 
|    SM/i_1_62/A               INV_X1        Fall  1.5400 0.0000 0.0280          1.54936                                                   | 
|    SM/i_1_62/ZN              INV_X1        Rise  1.5580 0.0180 0.0100 0.271158 1.14029  1.41145           1       100                    | 
|    SM/result_reg[29]/D       DFF_X1        Rise  1.5580 0.0000 0.0100          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/result_reg[29]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
|    SM/result_reg[29]/CK        DFF_X1        Rise  0.1970  0.0040 0.0880                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1970 4.1970 | 
| library setup check                      | -0.0300 4.1670 | 
| data required time                       |  4.1670        | 
|                                          |                | 
| data required time                       |  4.1670        | 
| data arrival time                        | -1.5580        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  2.6090        | 
-------------------------------------------------------------


 Timing Path to SM/result_reg[28]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/result_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080 4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500 28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500          0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140 2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                             A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140          0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180 1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120 0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120          0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140 1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140          0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180 1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130 0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130          0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180 0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180          1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300 0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300          1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160 0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160          1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290 0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290          1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170 0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170          0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170 0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170          0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110 0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110          0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170 1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820 1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820          1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250 0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_108/A1          OR2_X1        Fall  1.1900 0.0000 0.0250          0.792385                                                  | 
|    SM/i_11/i_108/ZN          OR2_X1        Fall  1.2560 0.0660 0.0170 1.36742  7.6263   8.99372           4       100                    | 
|    SM/i_11/i_105/A1          NOR4_X1       Fall  1.2560 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_105/ZN          NOR4_X1       Rise  1.3380 0.0820 0.0720 0.601345 4.17264  4.77398           2       100                    | 
|    SM/i_11/i_104/A1          NAND2_X1      Rise  1.3380 0.0000 0.0720          1.59903                                                   | 
|    SM/i_11/i_104/ZN          NAND2_X1      Fall  1.3690 0.0310 0.0240 0.872718 3.35827  4.23098           2       100                    | 
|    SM/i_11/i_103/A1          OR2_X1        Fall  1.3690 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_103/ZN          OR2_X1        Fall  1.4350 0.0660 0.0170 1.35377  7.6263   8.98007           4       100                    | 
|    SM/i_11/i_31/B            XOR2_X1       Fall  1.4350 0.0000 0.0170          2.41145                                                   | 
|    SM/i_11/i_31/Z            XOR2_X1       Fall  1.4970 0.0620 0.0150 0.443869 3.24606  3.68993           2       100                    | 
|    SM/i_11/p_0[28]                         Fall  1.4970 0.0000                                                             A             | 
|    SM/i_1_61/B2              AOI22_X1      Fall  1.4970 0.0000 0.0150          1.52031                                                   | 
|    SM/i_1_61/ZN              AOI22_X1      Rise  1.5470 0.0500 0.0350 0.245179 1.70023  1.94541           1       100                    | 
|    SM/i_1_60/A               INV_X1        Rise  1.5470 0.0000 0.0350          1.70023                                                   | 
|    SM/i_1_60/ZN              INV_X1        Fall  1.5560 0.0090 0.0090 0.230696 1.14029  1.37099           1       100                    | 
|    SM/result_reg[28]/D       DFF_X1        Fall  1.5560 0.0000 0.0090          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/result_reg[28]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
|    SM/result_reg[28]/CK        DFF_X1        Rise  0.1970  0.0040 0.0880                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1970 4.1970 | 
| library setup check                      | -0.0240 4.1730 | 
| data required time                       |  4.1730        | 
|                                          |                | 
| data required time                       |  4.1730        | 
| data arrival time                        | -1.5560        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  2.6170        | 
-------------------------------------------------------------


 Timing Path to SM/res_reg[29]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/res_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080 4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500 28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500          0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140 2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                             A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140          0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180 1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120 0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120          0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140 1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140          0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180 1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130 0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130          0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180 0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180          1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300 0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300          1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160 0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160          1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290 0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290          1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170 0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170          0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170 0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170          0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110 0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110          0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170 1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820 1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820          1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250 0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_108/A1          OR2_X1        Fall  1.1900 0.0000 0.0250          0.792385                                                  | 
|    SM/i_11/i_108/ZN          OR2_X1        Fall  1.2560 0.0660 0.0170 1.36742  7.6263   8.99372           4       100                    | 
|    SM/i_11/i_105/A1          NOR4_X1       Fall  1.2560 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_105/ZN          NOR4_X1       Rise  1.3380 0.0820 0.0720 0.601345 4.17264  4.77398           2       100                    | 
|    SM/i_11/i_104/A1          NAND2_X1      Rise  1.3380 0.0000 0.0720          1.59903                                                   | 
|    SM/i_11/i_104/ZN          NAND2_X1      Fall  1.3690 0.0310 0.0240 0.872718 3.35827  4.23098           2       100                    | 
|    SM/i_11/i_103/A1          OR2_X1        Fall  1.3690 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_103/ZN          OR2_X1        Fall  1.4350 0.0660 0.0170 1.35377  7.6263   8.98007           4       100                    | 
|    SM/i_11/i_102/A1          NOR2_X1       Fall  1.4350 0.0000 0.0170          1.41309                                                   | 
|    SM/i_11/i_102/ZN          NOR2_X1       Rise  1.4670 0.0320 0.0200 0.184313 2.57361  2.75792           1       100                    | 
|    SM/i_11/i_32/B            XNOR2_X1      Rise  1.4670 0.0000 0.0200          2.57361                                                   | 
|    SM/i_11/i_32/ZN           XNOR2_X1      Rise  1.5140 0.0470 0.0280 0.528445 3.24606  3.77451           2       100                    | 
|    SM/i_11/p_0[29]                         Rise  1.5140 0.0000                                                             A             | 
|    SM/i_1_230/B2             AOI22_X1      Rise  1.5140 0.0000 0.0280          1.62303                                                   | 
|    SM/i_1_230/ZN             AOI22_X1      Fall  1.5400 0.0260 0.0280 0.281808 1.6642   1.94601           1       100                    | 
|    SM/i_1_227/A2             NAND2_X1      Fall  1.5400 0.0000 0.0280          1.50228                                                   | 
|    SM/i_1_227/ZN             NAND2_X1      Rise  1.5640 0.0240 0.0120 0.254701 1.14029  1.39499           1       100                    | 
|    SM/res_reg[29]/D          DFF_X1        Rise  1.5640 0.0000 0.0120          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/res_reg[29]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  1.94799  3.16354           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1040 0.1040 0.0560 4.31082  18.4098  22.7206           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1050 0.0010 0.0560          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1390 0.0340 0.0070 4.5169   2.49758  7.01448           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_35/A     CLKBUF_X3     Rise  0.1390 0.0000 0.0070          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_35/Z     CLKBUF_X3     Rise  0.2090 0.0700 0.0450 25.6041  28.2625  53.8666           33      100      F    K        | 
|    SM/res_reg[29]/CK         DFF_X1        Rise  0.2100 0.0010 0.0450          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2100 4.2100 | 
| library setup check                      | -0.0270 4.1830 | 
| data required time                       |  4.1830        | 
|                                          |                | 
| data required time                       |  4.1830        | 
| data arrival time                        | -1.5640        | 
| pessimism                                |  0.0050        | 
|                                          |                | 
| slack                                    |  2.6240        | 
-------------------------------------------------------------


 Timing Path to SM/res_reg[28]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/res_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080 4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500 28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500          0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140 2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                             A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140          0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180 1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120 0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120          0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140 1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140          0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180 1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130 0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130          0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180 0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180          1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300 0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300          1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160 0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160          1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290 0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290          1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170 0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170          0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170 0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170          0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110 0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110          0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170 1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820 1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820          1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250 0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_108/A1          OR2_X1        Fall  1.1900 0.0000 0.0250          0.792385                                                  | 
|    SM/i_11/i_108/ZN          OR2_X1        Fall  1.2560 0.0660 0.0170 1.36742  7.6263   8.99372           4       100                    | 
|    SM/i_11/i_105/A1          NOR4_X1       Fall  1.2560 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_105/ZN          NOR4_X1       Rise  1.3380 0.0820 0.0720 0.601345 4.17264  4.77398           2       100                    | 
|    SM/i_11/i_104/A1          NAND2_X1      Rise  1.3380 0.0000 0.0720          1.59903                                                   | 
|    SM/i_11/i_104/ZN          NAND2_X1      Fall  1.3690 0.0310 0.0240 0.872718 3.35827  4.23098           2       100                    | 
|    SM/i_11/i_103/A1          OR2_X1        Fall  1.3690 0.0000 0.0240          0.792385                                                  | 
|    SM/i_11/i_103/ZN          OR2_X1        Fall  1.4350 0.0660 0.0170 1.35377  7.6263   8.98007           4       100                    | 
|    SM/i_11/i_31/B            XOR2_X1       Fall  1.4350 0.0000 0.0170          2.41145                                                   | 
|    SM/i_11/i_31/Z            XOR2_X1       Fall  1.4970 0.0620 0.0150 0.443869 3.24606  3.68993           2       100                    | 
|    SM/i_11/p_0[28]                         Fall  1.4970 0.0000                                                             A             | 
|    SM/i_1_226/B2             AOI22_X1      Fall  1.4970 0.0000 0.0150          1.52031                                                   | 
|    SM/i_1_226/ZN             AOI22_X1      Rise  1.5470 0.0500 0.0350 0.40138  1.6642   2.06558           1       100                    | 
|    SM/i_1_224/A2             NAND2_X1      Rise  1.5470 0.0000 0.0350          1.6642                                                    | 
|    SM/i_1_224/ZN             NAND2_X1      Fall  1.5640 0.0170 0.0100 0.322738 1.14029  1.46303           1       100                    | 
|    SM/res_reg[28]/D          DFF_X1        Fall  1.5640 0.0000 0.0100          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/res_reg[28]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  1.94799  3.16354           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1040 0.1040 0.0560 4.31082  18.4098  22.7206           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1050 0.0010 0.0560          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1390 0.0340 0.0070 4.5169   2.49758  7.01448           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_35/A     CLKBUF_X3     Rise  0.1390 0.0000 0.0070          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_35/Z     CLKBUF_X3     Rise  0.2090 0.0700 0.0450 25.6041  28.2625  53.8666           33      100      F    K        | 
|    SM/res_reg[28]/CK         DFF_X1        Rise  0.2100 0.0010 0.0450          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2100 4.2100 | 
| library setup check                      | -0.0260 4.1840 | 
| data required time                       |  4.1840        | 
|                                          |                | 
| data required time                       |  4.1840        | 
| data arrival time                        | -1.5640        | 
| pessimism                                |  0.0050        | 
|                                          |                | 
| slack                                    |  2.6250        | 
-------------------------------------------------------------


 Timing Path to SM/res_reg[27]/D 
  
 Path Start Point : regB/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/res_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000             1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170             5.23361  7.03097  12.2646           3       100      F    K        | 
|    regB/clk_CTS_0_PP_11                      Rise  0.0620 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0630 0.0010 0.0170                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.2100 0.1470 0.1200             20.3484  30.3889  50.7373           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    regB/out_reg[0]/CK          DFF_X1        Rise  0.2110 0.0010 0.1200                      0.949653                                    F             | 
|    regB/out_reg[0]/Q           DFF_X1        Fall  0.3200 0.1090 0.0120             0.834828 6.56142  7.39625           4       100      F             | 
|    regB/out[0]                               Fall  0.3200 0.0000                                                                                       | 
|    SM/in2[0]                                 Fall  0.3200 0.0000                                                                                       | 
|    SM/i_0/in2[0]                             Fall  0.3200 0.0000                                                                                       | 
|    SM/i_0/i_60/A3              OR3_X1        Fall  0.3200 0.0000 0.0120                      0.895841                                                  | 
|    SM/i_0/i_60/ZN              OR3_X1        Fall  0.4110 0.0910 0.0170             0.792178 4.27641  5.06859           3       100                    | 
|    SM/i_0/i_59/A1              OR2_X1        Fall  0.4110 0.0000 0.0170                      0.792385                                                  | 
|    SM/i_0/i_59/ZN              OR2_X1        Fall  0.4640 0.0530 0.0120             0.522342 3.35827  3.88061           2       100                    | 
|    SM/i_0/i_58/A1              OR2_X1        Fall  0.4640 0.0000 0.0120                      0.792385                                                  | 
|    SM/i_0/i_58/ZN              OR2_X1        Fall  0.5190 0.0550 0.0140             0.877415 5.03256  5.90997           3       100                    | 
|    SM/i_0/i_57/A1              OR3_X1        Fall  0.5190 0.0000 0.0140                      0.775543                                                  | 
|    SM/i_0/i_57/ZN              OR3_X1        Fall  0.5950 0.0760 0.0170             0.866421 4.27641  5.14283           3       100                    | 
|    SM/i_0/i_56/A1              OR2_X1        Fall  0.5950 0.0000 0.0170                      0.792385                                                  | 
|    SM/i_0/i_56/ZN              OR2_X1        Fall  0.6520 0.0570 0.0140             0.842291 5.03256  5.87485           3       100                    | 
|    SM/i_0/i_55/A1              OR3_X1        Fall  0.6520 0.0000 0.0140                      0.775543                                                  | 
|    SM/i_0/i_55/ZN              OR3_X1        Fall  0.7300 0.0780 0.0180             1.00675  5.04407  6.05081           3       100                    | 
|    SM/i_0/i_54/A1              NOR2_X1       Fall  0.7300 0.0000 0.0180                      1.41309                                                   | 
|    SM/i_0/i_54/ZN              NOR2_X1       Rise  0.7720 0.0420 0.0300             0.560031 4.17264  4.73267           2       100                    | 
|    SM/i_0/i_53/A1              NAND2_X1      Rise  0.7720 0.0000 0.0300                      1.59903                                                   | 
|    SM/i_0/i_53/ZN              NAND2_X1      Fall  0.8020 0.0300 0.0180             0.639777 5.88949  6.52927           3       100                    | 
|    SM/i_0/i_51/A1              NOR3_X1       Fall  0.8020 0.0000 0.0180                      1.4005                                                    | 
|    SM/i_0/i_51/ZN              NOR3_X1       Rise  0.8630 0.0610 0.0480             0.596514 4.17264  4.76915           2       100                    | 
|    SM/i_0/i_50/A1              NAND2_X1      Rise  0.8630 0.0000 0.0480                      1.59903                                                   | 
|    SM/i_0/i_50/ZN              NAND2_X1      Fall  0.8950 0.0320 0.0210             0.504549 5.03256  5.5371            3       100                    | 
|    SM/i_0/i_49/A1              OR3_X1        Fall  0.8950 0.0000 0.0210                      0.775543                                                  | 
|    SM/i_0/i_49/ZN              OR3_X1        Fall  0.9740 0.0790 0.0180             1.08081  4.27641  5.35722           3       100                    | 
|    SM/i_0/i_48/A1              OR2_X1        Fall  0.9740 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_0/i_48/ZN              OR2_X1        Fall  1.0370 0.0630 0.0160             1.11124  7.6263   8.73754           4       100                    | 
|    SM/i_0/i_45/A1              NOR4_X1       Fall  1.0370 0.0000 0.0160                      1.34349                                                   | 
|    SM/i_0/i_45/ZN              NOR4_X1       Rise  1.1350 0.0980 0.0860             2.12136  4.17264  6.294             2       100                    | 
|    SM/i_0/i_44/A1              NAND2_X1      Rise  1.1390 0.0040 0.0860    0.0040            1.59903                                                   | 
|    SM/i_0/i_44/ZN              NAND2_X1      Fall  1.1700 0.0310 0.0260             0.608979 3.35827  3.96725           2       100                    | 
|    SM/i_0/i_43/A1              OR2_X1        Fall  1.1700 0.0000 0.0260                      0.792385                                                  | 
|    SM/i_0/i_43/ZN              OR2_X1        Fall  1.2330 0.0630 0.0140             0.712991 5.88949  6.60249           3       100                    | 
|    SM/i_0/i_41/A1              NOR3_X1       Fall  1.2330 0.0000 0.0140                      1.4005                                                    | 
|    SM/i_0/i_41/ZN              NOR3_X1       Rise  1.2980 0.0650 0.0530             1.25751  4.17264  5.43015           2       100                    | 
|    SM/i_0/i_40/A1              NAND2_X1      Rise  1.2980 0.0000 0.0530                      1.59903                                                   | 
|    SM/i_0/i_40/ZN              NAND2_X1      Fall  1.3310 0.0330 0.0220             0.493263 5.03256  5.52582           3       100                    | 
|    SM/i_0/i_39/A1              OR3_X1        Fall  1.3310 0.0000 0.0220                      0.775543                                                  | 
|    SM/i_0/i_39/ZN              OR3_X1        Fall  1.4210 0.0900 0.0230             1.90421  8.54444  10.4487           5       100                    | 
|    SM/i_0/i_32/B               XOR2_X1       Fall  1.4210 0.0000 0.0230                      2.41145                                                   | 
|    SM/i_0/i_32/Z               XOR2_X1       Fall  1.4820 0.0610 0.0120             0.289716 1.68751  1.97723           1       100                    | 
|    SM/i_0/p_0[28]                            Fall  1.4820 0.0000                                                                                       | 
|    SM/i_1_222/A1               AOI22_X1      Fall  1.4820 0.0000 0.0120                      1.50384                                                   | 
|    SM/i_1_222/ZN               AOI22_X1      Rise  1.5170 0.0350 0.0300             0.651959 1.59903  2.25099           1       100                    | 
|    SM/i_1_221/A1               NAND2_X1      Rise  1.5170 0.0000 0.0300                      1.59903                                                   | 
|    SM/i_1_221/ZN               NAND2_X1      Fall  1.5330 0.0160 0.0110             0.404322 1.14029  1.54461           1       100                    | 
|    SM/res_reg[27]/D            DFF_X1        Fall  1.5330 0.0000 0.0110                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/res_reg[27]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  1.94799  3.16354           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1040 0.1040 0.0560 4.31082  18.4098  22.7206           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1050 0.0010 0.0560          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1390 0.0340 0.0070 4.5169   2.49758  7.01448           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_35/A     CLKBUF_X3     Rise  0.1390 0.0000 0.0070          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_35/Z     CLKBUF_X3     Rise  0.2090 0.0700 0.0450 25.6041  28.2625  53.8666           33      100      F    K        | 
|    SM/res_reg[27]/CK         DFF_X1        Rise  0.2100 0.0010 0.0450          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2100 4.2100 | 
| library setup check                      | -0.0260 4.1840 | 
| data required time                       |  4.1840        | 
|                                          |                | 
| data required time                       |  4.1840        | 
| data arrival time                        | -1.5330        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  2.6510        | 
-------------------------------------------------------------


 Timing Path to SM/res_reg[26]/D 
  
 Path Start Point : regB/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/res_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000             1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170             5.23361  7.03097  12.2646           3       100      F    K        | 
|    regB/clk_CTS_0_PP_11                      Rise  0.0620 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0630 0.0010 0.0170                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.2100 0.1470 0.1200             20.3484  30.3889  50.7373           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    regB/out_reg[0]/CK          DFF_X1        Rise  0.2110 0.0010 0.1200                      0.949653                                    F             | 
|    regB/out_reg[0]/Q           DFF_X1        Fall  0.3200 0.1090 0.0120             0.834828 6.56142  7.39625           4       100      F             | 
|    regB/out[0]                               Fall  0.3200 0.0000                                                                                       | 
|    SM/in2[0]                                 Fall  0.3200 0.0000                                                                                       | 
|    SM/i_0/in2[0]                             Fall  0.3200 0.0000                                                                                       | 
|    SM/i_0/i_60/A3              OR3_X1        Fall  0.3200 0.0000 0.0120                      0.895841                                                  | 
|    SM/i_0/i_60/ZN              OR3_X1        Fall  0.4110 0.0910 0.0170             0.792178 4.27641  5.06859           3       100                    | 
|    SM/i_0/i_59/A1              OR2_X1        Fall  0.4110 0.0000 0.0170                      0.792385                                                  | 
|    SM/i_0/i_59/ZN              OR2_X1        Fall  0.4640 0.0530 0.0120             0.522342 3.35827  3.88061           2       100                    | 
|    SM/i_0/i_58/A1              OR2_X1        Fall  0.4640 0.0000 0.0120                      0.792385                                                  | 
|    SM/i_0/i_58/ZN              OR2_X1        Fall  0.5190 0.0550 0.0140             0.877415 5.03256  5.90997           3       100                    | 
|    SM/i_0/i_57/A1              OR3_X1        Fall  0.5190 0.0000 0.0140                      0.775543                                                  | 
|    SM/i_0/i_57/ZN              OR3_X1        Fall  0.5950 0.0760 0.0170             0.866421 4.27641  5.14283           3       100                    | 
|    SM/i_0/i_56/A1              OR2_X1        Fall  0.5950 0.0000 0.0170                      0.792385                                                  | 
|    SM/i_0/i_56/ZN              OR2_X1        Fall  0.6520 0.0570 0.0140             0.842291 5.03256  5.87485           3       100                    | 
|    SM/i_0/i_55/A1              OR3_X1        Fall  0.6520 0.0000 0.0140                      0.775543                                                  | 
|    SM/i_0/i_55/ZN              OR3_X1        Fall  0.7300 0.0780 0.0180             1.00675  5.04407  6.05081           3       100                    | 
|    SM/i_0/i_54/A1              NOR2_X1       Fall  0.7300 0.0000 0.0180                      1.41309                                                   | 
|    SM/i_0/i_54/ZN              NOR2_X1       Rise  0.7720 0.0420 0.0300             0.560031 4.17264  4.73267           2       100                    | 
|    SM/i_0/i_53/A1              NAND2_X1      Rise  0.7720 0.0000 0.0300                      1.59903                                                   | 
|    SM/i_0/i_53/ZN              NAND2_X1      Fall  0.8020 0.0300 0.0180             0.639777 5.88949  6.52927           3       100                    | 
|    SM/i_0/i_51/A1              NOR3_X1       Fall  0.8020 0.0000 0.0180                      1.4005                                                    | 
|    SM/i_0/i_51/ZN              NOR3_X1       Rise  0.8630 0.0610 0.0480             0.596514 4.17264  4.76915           2       100                    | 
|    SM/i_0/i_50/A1              NAND2_X1      Rise  0.8630 0.0000 0.0480                      1.59903                                                   | 
|    SM/i_0/i_50/ZN              NAND2_X1      Fall  0.8950 0.0320 0.0210             0.504549 5.03256  5.5371            3       100                    | 
|    SM/i_0/i_49/A1              OR3_X1        Fall  0.8950 0.0000 0.0210                      0.775543                                                  | 
|    SM/i_0/i_49/ZN              OR3_X1        Fall  0.9740 0.0790 0.0180             1.08081  4.27641  5.35722           3       100                    | 
|    SM/i_0/i_48/A1              OR2_X1        Fall  0.9740 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_0/i_48/ZN              OR2_X1        Fall  1.0370 0.0630 0.0160             1.11124  7.6263   8.73754           4       100                    | 
|    SM/i_0/i_45/A1              NOR4_X1       Fall  1.0370 0.0000 0.0160                      1.34349                                                   | 
|    SM/i_0/i_45/ZN              NOR4_X1       Rise  1.1350 0.0980 0.0860             2.12136  4.17264  6.294             2       100                    | 
|    SM/i_0/i_44/A1              NAND2_X1      Rise  1.1390 0.0040 0.0860    0.0040            1.59903                                                   | 
|    SM/i_0/i_44/ZN              NAND2_X1      Fall  1.1700 0.0310 0.0260             0.608979 3.35827  3.96725           2       100                    | 
|    SM/i_0/i_43/A1              OR2_X1        Fall  1.1700 0.0000 0.0260                      0.792385                                                  | 
|    SM/i_0/i_43/ZN              OR2_X1        Fall  1.2330 0.0630 0.0140             0.712991 5.88949  6.60249           3       100                    | 
|    SM/i_0/i_41/A1              NOR3_X1       Fall  1.2330 0.0000 0.0140                      1.4005                                                    | 
|    SM/i_0/i_41/ZN              NOR3_X1       Rise  1.2980 0.0650 0.0530             1.25751  4.17264  5.43015           2       100                    | 
|    SM/i_0/i_40/A1              NAND2_X1      Rise  1.2980 0.0000 0.0530                      1.59903                                                   | 
|    SM/i_0/i_40/ZN              NAND2_X1      Fall  1.3310 0.0330 0.0220             0.493263 5.03256  5.52582           3       100                    | 
|    SM/i_0/i_39/A1              OR3_X1        Fall  1.3310 0.0000 0.0220                      0.775543                                                  | 
|    SM/i_0/i_39/ZN              OR3_X1        Fall  1.4210 0.0900 0.0230             1.90421  8.54444  10.4487           5       100                    | 
|    SM/i_0/i_30/A1              AND2_X1       Fall  1.4210 0.0000 0.0230                      0.874832                                                  | 
|    SM/i_0/i_30/ZN              AND2_X1       Fall  1.4570 0.0360 0.0060             0.234057 1.68751  1.92157           1       100                    | 
|    SM/i_0/p_0[27]                            Fall  1.4570 0.0000                                                                                       | 
|    SM/i_1_219/A1               AOI22_X1      Fall  1.4570 0.0000 0.0060                      1.50384                                                   | 
|    SM/i_1_219/ZN               AOI22_X1      Rise  1.4890 0.0320 0.0290             0.449107 1.59903  2.04814           1       100                    | 
|    SM/i_1_218/A1               NAND2_X1      Rise  1.4890 0.0000 0.0290                      1.59903                                                   | 
|    SM/i_1_218/ZN               NAND2_X1      Fall  1.5050 0.0160 0.0100             0.219021 1.14029  1.35931           1       100                    | 
|    SM/res_reg[26]/D            DFF_X1        Fall  1.5050 0.0000 0.0100                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/res_reg[26]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  1.94799  3.16354           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1040 0.1040 0.0560 4.31082  18.4098  22.7206           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1050 0.0010 0.0560          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1390 0.0340 0.0070 4.5169   2.49758  7.01448           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_35/A     CLKBUF_X3     Rise  0.1390 0.0000 0.0070          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_35/Z     CLKBUF_X3     Rise  0.2090 0.0700 0.0450 25.6041  28.2625  53.8666           33      100      F    K        | 
|    SM/res_reg[26]/CK         DFF_X1        Rise  0.2100 0.0010 0.0450          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2100 4.2100 | 
| library setup check                      | -0.0260 4.1840 | 
| data required time                       |  4.1840        | 
|                                          |                | 
| data required time                       |  4.1840        | 
| data arrival time                        | -1.5050        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  2.6790        | 
-------------------------------------------------------------


 Timing Path to SM/result_reg[27]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/result_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080 4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500 28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500          0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140 2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                             A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140          0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180 1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120 0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120          0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140 1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140          0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180 1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130 0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130          0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180 0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180          1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300 0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300          1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160 0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160          1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290 0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290          1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170 0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170          0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170 0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170          0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110 0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110          0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170 1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820 1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820          1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250 0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_108/A1          OR2_X1        Fall  1.1900 0.0000 0.0250          0.792385                                                  | 
|    SM/i_11/i_108/ZN          OR2_X1        Fall  1.2560 0.0660 0.0170 1.36742  7.6263   8.99372           4       100                    | 
|    SM/i_11/i_105/A1          NOR4_X1       Fall  1.2560 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_105/ZN          NOR4_X1       Rise  1.3380 0.0820 0.0720 0.601345 4.17264  4.77398           2       100                    | 
|    SM/i_11/i_104/A1          NAND2_X1      Rise  1.3380 0.0000 0.0720          1.59903                                                   | 
|    SM/i_11/i_104/ZN          NAND2_X1      Fall  1.3690 0.0310 0.0240 0.872718 3.35827  4.23098           2       100                    | 
|    SM/i_11/i_30/B            XOR2_X1       Fall  1.3690 0.0000 0.0240          2.41145                                                   | 
|    SM/i_11/i_30/Z            XOR2_X1       Fall  1.4340 0.0650 0.0140 0.616072 3.24606  3.86213           2       100                    | 
|    SM/i_11/p_0[27]                         Fall  1.4340 0.0000                                                             A             | 
|    SM/i_1_59/B2              AOI22_X1      Fall  1.4340 0.0000 0.0140          1.52031                                                   | 
|    SM/i_1_59/ZN              AOI22_X1      Rise  1.4840 0.0500 0.0360 0.325353 1.70023  2.02558           1       100                    | 
|    SM/i_1_58/A               INV_X1        Rise  1.4840 0.0000 0.0360          1.70023                                                   | 
|    SM/i_1_58/ZN              INV_X1        Fall  1.4950 0.0110 0.0100 0.783797 1.14029  1.92409           1       100                    | 
|    SM/result_reg[27]/D       DFF_X1        Fall  1.4950 0.0000 0.0100          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/result_reg[27]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
|    SM/result_reg[27]/CK        DFF_X1        Rise  0.1990  0.0060 0.0880                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1990 4.1990 | 
| library setup check                      | -0.0240 4.1750 | 
| data required time                       |  4.1750        | 
|                                          |                | 
| data required time                       |  4.1750        | 
| data arrival time                        | -1.4950        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  2.6800        | 
-------------------------------------------------------------


 Timing Path to SM/result_reg[26]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/result_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080 4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500 28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500          0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140 2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                             A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140          0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180 1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120 0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120          0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140 1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140          0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180 1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130 0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130          0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180 0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180          1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300 0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300          1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160 0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160          1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290 0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290          1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170 0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170          0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170 0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170          0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110 0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110          0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170 1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820 1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820          1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250 0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_108/A1          OR2_X1        Fall  1.1900 0.0000 0.0250          0.792385                                                  | 
|    SM/i_11/i_108/ZN          OR2_X1        Fall  1.2560 0.0660 0.0170 1.36742  7.6263   8.99372           4       100                    | 
|    SM/i_11/i_105/A1          NOR4_X1       Fall  1.2560 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_105/ZN          NOR4_X1       Rise  1.3380 0.0820 0.0720 0.601345 4.17264  4.77398           2       100                    | 
|    SM/i_11/i_29/B            XNOR2_X1      Rise  1.3380 0.0000 0.0720          2.57361                                                   | 
|    SM/i_11/i_29/ZN           XNOR2_X1      Rise  1.3940 0.0560 0.0290 0.614029 3.24606  3.86009           2       100                    | 
|    SM/i_11/p_0[26]                         Rise  1.3940 0.0000                                                             A             | 
|    SM/i_1_57/B2              AOI22_X1      Rise  1.3940 0.0000 0.0290          1.62303                                                   | 
|    SM/i_1_57/ZN              AOI22_X1      Fall  1.4200 0.0260 0.0280 0.251683 1.70023  1.95191           1       100                    | 
|    SM/i_1_56/A               INV_X1        Fall  1.4200 0.0000 0.0280          1.54936                                                   | 
|    SM/i_1_56/ZN              INV_X1        Rise  1.4390 0.0190 0.0110 0.414009 1.14029  1.5543            1       100                    | 
|    SM/result_reg[26]/D       DFF_X1        Rise  1.4390 0.0000 0.0110          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/result_reg[26]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
|    SM/result_reg[26]/CK        DFF_X1        Rise  0.1990  0.0060 0.0880                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1990 4.1990 | 
| library setup check                      | -0.0310 4.1680 | 
| data required time                       |  4.1680        | 
|                                          |                | 
| data required time                       |  4.1680        | 
| data arrival time                        | -1.4390        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  2.7290        | 
-------------------------------------------------------------


 Timing Path to SM/res_reg[25]/D 
  
 Path Start Point : regB/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/res_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000             1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170             5.23361  7.03097  12.2646           3       100      F    K        | 
|    regB/clk_CTS_0_PP_11                      Rise  0.0620 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0630 0.0010 0.0170                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.2100 0.1470 0.1200             20.3484  30.3889  50.7373           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    regB/out_reg[0]/CK          DFF_X1        Rise  0.2110 0.0010 0.1200                      0.949653                                    F             | 
|    regB/out_reg[0]/Q           DFF_X1        Fall  0.3200 0.1090 0.0120             0.834828 6.56142  7.39625           4       100      F             | 
|    regB/out[0]                               Fall  0.3200 0.0000                                                                                       | 
|    SM/in2[0]                                 Fall  0.3200 0.0000                                                                                       | 
|    SM/i_0/in2[0]                             Fall  0.3200 0.0000                                                                                       | 
|    SM/i_0/i_60/A3              OR3_X1        Fall  0.3200 0.0000 0.0120                      0.895841                                                  | 
|    SM/i_0/i_60/ZN              OR3_X1        Fall  0.4110 0.0910 0.0170             0.792178 4.27641  5.06859           3       100                    | 
|    SM/i_0/i_59/A1              OR2_X1        Fall  0.4110 0.0000 0.0170                      0.792385                                                  | 
|    SM/i_0/i_59/ZN              OR2_X1        Fall  0.4640 0.0530 0.0120             0.522342 3.35827  3.88061           2       100                    | 
|    SM/i_0/i_58/A1              OR2_X1        Fall  0.4640 0.0000 0.0120                      0.792385                                                  | 
|    SM/i_0/i_58/ZN              OR2_X1        Fall  0.5190 0.0550 0.0140             0.877415 5.03256  5.90997           3       100                    | 
|    SM/i_0/i_57/A1              OR3_X1        Fall  0.5190 0.0000 0.0140                      0.775543                                                  | 
|    SM/i_0/i_57/ZN              OR3_X1        Fall  0.5950 0.0760 0.0170             0.866421 4.27641  5.14283           3       100                    | 
|    SM/i_0/i_56/A1              OR2_X1        Fall  0.5950 0.0000 0.0170                      0.792385                                                  | 
|    SM/i_0/i_56/ZN              OR2_X1        Fall  0.6520 0.0570 0.0140             0.842291 5.03256  5.87485           3       100                    | 
|    SM/i_0/i_55/A1              OR3_X1        Fall  0.6520 0.0000 0.0140                      0.775543                                                  | 
|    SM/i_0/i_55/ZN              OR3_X1        Fall  0.7300 0.0780 0.0180             1.00675  5.04407  6.05081           3       100                    | 
|    SM/i_0/i_54/A1              NOR2_X1       Fall  0.7300 0.0000 0.0180                      1.41309                                                   | 
|    SM/i_0/i_54/ZN              NOR2_X1       Rise  0.7720 0.0420 0.0300             0.560031 4.17264  4.73267           2       100                    | 
|    SM/i_0/i_53/A1              NAND2_X1      Rise  0.7720 0.0000 0.0300                      1.59903                                                   | 
|    SM/i_0/i_53/ZN              NAND2_X1      Fall  0.8020 0.0300 0.0180             0.639777 5.88949  6.52927           3       100                    | 
|    SM/i_0/i_51/A1              NOR3_X1       Fall  0.8020 0.0000 0.0180                      1.4005                                                    | 
|    SM/i_0/i_51/ZN              NOR3_X1       Rise  0.8630 0.0610 0.0480             0.596514 4.17264  4.76915           2       100                    | 
|    SM/i_0/i_50/A1              NAND2_X1      Rise  0.8630 0.0000 0.0480                      1.59903                                                   | 
|    SM/i_0/i_50/ZN              NAND2_X1      Fall  0.8950 0.0320 0.0210             0.504549 5.03256  5.5371            3       100                    | 
|    SM/i_0/i_49/A1              OR3_X1        Fall  0.8950 0.0000 0.0210                      0.775543                                                  | 
|    SM/i_0/i_49/ZN              OR3_X1        Fall  0.9740 0.0790 0.0180             1.08081  4.27641  5.35722           3       100                    | 
|    SM/i_0/i_48/A1              OR2_X1        Fall  0.9740 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_0/i_48/ZN              OR2_X1        Fall  1.0370 0.0630 0.0160             1.11124  7.6263   8.73754           4       100                    | 
|    SM/i_0/i_45/A1              NOR4_X1       Fall  1.0370 0.0000 0.0160                      1.34349                                                   | 
|    SM/i_0/i_45/ZN              NOR4_X1       Rise  1.1350 0.0980 0.0860             2.12136  4.17264  6.294             2       100                    | 
|    SM/i_0/i_44/A1              NAND2_X1      Rise  1.1390 0.0040 0.0860    0.0040            1.59903                                                   | 
|    SM/i_0/i_44/ZN              NAND2_X1      Fall  1.1700 0.0310 0.0260             0.608979 3.35827  3.96725           2       100                    | 
|    SM/i_0/i_43/A1              OR2_X1        Fall  1.1700 0.0000 0.0260                      0.792385                                                  | 
|    SM/i_0/i_43/ZN              OR2_X1        Fall  1.2330 0.0630 0.0140             0.712991 5.88949  6.60249           3       100                    | 
|    SM/i_0/i_41/A1              NOR3_X1       Fall  1.2330 0.0000 0.0140                      1.4005                                                    | 
|    SM/i_0/i_41/ZN              NOR3_X1       Rise  1.2980 0.0650 0.0530             1.25751  4.17264  5.43015           2       100                    | 
|    SM/i_0/i_40/A1              NAND2_X1      Rise  1.2980 0.0000 0.0530                      1.59903                                                   | 
|    SM/i_0/i_40/ZN              NAND2_X1      Fall  1.3310 0.0330 0.0220             0.493263 5.03256  5.52582           3       100                    | 
|    SM/i_0/i_29/B               XOR2_X1       Fall  1.3310 0.0000 0.0220                      2.41145                                                   | 
|    SM/i_0/i_29/Z               XOR2_X1       Fall  1.3920 0.0610 0.0120             0.290066 1.68751  1.97758           1       100                    | 
|    SM/i_0/p_0[26]                            Fall  1.3920 0.0000                                                                                       | 
|    SM/i_1_216/A1               AOI22_X1      Fall  1.3920 0.0000 0.0120                      1.50384                                                   | 
|    SM/i_1_216/ZN               AOI22_X1      Rise  1.4260 0.0340 0.0290             0.532657 1.59903  2.13169           1       100                    | 
|    SM/i_1_215/A1               NAND2_X1      Rise  1.4290 0.0030 0.0290    0.0030            1.59903                                                   | 
|    SM/i_1_215/ZN               NAND2_X1      Fall  1.4450 0.0160 0.0100             0.280618 1.14029  1.42091           1       100                    | 
|    SM/res_reg[25]/D            DFF_X1        Fall  1.4450 0.0000 0.0100                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/res_reg[25]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  1.94799  3.16354           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1040 0.1040 0.0560 4.31082  18.4098  22.7206           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1050 0.0010 0.0560          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1390 0.0340 0.0070 4.5169   2.49758  7.01448           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_35/A     CLKBUF_X3     Rise  0.1390 0.0000 0.0070          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_35/Z     CLKBUF_X3     Rise  0.2090 0.0700 0.0450 25.6041  28.2625  53.8666           33      100      F    K        | 
|    SM/res_reg[25]/CK         DFF_X1        Rise  0.2100 0.0010 0.0450          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2100 4.2100 | 
| library setup check                      | -0.0260 4.1840 | 
| data required time                       |  4.1840        | 
|                                          |                | 
| data required time                       |  4.1840        | 
| data arrival time                        | -1.4450        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  2.7390        | 
-------------------------------------------------------------


 Timing Path to SM/result_reg[25]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/result_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080 4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500 28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500          0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140 2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                             A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140          0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180 1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120 0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120          0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140 1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140          0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180 1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130 0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130          0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180 0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180          1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300 0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300          1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160 0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160          1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290 0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290          1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170 0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170          0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170 0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170          0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110 0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110          0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170 1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820 1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820          1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250 0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_108/A1          OR2_X1        Fall  1.1900 0.0000 0.0250          0.792385                                                  | 
|    SM/i_11/i_108/ZN          OR2_X1        Fall  1.2560 0.0660 0.0170 1.36742  7.6263   8.99372           4       100                    | 
|    SM/i_11/i_106/A1          NOR3_X1       Fall  1.2560 0.0000 0.0170          1.4005                                                    | 
|    SM/i_11/i_106/ZN          NOR3_X1       Rise  1.3030 0.0470 0.0360 0.487162 2.57361  3.06077           1       100                    | 
|    SM/i_11/i_28/B            XNOR2_X1      Rise  1.3030 0.0000 0.0360          2.57361                                                   | 
|    SM/i_11/i_28/ZN           XNOR2_X1      Rise  1.3530 0.0500 0.0280 0.42135  3.24606  3.66741           2       100                    | 
|    SM/i_11/p_0[25]                         Rise  1.3530 0.0000                                                             A             | 
|    SM/i_1_55/B2              AOI22_X1      Rise  1.3530 0.0000 0.0280          1.62303                                                   | 
|    SM/i_1_55/ZN              AOI22_X1      Fall  1.3790 0.0260 0.0280 0.256554 1.70023  1.95678           1       100                    | 
|    SM/i_1_54/A               INV_X1        Fall  1.3790 0.0000 0.0280          1.54936                                                   | 
|    SM/i_1_54/ZN              INV_X1        Rise  1.3980 0.0190 0.0110 0.355112 1.14029  1.4954            1       100                    | 
|    SM/result_reg[25]/D       DFF_X1        Rise  1.3980 0.0000 0.0110          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/result_reg[25]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
|    SM/result_reg[25]/CK        DFF_X1        Rise  0.1990  0.0060 0.0880                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1990 4.1990 | 
| library setup check                      | -0.0310 4.1680 | 
| data required time                       |  4.1680        | 
|                                          |                | 
| data required time                       |  4.1680        | 
| data arrival time                        | -1.3980        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  2.7700        | 
-------------------------------------------------------------


 Timing Path to SM/result_reg[24]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/result_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080 4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500 28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500          0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140 2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                             A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140          0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180 1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120 0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120          0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140 1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140          0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180 1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130 0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130          0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180 0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180          1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300 0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300          1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160 0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160          1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290 0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290          1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170 0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170          0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170 0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170          0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110 0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110          0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170 1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820 1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820          1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250 0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_108/A1          OR2_X1        Fall  1.1900 0.0000 0.0250          0.792385                                                  | 
|    SM/i_11/i_108/ZN          OR2_X1        Fall  1.2560 0.0660 0.0170 1.36742  7.6263   8.99372           4       100                    | 
|    SM/i_11/i_107/A1          NOR2_X1       Fall  1.2560 0.0000 0.0170          1.41309                                                   | 
|    SM/i_11/i_107/ZN          NOR2_X1       Rise  1.2880 0.0320 0.0210 0.250777 2.57361  2.82439           1       100                    | 
|    SM/i_11/i_27/B            XNOR2_X1      Rise  1.2880 0.0000 0.0210          2.57361                                                   | 
|    SM/i_11/i_27/ZN           XNOR2_X1      Rise  1.3350 0.0470 0.0280 0.520712 3.24606  3.76677           2       100                    | 
|    SM/i_11/p_0[24]                         Rise  1.3350 0.0000                                                             A             | 
|    SM/i_1_53/B2              AOI22_X1      Rise  1.3350 0.0000 0.0280          1.62303                                                   | 
|    SM/i_1_53/ZN              AOI22_X1      Fall  1.3610 0.0260 0.0280 0.338349 1.70023  2.03858           1       100                    | 
|    SM/i_1_52/A               INV_X1        Fall  1.3610 0.0000 0.0280          1.54936                                                   | 
|    SM/i_1_52/ZN              INV_X1        Rise  1.3790 0.0180 0.0100 0.244565 1.14029  1.38486           1       100                    | 
|    SM/result_reg[24]/D       DFF_X1        Rise  1.3790 0.0000 0.0100          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/result_reg[24]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
|    SM/result_reg[24]/CK        DFF_X1        Rise  0.2000  0.0070 0.0880                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2000 4.2000 | 
| library setup check                      | -0.0300 4.1700 | 
| data required time                       |  4.1700        | 
|                                          |                | 
| data required time                       |  4.1700        | 
| data arrival time                        | -1.3790        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  2.7910        | 
-------------------------------------------------------------


 Timing Path to SM/res_reg[23]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/res_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                                       | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000                      0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600             4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600                      7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080             4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500             28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500                      0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140             2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                                         A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140                      0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180             1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120             0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120                      0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140             1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140                      0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180             1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130             0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130                      0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180             0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180                      1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300             0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300                      1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160             0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160                      1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290             0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290                      1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170             0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170                      0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170             0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170                      0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110             0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110                      0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170             1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170                      1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820             1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820                      1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250             0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_108/A1          OR2_X1        Fall  1.1900 0.0000 0.0250                      0.792385                                                  | 
|    SM/i_11/i_108/ZN          OR2_X1        Fall  1.2560 0.0660 0.0170             1.36742  7.6263   8.99372           4       100                    | 
|    SM/i_11/i_26/B            XOR2_X1       Fall  1.2560 0.0000 0.0170                      2.41145                                                   | 
|    SM/i_11/i_26/Z            XOR2_X1       Fall  1.3180 0.0620 0.0150             0.508479 3.24606  3.75454           2       100                    | 
|    SM/i_11/p_0[23]                         Fall  1.3180 0.0000                                                                         A             | 
|    SM/i_1_211/B2             AOI22_X1      Fall  1.3180 0.0000 0.0150                      1.52031                                                   | 
|    SM/i_1_211/ZN             AOI22_X1      Rise  1.3710 0.0530 0.0370             0.864228 1.6642   2.52843           1       100                    | 
|    SM/i_1_209/A2             NAND2_X1      Rise  1.3750 0.0040 0.0370    0.0040            1.6642                                                    | 
|    SM/i_1_209/ZN             NAND2_X1      Fall  1.3940 0.0190 0.0110             0.874032 1.14029  2.01432           1       100                    | 
|    SM/res_reg[23]/D          DFF_X1        Fall  1.3940 0.0000 0.0110                      1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/res_reg[23]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  1.94799  3.16354           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1040 0.1040 0.0560 4.31082  18.4098  22.7206           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1050 0.0010 0.0560          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1390 0.0340 0.0070 4.5169   2.49758  7.01448           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_35/A     CLKBUF_X3     Rise  0.1390 0.0000 0.0070          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_35/Z     CLKBUF_X3     Rise  0.2090 0.0700 0.0450 25.6041  28.2625  53.8666           33      100      F    K        | 
|    SM/res_reg[23]/CK         DFF_X1        Rise  0.2100 0.0010 0.0450          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2100 4.2100 | 
| library setup check                      | -0.0260 4.1840 | 
| data required time                       |  4.1840        | 
|                                          |                | 
| data required time                       |  4.1840        | 
| data arrival time                        | -1.3940        | 
| pessimism                                |  0.0050        | 
|                                          |                | 
| slack                                    |  2.7950        | 
-------------------------------------------------------------


 Timing Path to SM/result_reg[23]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/result_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080 4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500 28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500          0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140 2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                             A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140          0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180 1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120 0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120          0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140 1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140          0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180 1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130 0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130          0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180 0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180          1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300 0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300          1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160 0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160          1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290 0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290          1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170 0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170          0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170 0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170          0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110 0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110          0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170 1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820 1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820          1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250 0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_108/A1          OR2_X1        Fall  1.1900 0.0000 0.0250          0.792385                                                  | 
|    SM/i_11/i_108/ZN          OR2_X1        Fall  1.2560 0.0660 0.0170 1.36742  7.6263   8.99372           4       100                    | 
|    SM/i_11/i_26/B            XOR2_X1       Fall  1.2560 0.0000 0.0170          2.41145                                                   | 
|    SM/i_11/i_26/Z            XOR2_X1       Fall  1.3180 0.0620 0.0150 0.508479 3.24606  3.75454           2       100                    | 
|    SM/i_11/p_0[23]                         Fall  1.3180 0.0000                                                             A             | 
|    SM/i_1_51/B2              AOI22_X1      Fall  1.3180 0.0000 0.0150          1.52031                                                   | 
|    SM/i_1_51/ZN              AOI22_X1      Rise  1.3690 0.0510 0.0370 0.57973  1.70023  2.27996           1       100                    | 
|    SM/i_1_50/A               INV_X1        Rise  1.3690 0.0000 0.0370          1.70023                                                   | 
|    SM/i_1_50/ZN              INV_X1        Fall  1.3780 0.0090 0.0090 0.305753 1.14029  1.44604           1       100                    | 
|    SM/result_reg[23]/D       DFF_X1        Fall  1.3780 0.0000 0.0090          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/result_reg[23]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
|    SM/result_reg[23]/CK        DFF_X1        Rise  0.1990  0.0060 0.0880                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1990 4.1990 | 
| library setup check                      | -0.0240 4.1750 | 
| data required time                       |  4.1750        | 
|                                          |                | 
| data required time                       |  4.1750        | 
| data arrival time                        | -1.3780        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  2.7970        | 
-------------------------------------------------------------


 Timing Path to SM/res_reg[24]/D 
  
 Path Start Point : regB/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/res_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000             1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170             5.23361  7.03097  12.2646           3       100      F    K        | 
|    regB/clk_CTS_0_PP_11                      Rise  0.0620 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0630 0.0010 0.0170                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.2100 0.1470 0.1200             20.3484  30.3889  50.7373           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    regB/out_reg[0]/CK          DFF_X1        Rise  0.2110 0.0010 0.1200                      0.949653                                    F             | 
|    regB/out_reg[0]/Q           DFF_X1        Fall  0.3200 0.1090 0.0120             0.834828 6.56142  7.39625           4       100      F             | 
|    regB/out[0]                               Fall  0.3200 0.0000                                                                                       | 
|    SM/in2[0]                                 Fall  0.3200 0.0000                                                                                       | 
|    SM/i_0/in2[0]                             Fall  0.3200 0.0000                                                                                       | 
|    SM/i_0/i_60/A3              OR3_X1        Fall  0.3200 0.0000 0.0120                      0.895841                                                  | 
|    SM/i_0/i_60/ZN              OR3_X1        Fall  0.4110 0.0910 0.0170             0.792178 4.27641  5.06859           3       100                    | 
|    SM/i_0/i_59/A1              OR2_X1        Fall  0.4110 0.0000 0.0170                      0.792385                                                  | 
|    SM/i_0/i_59/ZN              OR2_X1        Fall  0.4640 0.0530 0.0120             0.522342 3.35827  3.88061           2       100                    | 
|    SM/i_0/i_58/A1              OR2_X1        Fall  0.4640 0.0000 0.0120                      0.792385                                                  | 
|    SM/i_0/i_58/ZN              OR2_X1        Fall  0.5190 0.0550 0.0140             0.877415 5.03256  5.90997           3       100                    | 
|    SM/i_0/i_57/A1              OR3_X1        Fall  0.5190 0.0000 0.0140                      0.775543                                                  | 
|    SM/i_0/i_57/ZN              OR3_X1        Fall  0.5950 0.0760 0.0170             0.866421 4.27641  5.14283           3       100                    | 
|    SM/i_0/i_56/A1              OR2_X1        Fall  0.5950 0.0000 0.0170                      0.792385                                                  | 
|    SM/i_0/i_56/ZN              OR2_X1        Fall  0.6520 0.0570 0.0140             0.842291 5.03256  5.87485           3       100                    | 
|    SM/i_0/i_55/A1              OR3_X1        Fall  0.6520 0.0000 0.0140                      0.775543                                                  | 
|    SM/i_0/i_55/ZN              OR3_X1        Fall  0.7300 0.0780 0.0180             1.00675  5.04407  6.05081           3       100                    | 
|    SM/i_0/i_54/A1              NOR2_X1       Fall  0.7300 0.0000 0.0180                      1.41309                                                   | 
|    SM/i_0/i_54/ZN              NOR2_X1       Rise  0.7720 0.0420 0.0300             0.560031 4.17264  4.73267           2       100                    | 
|    SM/i_0/i_53/A1              NAND2_X1      Rise  0.7720 0.0000 0.0300                      1.59903                                                   | 
|    SM/i_0/i_53/ZN              NAND2_X1      Fall  0.8020 0.0300 0.0180             0.639777 5.88949  6.52927           3       100                    | 
|    SM/i_0/i_51/A1              NOR3_X1       Fall  0.8020 0.0000 0.0180                      1.4005                                                    | 
|    SM/i_0/i_51/ZN              NOR3_X1       Rise  0.8630 0.0610 0.0480             0.596514 4.17264  4.76915           2       100                    | 
|    SM/i_0/i_50/A1              NAND2_X1      Rise  0.8630 0.0000 0.0480                      1.59903                                                   | 
|    SM/i_0/i_50/ZN              NAND2_X1      Fall  0.8950 0.0320 0.0210             0.504549 5.03256  5.5371            3       100                    | 
|    SM/i_0/i_49/A1              OR3_X1        Fall  0.8950 0.0000 0.0210                      0.775543                                                  | 
|    SM/i_0/i_49/ZN              OR3_X1        Fall  0.9740 0.0790 0.0180             1.08081  4.27641  5.35722           3       100                    | 
|    SM/i_0/i_48/A1              OR2_X1        Fall  0.9740 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_0/i_48/ZN              OR2_X1        Fall  1.0370 0.0630 0.0160             1.11124  7.6263   8.73754           4       100                    | 
|    SM/i_0/i_45/A1              NOR4_X1       Fall  1.0370 0.0000 0.0160                      1.34349                                                   | 
|    SM/i_0/i_45/ZN              NOR4_X1       Rise  1.1350 0.0980 0.0860             2.12136  4.17264  6.294             2       100                    | 
|    SM/i_0/i_44/A1              NAND2_X1      Rise  1.1390 0.0040 0.0860    0.0040            1.59903                                                   | 
|    SM/i_0/i_44/ZN              NAND2_X1      Fall  1.1700 0.0310 0.0260             0.608979 3.35827  3.96725           2       100                    | 
|    SM/i_0/i_43/A1              OR2_X1        Fall  1.1700 0.0000 0.0260                      0.792385                                                  | 
|    SM/i_0/i_43/ZN              OR2_X1        Fall  1.2330 0.0630 0.0140             0.712991 5.88949  6.60249           3       100                    | 
|    SM/i_0/i_41/A1              NOR3_X1       Fall  1.2330 0.0000 0.0140                      1.4005                                                    | 
|    SM/i_0/i_41/ZN              NOR3_X1       Rise  1.2980 0.0650 0.0530             1.25751  4.17264  5.43015           2       100                    | 
|    SM/i_0/i_28/B               XNOR2_X1      Rise  1.2980 0.0000 0.0530                      2.57361                                                   | 
|    SM/i_0/i_28/ZN              XNOR2_X1      Rise  1.3460 0.0480 0.0200             0.301112 1.68751  1.98862           1       100                    | 
|    SM/i_0/p_0[25]                            Rise  1.3460 0.0000                                                                                       | 
|    SM/i_1_213/A1               AOI22_X1      Rise  1.3460 0.0000 0.0200                      1.68751                                                   | 
|    SM/i_1_213/ZN               AOI22_X1      Fall  1.3640 0.0180 0.0270             0.302064 1.59903  1.9011            1       100                    | 
|    SM/i_1_212/A1               NAND2_X1      Fall  1.3640 0.0000 0.0270                      1.5292                                                    | 
|    SM/i_1_212/ZN               NAND2_X1      Rise  1.3850 0.0210 0.0120             0.287927 1.14029  1.42822           1       100                    | 
|    SM/res_reg[24]/D            DFF_X1        Rise  1.3850 0.0000 0.0120                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/res_reg[24]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  1.94799  3.16354           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1040 0.1040 0.0560 4.31082  18.4098  22.7206           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1050 0.0010 0.0560          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1390 0.0340 0.0070 4.5169   2.49758  7.01448           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_35/A     CLKBUF_X3     Rise  0.1390 0.0000 0.0070          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_35/Z     CLKBUF_X3     Rise  0.2090 0.0700 0.0450 25.6041  28.2625  53.8666           33      100      F    K        | 
|    SM/res_reg[24]/CK         DFF_X1        Rise  0.2100 0.0010 0.0450          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2100 4.2100 | 
| library setup check                      | -0.0270 4.1830 | 
| data required time                       |  4.1830        | 
|                                          |                | 
| data required time                       |  4.1830        | 
| data arrival time                        | -1.3850        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  2.7980        | 
-------------------------------------------------------------


 Timing Path to SM/res_reg[22]/D 
  
 Path Start Point : regB/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/res_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000             1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170             5.23361  7.03097  12.2646           3       100      F    K        | 
|    regB/clk_CTS_0_PP_11                      Rise  0.0620 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0630 0.0010 0.0170                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.2100 0.1470 0.1200             20.3484  30.3889  50.7373           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    regB/out_reg[0]/CK          DFF_X1        Rise  0.2110 0.0010 0.1200                      0.949653                                    F             | 
|    regB/out_reg[0]/Q           DFF_X1        Fall  0.3200 0.1090 0.0120             0.834828 6.56142  7.39625           4       100      F             | 
|    regB/out[0]                               Fall  0.3200 0.0000                                                                                       | 
|    SM/in2[0]                                 Fall  0.3200 0.0000                                                                                       | 
|    SM/i_0/in2[0]                             Fall  0.3200 0.0000                                                                                       | 
|    SM/i_0/i_60/A3              OR3_X1        Fall  0.3200 0.0000 0.0120                      0.895841                                                  | 
|    SM/i_0/i_60/ZN              OR3_X1        Fall  0.4110 0.0910 0.0170             0.792178 4.27641  5.06859           3       100                    | 
|    SM/i_0/i_59/A1              OR2_X1        Fall  0.4110 0.0000 0.0170                      0.792385                                                  | 
|    SM/i_0/i_59/ZN              OR2_X1        Fall  0.4640 0.0530 0.0120             0.522342 3.35827  3.88061           2       100                    | 
|    SM/i_0/i_58/A1              OR2_X1        Fall  0.4640 0.0000 0.0120                      0.792385                                                  | 
|    SM/i_0/i_58/ZN              OR2_X1        Fall  0.5190 0.0550 0.0140             0.877415 5.03256  5.90997           3       100                    | 
|    SM/i_0/i_57/A1              OR3_X1        Fall  0.5190 0.0000 0.0140                      0.775543                                                  | 
|    SM/i_0/i_57/ZN              OR3_X1        Fall  0.5950 0.0760 0.0170             0.866421 4.27641  5.14283           3       100                    | 
|    SM/i_0/i_56/A1              OR2_X1        Fall  0.5950 0.0000 0.0170                      0.792385                                                  | 
|    SM/i_0/i_56/ZN              OR2_X1        Fall  0.6520 0.0570 0.0140             0.842291 5.03256  5.87485           3       100                    | 
|    SM/i_0/i_55/A1              OR3_X1        Fall  0.6520 0.0000 0.0140                      0.775543                                                  | 
|    SM/i_0/i_55/ZN              OR3_X1        Fall  0.7300 0.0780 0.0180             1.00675  5.04407  6.05081           3       100                    | 
|    SM/i_0/i_54/A1              NOR2_X1       Fall  0.7300 0.0000 0.0180                      1.41309                                                   | 
|    SM/i_0/i_54/ZN              NOR2_X1       Rise  0.7720 0.0420 0.0300             0.560031 4.17264  4.73267           2       100                    | 
|    SM/i_0/i_53/A1              NAND2_X1      Rise  0.7720 0.0000 0.0300                      1.59903                                                   | 
|    SM/i_0/i_53/ZN              NAND2_X1      Fall  0.8020 0.0300 0.0180             0.639777 5.88949  6.52927           3       100                    | 
|    SM/i_0/i_51/A1              NOR3_X1       Fall  0.8020 0.0000 0.0180                      1.4005                                                    | 
|    SM/i_0/i_51/ZN              NOR3_X1       Rise  0.8630 0.0610 0.0480             0.596514 4.17264  4.76915           2       100                    | 
|    SM/i_0/i_50/A1              NAND2_X1      Rise  0.8630 0.0000 0.0480                      1.59903                                                   | 
|    SM/i_0/i_50/ZN              NAND2_X1      Fall  0.8950 0.0320 0.0210             0.504549 5.03256  5.5371            3       100                    | 
|    SM/i_0/i_49/A1              OR3_X1        Fall  0.8950 0.0000 0.0210                      0.775543                                                  | 
|    SM/i_0/i_49/ZN              OR3_X1        Fall  0.9740 0.0790 0.0180             1.08081  4.27641  5.35722           3       100                    | 
|    SM/i_0/i_48/A1              OR2_X1        Fall  0.9740 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_0/i_48/ZN              OR2_X1        Fall  1.0370 0.0630 0.0160             1.11124  7.6263   8.73754           4       100                    | 
|    SM/i_0/i_45/A1              NOR4_X1       Fall  1.0370 0.0000 0.0160                      1.34349                                                   | 
|    SM/i_0/i_45/ZN              NOR4_X1       Rise  1.1350 0.0980 0.0860             2.12136  4.17264  6.294             2       100                    | 
|    SM/i_0/i_44/A1              NAND2_X1      Rise  1.1390 0.0040 0.0860    0.0040            1.59903                                                   | 
|    SM/i_0/i_44/ZN              NAND2_X1      Fall  1.1700 0.0310 0.0260             0.608979 3.35827  3.96725           2       100                    | 
|    SM/i_0/i_43/A1              OR2_X1        Fall  1.1700 0.0000 0.0260                      0.792385                                                  | 
|    SM/i_0/i_43/ZN              OR2_X1        Fall  1.2330 0.0630 0.0140             0.712991 5.88949  6.60249           3       100                    | 
|    SM/i_0/i_26/B               XOR2_X1       Fall  1.2330 0.0000 0.0140                      2.41145                                                   | 
|    SM/i_0/i_26/Z               XOR2_X1       Fall  1.2910 0.0580 0.0120             0.297938 1.68751  1.98545           1       100                    | 
|    SM/i_0/p_0[23]                            Fall  1.2910 0.0000                                                                                       | 
|    SM/i_1_207/A1               AOI22_X1      Fall  1.2910 0.0000 0.0120                      1.50384                                                   | 
|    SM/i_1_207/ZN               AOI22_X1      Rise  1.3240 0.0330 0.0290             0.344514 1.59903  1.94355           1       100                    | 
|    SM/i_1_206/A1               NAND2_X1      Rise  1.3240 0.0000 0.0290                      1.59903                                                   | 
|    SM/i_1_206/ZN               NAND2_X1      Fall  1.3400 0.0160 0.0100             0.315058 1.14029  1.45535           1       100                    | 
|    SM/res_reg[22]/D            DFF_X1        Fall  1.3400 0.0000 0.0100                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/res_reg[22]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  1.94799  3.16354           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1040 0.1040 0.0560 4.31082  18.4098  22.7206           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1050 0.0010 0.0560          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1390 0.0340 0.0070 4.5169   2.49758  7.01448           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_35/A     CLKBUF_X3     Rise  0.1390 0.0000 0.0070          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_35/Z     CLKBUF_X3     Rise  0.2090 0.0700 0.0450 25.6041  28.2625  53.8666           33      100      F    K        | 
|    SM/res_reg[22]/CK         DFF_X1        Rise  0.2100 0.0010 0.0450          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2100 4.2100 | 
| library setup check                      | -0.0260 4.1840 | 
| data required time                       |  4.1840        | 
|                                          |                | 
| data required time                       |  4.1840        | 
| data arrival time                        | -1.3400        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  2.8440        | 
-------------------------------------------------------------


 Timing Path to SM/result_reg[22]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/result_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080 4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500 28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500          0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140 2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                             A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140          0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180 1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120 0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120          0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140 1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140          0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180 1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130 0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130          0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180 0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180          1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300 0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300          1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160 0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160          1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290 0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290          1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170 0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170          0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170 0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170          0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110 0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110          0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170 1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820 1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_109/A1          NAND2_X1      Rise  1.1590 0.0000 0.0820          1.59903                                                   | 
|    SM/i_11/i_109/ZN          NAND2_X1      Fall  1.1900 0.0310 0.0250 0.639048 3.35827  3.99731           2       100                    | 
|    SM/i_11/i_25/B            XOR2_X1       Fall  1.1900 0.0000 0.0250          2.41145                                                   | 
|    SM/i_11/i_25/Z            XOR2_X1       Fall  1.2550 0.0650 0.0130 0.37585  3.24606  3.62191           2       100                    | 
|    SM/i_11/p_0[22]                         Fall  1.2550 0.0000                                                             A             | 
|    SM/i_1_49/B2              AOI22_X1      Fall  1.2550 0.0000 0.0130          1.52031                                                   | 
|    SM/i_1_49/ZN              AOI22_X1      Rise  1.3070 0.0520 0.0380 0.926101 1.70023  2.62633           1       100                    | 
|    SM/i_1_48/A               INV_X1        Rise  1.3070 0.0000 0.0380          1.70023                                                   | 
|    SM/i_1_48/ZN              INV_X1        Fall  1.3160 0.0090 0.0090 0.248422 1.14029  1.38871           1       100                    | 
|    SM/result_reg[22]/D       DFF_X1        Fall  1.3160 0.0000 0.0090          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/result_reg[22]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
|    SM/result_reg[22]/CK        DFF_X1        Rise  0.1990  0.0060 0.0880                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1990 4.1990 | 
| library setup check                      | -0.0240 4.1750 | 
| data required time                       |  4.1750        | 
|                                          |                | 
| data required time                       |  4.1750        | 
| data arrival time                        | -1.3160        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  2.8590        | 
-------------------------------------------------------------


 Timing Path to SM/res_reg[21]/D 
  
 Path Start Point : regB/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/res_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000             1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170             5.23361  7.03097  12.2646           3       100      F    K        | 
|    regB/clk_CTS_0_PP_11                      Rise  0.0620 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0630 0.0010 0.0170                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.2100 0.1470 0.1200             20.3484  30.3889  50.7373           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    regB/out_reg[0]/CK          DFF_X1        Rise  0.2110 0.0010 0.1200                      0.949653                                    F             | 
|    regB/out_reg[0]/Q           DFF_X1        Fall  0.3200 0.1090 0.0120             0.834828 6.56142  7.39625           4       100      F             | 
|    regB/out[0]                               Fall  0.3200 0.0000                                                                                       | 
|    SM/in2[0]                                 Fall  0.3200 0.0000                                                                                       | 
|    SM/i_0/in2[0]                             Fall  0.3200 0.0000                                                                                       | 
|    SM/i_0/i_60/A3              OR3_X1        Fall  0.3200 0.0000 0.0120                      0.895841                                                  | 
|    SM/i_0/i_60/ZN              OR3_X1        Fall  0.4110 0.0910 0.0170             0.792178 4.27641  5.06859           3       100                    | 
|    SM/i_0/i_59/A1              OR2_X1        Fall  0.4110 0.0000 0.0170                      0.792385                                                  | 
|    SM/i_0/i_59/ZN              OR2_X1        Fall  0.4640 0.0530 0.0120             0.522342 3.35827  3.88061           2       100                    | 
|    SM/i_0/i_58/A1              OR2_X1        Fall  0.4640 0.0000 0.0120                      0.792385                                                  | 
|    SM/i_0/i_58/ZN              OR2_X1        Fall  0.5190 0.0550 0.0140             0.877415 5.03256  5.90997           3       100                    | 
|    SM/i_0/i_57/A1              OR3_X1        Fall  0.5190 0.0000 0.0140                      0.775543                                                  | 
|    SM/i_0/i_57/ZN              OR3_X1        Fall  0.5950 0.0760 0.0170             0.866421 4.27641  5.14283           3       100                    | 
|    SM/i_0/i_56/A1              OR2_X1        Fall  0.5950 0.0000 0.0170                      0.792385                                                  | 
|    SM/i_0/i_56/ZN              OR2_X1        Fall  0.6520 0.0570 0.0140             0.842291 5.03256  5.87485           3       100                    | 
|    SM/i_0/i_55/A1              OR3_X1        Fall  0.6520 0.0000 0.0140                      0.775543                                                  | 
|    SM/i_0/i_55/ZN              OR3_X1        Fall  0.7300 0.0780 0.0180             1.00675  5.04407  6.05081           3       100                    | 
|    SM/i_0/i_54/A1              NOR2_X1       Fall  0.7300 0.0000 0.0180                      1.41309                                                   | 
|    SM/i_0/i_54/ZN              NOR2_X1       Rise  0.7720 0.0420 0.0300             0.560031 4.17264  4.73267           2       100                    | 
|    SM/i_0/i_53/A1              NAND2_X1      Rise  0.7720 0.0000 0.0300                      1.59903                                                   | 
|    SM/i_0/i_53/ZN              NAND2_X1      Fall  0.8020 0.0300 0.0180             0.639777 5.88949  6.52927           3       100                    | 
|    SM/i_0/i_51/A1              NOR3_X1       Fall  0.8020 0.0000 0.0180                      1.4005                                                    | 
|    SM/i_0/i_51/ZN              NOR3_X1       Rise  0.8630 0.0610 0.0480             0.596514 4.17264  4.76915           2       100                    | 
|    SM/i_0/i_50/A1              NAND2_X1      Rise  0.8630 0.0000 0.0480                      1.59903                                                   | 
|    SM/i_0/i_50/ZN              NAND2_X1      Fall  0.8950 0.0320 0.0210             0.504549 5.03256  5.5371            3       100                    | 
|    SM/i_0/i_49/A1              OR3_X1        Fall  0.8950 0.0000 0.0210                      0.775543                                                  | 
|    SM/i_0/i_49/ZN              OR3_X1        Fall  0.9740 0.0790 0.0180             1.08081  4.27641  5.35722           3       100                    | 
|    SM/i_0/i_48/A1              OR2_X1        Fall  0.9740 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_0/i_48/ZN              OR2_X1        Fall  1.0370 0.0630 0.0160             1.11124  7.6263   8.73754           4       100                    | 
|    SM/i_0/i_45/A1              NOR4_X1       Fall  1.0370 0.0000 0.0160                      1.34349                                                   | 
|    SM/i_0/i_45/ZN              NOR4_X1       Rise  1.1350 0.0980 0.0860             2.12136  4.17264  6.294             2       100                    | 
|    SM/i_0/i_44/A1              NAND2_X1      Rise  1.1390 0.0040 0.0860    0.0040            1.59903                                                   | 
|    SM/i_0/i_44/ZN              NAND2_X1      Fall  1.1700 0.0310 0.0260             0.608979 3.35827  3.96725           2       100                    | 
|    SM/i_0/i_25/B               XOR2_X1       Fall  1.1700 0.0000 0.0260                      2.41145                                                   | 
|    SM/i_0/i_25/Z               XOR2_X1       Fall  1.2320 0.0620 0.0120             0.288874 1.68751  1.97639           1       100                    | 
|    SM/i_0/p_0[22]                            Fall  1.2320 0.0000                                                                                       | 
|    SM/i_1_204/A1               AOI22_X1      Fall  1.2320 0.0000 0.0120                      1.50384                                                   | 
|    SM/i_1_204/ZN               AOI22_X1      Rise  1.2650 0.0330 0.0280             0.291601 1.59903  1.89063           1       100                    | 
|    SM/i_1_203/A1               NAND2_X1      Rise  1.2650 0.0000 0.0280                      1.59903                                                   | 
|    SM/i_1_203/ZN               NAND2_X1      Fall  1.2810 0.0160 0.0100             0.250176 1.14029  1.39047           1       100                    | 
|    SM/res_reg[21]/D            DFF_X1        Fall  1.2810 0.0000 0.0100                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/res_reg[21]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  1.94799  3.16354           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1040 0.1040 0.0560 4.31082  18.4098  22.7206           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1050 0.0010 0.0560          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1390 0.0340 0.0070 4.5169   2.49758  7.01448           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_35/A     CLKBUF_X3     Rise  0.1390 0.0000 0.0070          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_35/Z     CLKBUF_X3     Rise  0.2090 0.0700 0.0450 25.6041  28.2625  53.8666           33      100      F    K        | 
|    SM/res_reg[21]/CK         DFF_X1        Rise  0.2100 0.0010 0.0450          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2100 4.2100 | 
| library setup check                      | -0.0260 4.1840 | 
| data required time                       |  4.1840        | 
|                                          |                | 
| data required time                       |  4.1840        | 
| data arrival time                        | -1.2810        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  2.9030        | 
-------------------------------------------------------------


 Timing Path to SM/result_reg[21]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/result_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080 4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500 28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500          0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140 2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                             A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140          0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180 1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120 0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120          0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140 1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140          0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180 1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130 0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130          0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180 0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180          1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300 0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300          1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160 0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160          1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290 0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290          1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170 0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170          0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170 0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170          0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110 0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110          0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170 1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_110/A1          NOR4_X1       Fall  1.0660 0.0000 0.0170          1.34349                                                   | 
|    SM/i_11/i_110/ZN          NOR4_X1       Rise  1.1590 0.0930 0.0820 1.65159  4.17264  5.82423           2       100                    | 
|    SM/i_11/i_24/B            XNOR2_X1      Rise  1.1590 0.0000 0.0820          2.57361                                                   | 
|    SM/i_11/i_24/ZN           XNOR2_X1      Rise  1.2160 0.0570 0.0290 0.598891 3.24606  3.84495           2       100                    | 
|    SM/i_11/p_0[21]                         Rise  1.2160 0.0000                                                             A             | 
|    SM/i_1_47/B2              AOI22_X1      Rise  1.2160 0.0000 0.0290          1.62303                                                   | 
|    SM/i_1_47/ZN              AOI22_X1      Fall  1.2430 0.0270 0.0280 0.660074 1.70023  2.3603            1       100                    | 
|    SM/i_1_46/A               INV_X1        Fall  1.2430 0.0000 0.0280          1.54936                                                   | 
|    SM/i_1_46/ZN              INV_X1        Rise  1.2630 0.0200 0.0110 0.673633 1.14029  1.81392           1       100                    | 
|    SM/result_reg[21]/D       DFF_X1        Rise  1.2630 0.0000 0.0110          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/result_reg[21]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
|    SM/result_reg[21]/CK        DFF_X1        Rise  0.1990  0.0060 0.0880                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1990 4.1990 | 
| library setup check                      | -0.0310 4.1680 | 
| data required time                       |  4.1680        | 
|                                          |                | 
| data required time                       |  4.1680        | 
| data arrival time                        | -1.2630        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  2.9050        | 
-------------------------------------------------------------


 Timing Path to SM/res_reg[20]/D 
  
 Path Start Point : regB/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/res_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000             1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170             5.23361  7.03097  12.2646           3       100      F    K        | 
|    regB/clk_CTS_0_PP_11                      Rise  0.0620 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0630 0.0010 0.0170                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.2100 0.1470 0.1200             20.3484  30.3889  50.7373           32      100      FA   K        | 
| Data Path:                                                                                                                                             | 
|    regB/out_reg[0]/CK          DFF_X1        Rise  0.2110 0.0010 0.1200                      0.949653                                    F             | 
|    regB/out_reg[0]/Q           DFF_X1        Fall  0.3200 0.1090 0.0120             0.834828 6.56142  7.39625           4       100      F             | 
|    regB/out[0]                               Fall  0.3200 0.0000                                                                                       | 
|    SM/in2[0]                                 Fall  0.3200 0.0000                                                                                       | 
|    SM/i_0/in2[0]                             Fall  0.3200 0.0000                                                                                       | 
|    SM/i_0/i_60/A3              OR3_X1        Fall  0.3200 0.0000 0.0120                      0.895841                                                  | 
|    SM/i_0/i_60/ZN              OR3_X1        Fall  0.4110 0.0910 0.0170             0.792178 4.27641  5.06859           3       100                    | 
|    SM/i_0/i_59/A1              OR2_X1        Fall  0.4110 0.0000 0.0170                      0.792385                                                  | 
|    SM/i_0/i_59/ZN              OR2_X1        Fall  0.4640 0.0530 0.0120             0.522342 3.35827  3.88061           2       100                    | 
|    SM/i_0/i_58/A1              OR2_X1        Fall  0.4640 0.0000 0.0120                      0.792385                                                  | 
|    SM/i_0/i_58/ZN              OR2_X1        Fall  0.5190 0.0550 0.0140             0.877415 5.03256  5.90997           3       100                    | 
|    SM/i_0/i_57/A1              OR3_X1        Fall  0.5190 0.0000 0.0140                      0.775543                                                  | 
|    SM/i_0/i_57/ZN              OR3_X1        Fall  0.5950 0.0760 0.0170             0.866421 4.27641  5.14283           3       100                    | 
|    SM/i_0/i_56/A1              OR2_X1        Fall  0.5950 0.0000 0.0170                      0.792385                                                  | 
|    SM/i_0/i_56/ZN              OR2_X1        Fall  0.6520 0.0570 0.0140             0.842291 5.03256  5.87485           3       100                    | 
|    SM/i_0/i_55/A1              OR3_X1        Fall  0.6520 0.0000 0.0140                      0.775543                                                  | 
|    SM/i_0/i_55/ZN              OR3_X1        Fall  0.7300 0.0780 0.0180             1.00675  5.04407  6.05081           3       100                    | 
|    SM/i_0/i_54/A1              NOR2_X1       Fall  0.7300 0.0000 0.0180                      1.41309                                                   | 
|    SM/i_0/i_54/ZN              NOR2_X1       Rise  0.7720 0.0420 0.0300             0.560031 4.17264  4.73267           2       100                    | 
|    SM/i_0/i_53/A1              NAND2_X1      Rise  0.7720 0.0000 0.0300                      1.59903                                                   | 
|    SM/i_0/i_53/ZN              NAND2_X1      Fall  0.8020 0.0300 0.0180             0.639777 5.88949  6.52927           3       100                    | 
|    SM/i_0/i_51/A1              NOR3_X1       Fall  0.8020 0.0000 0.0180                      1.4005                                                    | 
|    SM/i_0/i_51/ZN              NOR3_X1       Rise  0.8630 0.0610 0.0480             0.596514 4.17264  4.76915           2       100                    | 
|    SM/i_0/i_50/A1              NAND2_X1      Rise  0.8630 0.0000 0.0480                      1.59903                                                   | 
|    SM/i_0/i_50/ZN              NAND2_X1      Fall  0.8950 0.0320 0.0210             0.504549 5.03256  5.5371            3       100                    | 
|    SM/i_0/i_49/A1              OR3_X1        Fall  0.8950 0.0000 0.0210                      0.775543                                                  | 
|    SM/i_0/i_49/ZN              OR3_X1        Fall  0.9740 0.0790 0.0180             1.08081  4.27641  5.35722           3       100                    | 
|    SM/i_0/i_48/A1              OR2_X1        Fall  0.9740 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_0/i_48/ZN              OR2_X1        Fall  1.0370 0.0630 0.0160             1.11124  7.6263   8.73754           4       100                    | 
|    SM/i_0/i_45/A1              NOR4_X1       Fall  1.0370 0.0000 0.0160                      1.34349                                                   | 
|    SM/i_0/i_45/ZN              NOR4_X1       Rise  1.1350 0.0980 0.0860             2.12136  4.17264  6.294             2       100                    | 
|    SM/i_0/i_24/B               XNOR2_X1      Rise  1.1390 0.0040 0.0860    0.0040            2.57361                                                   | 
|    SM/i_0/i_24/ZN              XNOR2_X1      Rise  1.1920 0.0530 0.0200             0.260666 1.68751  1.94818           1       100                    | 
|    SM/i_0/p_0[21]                            Rise  1.1920 0.0000                                                                                       | 
|    SM/i_1_201/A1               AOI22_X1      Rise  1.1920 0.0000 0.0200                      1.68751                                                   | 
|    SM/i_1_201/ZN               AOI22_X1      Fall  1.2100 0.0180 0.0270             0.525418 1.59903  2.12445           1       100                    | 
|    SM/i_1_200/A1               NAND2_X1      Fall  1.2100 0.0000 0.0270                      1.5292                                                    | 
|    SM/i_1_200/ZN               NAND2_X1      Rise  1.2320 0.0220 0.0130             0.655792 1.14029  1.79608           1       100                    | 
|    SM/res_reg[20]/D            DFF_X1        Rise  1.2320 0.0000 0.0130                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/res_reg[20]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  1.94799  3.16354           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1040 0.1040 0.0560 4.31082  18.4098  22.7206           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1050 0.0010 0.0560          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1390 0.0340 0.0070 4.5169   2.49758  7.01448           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_35/A     CLKBUF_X3     Rise  0.1390 0.0000 0.0070          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_35/Z     CLKBUF_X3     Rise  0.2090 0.0700 0.0450 25.6041  28.2625  53.8666           33      100      F    K        | 
|    SM/res_reg[20]/CK         DFF_X1        Rise  0.2100 0.0010 0.0450          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2100 4.2100 | 
| library setup check                      | -0.0270 4.1830 | 
| data required time                       |  4.1830        | 
|                                          |                | 
| data required time                       |  4.1830        | 
| data arrival time                        | -1.2320        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  2.9510        | 
-------------------------------------------------------------


 Timing Path to SM/result_reg[20]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/result_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080 4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500 28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500          0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140 2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                             A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140          0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180 1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120 0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120          0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140 1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140          0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180 1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130 0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130          0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180 0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180          1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300 0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300          1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160 0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160          1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290 0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290          1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170 0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170          0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170 0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170          0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110 0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110          0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170 1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_111/A1          NOR3_X1       Fall  1.0660 0.0000 0.0170          1.4005                                                    | 
|    SM/i_11/i_111/ZN          NOR3_X1       Rise  1.1110 0.0450 0.0340 0.222096 2.57361  2.7957            1       100                    | 
|    SM/i_11/i_23/B            XNOR2_X1      Rise  1.1110 0.0000 0.0340          2.57361                                                   | 
|    SM/i_11/i_23/ZN           XNOR2_X1      Rise  1.1600 0.0490 0.0280 0.430605 3.24606  3.67667           2       100                    | 
|    SM/i_11/p_0[20]                         Rise  1.1600 0.0000                                                             A             | 
|    SM/i_1_45/B2              AOI22_X1      Rise  1.1600 0.0000 0.0280          1.62303                                                   | 
|    SM/i_1_45/ZN              AOI22_X1      Fall  1.1880 0.0280 0.0290 1.28952  1.70023  2.98975           1       100                    | 
|    SM/i_1_44/A               INV_X1        Fall  1.1880 0.0000 0.0290          1.54936                                                   | 
|    SM/i_1_44/ZN              INV_X1        Rise  1.2080 0.0200 0.0110 0.452474 1.14029  1.59276           1       100                    | 
|    SM/result_reg[20]/D       DFF_X1        Rise  1.2080 0.0000 0.0110          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/result_reg[20]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
|    SM/result_reg[20]/CK        DFF_X1        Rise  0.2010  0.0080 0.0880                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2010 4.2010 | 
| library setup check                      | -0.0310 4.1700 | 
| data required time                       |  4.1700        | 
|                                          |                | 
| data required time                       |  4.1700        | 
| data arrival time                        | -1.2080        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  2.9620        | 
-------------------------------------------------------------


 Timing Path to SM/result_reg[19]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/result_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080 4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500 28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500          0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140 2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                             A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140          0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180 1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120 0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120          0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140 1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140          0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180 1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130 0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130          0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180 0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180          1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300 0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300          1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160 0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160          1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290 0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290          1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170 0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170          0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170 0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170          0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110 0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110          0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170 1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_112/A1          NOR2_X1       Fall  1.0660 0.0000 0.0170          1.41309                                                   | 
|    SM/i_11/i_112/ZN          NOR2_X1       Rise  1.0990 0.0330 0.0210 0.306908 2.57361  2.88052           1       100                    | 
|    SM/i_11/i_22/B            XNOR2_X1      Rise  1.0990 0.0000 0.0210          2.57361                                                   | 
|    SM/i_11/i_22/ZN           XNOR2_X1      Rise  1.1460 0.0470 0.0280 0.540123 3.24606  3.78619           2       100                    | 
|    SM/i_11/p_0[19]                         Rise  1.1460 0.0000                                                             A             | 
|    SM/i_1_43/B2              AOI22_X1      Rise  1.1460 0.0000 0.0280          1.62303                                                   | 
|    SM/i_1_43/ZN              AOI22_X1      Fall  1.1720 0.0260 0.0280 0.45314  1.70023  2.15337           1       100                    | 
|    SM/i_1_42/A               INV_X1        Fall  1.1720 0.0000 0.0280          1.54936                                                   | 
|    SM/i_1_42/ZN              INV_X1        Rise  1.1920 0.0200 0.0110 0.6558   1.14029  1.79609           1       100                    | 
|    SM/result_reg[19]/D       DFF_X1        Rise  1.1920 0.0000 0.0110          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/result_reg[19]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
|    SM/result_reg[19]/CK        DFF_X1        Rise  0.2010  0.0080 0.0880                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2010 4.2010 | 
| library setup check                      | -0.0310 4.1700 | 
| data required time                       |  4.1700        | 
|                                          |                | 
| data required time                       |  4.1700        | 
| data arrival time                        | -1.1920        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  2.9780        | 
-------------------------------------------------------------


 Timing Path to SM/res_reg[18]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/res_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                                       | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000                      0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600             4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600                      7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080             4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500             28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500                      0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140             2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                                         A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140                      0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180             1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120             0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120                      0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140             1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140                      0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180             1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130             0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130                      0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180             0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180                      1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300             0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300                      1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160             0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160                      1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290             0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290                      1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170             0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170                      0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170             0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170                      0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110             0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110                      0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170             1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_21/B            XOR2_X1       Fall  1.0660 0.0000 0.0170                      2.41145                                                   | 
|    SM/i_11/i_21/Z            XOR2_X1       Fall  1.1280 0.0620 0.0150             0.481349 3.24606  3.72741           2       100                    | 
|    SM/i_11/p_0[18]                         Fall  1.1280 0.0000                                                                         A             | 
|    SM/i_1_196/B2             AOI22_X1      Fall  1.1280 0.0000 0.0150                      1.52031                                                   | 
|    SM/i_1_196/ZN             AOI22_X1      Rise  1.1810 0.0530 0.0370             0.917653 1.6642   2.58185           1       100                    | 
|    SM/i_1_194/A2             NAND2_X1      Rise  1.1860 0.0050 0.0370    0.0050            1.6642                                                    | 
|    SM/i_1_194/ZN             NAND2_X1      Fall  1.2030 0.0170 0.0100             0.258172 1.14029  1.39846           1       100                    | 
|    SM/res_reg[18]/D          DFF_X1        Fall  1.2030 0.0000 0.0100                      1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/res_reg[18]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  1.94799  3.16354           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1040 0.1040 0.0560 4.31082  18.4098  22.7206           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1050 0.0010 0.0560          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1390 0.0340 0.0070 4.5169   2.49758  7.01448           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_35/A     CLKBUF_X3     Rise  0.1390 0.0000 0.0070          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_35/Z     CLKBUF_X3     Rise  0.2090 0.0700 0.0450 25.6041  28.2625  53.8666           33      100      F    K        | 
|    SM/res_reg[18]/CK         DFF_X1        Rise  0.2110 0.0020 0.0450          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2110 4.2110 | 
| library setup check                      | -0.0260 4.1850 | 
| data required time                       |  4.1850        | 
|                                          |                | 
| data required time                       |  4.1850        | 
| data arrival time                        | -1.2030        | 
| pessimism                                |  0.0050        | 
|                                          |                | 
| slack                                    |  2.9870        | 
-------------------------------------------------------------


 Timing Path to SM/result_reg[18]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/result_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080 4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500 28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500          0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140 2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                             A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140          0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180 1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120 0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120          0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140 1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140          0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180 1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130 0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130          0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180 0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180          1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300 0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300          1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160 0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160          1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290 0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290          1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170 0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170          0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170 0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170          0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110 0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110          0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170 1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_21/B            XOR2_X1       Fall  1.0660 0.0000 0.0170          2.41145                                                   | 
|    SM/i_11/i_21/Z            XOR2_X1       Fall  1.1280 0.0620 0.0150 0.481349 3.24606  3.72741           2       100                    | 
|    SM/i_11/p_0[18]                         Fall  1.1280 0.0000                                                             A             | 
|    SM/i_1_41/B2              AOI22_X1      Fall  1.1280 0.0000 0.0150          1.52031                                                   | 
|    SM/i_1_41/ZN              AOI22_X1      Rise  1.1780 0.0500 0.0350 0.226346 1.70023  1.92658           1       100                    | 
|    SM/i_1_40/A               INV_X1        Rise  1.1780 0.0000 0.0350          1.70023                                                   | 
|    SM/i_1_40/ZN              INV_X1        Fall  1.1880 0.0100 0.0090 0.554661 1.14029  1.69495           1       100                    | 
|    SM/result_reg[18]/D       DFF_X1        Fall  1.1880 0.0000 0.0090          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/result_reg[18]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
|    SM/result_reg[18]/CK        DFF_X1        Rise  0.2010  0.0080 0.0880                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2010 4.2010 | 
| library setup check                      | -0.0240 4.1770 | 
| data required time                       |  4.1770        | 
|                                          |                | 
| data required time                       |  4.1770        | 
| data arrival time                        | -1.1880        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  2.9890        | 
-------------------------------------------------------------


 Timing Path to SM/res_reg[19]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/res_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080 4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500 28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500          0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140 2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                             A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140          0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180 1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120 0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120          0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140 1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140          0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180 1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130 0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130          0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180 0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180          1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300 0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300          1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160 0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160          1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290 0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290          1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170 0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170          0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170 0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170          0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110 0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_113/A1          OR2_X1        Fall  1.0060 0.0000 0.0110          0.792385                                                  | 
|    SM/i_11/i_113/ZN          OR2_X1        Fall  1.0660 0.0600 0.0170 1.2816   7.6263   8.9079            4       100                    | 
|    SM/i_11/i_112/A1          NOR2_X1       Fall  1.0660 0.0000 0.0170          1.41309                                                   | 
|    SM/i_11/i_112/ZN          NOR2_X1       Rise  1.0990 0.0330 0.0210 0.306908 2.57361  2.88052           1       100                    | 
|    SM/i_11/i_22/B            XNOR2_X1      Rise  1.0990 0.0000 0.0210          2.57361                                                   | 
|    SM/i_11/i_22/ZN           XNOR2_X1      Rise  1.1460 0.0470 0.0280 0.540123 3.24606  3.78619           2       100                    | 
|    SM/i_11/p_0[19]                         Rise  1.1460 0.0000                                                             A             | 
|    SM/i_1_199/B2             AOI22_X1      Rise  1.1460 0.0000 0.0280          1.62303                                                   | 
|    SM/i_1_199/ZN             AOI22_X1      Fall  1.1720 0.0260 0.0280 0.391357 1.6642   2.05556           1       100                    | 
|    SM/i_1_197/A2             NAND2_X1      Fall  1.1720 0.0000 0.0280          1.50228                                                   | 
|    SM/i_1_197/ZN             NAND2_X1      Rise  1.1960 0.0240 0.0120 0.261724 1.14029  1.40201           1       100                    | 
|    SM/res_reg[19]/D          DFF_X1        Rise  1.1960 0.0000 0.0120          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/res_reg[19]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  1.94799  3.16354           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1040 0.1040 0.0560 4.31082  18.4098  22.7206           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1050 0.0010 0.0560          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1390 0.0340 0.0070 4.5169   2.49758  7.01448           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_35/A     CLKBUF_X3     Rise  0.1390 0.0000 0.0070          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_35/Z     CLKBUF_X3     Rise  0.2090 0.0700 0.0450 25.6041  28.2625  53.8666           33      100      F    K        | 
|    SM/res_reg[19]/CK         DFF_X1        Rise  0.2110 0.0020 0.0450          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2110 4.2110 | 
| library setup check                      | -0.0270 4.1840 | 
| data required time                       |  4.1840        | 
|                                          |                | 
| data required time                       |  4.1840        | 
| data arrival time                        | -1.1960        | 
| pessimism                                |  0.0050        | 
|                                          |                | 
| slack                                    |  2.9930        | 
-------------------------------------------------------------


 Timing Path to SM/res_reg[17]/D 
  
 Path Start Point : regB/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/res_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regB/clk_CTS_0_PP_11                      Rise  0.0620 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0630 0.0010 0.0170          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.2100 0.1470 0.1200 20.3484  30.3889  50.7373           32      100      FA   K        | 
| Data Path:                                                                                                                                 | 
|    regB/out_reg[0]/CK          DFF_X1        Rise  0.2110 0.0010 0.1200          0.949653                                    F             | 
|    regB/out_reg[0]/Q           DFF_X1        Fall  0.3200 0.1090 0.0120 0.834828 6.56142  7.39625           4       100      F             | 
|    regB/out[0]                               Fall  0.3200 0.0000                                                                           | 
|    SM/in2[0]                                 Fall  0.3200 0.0000                                                                           | 
|    SM/i_0/in2[0]                             Fall  0.3200 0.0000                                                                           | 
|    SM/i_0/i_60/A3              OR3_X1        Fall  0.3200 0.0000 0.0120          0.895841                                                  | 
|    SM/i_0/i_60/ZN              OR3_X1        Fall  0.4110 0.0910 0.0170 0.792178 4.27641  5.06859           3       100                    | 
|    SM/i_0/i_59/A1              OR2_X1        Fall  0.4110 0.0000 0.0170          0.792385                                                  | 
|    SM/i_0/i_59/ZN              OR2_X1        Fall  0.4640 0.0530 0.0120 0.522342 3.35827  3.88061           2       100                    | 
|    SM/i_0/i_58/A1              OR2_X1        Fall  0.4640 0.0000 0.0120          0.792385                                                  | 
|    SM/i_0/i_58/ZN              OR2_X1        Fall  0.5190 0.0550 0.0140 0.877415 5.03256  5.90997           3       100                    | 
|    SM/i_0/i_57/A1              OR3_X1        Fall  0.5190 0.0000 0.0140          0.775543                                                  | 
|    SM/i_0/i_57/ZN              OR3_X1        Fall  0.5950 0.0760 0.0170 0.866421 4.27641  5.14283           3       100                    | 
|    SM/i_0/i_56/A1              OR2_X1        Fall  0.5950 0.0000 0.0170          0.792385                                                  | 
|    SM/i_0/i_56/ZN              OR2_X1        Fall  0.6520 0.0570 0.0140 0.842291 5.03256  5.87485           3       100                    | 
|    SM/i_0/i_55/A1              OR3_X1        Fall  0.6520 0.0000 0.0140          0.775543                                                  | 
|    SM/i_0/i_55/ZN              OR3_X1        Fall  0.7300 0.0780 0.0180 1.00675  5.04407  6.05081           3       100                    | 
|    SM/i_0/i_54/A1              NOR2_X1       Fall  0.7300 0.0000 0.0180          1.41309                                                   | 
|    SM/i_0/i_54/ZN              NOR2_X1       Rise  0.7720 0.0420 0.0300 0.560031 4.17264  4.73267           2       100                    | 
|    SM/i_0/i_53/A1              NAND2_X1      Rise  0.7720 0.0000 0.0300          1.59903                                                   | 
|    SM/i_0/i_53/ZN              NAND2_X1      Fall  0.8020 0.0300 0.0180 0.639777 5.88949  6.52927           3       100                    | 
|    SM/i_0/i_51/A1              NOR3_X1       Fall  0.8020 0.0000 0.0180          1.4005                                                    | 
|    SM/i_0/i_51/ZN              NOR3_X1       Rise  0.8630 0.0610 0.0480 0.596514 4.17264  4.76915           2       100                    | 
|    SM/i_0/i_50/A1              NAND2_X1      Rise  0.8630 0.0000 0.0480          1.59903                                                   | 
|    SM/i_0/i_50/ZN              NAND2_X1      Fall  0.8950 0.0320 0.0210 0.504549 5.03256  5.5371            3       100                    | 
|    SM/i_0/i_49/A1              OR3_X1        Fall  0.8950 0.0000 0.0210          0.775543                                                  | 
|    SM/i_0/i_49/ZN              OR3_X1        Fall  0.9740 0.0790 0.0180 1.08081  4.27641  5.35722           3       100                    | 
|    SM/i_0/i_48/A1              OR2_X1        Fall  0.9740 0.0000 0.0180          0.792385                                                  | 
|    SM/i_0/i_48/ZN              OR2_X1        Fall  1.0370 0.0630 0.0160 1.11124  7.6263   8.73754           4       100                    | 
|    SM/i_0/i_21/B               XOR2_X1       Fall  1.0370 0.0000 0.0160          2.41145                                                   | 
|    SM/i_0/i_21/Z               XOR2_X1       Fall  1.0950 0.0580 0.0120 0.273515 1.68751  1.96103           1       100                    | 
|    SM/i_0/p_0[18]                            Fall  1.0950 0.0000                                                                           | 
|    SM/i_1_192/A1               AOI22_X1      Fall  1.0950 0.0000 0.0120          1.50384                                                   | 
|    SM/i_1_192/ZN               AOI22_X1      Rise  1.1290 0.0340 0.0290 0.368954 1.59903  1.96799           1       100                    | 
|    SM/i_1_191/A1               NAND2_X1      Rise  1.1290 0.0000 0.0290          1.59903                                                   | 
|    SM/i_1_191/ZN               NAND2_X1      Fall  1.1450 0.0160 0.0110 0.481235 1.14029  1.62152           1       100                    | 
|    SM/res_reg[17]/D            DFF_X1        Fall  1.1450 0.0000 0.0110          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/res_reg[17]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  1.94799  3.16354           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1040 0.1040 0.0560 4.31082  18.4098  22.7206           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1050 0.0010 0.0560          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1390 0.0340 0.0070 4.5169   2.49758  7.01448           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_35/A     CLKBUF_X3     Rise  0.1390 0.0000 0.0070          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_35/Z     CLKBUF_X3     Rise  0.2090 0.0700 0.0450 25.6041  28.2625  53.8666           33      100      F    K        | 
|    SM/res_reg[17]/CK         DFF_X1        Rise  0.2110 0.0020 0.0450          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2110 4.2110 | 
| library setup check                      | -0.0260 4.1850 | 
| data required time                       |  4.1850        | 
|                                          |                | 
| data required time                       |  4.1850        | 
| data arrival time                        | -1.1450        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  3.0400        | 
-------------------------------------------------------------


 Timing Path to SM/result_reg[17]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/result_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080 4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500 28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500          0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140 2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                             A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140          0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180 1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120 0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120          0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140 1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140          0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180 1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130 0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130          0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180 0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180          1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300 0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300          1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160 0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160          1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290 0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290          1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170 0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170          0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170 0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_114/A1          OR2_X1        Fall  0.9530 0.0000 0.0170          0.792385                                                  | 
|    SM/i_11/i_114/ZN          OR2_X1        Fall  1.0060 0.0530 0.0110 0.358708 3.35827  3.71697           2       100                    | 
|    SM/i_11/i_20/B            XOR2_X1       Fall  1.0060 0.0000 0.0110          2.41145                                                   | 
|    SM/i_11/i_20/Z            XOR2_X1       Fall  1.0660 0.0600 0.0130 0.391621 3.24606  3.63768           2       100                    | 
|    SM/i_11/p_0[17]                         Fall  1.0660 0.0000                                                             A             | 
|    SM/i_1_39/B2              AOI22_X1      Fall  1.0660 0.0000 0.0130          1.52031                                                   | 
|    SM/i_1_39/ZN              AOI22_X1      Rise  1.1180 0.0520 0.0380 0.881088 1.70023  2.58132           1       100                    | 
|    SM/i_1_38/A               INV_X1        Rise  1.1180 0.0000 0.0380          1.70023                                                   | 
|    SM/i_1_38/ZN              INV_X1        Fall  1.1280 0.0100 0.0100 0.60112  1.14029  1.74141           1       100                    | 
|    SM/result_reg[17]/D       DFF_X1        Fall  1.1280 0.0000 0.0100          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/result_reg[17]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
|    SM/result_reg[17]/CK        DFF_X1        Rise  0.2010  0.0080 0.0880                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2010 4.2010 | 
| library setup check                      | -0.0240 4.1770 | 
| data required time                       |  4.1770        | 
|                                          |                | 
| data required time                       |  4.1770        | 
| data arrival time                        | -1.1280        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  3.0490        | 
-------------------------------------------------------------


 Timing Path to SM/result_reg[16]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/result_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                                       | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000                      0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600             4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600                      7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080             4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500             28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500                      0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140             2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                                         A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140                      0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180             1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120             0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120                      0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140             1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140                      0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180             1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130             0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130                      0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180             0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180                      1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300             0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300                      1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160             0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160                      1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290             0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290                      1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170             0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170                      0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170             0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_19/B            XOR2_X1       Fall  0.9530 0.0000 0.0170                      2.41145                                                   | 
|    SM/i_11/i_19/Z            XOR2_X1       Fall  1.0150 0.0620 0.0130             0.432161 3.24606  3.67822           2       100                    | 
|    SM/i_11/p_0[16]                         Fall  1.0150 0.0000                                                                         A             | 
|    SM/i_1_37/B2              AOI22_X1      Fall  1.0150 0.0000 0.0130                      1.52031                                                   | 
|    SM/i_1_37/ZN              AOI22_X1      Rise  1.0670 0.0520 0.0370             0.806112 1.70023  2.50634           1       100                    | 
|    SM/i_1_36/A               INV_X1        Rise  1.0700 0.0030 0.0370    0.0030            1.70023                                                   | 
|    SM/i_1_36/ZN              INV_X1        Fall  1.0810 0.0110 0.0100             0.770838 1.14029  1.91113           1       100                    | 
|    SM/result_reg[16]/D       DFF_X1        Fall  1.0810 0.0000 0.0100                      1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/result_reg[16]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
|    SM/result_reg[16]/CK        DFF_X1        Rise  0.2010  0.0080 0.0880                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2010 4.2010 | 
| library setup check                      | -0.0240 4.1770 | 
| data required time                       |  4.1770        | 
|                                          |                | 
| data required time                       |  4.1770        | 
| data arrival time                        | -1.0810        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  3.0960        | 
-------------------------------------------------------------


 Timing Path to SM/res_reg[16]/D 
  
 Path Start Point : regB/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/res_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regB/clk_CTS_0_PP_11                      Rise  0.0620 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0630 0.0010 0.0170          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.2100 0.1470 0.1200 20.3484  30.3889  50.7373           32      100      FA   K        | 
| Data Path:                                                                                                                                 | 
|    regB/out_reg[0]/CK          DFF_X1        Rise  0.2110 0.0010 0.1200          0.949653                                    F             | 
|    regB/out_reg[0]/Q           DFF_X1        Fall  0.3200 0.1090 0.0120 0.834828 6.56142  7.39625           4       100      F             | 
|    regB/out[0]                               Fall  0.3200 0.0000                                                                           | 
|    SM/in2[0]                                 Fall  0.3200 0.0000                                                                           | 
|    SM/i_0/in2[0]                             Fall  0.3200 0.0000                                                                           | 
|    SM/i_0/i_60/A3              OR3_X1        Fall  0.3200 0.0000 0.0120          0.895841                                                  | 
|    SM/i_0/i_60/ZN              OR3_X1        Fall  0.4110 0.0910 0.0170 0.792178 4.27641  5.06859           3       100                    | 
|    SM/i_0/i_59/A1              OR2_X1        Fall  0.4110 0.0000 0.0170          0.792385                                                  | 
|    SM/i_0/i_59/ZN              OR2_X1        Fall  0.4640 0.0530 0.0120 0.522342 3.35827  3.88061           2       100                    | 
|    SM/i_0/i_58/A1              OR2_X1        Fall  0.4640 0.0000 0.0120          0.792385                                                  | 
|    SM/i_0/i_58/ZN              OR2_X1        Fall  0.5190 0.0550 0.0140 0.877415 5.03256  5.90997           3       100                    | 
|    SM/i_0/i_57/A1              OR3_X1        Fall  0.5190 0.0000 0.0140          0.775543                                                  | 
|    SM/i_0/i_57/ZN              OR3_X1        Fall  0.5950 0.0760 0.0170 0.866421 4.27641  5.14283           3       100                    | 
|    SM/i_0/i_56/A1              OR2_X1        Fall  0.5950 0.0000 0.0170          0.792385                                                  | 
|    SM/i_0/i_56/ZN              OR2_X1        Fall  0.6520 0.0570 0.0140 0.842291 5.03256  5.87485           3       100                    | 
|    SM/i_0/i_55/A1              OR3_X1        Fall  0.6520 0.0000 0.0140          0.775543                                                  | 
|    SM/i_0/i_55/ZN              OR3_X1        Fall  0.7300 0.0780 0.0180 1.00675  5.04407  6.05081           3       100                    | 
|    SM/i_0/i_54/A1              NOR2_X1       Fall  0.7300 0.0000 0.0180          1.41309                                                   | 
|    SM/i_0/i_54/ZN              NOR2_X1       Rise  0.7720 0.0420 0.0300 0.560031 4.17264  4.73267           2       100                    | 
|    SM/i_0/i_53/A1              NAND2_X1      Rise  0.7720 0.0000 0.0300          1.59903                                                   | 
|    SM/i_0/i_53/ZN              NAND2_X1      Fall  0.8020 0.0300 0.0180 0.639777 5.88949  6.52927           3       100                    | 
|    SM/i_0/i_51/A1              NOR3_X1       Fall  0.8020 0.0000 0.0180          1.4005                                                    | 
|    SM/i_0/i_51/ZN              NOR3_X1       Rise  0.8630 0.0610 0.0480 0.596514 4.17264  4.76915           2       100                    | 
|    SM/i_0/i_50/A1              NAND2_X1      Rise  0.8630 0.0000 0.0480          1.59903                                                   | 
|    SM/i_0/i_50/ZN              NAND2_X1      Fall  0.8950 0.0320 0.0210 0.504549 5.03256  5.5371            3       100                    | 
|    SM/i_0/i_49/A1              OR3_X1        Fall  0.8950 0.0000 0.0210          0.775543                                                  | 
|    SM/i_0/i_49/ZN              OR3_X1        Fall  0.9740 0.0790 0.0180 1.08081  4.27641  5.35722           3       100                    | 
|    SM/i_0/i_20/B               XOR2_X1       Fall  0.9740 0.0000 0.0180          2.41145                                                   | 
|    SM/i_0/i_20/Z               XOR2_X1       Fall  1.0330 0.0590 0.0120 0.26026  1.68751  1.94777           1       100                    | 
|    SM/i_0/p_0[17]                            Fall  1.0330 0.0000                                                                           | 
|    SM/i_1_189/A1               AOI22_X1      Fall  1.0330 0.0000 0.0120          1.50384                                                   | 
|    SM/i_1_189/ZN               AOI22_X1      Rise  1.0660 0.0330 0.0280 0.23779  1.59903  1.83682           1       100                    | 
|    SM/i_1_188/A1               NAND2_X1      Rise  1.0660 0.0000 0.0280          1.59903                                                   | 
|    SM/i_1_188/ZN               NAND2_X1      Fall  1.0820 0.0160 0.0100 0.256481 1.14029  1.39677           1       100                    | 
|    SM/res_reg[16]/D            DFF_X1        Fall  1.0820 0.0000 0.0100          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/res_reg[16]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  1.94799  3.16354           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1040 0.1040 0.0560 4.31082  18.4098  22.7206           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1050 0.0010 0.0560          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1390 0.0340 0.0070 4.5169   2.49758  7.01448           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_35/A     CLKBUF_X3     Rise  0.1390 0.0000 0.0070          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_35/Z     CLKBUF_X3     Rise  0.2090 0.0700 0.0450 25.6041  28.2625  53.8666           33      100      F    K        | 
|    SM/res_reg[16]/CK         DFF_X1        Rise  0.2110 0.0020 0.0450          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2110 4.2110 | 
| library setup check                      | -0.0260 4.1850 | 
| data required time                       |  4.1850        | 
|                                          |                | 
| data required time                       |  4.1850        | 
| data arrival time                        | -1.0820        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  3.1030        | 
-------------------------------------------------------------


 Timing Path to SM/result_reg[15]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/result_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                                       | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000                      0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600             4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600                      7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080             4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500             28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500                      0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140             2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                                         A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140                      0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180             1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120             0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120                      0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140             1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140                      0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180             1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180                      0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130             0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130                      0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180             0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180                      1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300             0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300                      1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160             0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160                      1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290             0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290                      1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170             0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_115/A1          OR3_X1        Fall  0.8760 0.0000 0.0170                      0.775543                                                  | 
|    SM/i_11/i_115/ZN          OR3_X1        Fall  0.9530 0.0770 0.0170             0.758692 4.27641  5.0351            3       100                    | 
|    SM/i_11/i_17/A1           AND2_X1       Fall  0.9530 0.0000 0.0170                      0.874832                                                  | 
|    SM/i_11/i_17/ZN           AND2_X1       Fall  0.9900 0.0370 0.0080             0.654638 3.24606  3.9007            2       100                    | 
|    SM/i_11/p_0[15]                         Fall  0.9900 0.0000                                                                         A             | 
|    SM/i_1_35/B2              AOI22_X1      Fall  0.9900 0.0000 0.0080                      1.52031                                                   | 
|    SM/i_1_35/ZN              AOI22_X1      Rise  1.0420 0.0520 0.0400             1.39851  1.70023  3.09874           1       100                    | 
|    SM/i_1_34/A               INV_X1        Rise  1.0440 0.0020 0.0400    0.0020            1.70023                                                   | 
|    SM/i_1_34/ZN              INV_X1        Fall  1.0530 0.0090 0.0100             0.269552 1.14029  1.40984           1       100                    | 
|    SM/result_reg[15]/D       DFF_X1        Fall  1.0530 0.0000 0.0100                      1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/result_reg[15]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
|    SM/result_reg[15]/CK        DFF_X1        Rise  0.2010  0.0080 0.0880                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2010 4.2010 | 
| library setup check                      | -0.0240 4.1770 | 
| data required time                       |  4.1770        | 
|                                          |                | 
| data required time                       |  4.1770        | 
| data arrival time                        | -1.0530        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  3.1240        | 
-------------------------------------------------------------


 Timing Path to SM/res_reg[15]/D 
  
 Path Start Point : regB/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/res_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0620 0.0620 0.0170 5.23361  7.03097  12.2646           3       100      F    K        | 
|    regB/clk_CTS_0_PP_11                      Rise  0.0620 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0630 0.0010 0.0170          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.2100 0.1470 0.1200 20.3484  30.3889  50.7373           32      100      FA   K        | 
| Data Path:                                                                                                                                 | 
|    regB/out_reg[0]/CK          DFF_X1        Rise  0.2110 0.0010 0.1200          0.949653                                    F             | 
|    regB/out_reg[0]/Q           DFF_X1        Fall  0.3200 0.1090 0.0120 0.834828 6.56142  7.39625           4       100      F             | 
|    regB/out[0]                               Fall  0.3200 0.0000                                                                           | 
|    SM/in2[0]                                 Fall  0.3200 0.0000                                                                           | 
|    SM/i_0/in2[0]                             Fall  0.3200 0.0000                                                                           | 
|    SM/i_0/i_60/A3              OR3_X1        Fall  0.3200 0.0000 0.0120          0.895841                                                  | 
|    SM/i_0/i_60/ZN              OR3_X1        Fall  0.4110 0.0910 0.0170 0.792178 4.27641  5.06859           3       100                    | 
|    SM/i_0/i_59/A1              OR2_X1        Fall  0.4110 0.0000 0.0170          0.792385                                                  | 
|    SM/i_0/i_59/ZN              OR2_X1        Fall  0.4640 0.0530 0.0120 0.522342 3.35827  3.88061           2       100                    | 
|    SM/i_0/i_58/A1              OR2_X1        Fall  0.4640 0.0000 0.0120          0.792385                                                  | 
|    SM/i_0/i_58/ZN              OR2_X1        Fall  0.5190 0.0550 0.0140 0.877415 5.03256  5.90997           3       100                    | 
|    SM/i_0/i_57/A1              OR3_X1        Fall  0.5190 0.0000 0.0140          0.775543                                                  | 
|    SM/i_0/i_57/ZN              OR3_X1        Fall  0.5950 0.0760 0.0170 0.866421 4.27641  5.14283           3       100                    | 
|    SM/i_0/i_56/A1              OR2_X1        Fall  0.5950 0.0000 0.0170          0.792385                                                  | 
|    SM/i_0/i_56/ZN              OR2_X1        Fall  0.6520 0.0570 0.0140 0.842291 5.03256  5.87485           3       100                    | 
|    SM/i_0/i_55/A1              OR3_X1        Fall  0.6520 0.0000 0.0140          0.775543                                                  | 
|    SM/i_0/i_55/ZN              OR3_X1        Fall  0.7300 0.0780 0.0180 1.00675  5.04407  6.05081           3       100                    | 
|    SM/i_0/i_54/A1              NOR2_X1       Fall  0.7300 0.0000 0.0180          1.41309                                                   | 
|    SM/i_0/i_54/ZN              NOR2_X1       Rise  0.7720 0.0420 0.0300 0.560031 4.17264  4.73267           2       100                    | 
|    SM/i_0/i_53/A1              NAND2_X1      Rise  0.7720 0.0000 0.0300          1.59903                                                   | 
|    SM/i_0/i_53/ZN              NAND2_X1      Fall  0.8020 0.0300 0.0180 0.639777 5.88949  6.52927           3       100                    | 
|    SM/i_0/i_51/A1              NOR3_X1       Fall  0.8020 0.0000 0.0180          1.4005                                                    | 
|    SM/i_0/i_51/ZN              NOR3_X1       Rise  0.8630 0.0610 0.0480 0.596514 4.17264  4.76915           2       100                    | 
|    SM/i_0/i_50/A1              NAND2_X1      Rise  0.8630 0.0000 0.0480          1.59903                                                   | 
|    SM/i_0/i_50/ZN              NAND2_X1      Fall  0.8950 0.0320 0.0210 0.504549 5.03256  5.5371            3       100                    | 
|    SM/i_0/i_49/A1              OR3_X1        Fall  0.8950 0.0000 0.0210          0.775543                                                  | 
|    SM/i_0/i_49/ZN              OR3_X1        Fall  0.9740 0.0790 0.0180 1.08081  4.27641  5.35722           3       100                    | 
|    SM/i_0/i_18/A1              AND2_X1       Fall  0.9740 0.0000 0.0180          0.874832                                                  | 
|    SM/i_0/i_18/ZN              AND2_X1       Fall  1.0080 0.0340 0.0070 0.383269 1.68751  2.07078           1       100                    | 
|    SM/i_0/p_0[16]                            Fall  1.0080 0.0000                                                                           | 
|    SM/i_1_186/A1               AOI22_X1      Fall  1.0080 0.0000 0.0070          1.50384                                                   | 
|    SM/i_1_186/ZN               AOI22_X1      Rise  1.0390 0.0310 0.0280 0.214097 1.59903  1.81313           1       100                    | 
|    SM/i_1_185/A1               NAND2_X1      Rise  1.0390 0.0000 0.0280          1.59903                                                   | 
|    SM/i_1_185/ZN               NAND2_X1      Fall  1.0550 0.0160 0.0100 0.344513 1.14029  1.4848            1       100                    | 
|    SM/res_reg[15]/D            DFF_X1        Fall  1.0550 0.0000 0.0100          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/res_reg[15]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  1.94799  3.16354           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1040 0.1040 0.0560 4.31082  18.4098  22.7206           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1050 0.0010 0.0560          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1390 0.0340 0.0070 4.5169   2.49758  7.01448           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_35/A     CLKBUF_X3     Rise  0.1390 0.0000 0.0070          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_35/Z     CLKBUF_X3     Rise  0.2090 0.0700 0.0450 25.6041  28.2625  53.8666           33      100      F    K        | 
|    SM/res_reg[15]/CK         DFF_X1        Rise  0.2110 0.0020 0.0450          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2110 4.2110 | 
| library setup check                      | -0.0260 4.1850 | 
| data required time                       |  4.1850        | 
|                                          |                | 
| data required time                       |  4.1850        | 
| data arrival time                        | -1.0550        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  3.1300        | 
-------------------------------------------------------------


 Timing Path to SM/result_reg[14]/D 
  
 Path Start Point : SM/res_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SM/result_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.21555  2.20099  3.41654           2       100      c    K        | 
|    SM/CTSclk_CTS_0_PP_15PP_0               Rise  0.0000 0.0000                                                                           | 
|    SM/CTS_L1_c_tid0_153/A    CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    SM/CTS_L1_c_tid0_153/Z    CLKBUF_X1     Rise  0.1090 0.1090 0.0600 4.31082  20.3573  24.6681           3       100      F    K        | 
|    SM/clk_gate_res_reg/CK    CLKGATETST_X8 Rise  0.1100 0.0010 0.0600          7.95918                                     FA            | 
|    SM/clk_gate_res_reg/GCK   CLKGATETST_X8 Rise  0.1440 0.0340 0.0080 4.5169   2.84232  7.35923           2       100      FA   K        | 
|    SM/CTS_L3_c_tid1_36/A     CLKBUF_X3     Rise  0.1440 0.0000 0.0080          1.42116                                     F             | 
|    SM/CTS_L3_c_tid1_36/Z     CLKBUF_X3     Rise  0.2180 0.0740 0.0500 28.5699  30.3889  58.9588           32      100      F    K        | 
| Data Path:                                                                                                                               | 
|    SM/res_reg[1]/CK          DFF_X1        Rise  0.2200 0.0020 0.0500          0.949653                                    F             | 
|    SM/res_reg[1]/Q           DFF_X1        Fall  0.3260 0.1060 0.0140 2.254    7.51621  9.77022           5       100      F             | 
|    SM/i_11/p_1[0]                          Fall  0.3260 0.0000                                                             A             | 
|    SM/i_11/i_125/A3          OR3_X1        Fall  0.3260 0.0000 0.0140          0.895841                                                  | 
|    SM/i_11/i_125/ZN          OR3_X1        Fall  0.4180 0.0920 0.0180 1.11087  4.27641  5.38728           3       100                    | 
|    SM/i_11/i_124/A1          OR2_X1        Fall  0.4180 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_124/ZN          OR2_X1        Fall  0.4720 0.0540 0.0120 0.673697 3.35827  4.03196           2       100                    | 
|    SM/i_11/i_123/A1          OR2_X1        Fall  0.4720 0.0000 0.0120          0.792385                                                  | 
|    SM/i_11/i_123/ZN          OR2_X1        Fall  0.5270 0.0550 0.0140 1.04701  5.03256  6.07957           3       100                    | 
|    SM/i_11/i_122/A1          OR3_X1        Fall  0.5270 0.0000 0.0140          0.775543                                                  | 
|    SM/i_11/i_122/ZN          OR3_X1        Fall  0.6040 0.0770 0.0180 1.47901  4.27641  5.75542           3       100                    | 
|    SM/i_11/i_121/A1          OR2_X1        Fall  0.6040 0.0000 0.0180          0.792385                                                  | 
|    SM/i_11/i_121/ZN          OR2_X1        Fall  0.6610 0.0570 0.0130 0.664407 5.03256  5.69696           3       100                    | 
|    SM/i_11/i_120/A1          OR3_X1        Fall  0.6610 0.0000 0.0130          0.775543                                                  | 
|    SM/i_11/i_120/ZN          OR3_X1        Fall  0.7380 0.0770 0.0180 0.700534 5.04407  5.7446            3       100                    | 
|    SM/i_11/i_119/A1          NOR2_X1       Fall  0.7380 0.0000 0.0180          1.41309                                                   | 
|    SM/i_11/i_119/ZN          NOR2_X1       Rise  0.7810 0.0430 0.0300 0.572825 4.17264  4.74547           2       100                    | 
|    SM/i_11/i_118/A1          NAND2_X1      Rise  0.7810 0.0000 0.0300          1.59903                                                   | 
|    SM/i_11/i_118/ZN          NAND2_X1      Fall  0.8070 0.0260 0.0160 0.764021 4.12592  4.88995           2       100                    | 
|    SM/i_11/i_117/A1          NOR2_X1       Fall  0.8070 0.0000 0.0160          1.41309                                                   | 
|    SM/i_11/i_117/ZN          NOR2_X1       Rise  0.8480 0.0410 0.0290 0.437533 4.17264  4.61017           2       100                    | 
|    SM/i_11/i_116/A1          NAND2_X1      Rise  0.8480 0.0000 0.0290          1.59903                                                   | 
|    SM/i_11/i_116/ZN          NAND2_X1      Fall  0.8760 0.0280 0.0170 0.739948 5.03256  5.7725            3       100                    | 
|    SM/i_11/i_16/B            XOR2_X1       Fall  0.8760 0.0000 0.0170          2.41145                                                   | 
|    SM/i_11/i_16/Z            XOR2_X1       Fall  0.9380 0.0620 0.0140 0.53533  3.24606  3.78139           2       100                    | 
|    SM/i_11/p_0[14]                         Fall  0.9380 0.0000                                                             A             | 
|    SM/i_1_33/B2              AOI22_X1      Fall  0.9380 0.0000 0.0140          1.52031                                                   | 
|    SM/i_1_33/ZN              AOI22_X1      Rise  0.9910 0.0530 0.0390 1.06591  1.70023  2.76614           1       100                    | 
|    SM/i_1_32/A               INV_X1        Rise  0.9910 0.0000 0.0390          1.70023                                                   | 
|    SM/i_1_32/ZN              INV_X1        Fall  1.0010 0.0100 0.0100 0.54058  1.14029  1.68087           1       100                    | 
|    SM/result_reg[14]/D       DFF_X1        Fall  1.0010 0.0000 0.0100          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SM/result_reg[14]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.1000             1.21555  1.94799  3.16354           2       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c14/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c14/Z CLKBUF_X3     Rise  0.0610  0.0610 0.0160             5.23361  6.36838  11.602            3       100      F    K        | 
|    SM/clk_CTS_0_PP_15                        Rise  0.0610  0.0000                                                                                       | 
|    SM/clk_gate_result_reg/CK   CLKGATETST_X4 Rise  0.0600 -0.0010 0.0160    -0.0010           4.43894                                     FA            | 
|    SM/clk_gate_result_reg/GCK  CLKGATETST_X4 Rise  0.0870  0.0270 0.0060             1.97615  1.24879  3.22493           1       100      FA   K        | 
|    SM/CTS_L3_c_tid0_79/A       CLKBUF_X3     Rise  0.0870  0.0000 0.0060                      1.42116                                     F             | 
|    SM/CTS_L3_c_tid0_79/Z       CLKBUF_X3     Rise  0.1930  0.1060 0.0880             48.9616  54.8122  103.774           64      100      F    K        | 
|    SM/result_reg[14]/CK        DFF_X1        Rise  0.2010  0.0080 0.0880                      0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.2010 4.2010 | 
| library setup check                      | -0.0240 4.1770 | 
| data required time                       |  4.1770        | 
|                                          |                | 
| data required time                       |  4.1770        | 
| data arrival time                        | -1.0010        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  3.1760        | 
-------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 396M, CVMEM - 1806M, PVMEM - 2637M)
