
---------- Begin Simulation Statistics ----------
final_tick                                67659457149                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 744223                       # Simulator instruction rate (inst/s)
host_mem_usage                               10754312                       # Number of bytes of host memory used
host_op_rate                                  1409080                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    53.48                       # Real time elapsed on the host
host_tick_rate                             1265123430                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    39801372                       # Number of instructions simulated
sim_ops                                      75358335                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.067659                       # Number of seconds simulated
sim_ticks                                 67659457149                       # Number of ticks simulated
system.cpu0.Branches                          2780018                       # Number of branches fetched
system.cpu0.committedInsts                   27788099                       # Number of instructions committed
system.cpu0.committedOps                     52797721                       # Number of ops (including micro ops) committed
system.cpu0.dtb.rdAccesses                   11113063                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         5446                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    5557395                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            8                       # TLB misses on write requests
system.cpu0.idle_fraction                    0.000000                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                   38902351                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                           46                       # TLB misses on write requests
system.cpu0.not_idle_fraction                1.000000                       # Percentage of non-idle cycles
system.cpu0.numCycles                       203181553                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles              203181552.996997                       # Number of busy cycles
system.cpu0.num_cc_register_reads            13899961                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes           16672913                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts      2779471                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                  1214                       # Number of float alu accesses
system.cpu0.num_fp_insts                         1214                       # number of float instructions
system.cpu0.num_fp_register_reads                1401                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                679                       # number of times the floating registers were written
system.cpu0.num_func_calls                        384                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                  0.003003                       # Number of idle cycles
system.cpu0.num_int_alu_accesses             52796880                       # Number of integer alu accesses
system.cpu0.num_int_insts                    52796880                       # number of integer instructions
system.cpu0.num_int_register_reads          105592520                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          44459432                       # number of times the integer registers were written
system.cpu0.num_load_insts                   11113060                       # Number of load instructions
system.cpu0.num_mem_refs                     16670454                       # number of memory refs
system.cpu0.num_store_insts                   5557394                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                  336      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 36126368     68.42%     68.42% # Class of executed instruction
system.cpu0.op_class::IntMult                       5      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::IntDiv                       28      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatAdd                    144      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAlu                     104      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdCvt                      54      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMisc                    228      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::MemRead                11113000     21.05%     89.47% # Class of executed instruction
system.cpu0.op_class::MemWrite                5556913     10.52%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                 60      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite               481      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  52797721                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   12                       # Number of system calls
system.cpu1.Branches                          2602000                       # Number of branches fetched
system.cpu1.committedInsts                   12013273                       # Number of instructions committed
system.cpu1.committedOps                     22560614                       # Number of ops (including micro ops) committed
system.cpu1.dtb.rdAccesses                    2190088                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                          191                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1325118                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                          101                       # TLB misses on write requests
system.cpu1.idle_fraction                    0.746964                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                   14837034                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          195                       # TLB misses on write requests
system.cpu1.not_idle_fraction                0.253036                       # Percentage of non-idle cycles
system.cpu1.numCycles                        51412294                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles              13009173.004517                       # Number of busy cycles
system.cpu1.num_cc_register_reads            10615041                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes            6971735                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts      1520289                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                560201                       # Number of float alu accesses
system.cpu1.num_fp_insts                       560201                       # number of float instructions
system.cpu1.num_fp_register_reads              769384                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes             424067                       # number of times the floating registers were written
system.cpu1.num_func_calls                     662440                       # number of times a function call or return occured
system.cpu1.num_idle_cycles              38403120.995483                       # Number of idle cycles
system.cpu1.num_int_alu_accesses             22159771                       # Number of integer alu accesses
system.cpu1.num_int_insts                    22159771                       # number of integer instructions
system.cpu1.num_int_register_reads           43025756                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          18106975                       # number of times the integer registers were written
system.cpu1.num_load_insts                    2180840                       # Number of load instructions
system.cpu1.num_mem_refs                      3505758                       # number of memory refs
system.cpu1.num_store_insts                   1324918                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass               113023      0.50%      0.50% # Class of executed instruction
system.cpu1.op_class::IntAlu                 18695474     82.87%     83.37% # Class of executed instruction
system.cpu1.op_class::IntMult                   17031      0.08%     83.44% # Class of executed instruction
system.cpu1.op_class::IntDiv                       98      0.00%     83.44% # Class of executed instruction
system.cpu1.op_class::FloatAdd                  20394      0.09%     83.54% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     83.54% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     83.54% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     83.54% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     83.54% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     83.54% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     83.54% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     83.54% # Class of executed instruction
system.cpu1.op_class::SimdAdd                    4470      0.02%     83.55% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     83.55% # Class of executed instruction
system.cpu1.op_class::SimdAlu                   54516      0.24%     83.80% # Class of executed instruction
system.cpu1.op_class::SimdCmp                     982      0.00%     83.80% # Class of executed instruction
system.cpu1.op_class::SimdCvt                    9420      0.04%     83.84% # Class of executed instruction
system.cpu1.op_class::SimdMisc                  38510      0.17%     84.01% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     84.01% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     84.01% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     84.01% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     84.01% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     84.01% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     84.01% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd              27958      0.12%     84.14% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     84.14% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     84.14% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt              22404      0.10%     84.24% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv               3059      0.01%     84.25% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     84.25% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult             45459      0.20%     84.45% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     84.45% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt              2058      0.01%     84.46% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     84.46% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     84.46% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     84.46% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     84.46% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     84.46% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     84.46% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     84.46% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     84.46% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     84.46% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     84.46% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     84.46% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     84.46% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     84.46% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     84.46% # Class of executed instruction
system.cpu1.op_class::MemRead                 2052496      9.10%     93.56% # Class of executed instruction
system.cpu1.op_class::MemWrite                1209956      5.36%     98.92% # Class of executed instruction
system.cpu1.op_class::FloatMemRead             128344      0.57%     99.49% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite            114962      0.51%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                  22560614                       # Class of executed instruction
system.cpu1.workload.numSyscalls                   26                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        96373                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        454167                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       743204                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          260                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1487367                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            260                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  67659457149                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             353659                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1600                       # Transaction distribution
system.membus.trans_dist::CleanEvict            94773                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4135                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4135                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        353659                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       811961                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       811961                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 811961                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     23001216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     23001216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23001216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            357794                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  357794    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              357794                       # Request fanout histogram
system.membus.reqLayer4.occupancy           645834618                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1914591137                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON    67659457149                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  67659457149                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     38901902                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        38901902                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     38901902                       # number of overall hits
system.cpu0.icache.overall_hits::total       38901902                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          449                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           449                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          449                       # number of overall misses
system.cpu0.icache.overall_misses::total          449                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     37741221                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     37741221                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     37741221                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     37741221                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     38902351                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     38902351                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     38902351                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     38902351                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000012                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000012                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 84056.171492                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 84056.171492                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 84056.171492                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 84056.171492                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           18                       # number of writebacks
system.cpu0.icache.writebacks::total               18                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst          449                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          449                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst          449                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          449                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     37442187                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     37442187                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     37442187                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     37442187                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 83390.171492                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 83390.171492                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 83390.171492                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 83390.171492                       # average overall mshr miss latency
system.cpu0.icache.replacements                    18                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     38901902                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       38901902                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          449                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          449                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     37741221                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     37741221                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     38902351                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     38902351                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 84056.171492                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 84056.171492                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst          449                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          449                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     37442187                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     37442187                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 83390.171492                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 83390.171492                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  67659457149                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          347.854506                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           38902351                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              449                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         86642.207127                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            83250                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   347.854506                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.679403                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.679403                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          335                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        311219257                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       311219257                       # Number of data accesses
system.cpu0.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  67659457149                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  67659457149                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  67659457149                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED  67659457149                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  67659457149                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  67659457149                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  67659457149                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     16322542                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16322542                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     16322542                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16322542                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       347916                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        347916                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       347916                       # number of overall misses
system.cpu0.dcache.overall_misses::total       347916                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  30842259534                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  30842259534                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  30842259534                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  30842259534                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     16670458                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16670458                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     16670458                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16670458                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.020870                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020870                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.020870                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020870                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 88648.580502                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 88648.580502                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 88648.580502                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 88648.580502                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks          530                       # number of writebacks
system.cpu0.dcache.writebacks::total              530                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       347916                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       347916                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       347916                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       347916                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  30610547478                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  30610547478                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  30610547478                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  30610547478                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.020870                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020870                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.020870                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020870                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 87982.580502                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 87982.580502                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 87982.580502                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 87982.580502                       # average overall mshr miss latency
system.cpu0.dcache.replacements                347908                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     10765403                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10765403                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       347660                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       347660                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  30830198607                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  30830198607                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     11113063                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11113063                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.031284                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031284                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 88679.165297                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 88679.165297                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       347660                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       347660                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  30598657047                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  30598657047                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.031284                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.031284                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 88013.165297                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 88013.165297                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5557139                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5557139                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data          256                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          256                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data     12060927                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     12060927                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5557395                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5557395                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.000046                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000046                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 47112.996094                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 47112.996094                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data          256                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          256                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data     11890431                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     11890431                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 46446.996094                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 46446.996094                       # average WriteReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  67659457149                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse            7.999914                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           16670458                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           347916                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            47.915181                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           166167                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     7.999914                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999989                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999989                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        133711580                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       133711580                       # Number of data accesses
system.cpu0.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON    67659457149                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  67659457149                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     14833226                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14833226                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     14833226                       # number of overall hits
system.cpu1.icache.overall_hits::total       14833226                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         3808                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3808                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         3808                       # number of overall misses
system.cpu1.icache.overall_misses::total         3808                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    228716388                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    228716388                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    228716388                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    228716388                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     14837034                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14837034                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     14837034                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14837034                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000257                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000257                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000257                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000257                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 60062.076681                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 60062.076681                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 60062.076681                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 60062.076681                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         3296                       # number of writebacks
system.cpu1.icache.writebacks::total             3296                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         3808                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         3808                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         3808                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         3808                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    226180260                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    226180260                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    226180260                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    226180260                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000257                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000257                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000257                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000257                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 59396.076681                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 59396.076681                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 59396.076681                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 59396.076681                       # average overall mshr miss latency
system.cpu1.icache.replacements                  3296                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     14833226                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14833226                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         3808                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3808                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    228716388                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    228716388                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     14837034                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14837034                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000257                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000257                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 60062.076681                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 60062.076681                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         3808                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         3808                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    226180260                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    226180260                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000257                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000257                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 59396.076681                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 59396.076681                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  67659457149                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          511.578823                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           14837034                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             3808                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3896.279937                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            88245                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   511.578823                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999177                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999177                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        118700080                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       118700080                       # Number of data accesses
system.cpu1.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  67659457149                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  67659457149                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  67659457149                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED  67659457149                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  67659457149                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  67659457149                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  67659457149                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      3123216                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3123216                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      3123216                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3123216                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       391990                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        391990                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       391990                       # number of overall misses
system.cpu1.dcache.overall_misses::total       391990                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   4939259796                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4939259796                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   4939259796                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4939259796                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      3515206                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      3515206                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      3515206                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      3515206                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.111513                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.111513                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.111513                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.111513                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 12600.473981                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 12600.473981                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 12600.473981                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 12600.473981                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       227950                       # number of writebacks
system.cpu1.dcache.writebacks::total           227950                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       391990                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       391990                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       391990                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       391990                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   4678194456                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4678194456                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   4678194456                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4678194456                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.111513                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.111513                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.111513                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.111513                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 11934.473981                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 11934.473981                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 11934.473981                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 11934.473981                       # average overall mshr miss latency
system.cpu1.dcache.replacements                391982                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1826732                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1826732                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       363356                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       363356                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   4313911437                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4313911437                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      2190088                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2190088                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.165909                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.165909                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 11872.410080                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 11872.410080                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       363356                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       363356                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   4071916341                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4071916341                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.165909                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.165909                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 11206.410080                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11206.410080                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1296484                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1296484                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        28634                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        28634                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data    625348359                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    625348359                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1325118                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1325118                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.021609                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.021609                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 21839.364357                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 21839.364357                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        28634                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        28634                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data    606278115                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    606278115                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.021609                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.021609                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 21173.364357                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 21173.364357                       # average WriteReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  67659457149                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse            7.999922                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            3515206                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           391990                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.967591                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           171162                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     7.999922                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999990                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999990                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         28513638                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        28513638                       # Number of data accesses
system.cpu1.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.l2.pwrStateResidencyTicks::UNDEFINED  67659457149                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.data                 458                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1291                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              384620                       # number of demand (read+write) hits
system.l2.demand_hits::total                   386369                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.data                458                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1291                       # number of overall hits
system.l2.overall_hits::.cpu1.data             384620                       # number of overall hits
system.l2.overall_hits::total                  386369                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               449                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            347458                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2517                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data              7370                       # number of demand (read+write) misses
system.l2.demand_misses::total                 357794                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              449                       # number of overall misses
system.l2.overall_misses::.cpu0.data           347458                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2517                       # number of overall misses
system.l2.overall_misses::.cpu1.data             7370                       # number of overall misses
system.l2.overall_misses::total                357794                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     36987642                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  30257803908                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    210273516                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data    627659046                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      31132724112                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     36987642                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  30257803908                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    210273516                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data    627659046                       # number of overall miss cycles
system.l2.overall_miss_latency::total     31132724112                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst             449                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          347916                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            3808                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          391990                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               744163                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst            449                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         347916                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           3808                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         391990                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              744163                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.998684                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.660977                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.018802                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.480801                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.998684                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.660977                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.018802                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.480801                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82377.821826                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 87083.342182                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 83541.325387                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 85164.049661                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87012.985439                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82377.821826                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 87083.342182                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 83541.325387                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 85164.049661                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87012.985439                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1600                       # number of writebacks
system.l2.writebacks::total                      1600                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst          449                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       347458                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2517                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data         7370                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            357794                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          449                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       347458                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2517                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data         7370                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           357794                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     33922389                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  27886050712                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    193094656                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data    577343149                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  28690410906                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     33922389                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  27886050712                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    193094656                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data    577343149                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  28690410906                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.998684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.660977                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.018802                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.480801                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.998684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.660977                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.018802                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.480801                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75550.977728                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 80257.328114                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76716.192292                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 78336.926594                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80186.953683                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75550.977728                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 80257.328114                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76716.192292                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 78336.926594                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80186.953683                       # average overall mshr miss latency
system.l2.replacements                          96630                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       228480                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           228480                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       228480                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       228480                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3314                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3314                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3314                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3314                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data              138                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            24617                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 24755                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data            118                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           4017                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4135                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data     10305684                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    343590399                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     353896083                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data          256                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        28634                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             28890                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.460938                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.140288                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.143129                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 87336.305085                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 85534.079910                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85585.509794                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data          118                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         4017                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4135                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data      9499614                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    316162377                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    325661991                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.460938                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.140288                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.143129                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 80505.203390                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 78706.093353                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78757.434341                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu1.inst          1291                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1291                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          449                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2517                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2966                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     36987642                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    210273516                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    247261158                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst          449                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         3808                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4257                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.660977                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.696735                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82377.821826                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 83541.325387                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83365.191504                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          449                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2517                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2966                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     33922389                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    193094656                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    227017045                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.660977                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.696735                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75550.977728                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76716.192292                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76539.799393                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data          320                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       360003                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            360323                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       347340                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         3353                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          350693                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  30247498224                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    284068647                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  30531566871                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       347660                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       363356                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        711016                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.999080                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.009228                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.493228                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 87083.256245                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 84720.741724                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87060.668080                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       347340                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         3353                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       350693                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  27876551098                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    261180772                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  28137731870                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.999080                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.009228                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.493228                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 80257.243905                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 77894.653146                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80234.655012                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  67659457149                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 167054.709956                       # Cycle average of tags in use
system.l2.tags.total_refs                     1487364                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    357797                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.157005                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     76000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.000319                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      335.060990                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data    158084.664188                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst     2196.807276                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data     6438.177182                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001278                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.603045                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.008380                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.024560                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.637263                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        261167                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          486                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4573                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        41826                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       214202                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.996273                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  24155669                       # Number of tag accesses
system.l2.tags.data_accesses                 24155669                       # Number of data accesses
system.l2.tags.repl_invalid                         0                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                      0                       # Number of global replacements
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  67659457149                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         28736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      22237312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        161088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data        471680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           22898816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        28736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       161088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        189824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       102400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          102400                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst            449                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         347458                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2517                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data           7370                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              357794                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1600                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1600                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst           424715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        328665244                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          2380865                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data          6971383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             338442207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst       424715                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      2380865                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2805580                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1513462                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              1513462                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1513462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst          424715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       328665244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         2380865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data         6971383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            339955669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1600.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples       449.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    347458.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2517.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples      7370.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000031652                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.017272001726                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           86                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           86                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              734561                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1462                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      357794                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1600                       # Number of write requests accepted
system.mem_ctrls.readBursts                    357794                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1600                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::16            11175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::17            11175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::18            11163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::19            11170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::20            11162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::21            11171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::22            11169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::23            11184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::24            11189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::25            11184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::26            11185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::27            11189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::28            11192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::29            11194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::30            11197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::31            11178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                52                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                46                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                49                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                46                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                52                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                50                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                53                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                40                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               53                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               47                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               57                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               58                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               55                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               43                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::16               44                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::17               49                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::18               36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::19               51                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::20               39                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::21               41                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::22               47                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::23               51                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::24               49                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::25               48                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::26               47                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::27               50                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::28               53                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::29               48                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::30               47                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::31               51                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.24                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8128528859                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1192169608                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14387061507                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     22718.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40210.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                357794                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1600                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  354092                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3702                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       359342                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71       359342    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       359342                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           86                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    4156.290698                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1620.215681                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  23463.992948                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095           84     97.67%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            1      1.16%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::217088-221183            1      1.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            86                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           86                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             18                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               86    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            86                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               22898816                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   99072                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                22898816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               102400                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       338.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         1.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    338.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.77                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   67659375231                       # Total gap between requests
system.mem_ctrls.avgGap                     188259.61                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        28736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     22237312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       161088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data       471680                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        99072                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 424715.201848537370                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 328665244.106657266617                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 2380864.505685453303                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 6971383.157291136682                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1464274.237108097645                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          449                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       347458                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2517                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data         7370                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1600                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     15864949                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  13998322431                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     91861526                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data    281012601                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1654178181392                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35333.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     40287.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36496.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     38129.25                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 1033861363.37                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         280107592.127987                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         494497633.795286                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        490642152.604755                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       1771651.056000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5873184726.023398                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     4085896711.310456                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     19263326482.041763                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       30489426948.960567                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        450.630677                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  56381618485                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3041500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   8236338664                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         280241698.463987                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         494734383.057686                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        490751868.700755                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1880167.632000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5873184726.023398                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     4087065635.553653                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     19262519508.960323                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       30490377988.392464                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        450.644733                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  56378326604                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3041500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8239630545                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  67659457149                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            715273                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       230080                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3314                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          606440                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            28890                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           28890                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4257                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       711016                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          916                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1043740                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        10912                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1175962                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2231530                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        29888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     22300544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       454656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     39676160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               62461248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           96630                       # Total snoops (count)
system.tol2bus.snoopTraffic                    102400                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           840793                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000309                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.017582                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 840533     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    260      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             840793                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          649668015                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         391598010                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           3804192                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         347793180                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            448551                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
