Classic Timing Analyzer report for shiboqi
Thu Jul 04 16:26:30 2013
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'ads828:m1|pll:a1|altpll:altpll_component|_clk0'
  7. Clock Setup: 'clk'
  8. Clock Setup: 'altera_internal_jtag~TCKUTAP'
  9. Clock Hold: 'ads828:m1|pll:a1|altpll:altpll_component|_clk0'
 10. Clock Hold: 'clk'
 11. tsu
 12. tco
 13. tpd
 14. th
 15. Minimum Pulse Width Requirement (High)
 16. Minimum Pulse Width Requirement (Low)
 17. Ignored Timing Assignments
 18. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------+------------+----------------------------------+----------------------------------+----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+
; Type                                                          ; Slack      ; Required Time                    ; Actual Time                      ; From                                                                                                           ; To                                                                                                                                                          ; From Clock                                     ; To Clock                                       ; Failed Paths ;
+---------------------------------------------------------------+------------+----------------------------------+----------------------------------+----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+
; Worst-case tsu                                                ; N/A        ; None                             ; 5.564 ns                         ; sw[4]                                                                                                          ; anjian:m3|key[3]                                                                                                                                            ; --                                             ; clk                                            ; 0            ;
; Worst-case tco                                                ; N/A        ; None                             ; 10.281 ns                        ; control:m4|rgb[1]                                                                                              ; blue[1]                                                                                                                                                     ; clk                                            ; --                                             ; 0            ;
; Worst-case tpd                                                ; N/A        ; None                             ; 3.026 ns                         ; altera_internal_jtag~TDO                                                                                       ; altera_reserved_tdo                                                                                                                                         ; --                                             ; --                                             ; 0            ;
; Worst-case th                                                 ; N/A        ; None                             ; 4.380 ns                         ; sw[5]                                                                                                          ; control:m4|shuyi_2[0]                                                                                                                                       ; --                                             ; clk                                            ; 0            ;
; Worst-case Minimum Pulse Width Requirement (Low)              ; -0.567 ns  ; 3.067 ns                         ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0                                                                 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a0~portb_we_reg      ; --                                             ; --                                             ; 80           ;
; Worst-case Minimum Pulse Width Requirement (High)             ; -0.567 ns  ; 3.067 ns                         ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0                                                                 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a0~portb_we_reg      ; --                                             ; --                                             ; 80           ;
; Clock Setup: 'clk'                                            ; -75.830 ns ; 50.00 MHz ( period = 20.000 ns ) ; 10.44 MHz ( period = 95.830 ns ) ; fuzhi:m6|datamax[0]                                                                                            ; fuzhi:m6|fuzhi_r[1]                                                                                                                                         ; clk                                            ; clk                                            ; 2501         ;
; Clock Setup: 'ads828:m1|pll:a1|altpll:altpll_component|_clk0' ; -1.769 ns  ; 200.00 MHz ( period = 5.000 ns ) ; 147.73 MHz ( period = 6.769 ns ) ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9] ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_datain_reg1 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 1608         ;
; Clock Setup: 'altera_internal_jtag~TCKUTAP'                   ; N/A        ; None                             ; 55.87 MHz ( period = 17.900 ns ) ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                            ; sld_hub:auto_hub|tdo                                                                                                                                        ; altera_internal_jtag~TCKUTAP                   ; altera_internal_jtag~TCKUTAP                   ; 0            ;
; Clock Hold: 'clk'                                             ; -2.912 ns  ; 50.00 MHz ( period = 20.000 ns ) ; N/A                              ; pinlv:m5|div                                                                                                   ; pinlv:m5|n[9]                                                                                                                                               ; clk                                            ; clk                                            ; 24           ;
; Clock Hold: 'ads828:m1|pll:a1|altpll:altpll_component|_clk0'  ; 0.394 ns   ; 200.00 MHz ( period = 5.000 ns ) ; N/A                              ; control:m4|wren                                                                                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[4]                                              ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0            ;
; Other violations (see messages)                               ;            ;                                  ;                                  ;                                                                                                                ;                                                                                                                                                             ;                                                ;                                                ; 1            ;
; Total number of failed paths                                  ;            ;                                  ;                                  ;                                                                                                                ;                                                                                                                                                             ;                                                ;                                                ; 4294         ;
+---------------------------------------------------------------+------------+----------------------------------+----------------------------------+----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Option                                                                                               ; Setting            ; From            ; To                        ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Device Name                                                                                          ; EP2C35F484C8       ;                 ;                           ;             ;
; Timing Models                                                                                        ; Final              ;                 ;                           ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;                 ;                           ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;                 ;                           ;             ;
; Cut off read during write signal paths                                                               ; On                 ;                 ;                           ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;                 ;                           ;             ;
; Ignore Clock Settings                                                                                ; Off                ;                 ;                           ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;                 ;                           ;             ;
; Enable Clock Latency                                                                                 ; Off                ;                 ;                           ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;                 ;                           ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;                 ;                           ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;                 ;                           ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;                 ;                           ;             ;
; Number of destination nodes to report                                                                ; 10                 ;                 ;                           ;             ;
; Number of paths to report                                                                            ; 200                ;                 ;                           ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;                 ;                           ;             ;
; Use Fast Timing Models                                                                               ; Off                ;                 ;                           ;             ;
; Report IO Paths Separately                                                                           ; Off                ;                 ;                           ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;                 ;                           ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;                 ;                           ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;                 ;                           ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;                 ;                           ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;                 ;                           ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;                 ;                           ;             ;
; Cut Timing Path                                                                                      ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe14|dffe15a ; dcfifo_79m1 ;
; Cut Timing Path                                                                                      ; On                 ; rdptr_g         ; ws_dgrp|dffpipe17|dffe18a ; dcfifo_79m1 ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                                 ;
+------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                                ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ;                    ; PLL output ; 200.0 MHz        ; 0.000 ns      ; 0.000 ns     ; clk      ; 4                     ; 1                   ; -2.804 ns ;              ;
; ads828:m1|pll:a1|altpll:altpll_component|_clk2 ;                    ; PLL output ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; clk      ; 1                     ; 1                   ; -2.804 ns ;              ;
; clk                                            ;                    ; User Pin   ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; altera_internal_jtag~TCKUTAP                   ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ads828:m1|pll:a1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                              ; To                                                                                                                                                            ; From Clock                                     ; To Clock                                       ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; -1.769 ns                               ; 147.73 MHz ( period = 6.769 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_datain_reg1   ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.749 ns                  ; 6.518 ns                ;
; -1.769 ns                               ; 147.73 MHz ( period = 6.769 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg10 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.769 ns                  ; 6.538 ns                ;
; -1.769 ns                               ; 147.73 MHz ( period = 6.769 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg9  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.769 ns                  ; 6.538 ns                ;
; -1.769 ns                               ; 147.73 MHz ( period = 6.769 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg8  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.769 ns                  ; 6.538 ns                ;
; -1.769 ns                               ; 147.73 MHz ( period = 6.769 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg7  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.769 ns                  ; 6.538 ns                ;
; -1.769 ns                               ; 147.73 MHz ( period = 6.769 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg6  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.769 ns                  ; 6.538 ns                ;
; -1.769 ns                               ; 147.73 MHz ( period = 6.769 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg5  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.769 ns                  ; 6.538 ns                ;
; -1.769 ns                               ; 147.73 MHz ( period = 6.769 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg4  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.769 ns                  ; 6.538 ns                ;
; -1.769 ns                               ; 147.73 MHz ( period = 6.769 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg3  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.769 ns                  ; 6.538 ns                ;
; -1.769 ns                               ; 147.73 MHz ( period = 6.769 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg2  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.769 ns                  ; 6.538 ns                ;
; -1.769 ns                               ; 147.73 MHz ( period = 6.769 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg1  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.769 ns                  ; 6.538 ns                ;
; -1.769 ns                               ; 147.73 MHz ( period = 6.769 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg0  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.769 ns                  ; 6.538 ns                ;
; -1.769 ns                               ; 147.73 MHz ( period = 6.769 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_datain_reg0   ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.749 ns                  ; 6.518 ns                ;
; -1.769 ns                               ; 147.73 MHz ( period = 6.769 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_we_reg        ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.769 ns                  ; 6.538 ns                ;
; -1.758 ns                               ; 147.97 MHz ( period = 6.758 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_datain_reg1   ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.756 ns                  ; 6.514 ns                ;
; -1.758 ns                               ; 147.97 MHz ( period = 6.758 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_address_reg10 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.776 ns                  ; 6.534 ns                ;
; -1.758 ns                               ; 147.97 MHz ( period = 6.758 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_address_reg9  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.776 ns                  ; 6.534 ns                ;
; -1.758 ns                               ; 147.97 MHz ( period = 6.758 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_address_reg8  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.776 ns                  ; 6.534 ns                ;
; -1.758 ns                               ; 147.97 MHz ( period = 6.758 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_address_reg7  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.776 ns                  ; 6.534 ns                ;
; -1.758 ns                               ; 147.97 MHz ( period = 6.758 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_address_reg6  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.776 ns                  ; 6.534 ns                ;
; -1.758 ns                               ; 147.97 MHz ( period = 6.758 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_address_reg5  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.776 ns                  ; 6.534 ns                ;
; -1.758 ns                               ; 147.97 MHz ( period = 6.758 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_address_reg4  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.776 ns                  ; 6.534 ns                ;
; -1.758 ns                               ; 147.97 MHz ( period = 6.758 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_address_reg3  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.776 ns                  ; 6.534 ns                ;
; -1.758 ns                               ; 147.97 MHz ( period = 6.758 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_address_reg2  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.776 ns                  ; 6.534 ns                ;
; -1.758 ns                               ; 147.97 MHz ( period = 6.758 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_address_reg1  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.776 ns                  ; 6.534 ns                ;
; -1.758 ns                               ; 147.97 MHz ( period = 6.758 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_address_reg0  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.776 ns                  ; 6.534 ns                ;
; -1.758 ns                               ; 147.97 MHz ( period = 6.758 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_datain_reg0   ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.756 ns                  ; 6.514 ns                ;
; -1.758 ns                               ; 147.97 MHz ( period = 6.758 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_we_reg        ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.776 ns                  ; 6.534 ns                ;
; -1.743 ns                               ; 148.30 MHz ( period = 6.743 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_datain_reg1   ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.759 ns                  ; 6.502 ns                ;
; -1.743 ns                               ; 148.30 MHz ( period = 6.743 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_address_reg10 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.779 ns                  ; 6.522 ns                ;
; -1.743 ns                               ; 148.30 MHz ( period = 6.743 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_address_reg9  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.779 ns                  ; 6.522 ns                ;
; -1.743 ns                               ; 148.30 MHz ( period = 6.743 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_address_reg8  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.779 ns                  ; 6.522 ns                ;
; -1.743 ns                               ; 148.30 MHz ( period = 6.743 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_address_reg7  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.779 ns                  ; 6.522 ns                ;
; -1.743 ns                               ; 148.30 MHz ( period = 6.743 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_address_reg6  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.779 ns                  ; 6.522 ns                ;
; -1.743 ns                               ; 148.30 MHz ( period = 6.743 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_address_reg5  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.779 ns                  ; 6.522 ns                ;
; -1.743 ns                               ; 148.30 MHz ( period = 6.743 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_address_reg4  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.779 ns                  ; 6.522 ns                ;
; -1.743 ns                               ; 148.30 MHz ( period = 6.743 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_address_reg3  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.779 ns                  ; 6.522 ns                ;
; -1.743 ns                               ; 148.30 MHz ( period = 6.743 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_address_reg2  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.779 ns                  ; 6.522 ns                ;
; -1.743 ns                               ; 148.30 MHz ( period = 6.743 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_address_reg1  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.779 ns                  ; 6.522 ns                ;
; -1.743 ns                               ; 148.30 MHz ( period = 6.743 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_address_reg0  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.779 ns                  ; 6.522 ns                ;
; -1.743 ns                               ; 148.30 MHz ( period = 6.743 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_datain_reg0   ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.759 ns                  ; 6.502 ns                ;
; -1.743 ns                               ; 148.30 MHz ( period = 6.743 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_we_reg        ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.779 ns                  ; 6.522 ns                ;
; -1.732 ns                               ; 148.54 MHz ( period = 6.732 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[11]                                               ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.736 ns                  ; 6.468 ns                ;
; -1.731 ns                               ; 148.57 MHz ( period = 6.731 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[10]                                               ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.736 ns                  ; 6.467 ns                ;
; -1.729 ns                               ; 148.61 MHz ( period = 6.729 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                                                ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.736 ns                  ; 6.465 ns                ;
; -1.722 ns                               ; 148.77 MHz ( period = 6.722 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                                                ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.736 ns                  ; 6.458 ns                ;
; -1.711 ns                               ; 149.01 MHz ( period = 6.711 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_datain_reg1   ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.769 ns                  ; 6.480 ns                ;
; -1.711 ns                               ; 149.01 MHz ( period = 6.711 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_address_reg10 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.789 ns                  ; 6.500 ns                ;
; -1.711 ns                               ; 149.01 MHz ( period = 6.711 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_address_reg9  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.789 ns                  ; 6.500 ns                ;
; -1.711 ns                               ; 149.01 MHz ( period = 6.711 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_address_reg8  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.789 ns                  ; 6.500 ns                ;
; -1.711 ns                               ; 149.01 MHz ( period = 6.711 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_address_reg7  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.789 ns                  ; 6.500 ns                ;
; -1.711 ns                               ; 149.01 MHz ( period = 6.711 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_address_reg6  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.789 ns                  ; 6.500 ns                ;
; -1.711 ns                               ; 149.01 MHz ( period = 6.711 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_address_reg5  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.789 ns                  ; 6.500 ns                ;
; -1.711 ns                               ; 149.01 MHz ( period = 6.711 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_address_reg4  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.789 ns                  ; 6.500 ns                ;
; -1.711 ns                               ; 149.01 MHz ( period = 6.711 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_address_reg3  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.789 ns                  ; 6.500 ns                ;
; -1.711 ns                               ; 149.01 MHz ( period = 6.711 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_address_reg2  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.789 ns                  ; 6.500 ns                ;
; -1.711 ns                               ; 149.01 MHz ( period = 6.711 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_address_reg1  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.789 ns                  ; 6.500 ns                ;
; -1.711 ns                               ; 149.01 MHz ( period = 6.711 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_address_reg0  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.789 ns                  ; 6.500 ns                ;
; -1.711 ns                               ; 149.01 MHz ( period = 6.711 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_datain_reg0   ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.769 ns                  ; 6.480 ns                ;
; -1.711 ns                               ; 149.01 MHz ( period = 6.711 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_we_reg        ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.789 ns                  ; 6.500 ns                ;
; -1.504 ns                               ; 153.75 MHz ( period = 6.504 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9] ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_datain_reg1   ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.747 ns                  ; 6.251 ns                ;
; -1.504 ns                               ; 153.75 MHz ( period = 6.504 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9] ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg10 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.767 ns                  ; 6.271 ns                ;
; -1.504 ns                               ; 153.75 MHz ( period = 6.504 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9] ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg9  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.767 ns                  ; 6.271 ns                ;
; -1.504 ns                               ; 153.75 MHz ( period = 6.504 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9] ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg8  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.767 ns                  ; 6.271 ns                ;
; -1.504 ns                               ; 153.75 MHz ( period = 6.504 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9] ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg7  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.767 ns                  ; 6.271 ns                ;
; -1.504 ns                               ; 153.75 MHz ( period = 6.504 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9] ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg6  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.767 ns                  ; 6.271 ns                ;
; -1.504 ns                               ; 153.75 MHz ( period = 6.504 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9] ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg5  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.767 ns                  ; 6.271 ns                ;
; -1.504 ns                               ; 153.75 MHz ( period = 6.504 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9] ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg4  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.767 ns                  ; 6.271 ns                ;
; -1.504 ns                               ; 153.75 MHz ( period = 6.504 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9] ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg3  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.767 ns                  ; 6.271 ns                ;
; -1.504 ns                               ; 153.75 MHz ( period = 6.504 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9] ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg2  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.767 ns                  ; 6.271 ns                ;
; -1.504 ns                               ; 153.75 MHz ( period = 6.504 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9] ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg1  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.767 ns                  ; 6.271 ns                ;
; -1.504 ns                               ; 153.75 MHz ( period = 6.504 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9] ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg0  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.767 ns                  ; 6.271 ns                ;
; -1.504 ns                               ; 153.75 MHz ( period = 6.504 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9] ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_datain_reg0   ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.747 ns                  ; 6.251 ns                ;
; -1.504 ns                               ; 153.75 MHz ( period = 6.504 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9] ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_we_reg        ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.767 ns                  ; 6.271 ns                ;
; -1.493 ns                               ; 154.01 MHz ( period = 6.493 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9] ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_datain_reg1   ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.754 ns                  ; 6.247 ns                ;
; -1.493 ns                               ; 154.01 MHz ( period = 6.493 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9] ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_address_reg10 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.774 ns                  ; 6.267 ns                ;
; -1.493 ns                               ; 154.01 MHz ( period = 6.493 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9] ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_address_reg9  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.774 ns                  ; 6.267 ns                ;
; -1.493 ns                               ; 154.01 MHz ( period = 6.493 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9] ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_address_reg8  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.774 ns                  ; 6.267 ns                ;
; -1.493 ns                               ; 154.01 MHz ( period = 6.493 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9] ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_address_reg7  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.774 ns                  ; 6.267 ns                ;
; -1.493 ns                               ; 154.01 MHz ( period = 6.493 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9] ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_address_reg6  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.774 ns                  ; 6.267 ns                ;
; -1.493 ns                               ; 154.01 MHz ( period = 6.493 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9] ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_address_reg5  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.774 ns                  ; 6.267 ns                ;
; -1.493 ns                               ; 154.01 MHz ( period = 6.493 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9] ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_address_reg4  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.774 ns                  ; 6.267 ns                ;
; -1.493 ns                               ; 154.01 MHz ( period = 6.493 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9] ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_address_reg3  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.774 ns                  ; 6.267 ns                ;
; -1.493 ns                               ; 154.01 MHz ( period = 6.493 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9] ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_address_reg2  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.774 ns                  ; 6.267 ns                ;
; -1.493 ns                               ; 154.01 MHz ( period = 6.493 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9] ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_address_reg1  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.774 ns                  ; 6.267 ns                ;
; -1.493 ns                               ; 154.01 MHz ( period = 6.493 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9] ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_address_reg0  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.774 ns                  ; 6.267 ns                ;
; -1.493 ns                               ; 154.01 MHz ( period = 6.493 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9] ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_datain_reg0   ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.754 ns                  ; 6.247 ns                ;
; -1.493 ns                               ; 154.01 MHz ( period = 6.493 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9] ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_we_reg        ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.774 ns                  ; 6.267 ns                ;
; -1.478 ns                               ; 154.37 MHz ( period = 6.478 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9] ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_datain_reg1   ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.757 ns                  ; 6.235 ns                ;
; -1.478 ns                               ; 154.37 MHz ( period = 6.478 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9] ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_address_reg10 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.777 ns                  ; 6.255 ns                ;
; -1.478 ns                               ; 154.37 MHz ( period = 6.478 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9] ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_address_reg9  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.777 ns                  ; 6.255 ns                ;
; -1.478 ns                               ; 154.37 MHz ( period = 6.478 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9] ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_address_reg8  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.777 ns                  ; 6.255 ns                ;
; -1.478 ns                               ; 154.37 MHz ( period = 6.478 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9] ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_address_reg7  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.777 ns                  ; 6.255 ns                ;
; -1.478 ns                               ; 154.37 MHz ( period = 6.478 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9] ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_address_reg6  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.777 ns                  ; 6.255 ns                ;
; -1.478 ns                               ; 154.37 MHz ( period = 6.478 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9] ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_address_reg5  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.777 ns                  ; 6.255 ns                ;
; -1.478 ns                               ; 154.37 MHz ( period = 6.478 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9] ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_address_reg4  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.777 ns                  ; 6.255 ns                ;
; -1.478 ns                               ; 154.37 MHz ( period = 6.478 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9] ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_address_reg3  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.777 ns                  ; 6.255 ns                ;
; -1.478 ns                               ; 154.37 MHz ( period = 6.478 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9] ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_address_reg2  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.777 ns                  ; 6.255 ns                ;
; -1.478 ns                               ; 154.37 MHz ( period = 6.478 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9] ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_address_reg1  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.777 ns                  ; 6.255 ns                ;
; -1.478 ns                               ; 154.37 MHz ( period = 6.478 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9] ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_address_reg0  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.777 ns                  ; 6.255 ns                ;
; -1.478 ns                               ; 154.37 MHz ( period = 6.478 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9] ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_datain_reg0   ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.757 ns                  ; 6.235 ns                ;
; -1.478 ns                               ; 154.37 MHz ( period = 6.478 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9] ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_we_reg        ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.777 ns                  ; 6.255 ns                ;
; -1.467 ns                               ; 154.63 MHz ( period = 6.467 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9] ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[11]                                               ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.734 ns                  ; 6.201 ns                ;
; -1.466 ns                               ; 154.66 MHz ( period = 6.466 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9] ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[10]                                               ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.734 ns                  ; 6.200 ns                ;
; -1.464 ns                               ; 154.70 MHz ( period = 6.464 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9] ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                                                ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.734 ns                  ; 6.198 ns                ;
; -1.457 ns                               ; 154.87 MHz ( period = 6.457 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9] ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                                                ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.734 ns                  ; 6.191 ns                ;
; -1.446 ns                               ; 155.13 MHz ( period = 6.446 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9] ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_datain_reg1   ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.767 ns                  ; 6.213 ns                ;
; -1.446 ns                               ; 155.13 MHz ( period = 6.446 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9] ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_address_reg10 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.787 ns                  ; 6.233 ns                ;
; -1.446 ns                               ; 155.13 MHz ( period = 6.446 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9] ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_address_reg9  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.787 ns                  ; 6.233 ns                ;
; -1.446 ns                               ; 155.13 MHz ( period = 6.446 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9] ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_address_reg8  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.787 ns                  ; 6.233 ns                ;
; -1.446 ns                               ; 155.13 MHz ( period = 6.446 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9] ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_address_reg7  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.787 ns                  ; 6.233 ns                ;
; -1.446 ns                               ; 155.13 MHz ( period = 6.446 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9] ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_address_reg6  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.787 ns                  ; 6.233 ns                ;
; -1.446 ns                               ; 155.13 MHz ( period = 6.446 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9] ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_address_reg5  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.787 ns                  ; 6.233 ns                ;
; -1.446 ns                               ; 155.13 MHz ( period = 6.446 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9] ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_address_reg4  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.787 ns                  ; 6.233 ns                ;
; -1.446 ns                               ; 155.13 MHz ( period = 6.446 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9] ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_address_reg3  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.787 ns                  ; 6.233 ns                ;
; -1.446 ns                               ; 155.13 MHz ( period = 6.446 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9] ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_address_reg2  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.787 ns                  ; 6.233 ns                ;
; -1.446 ns                               ; 155.13 MHz ( period = 6.446 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9] ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_address_reg1  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.787 ns                  ; 6.233 ns                ;
; -1.446 ns                               ; 155.13 MHz ( period = 6.446 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9] ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_address_reg0  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.787 ns                  ; 6.233 ns                ;
; -1.446 ns                               ; 155.13 MHz ( period = 6.446 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9] ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_datain_reg0   ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.767 ns                  ; 6.213 ns                ;
; -1.446 ns                               ; 155.13 MHz ( period = 6.446 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9] ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_we_reg        ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.787 ns                  ; 6.233 ns                ;
; -1.393 ns                               ; 156.42 MHz ( period = 6.393 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_datain_reg1   ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.749 ns                  ; 6.142 ns                ;
; -1.393 ns                               ; 156.42 MHz ( period = 6.393 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg10 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.769 ns                  ; 6.162 ns                ;
; -1.393 ns                               ; 156.42 MHz ( period = 6.393 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg9  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.769 ns                  ; 6.162 ns                ;
; -1.393 ns                               ; 156.42 MHz ( period = 6.393 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg8  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.769 ns                  ; 6.162 ns                ;
; -1.393 ns                               ; 156.42 MHz ( period = 6.393 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg7  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.769 ns                  ; 6.162 ns                ;
; -1.393 ns                               ; 156.42 MHz ( period = 6.393 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg6  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.769 ns                  ; 6.162 ns                ;
; -1.393 ns                               ; 156.42 MHz ( period = 6.393 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg5  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.769 ns                  ; 6.162 ns                ;
; -1.393 ns                               ; 156.42 MHz ( period = 6.393 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg4  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.769 ns                  ; 6.162 ns                ;
; -1.393 ns                               ; 156.42 MHz ( period = 6.393 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg3  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.769 ns                  ; 6.162 ns                ;
; -1.393 ns                               ; 156.42 MHz ( period = 6.393 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg2  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.769 ns                  ; 6.162 ns                ;
; -1.393 ns                               ; 156.42 MHz ( period = 6.393 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg1  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.769 ns                  ; 6.162 ns                ;
; -1.393 ns                               ; 156.42 MHz ( period = 6.393 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg0  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.769 ns                  ; 6.162 ns                ;
; -1.393 ns                               ; 156.42 MHz ( period = 6.393 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_datain_reg0   ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.749 ns                  ; 6.142 ns                ;
; -1.393 ns                               ; 156.42 MHz ( period = 6.393 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_we_reg        ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.769 ns                  ; 6.162 ns                ;
; -1.382 ns                               ; 156.69 MHz ( period = 6.382 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_datain_reg1   ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.756 ns                  ; 6.138 ns                ;
; -1.382 ns                               ; 156.69 MHz ( period = 6.382 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_address_reg10 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.776 ns                  ; 6.158 ns                ;
; -1.382 ns                               ; 156.69 MHz ( period = 6.382 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_address_reg9  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.776 ns                  ; 6.158 ns                ;
; -1.382 ns                               ; 156.69 MHz ( period = 6.382 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_address_reg8  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.776 ns                  ; 6.158 ns                ;
; -1.382 ns                               ; 156.69 MHz ( period = 6.382 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_address_reg7  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.776 ns                  ; 6.158 ns                ;
; -1.382 ns                               ; 156.69 MHz ( period = 6.382 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_address_reg6  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.776 ns                  ; 6.158 ns                ;
; -1.382 ns                               ; 156.69 MHz ( period = 6.382 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_address_reg5  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.776 ns                  ; 6.158 ns                ;
; -1.382 ns                               ; 156.69 MHz ( period = 6.382 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_address_reg4  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.776 ns                  ; 6.158 ns                ;
; -1.382 ns                               ; 156.69 MHz ( period = 6.382 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_address_reg3  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.776 ns                  ; 6.158 ns                ;
; -1.382 ns                               ; 156.69 MHz ( period = 6.382 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_address_reg2  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.776 ns                  ; 6.158 ns                ;
; -1.382 ns                               ; 156.69 MHz ( period = 6.382 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_address_reg1  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.776 ns                  ; 6.158 ns                ;
; -1.382 ns                               ; 156.69 MHz ( period = 6.382 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_address_reg0  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.776 ns                  ; 6.158 ns                ;
; -1.382 ns                               ; 156.69 MHz ( period = 6.382 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_datain_reg0   ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.756 ns                  ; 6.138 ns                ;
; -1.382 ns                               ; 156.69 MHz ( period = 6.382 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_we_reg        ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.776 ns                  ; 6.158 ns                ;
; -1.367 ns                               ; 157.06 MHz ( period = 6.367 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_datain_reg1   ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.759 ns                  ; 6.126 ns                ;
; -1.367 ns                               ; 157.06 MHz ( period = 6.367 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_address_reg10 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.779 ns                  ; 6.146 ns                ;
; -1.367 ns                               ; 157.06 MHz ( period = 6.367 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_address_reg9  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.779 ns                  ; 6.146 ns                ;
; -1.367 ns                               ; 157.06 MHz ( period = 6.367 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_address_reg8  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.779 ns                  ; 6.146 ns                ;
; -1.367 ns                               ; 157.06 MHz ( period = 6.367 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_address_reg7  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.779 ns                  ; 6.146 ns                ;
; -1.367 ns                               ; 157.06 MHz ( period = 6.367 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_address_reg6  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.779 ns                  ; 6.146 ns                ;
; -1.367 ns                               ; 157.06 MHz ( period = 6.367 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_address_reg5  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.779 ns                  ; 6.146 ns                ;
; -1.367 ns                               ; 157.06 MHz ( period = 6.367 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_address_reg4  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.779 ns                  ; 6.146 ns                ;
; -1.367 ns                               ; 157.06 MHz ( period = 6.367 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_address_reg3  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.779 ns                  ; 6.146 ns                ;
; -1.367 ns                               ; 157.06 MHz ( period = 6.367 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_address_reg2  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.779 ns                  ; 6.146 ns                ;
; -1.367 ns                               ; 157.06 MHz ( period = 6.367 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_address_reg1  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.779 ns                  ; 6.146 ns                ;
; -1.367 ns                               ; 157.06 MHz ( period = 6.367 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_address_reg0  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.779 ns                  ; 6.146 ns                ;
; -1.367 ns                               ; 157.06 MHz ( period = 6.367 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_datain_reg0   ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.759 ns                  ; 6.126 ns                ;
; -1.367 ns                               ; 157.06 MHz ( period = 6.367 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_we_reg        ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.779 ns                  ; 6.146 ns                ;
; -1.356 ns                               ; 157.33 MHz ( period = 6.356 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[11]                                               ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.736 ns                  ; 6.092 ns                ;
; -1.355 ns                               ; 157.36 MHz ( period = 6.355 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[10]                                               ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.736 ns                  ; 6.091 ns                ;
; -1.353 ns                               ; 157.41 MHz ( period = 6.353 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                                                ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.736 ns                  ; 6.089 ns                ;
; -1.346 ns                               ; 157.58 MHz ( period = 6.346 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                                                ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.736 ns                  ; 6.082 ns                ;
; -1.335 ns                               ; 157.85 MHz ( period = 6.335 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_datain_reg1   ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.769 ns                  ; 6.104 ns                ;
; -1.335 ns                               ; 157.85 MHz ( period = 6.335 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_address_reg10 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.789 ns                  ; 6.124 ns                ;
; -1.335 ns                               ; 157.85 MHz ( period = 6.335 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_address_reg9  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.789 ns                  ; 6.124 ns                ;
; -1.335 ns                               ; 157.85 MHz ( period = 6.335 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_address_reg8  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.789 ns                  ; 6.124 ns                ;
; -1.335 ns                               ; 157.85 MHz ( period = 6.335 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_address_reg7  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.789 ns                  ; 6.124 ns                ;
; -1.335 ns                               ; 157.85 MHz ( period = 6.335 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_address_reg6  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.789 ns                  ; 6.124 ns                ;
; -1.335 ns                               ; 157.85 MHz ( period = 6.335 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_address_reg5  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.789 ns                  ; 6.124 ns                ;
; -1.335 ns                               ; 157.85 MHz ( period = 6.335 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_address_reg4  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.789 ns                  ; 6.124 ns                ;
; -1.335 ns                               ; 157.85 MHz ( period = 6.335 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_address_reg3  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.789 ns                  ; 6.124 ns                ;
; -1.335 ns                               ; 157.85 MHz ( period = 6.335 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_address_reg2  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.789 ns                  ; 6.124 ns                ;
; -1.335 ns                               ; 157.85 MHz ( period = 6.335 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_address_reg1  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.789 ns                  ; 6.124 ns                ;
; -1.335 ns                               ; 157.85 MHz ( period = 6.335 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_address_reg0  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.789 ns                  ; 6.124 ns                ;
; -1.335 ns                               ; 157.85 MHz ( period = 6.335 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_datain_reg0   ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.769 ns                  ; 6.104 ns                ;
; -1.335 ns                               ; 157.85 MHz ( period = 6.335 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_we_reg        ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.789 ns                  ; 6.124 ns                ;
; -1.309 ns                               ; 158.50 MHz ( period = 6.309 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a0~portb_datain_reg1   ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.776 ns                  ; 6.085 ns                ;
; -1.309 ns                               ; 158.50 MHz ( period = 6.309 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a0~portb_address_reg10 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.796 ns                  ; 6.105 ns                ;
; -1.309 ns                               ; 158.50 MHz ( period = 6.309 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a0~portb_address_reg9  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.796 ns                  ; 6.105 ns                ;
; -1.309 ns                               ; 158.50 MHz ( period = 6.309 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a0~portb_address_reg8  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.796 ns                  ; 6.105 ns                ;
; -1.309 ns                               ; 158.50 MHz ( period = 6.309 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a0~portb_address_reg7  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.796 ns                  ; 6.105 ns                ;
; -1.309 ns                               ; 158.50 MHz ( period = 6.309 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a0~portb_address_reg6  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.796 ns                  ; 6.105 ns                ;
; -1.309 ns                               ; 158.50 MHz ( period = 6.309 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a0~portb_address_reg5  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.796 ns                  ; 6.105 ns                ;
; -1.309 ns                               ; 158.50 MHz ( period = 6.309 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a0~portb_address_reg4  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.796 ns                  ; 6.105 ns                ;
; -1.309 ns                               ; 158.50 MHz ( period = 6.309 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a0~portb_address_reg3  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.796 ns                  ; 6.105 ns                ;
; -1.309 ns                               ; 158.50 MHz ( period = 6.309 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a0~portb_address_reg2  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.796 ns                  ; 6.105 ns                ;
; -1.309 ns                               ; 158.50 MHz ( period = 6.309 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a0~portb_address_reg1  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.796 ns                  ; 6.105 ns                ;
; -1.309 ns                               ; 158.50 MHz ( period = 6.309 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a0~portb_address_reg0  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.796 ns                  ; 6.105 ns                ;
; -1.309 ns                               ; 158.50 MHz ( period = 6.309 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a0~portb_datain_reg0   ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.776 ns                  ; 6.085 ns                ;
; -1.309 ns                               ; 158.50 MHz ( period = 6.309 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a0~portb_we_reg        ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.796 ns                  ; 6.105 ns                ;
; -1.232 ns                               ; 160.46 MHz ( period = 6.232 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[5]                                                ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.738 ns                  ; 5.970 ns                ;
; -1.192 ns                               ; 161.50 MHz ( period = 6.192 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[6]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_datain_reg1   ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.747 ns                  ; 5.939 ns                ;
; -1.192 ns                               ; 161.50 MHz ( period = 6.192 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[6]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg10 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.767 ns                  ; 5.959 ns                ;
; -1.192 ns                               ; 161.50 MHz ( period = 6.192 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[6]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg9  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.767 ns                  ; 5.959 ns                ;
; -1.192 ns                               ; 161.50 MHz ( period = 6.192 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[6]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg8  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.767 ns                  ; 5.959 ns                ;
; -1.192 ns                               ; 161.50 MHz ( period = 6.192 ns )                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[6]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg7  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 5.000 ns                    ; 4.767 ns                  ; 5.959 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                   ;                                                                                                                                                               ;                                                ;                                                ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+---------------------+----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                ; To                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------+----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; -75.830 ns                              ; 10.44 MHz ( period = 95.830 ns )                    ; fuzhi:m6|datamax[0] ; fuzhi:m6|fuzhi_r[1]  ; clk        ; clk      ; 20.000 ns                   ; 19.759 ns                 ; 95.589 ns               ;
; -75.775 ns                              ; 10.44 MHz ( period = 95.775 ns )                    ; fuzhi:m6|datamin[1] ; fuzhi:m6|fuzhi_r[1]  ; clk        ; clk      ; 20.000 ns                   ; 19.761 ns                 ; 95.536 ns               ;
; -75.733 ns                              ; 10.45 MHz ( period = 95.733 ns )                    ; fuzhi:m6|datamin[2] ; fuzhi:m6|fuzhi_r[1]  ; clk        ; clk      ; 20.000 ns                   ; 19.761 ns                 ; 95.494 ns               ;
; -75.585 ns                              ; 10.46 MHz ( period = 95.585 ns )                    ; fuzhi:m6|datamin[3] ; fuzhi:m6|fuzhi_r[1]  ; clk        ; clk      ; 20.000 ns                   ; 19.761 ns                 ; 95.346 ns               ;
; -75.548 ns                              ; 10.47 MHz ( period = 95.548 ns )                    ; fuzhi:m6|datamin[0] ; fuzhi:m6|fuzhi_r[1]  ; clk        ; clk      ; 20.000 ns                   ; 19.759 ns                 ; 95.307 ns               ;
; -75.524 ns                              ; 10.47 MHz ( period = 95.524 ns )                    ; fuzhi:m6|datamax[4] ; fuzhi:m6|fuzhi_r[1]  ; clk        ; clk      ; 20.000 ns                   ; 19.759 ns                 ; 95.283 ns               ;
; -75.518 ns                              ; 10.47 MHz ( period = 95.518 ns )                    ; fuzhi:m6|datamax[1] ; fuzhi:m6|fuzhi_r[1]  ; clk        ; clk      ; 20.000 ns                   ; 19.759 ns                 ; 95.277 ns               ;
; -75.403 ns                              ; 10.48 MHz ( period = 95.403 ns )                    ; fuzhi:m6|datamax[5] ; fuzhi:m6|fuzhi_r[1]  ; clk        ; clk      ; 20.000 ns                   ; 19.759 ns                 ; 95.162 ns               ;
; -75.374 ns                              ; 10.49 MHz ( period = 95.374 ns )                    ; fuzhi:m6|datamax[2] ; fuzhi:m6|fuzhi_r[1]  ; clk        ; clk      ; 20.000 ns                   ; 19.759 ns                 ; 95.133 ns               ;
; -75.338 ns                              ; 10.49 MHz ( period = 95.338 ns )                    ; fuzhi:m6|datamax[3] ; fuzhi:m6|fuzhi_r[1]  ; clk        ; clk      ; 20.000 ns                   ; 19.759 ns                 ; 95.097 ns               ;
; -75.253 ns                              ; 10.50 MHz ( period = 95.253 ns )                    ; fuzhi:m6|datamin[4] ; fuzhi:m6|fuzhi_r[1]  ; clk        ; clk      ; 20.000 ns                   ; 19.759 ns                 ; 95.012 ns               ;
; -75.194 ns                              ; 10.50 MHz ( period = 95.194 ns )                    ; fuzhi:m6|datamax[7] ; fuzhi:m6|fuzhi_r[1]  ; clk        ; clk      ; 20.000 ns                   ; 19.759 ns                 ; 94.953 ns               ;
; -75.119 ns                              ; 10.51 MHz ( period = 95.119 ns )                    ; fuzhi:m6|datamin[5] ; fuzhi:m6|fuzhi_r[1]  ; clk        ; clk      ; 20.000 ns                   ; 19.759 ns                 ; 94.878 ns               ;
; -75.024 ns                              ; 10.52 MHz ( period = 95.024 ns )                    ; fuzhi:m6|datamax[9] ; fuzhi:m6|fuzhi_r[1]  ; clk        ; clk      ; 20.000 ns                   ; 19.759 ns                 ; 94.783 ns               ;
; -74.979 ns                              ; 10.53 MHz ( period = 94.979 ns )                    ; fuzhi:m6|datamax[6] ; fuzhi:m6|fuzhi_r[1]  ; clk        ; clk      ; 20.000 ns                   ; 19.759 ns                 ; 94.738 ns               ;
; -74.977 ns                              ; 10.53 MHz ( period = 94.977 ns )                    ; fuzhi:m6|datamin[9] ; fuzhi:m6|fuzhi_r[1]  ; clk        ; clk      ; 20.000 ns                   ; 19.761 ns                 ; 94.738 ns               ;
; -74.927 ns                              ; 10.53 MHz ( period = 94.927 ns )                    ; fuzhi:m6|datamin[6] ; fuzhi:m6|fuzhi_r[1]  ; clk        ; clk      ; 20.000 ns                   ; 19.759 ns                 ; 94.686 ns               ;
; -74.850 ns                              ; 10.54 MHz ( period = 94.850 ns )                    ; fuzhi:m6|datamin[7] ; fuzhi:m6|fuzhi_r[1]  ; clk        ; clk      ; 20.000 ns                   ; 19.759 ns                 ; 94.609 ns               ;
; -74.809 ns                              ; 10.55 MHz ( period = 94.809 ns )                    ; fuzhi:m6|datamax[8] ; fuzhi:m6|fuzhi_r[1]  ; clk        ; clk      ; 20.000 ns                   ; 19.759 ns                 ; 94.568 ns               ;
; -74.757 ns                              ; 10.55 MHz ( period = 94.757 ns )                    ; fuzhi:m6|datamin[8] ; fuzhi:m6|fuzhi_r[1]  ; clk        ; clk      ; 20.000 ns                   ; 19.759 ns                 ; 94.516 ns               ;
; -73.272 ns                              ; 10.72 MHz ( period = 93.272 ns )                    ; fuzhi:m6|datamax[0] ; fuzhi:m6|fuzhi_r[2]  ; clk        ; clk      ; 20.000 ns                   ; 19.759 ns                 ; 93.031 ns               ;
; -73.217 ns                              ; 10.73 MHz ( period = 93.217 ns )                    ; fuzhi:m6|datamin[1] ; fuzhi:m6|fuzhi_r[2]  ; clk        ; clk      ; 20.000 ns                   ; 19.761 ns                 ; 92.978 ns               ;
; -73.175 ns                              ; 10.73 MHz ( period = 93.175 ns )                    ; fuzhi:m6|datamin[2] ; fuzhi:m6|fuzhi_r[2]  ; clk        ; clk      ; 20.000 ns                   ; 19.761 ns                 ; 92.936 ns               ;
; -73.027 ns                              ; 10.75 MHz ( period = 93.027 ns )                    ; fuzhi:m6|datamin[3] ; fuzhi:m6|fuzhi_r[2]  ; clk        ; clk      ; 20.000 ns                   ; 19.761 ns                 ; 92.788 ns               ;
; -72.990 ns                              ; 10.75 MHz ( period = 92.990 ns )                    ; fuzhi:m6|datamin[0] ; fuzhi:m6|fuzhi_r[2]  ; clk        ; clk      ; 20.000 ns                   ; 19.759 ns                 ; 92.749 ns               ;
; -72.966 ns                              ; 10.76 MHz ( period = 92.966 ns )                    ; fuzhi:m6|datamax[4] ; fuzhi:m6|fuzhi_r[2]  ; clk        ; clk      ; 20.000 ns                   ; 19.759 ns                 ; 92.725 ns               ;
; -72.960 ns                              ; 10.76 MHz ( period = 92.960 ns )                    ; fuzhi:m6|datamax[1] ; fuzhi:m6|fuzhi_r[2]  ; clk        ; clk      ; 20.000 ns                   ; 19.759 ns                 ; 92.719 ns               ;
; -72.845 ns                              ; 10.77 MHz ( period = 92.845 ns )                    ; fuzhi:m6|datamax[5] ; fuzhi:m6|fuzhi_r[2]  ; clk        ; clk      ; 20.000 ns                   ; 19.759 ns                 ; 92.604 ns               ;
; -72.816 ns                              ; 10.77 MHz ( period = 92.816 ns )                    ; fuzhi:m6|datamax[2] ; fuzhi:m6|fuzhi_r[2]  ; clk        ; clk      ; 20.000 ns                   ; 19.759 ns                 ; 92.575 ns               ;
; -72.780 ns                              ; 10.78 MHz ( period = 92.780 ns )                    ; fuzhi:m6|datamax[3] ; fuzhi:m6|fuzhi_r[2]  ; clk        ; clk      ; 20.000 ns                   ; 19.759 ns                 ; 92.539 ns               ;
; -72.695 ns                              ; 10.79 MHz ( period = 92.695 ns )                    ; fuzhi:m6|datamin[4] ; fuzhi:m6|fuzhi_r[2]  ; clk        ; clk      ; 20.000 ns                   ; 19.759 ns                 ; 92.454 ns               ;
; -72.636 ns                              ; 10.79 MHz ( period = 92.636 ns )                    ; fuzhi:m6|datamax[7] ; fuzhi:m6|fuzhi_r[2]  ; clk        ; clk      ; 20.000 ns                   ; 19.759 ns                 ; 92.395 ns               ;
; -72.561 ns                              ; 10.80 MHz ( period = 92.561 ns )                    ; fuzhi:m6|datamin[5] ; fuzhi:m6|fuzhi_r[2]  ; clk        ; clk      ; 20.000 ns                   ; 19.759 ns                 ; 92.320 ns               ;
; -72.466 ns                              ; 10.81 MHz ( period = 92.466 ns )                    ; fuzhi:m6|datamax[9] ; fuzhi:m6|fuzhi_r[2]  ; clk        ; clk      ; 20.000 ns                   ; 19.759 ns                 ; 92.225 ns               ;
; -72.421 ns                              ; 10.82 MHz ( period = 92.421 ns )                    ; fuzhi:m6|datamax[6] ; fuzhi:m6|fuzhi_r[2]  ; clk        ; clk      ; 20.000 ns                   ; 19.759 ns                 ; 92.180 ns               ;
; -72.419 ns                              ; 10.82 MHz ( period = 92.419 ns )                    ; fuzhi:m6|datamin[9] ; fuzhi:m6|fuzhi_r[2]  ; clk        ; clk      ; 20.000 ns                   ; 19.761 ns                 ; 92.180 ns               ;
; -72.369 ns                              ; 10.83 MHz ( period = 92.369 ns )                    ; fuzhi:m6|datamin[6] ; fuzhi:m6|fuzhi_r[2]  ; clk        ; clk      ; 20.000 ns                   ; 19.759 ns                 ; 92.128 ns               ;
; -72.292 ns                              ; 10.84 MHz ( period = 92.292 ns )                    ; fuzhi:m6|datamin[7] ; fuzhi:m6|fuzhi_r[2]  ; clk        ; clk      ; 20.000 ns                   ; 19.759 ns                 ; 92.051 ns               ;
; -72.251 ns                              ; 10.84 MHz ( period = 92.251 ns )                    ; fuzhi:m6|datamax[8] ; fuzhi:m6|fuzhi_r[2]  ; clk        ; clk      ; 20.000 ns                   ; 19.759 ns                 ; 92.010 ns               ;
; -72.199 ns                              ; 10.85 MHz ( period = 92.199 ns )                    ; fuzhi:m6|datamin[8] ; fuzhi:m6|fuzhi_r[2]  ; clk        ; clk      ; 20.000 ns                   ; 19.759 ns                 ; 91.958 ns               ;
; -70.644 ns                              ; 11.03 MHz ( period = 90.644 ns )                    ; fuzhi:m6|datamax[0] ; fuzhi:m6|fuzhi_r[3]  ; clk        ; clk      ; 20.000 ns                   ; 19.759 ns                 ; 90.403 ns               ;
; -70.589 ns                              ; 11.04 MHz ( period = 90.589 ns )                    ; fuzhi:m6|datamin[1] ; fuzhi:m6|fuzhi_r[3]  ; clk        ; clk      ; 20.000 ns                   ; 19.761 ns                 ; 90.350 ns               ;
; -70.547 ns                              ; 11.04 MHz ( period = 90.547 ns )                    ; fuzhi:m6|datamin[2] ; fuzhi:m6|fuzhi_r[3]  ; clk        ; clk      ; 20.000 ns                   ; 19.761 ns                 ; 90.308 ns               ;
; -70.399 ns                              ; 11.06 MHz ( period = 90.399 ns )                    ; fuzhi:m6|datamin[3] ; fuzhi:m6|fuzhi_r[3]  ; clk        ; clk      ; 20.000 ns                   ; 19.761 ns                 ; 90.160 ns               ;
; -70.362 ns                              ; 11.07 MHz ( period = 90.362 ns )                    ; fuzhi:m6|datamin[0] ; fuzhi:m6|fuzhi_r[3]  ; clk        ; clk      ; 20.000 ns                   ; 19.759 ns                 ; 90.121 ns               ;
; -70.338 ns                              ; 11.07 MHz ( period = 90.338 ns )                    ; fuzhi:m6|datamax[4] ; fuzhi:m6|fuzhi_r[3]  ; clk        ; clk      ; 20.000 ns                   ; 19.759 ns                 ; 90.097 ns               ;
; -70.332 ns                              ; 11.07 MHz ( period = 90.332 ns )                    ; fuzhi:m6|datamax[1] ; fuzhi:m6|fuzhi_r[3]  ; clk        ; clk      ; 20.000 ns                   ; 19.759 ns                 ; 90.091 ns               ;
; -70.217 ns                              ; 11.08 MHz ( period = 90.217 ns )                    ; fuzhi:m6|datamax[5] ; fuzhi:m6|fuzhi_r[3]  ; clk        ; clk      ; 20.000 ns                   ; 19.759 ns                 ; 89.976 ns               ;
; -70.188 ns                              ; 11.09 MHz ( period = 90.188 ns )                    ; fuzhi:m6|datamax[2] ; fuzhi:m6|fuzhi_r[3]  ; clk        ; clk      ; 20.000 ns                   ; 19.759 ns                 ; 89.947 ns               ;
; -70.152 ns                              ; 11.09 MHz ( period = 90.152 ns )                    ; fuzhi:m6|datamax[3] ; fuzhi:m6|fuzhi_r[3]  ; clk        ; clk      ; 20.000 ns                   ; 19.759 ns                 ; 89.911 ns               ;
; -70.067 ns                              ; 11.10 MHz ( period = 90.067 ns )                    ; fuzhi:m6|datamin[4] ; fuzhi:m6|fuzhi_r[3]  ; clk        ; clk      ; 20.000 ns                   ; 19.759 ns                 ; 89.826 ns               ;
; -70.008 ns                              ; 11.11 MHz ( period = 90.008 ns )                    ; fuzhi:m6|datamax[7] ; fuzhi:m6|fuzhi_r[3]  ; clk        ; clk      ; 20.000 ns                   ; 19.759 ns                 ; 89.767 ns               ;
; -69.933 ns                              ; 11.12 MHz ( period = 89.933 ns )                    ; fuzhi:m6|datamin[5] ; fuzhi:m6|fuzhi_r[3]  ; clk        ; clk      ; 20.000 ns                   ; 19.759 ns                 ; 89.692 ns               ;
; -69.838 ns                              ; 11.13 MHz ( period = 89.838 ns )                    ; fuzhi:m6|datamax[9] ; fuzhi:m6|fuzhi_r[3]  ; clk        ; clk      ; 20.000 ns                   ; 19.759 ns                 ; 89.597 ns               ;
; -69.793 ns                              ; 11.14 MHz ( period = 89.793 ns )                    ; fuzhi:m6|datamax[6] ; fuzhi:m6|fuzhi_r[3]  ; clk        ; clk      ; 20.000 ns                   ; 19.759 ns                 ; 89.552 ns               ;
; -69.791 ns                              ; 11.14 MHz ( period = 89.791 ns )                    ; fuzhi:m6|datamin[9] ; fuzhi:m6|fuzhi_r[3]  ; clk        ; clk      ; 20.000 ns                   ; 19.761 ns                 ; 89.552 ns               ;
; -69.741 ns                              ; 11.14 MHz ( period = 89.741 ns )                    ; fuzhi:m6|datamin[6] ; fuzhi:m6|fuzhi_r[3]  ; clk        ; clk      ; 20.000 ns                   ; 19.759 ns                 ; 89.500 ns               ;
; -69.664 ns                              ; 11.15 MHz ( period = 89.664 ns )                    ; fuzhi:m6|datamin[7] ; fuzhi:m6|fuzhi_r[3]  ; clk        ; clk      ; 20.000 ns                   ; 19.759 ns                 ; 89.423 ns               ;
; -69.623 ns                              ; 11.16 MHz ( period = 89.623 ns )                    ; fuzhi:m6|datamax[8] ; fuzhi:m6|fuzhi_r[3]  ; clk        ; clk      ; 20.000 ns                   ; 19.759 ns                 ; 89.382 ns               ;
; -69.571 ns                              ; 11.16 MHz ( period = 89.571 ns )                    ; fuzhi:m6|datamin[8] ; fuzhi:m6|fuzhi_r[3]  ; clk        ; clk      ; 20.000 ns                   ; 19.759 ns                 ; 89.330 ns               ;
; -67.894 ns                              ; 11.38 MHz ( period = 87.894 ns )                    ; fuzhi:m6|datamax[0] ; fuzhi:m6|fuzhi_r[4]  ; clk        ; clk      ; 20.000 ns                   ; 19.756 ns                 ; 87.650 ns               ;
; -67.839 ns                              ; 11.38 MHz ( period = 87.839 ns )                    ; fuzhi:m6|datamin[1] ; fuzhi:m6|fuzhi_r[4]  ; clk        ; clk      ; 20.000 ns                   ; 19.758 ns                 ; 87.597 ns               ;
; -67.797 ns                              ; 11.39 MHz ( period = 87.797 ns )                    ; fuzhi:m6|datamin[2] ; fuzhi:m6|fuzhi_r[4]  ; clk        ; clk      ; 20.000 ns                   ; 19.758 ns                 ; 87.555 ns               ;
; -67.649 ns                              ; 11.41 MHz ( period = 87.649 ns )                    ; fuzhi:m6|datamin[3] ; fuzhi:m6|fuzhi_r[4]  ; clk        ; clk      ; 20.000 ns                   ; 19.758 ns                 ; 87.407 ns               ;
; -67.612 ns                              ; 11.41 MHz ( period = 87.612 ns )                    ; fuzhi:m6|datamin[0] ; fuzhi:m6|fuzhi_r[4]  ; clk        ; clk      ; 20.000 ns                   ; 19.756 ns                 ; 87.368 ns               ;
; -67.588 ns                              ; 11.42 MHz ( period = 87.588 ns )                    ; fuzhi:m6|datamax[4] ; fuzhi:m6|fuzhi_r[4]  ; clk        ; clk      ; 20.000 ns                   ; 19.756 ns                 ; 87.344 ns               ;
; -67.582 ns                              ; 11.42 MHz ( period = 87.582 ns )                    ; fuzhi:m6|datamax[1] ; fuzhi:m6|fuzhi_r[4]  ; clk        ; clk      ; 20.000 ns                   ; 19.756 ns                 ; 87.338 ns               ;
; -67.467 ns                              ; 11.43 MHz ( period = 87.467 ns )                    ; fuzhi:m6|datamax[5] ; fuzhi:m6|fuzhi_r[4]  ; clk        ; clk      ; 20.000 ns                   ; 19.756 ns                 ; 87.223 ns               ;
; -67.438 ns                              ; 11.44 MHz ( period = 87.438 ns )                    ; fuzhi:m6|datamax[2] ; fuzhi:m6|fuzhi_r[4]  ; clk        ; clk      ; 20.000 ns                   ; 19.756 ns                 ; 87.194 ns               ;
; -67.402 ns                              ; 11.44 MHz ( period = 87.402 ns )                    ; fuzhi:m6|datamax[3] ; fuzhi:m6|fuzhi_r[4]  ; clk        ; clk      ; 20.000 ns                   ; 19.756 ns                 ; 87.158 ns               ;
; -67.317 ns                              ; 11.45 MHz ( period = 87.317 ns )                    ; fuzhi:m6|datamin[4] ; fuzhi:m6|fuzhi_r[4]  ; clk        ; clk      ; 20.000 ns                   ; 19.756 ns                 ; 87.073 ns               ;
; -67.258 ns                              ; 11.46 MHz ( period = 87.258 ns )                    ; fuzhi:m6|datamax[7] ; fuzhi:m6|fuzhi_r[4]  ; clk        ; clk      ; 20.000 ns                   ; 19.756 ns                 ; 87.014 ns               ;
; -67.183 ns                              ; 11.47 MHz ( period = 87.183 ns )                    ; fuzhi:m6|datamin[5] ; fuzhi:m6|fuzhi_r[4]  ; clk        ; clk      ; 20.000 ns                   ; 19.756 ns                 ; 86.939 ns               ;
; -67.088 ns                              ; 11.48 MHz ( period = 87.088 ns )                    ; fuzhi:m6|datamax[9] ; fuzhi:m6|fuzhi_r[4]  ; clk        ; clk      ; 20.000 ns                   ; 19.756 ns                 ; 86.844 ns               ;
; -67.043 ns                              ; 11.49 MHz ( period = 87.043 ns )                    ; fuzhi:m6|datamax[6] ; fuzhi:m6|fuzhi_r[4]  ; clk        ; clk      ; 20.000 ns                   ; 19.756 ns                 ; 86.799 ns               ;
; -67.041 ns                              ; 11.49 MHz ( period = 87.041 ns )                    ; fuzhi:m6|datamin[9] ; fuzhi:m6|fuzhi_r[4]  ; clk        ; clk      ; 20.000 ns                   ; 19.758 ns                 ; 86.799 ns               ;
; -66.991 ns                              ; 11.50 MHz ( period = 86.991 ns )                    ; fuzhi:m6|datamin[6] ; fuzhi:m6|fuzhi_r[4]  ; clk        ; clk      ; 20.000 ns                   ; 19.756 ns                 ; 86.747 ns               ;
; -66.914 ns                              ; 11.51 MHz ( period = 86.914 ns )                    ; fuzhi:m6|datamin[7] ; fuzhi:m6|fuzhi_r[4]  ; clk        ; clk      ; 20.000 ns                   ; 19.756 ns                 ; 86.670 ns               ;
; -66.873 ns                              ; 11.51 MHz ( period = 86.873 ns )                    ; fuzhi:m6|datamax[8] ; fuzhi:m6|fuzhi_r[4]  ; clk        ; clk      ; 20.000 ns                   ; 19.756 ns                 ; 86.629 ns               ;
; -66.821 ns                              ; 11.52 MHz ( period = 86.821 ns )                    ; fuzhi:m6|datamin[8] ; fuzhi:m6|fuzhi_r[4]  ; clk        ; clk      ; 20.000 ns                   ; 19.756 ns                 ; 86.577 ns               ;
; -64.181 ns                              ; 11.88 MHz ( period = 84.181 ns )                    ; fuzhi:m6|datamax[0] ; fuzhi:m6|fuzhi_r[5]  ; clk        ; clk      ; 20.000 ns                   ; 19.760 ns                 ; 83.941 ns               ;
; -64.126 ns                              ; 11.89 MHz ( period = 84.126 ns )                    ; fuzhi:m6|datamin[1] ; fuzhi:m6|fuzhi_r[5]  ; clk        ; clk      ; 20.000 ns                   ; 19.762 ns                 ; 83.888 ns               ;
; -64.084 ns                              ; 11.89 MHz ( period = 84.084 ns )                    ; fuzhi:m6|datamin[2] ; fuzhi:m6|fuzhi_r[5]  ; clk        ; clk      ; 20.000 ns                   ; 19.762 ns                 ; 83.846 ns               ;
; -63.936 ns                              ; 11.91 MHz ( period = 83.936 ns )                    ; fuzhi:m6|datamin[3] ; fuzhi:m6|fuzhi_r[5]  ; clk        ; clk      ; 20.000 ns                   ; 19.762 ns                 ; 83.698 ns               ;
; -63.899 ns                              ; 11.92 MHz ( period = 83.899 ns )                    ; fuzhi:m6|datamin[0] ; fuzhi:m6|fuzhi_r[5]  ; clk        ; clk      ; 20.000 ns                   ; 19.760 ns                 ; 83.659 ns               ;
; -63.875 ns                              ; 11.92 MHz ( period = 83.875 ns )                    ; fuzhi:m6|datamax[4] ; fuzhi:m6|fuzhi_r[5]  ; clk        ; clk      ; 20.000 ns                   ; 19.760 ns                 ; 83.635 ns               ;
; -63.869 ns                              ; 11.92 MHz ( period = 83.869 ns )                    ; fuzhi:m6|datamax[1] ; fuzhi:m6|fuzhi_r[5]  ; clk        ; clk      ; 20.000 ns                   ; 19.760 ns                 ; 83.629 ns               ;
; -63.754 ns                              ; 11.94 MHz ( period = 83.754 ns )                    ; fuzhi:m6|datamax[5] ; fuzhi:m6|fuzhi_r[5]  ; clk        ; clk      ; 20.000 ns                   ; 19.760 ns                 ; 83.514 ns               ;
; -63.725 ns                              ; 11.94 MHz ( period = 83.725 ns )                    ; fuzhi:m6|datamax[2] ; fuzhi:m6|fuzhi_r[5]  ; clk        ; clk      ; 20.000 ns                   ; 19.760 ns                 ; 83.485 ns               ;
; -63.689 ns                              ; 11.95 MHz ( period = 83.689 ns )                    ; fuzhi:m6|datamax[3] ; fuzhi:m6|fuzhi_r[5]  ; clk        ; clk      ; 20.000 ns                   ; 19.760 ns                 ; 83.449 ns               ;
; -63.604 ns                              ; 11.96 MHz ( period = 83.604 ns )                    ; fuzhi:m6|datamin[4] ; fuzhi:m6|fuzhi_r[5]  ; clk        ; clk      ; 20.000 ns                   ; 19.760 ns                 ; 83.364 ns               ;
; -63.545 ns                              ; 11.97 MHz ( period = 83.545 ns )                    ; fuzhi:m6|datamax[7] ; fuzhi:m6|fuzhi_r[5]  ; clk        ; clk      ; 20.000 ns                   ; 19.760 ns                 ; 83.305 ns               ;
; -63.470 ns                              ; 11.98 MHz ( period = 83.470 ns )                    ; fuzhi:m6|datamin[5] ; fuzhi:m6|fuzhi_r[5]  ; clk        ; clk      ; 20.000 ns                   ; 19.760 ns                 ; 83.230 ns               ;
; -63.375 ns                              ; 11.99 MHz ( period = 83.375 ns )                    ; fuzhi:m6|datamax[9] ; fuzhi:m6|fuzhi_r[5]  ; clk        ; clk      ; 20.000 ns                   ; 19.760 ns                 ; 83.135 ns               ;
; -63.330 ns                              ; 12.00 MHz ( period = 83.330 ns )                    ; fuzhi:m6|datamax[6] ; fuzhi:m6|fuzhi_r[5]  ; clk        ; clk      ; 20.000 ns                   ; 19.760 ns                 ; 83.090 ns               ;
; -63.328 ns                              ; 12.00 MHz ( period = 83.328 ns )                    ; fuzhi:m6|datamin[9] ; fuzhi:m6|fuzhi_r[5]  ; clk        ; clk      ; 20.000 ns                   ; 19.762 ns                 ; 83.090 ns               ;
; -63.278 ns                              ; 12.01 MHz ( period = 83.278 ns )                    ; fuzhi:m6|datamin[6] ; fuzhi:m6|fuzhi_r[5]  ; clk        ; clk      ; 20.000 ns                   ; 19.760 ns                 ; 83.038 ns               ;
; -63.201 ns                              ; 12.02 MHz ( period = 83.201 ns )                    ; fuzhi:m6|datamin[7] ; fuzhi:m6|fuzhi_r[5]  ; clk        ; clk      ; 20.000 ns                   ; 19.760 ns                 ; 82.961 ns               ;
; -63.160 ns                              ; 12.03 MHz ( period = 83.160 ns )                    ; fuzhi:m6|datamax[8] ; fuzhi:m6|fuzhi_r[5]  ; clk        ; clk      ; 20.000 ns                   ; 19.760 ns                 ; 82.920 ns               ;
; -63.108 ns                              ; 12.03 MHz ( period = 83.108 ns )                    ; fuzhi:m6|datamin[8] ; fuzhi:m6|fuzhi_r[5]  ; clk        ; clk      ; 20.000 ns                   ; 19.760 ns                 ; 82.868 ns               ;
; -61.629 ns                              ; 12.25 MHz ( period = 81.629 ns )                    ; fuzhi:m6|datamax[0] ; fuzhi:m6|fuzhi_r[6]  ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 81.362 ns               ;
; -61.574 ns                              ; 12.26 MHz ( period = 81.574 ns )                    ; fuzhi:m6|datamin[1] ; fuzhi:m6|fuzhi_r[6]  ; clk        ; clk      ; 20.000 ns                   ; 19.735 ns                 ; 81.309 ns               ;
; -61.532 ns                              ; 12.27 MHz ( period = 81.532 ns )                    ; fuzhi:m6|datamin[2] ; fuzhi:m6|fuzhi_r[6]  ; clk        ; clk      ; 20.000 ns                   ; 19.735 ns                 ; 81.267 ns               ;
; -61.384 ns                              ; 12.29 MHz ( period = 81.384 ns )                    ; fuzhi:m6|datamin[3] ; fuzhi:m6|fuzhi_r[6]  ; clk        ; clk      ; 20.000 ns                   ; 19.735 ns                 ; 81.119 ns               ;
; -61.347 ns                              ; 12.29 MHz ( period = 81.347 ns )                    ; fuzhi:m6|datamin[0] ; fuzhi:m6|fuzhi_r[6]  ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 81.080 ns               ;
; -61.323 ns                              ; 12.30 MHz ( period = 81.323 ns )                    ; fuzhi:m6|datamax[4] ; fuzhi:m6|fuzhi_r[6]  ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 81.056 ns               ;
; -61.317 ns                              ; 12.30 MHz ( period = 81.317 ns )                    ; fuzhi:m6|datamax[1] ; fuzhi:m6|fuzhi_r[6]  ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 81.050 ns               ;
; -61.202 ns                              ; 12.31 MHz ( period = 81.202 ns )                    ; fuzhi:m6|datamax[5] ; fuzhi:m6|fuzhi_r[6]  ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 80.935 ns               ;
; -61.173 ns                              ; 12.32 MHz ( period = 81.173 ns )                    ; fuzhi:m6|datamax[2] ; fuzhi:m6|fuzhi_r[6]  ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 80.906 ns               ;
; -61.137 ns                              ; 12.32 MHz ( period = 81.137 ns )                    ; fuzhi:m6|datamax[3] ; fuzhi:m6|fuzhi_r[6]  ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 80.870 ns               ;
; -61.052 ns                              ; 12.34 MHz ( period = 81.052 ns )                    ; fuzhi:m6|datamin[4] ; fuzhi:m6|fuzhi_r[6]  ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 80.785 ns               ;
; -60.993 ns                              ; 12.35 MHz ( period = 80.993 ns )                    ; fuzhi:m6|datamax[7] ; fuzhi:m6|fuzhi_r[6]  ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 80.726 ns               ;
; -60.918 ns                              ; 12.36 MHz ( period = 80.918 ns )                    ; fuzhi:m6|datamin[5] ; fuzhi:m6|fuzhi_r[6]  ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 80.651 ns               ;
; -60.823 ns                              ; 12.37 MHz ( period = 80.823 ns )                    ; fuzhi:m6|datamax[9] ; fuzhi:m6|fuzhi_r[6]  ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 80.556 ns               ;
; -60.778 ns                              ; 12.38 MHz ( period = 80.778 ns )                    ; fuzhi:m6|datamax[6] ; fuzhi:m6|fuzhi_r[6]  ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 80.511 ns               ;
; -60.776 ns                              ; 12.38 MHz ( period = 80.776 ns )                    ; fuzhi:m6|datamin[9] ; fuzhi:m6|fuzhi_r[6]  ; clk        ; clk      ; 20.000 ns                   ; 19.735 ns                 ; 80.511 ns               ;
; -60.726 ns                              ; 12.39 MHz ( period = 80.726 ns )                    ; fuzhi:m6|datamin[6] ; fuzhi:m6|fuzhi_r[6]  ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 80.459 ns               ;
; -60.649 ns                              ; 12.40 MHz ( period = 80.649 ns )                    ; fuzhi:m6|datamin[7] ; fuzhi:m6|fuzhi_r[6]  ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 80.382 ns               ;
; -60.608 ns                              ; 12.41 MHz ( period = 80.608 ns )                    ; fuzhi:m6|datamax[8] ; fuzhi:m6|fuzhi_r[6]  ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 80.341 ns               ;
; -60.556 ns                              ; 12.41 MHz ( period = 80.556 ns )                    ; fuzhi:m6|datamin[8] ; fuzhi:m6|fuzhi_r[6]  ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 80.289 ns               ;
; -59.064 ns                              ; 12.65 MHz ( period = 79.064 ns )                    ; fuzhi:m6|datamax[0] ; fuzhi:m6|fuzhi_r[7]  ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 78.797 ns               ;
; -59.009 ns                              ; 12.66 MHz ( period = 79.009 ns )                    ; fuzhi:m6|datamin[1] ; fuzhi:m6|fuzhi_r[7]  ; clk        ; clk      ; 20.000 ns                   ; 19.735 ns                 ; 78.744 ns               ;
; -58.967 ns                              ; 12.66 MHz ( period = 78.967 ns )                    ; fuzhi:m6|datamin[2] ; fuzhi:m6|fuzhi_r[7]  ; clk        ; clk      ; 20.000 ns                   ; 19.735 ns                 ; 78.702 ns               ;
; -58.819 ns                              ; 12.69 MHz ( period = 78.819 ns )                    ; fuzhi:m6|datamin[3] ; fuzhi:m6|fuzhi_r[7]  ; clk        ; clk      ; 20.000 ns                   ; 19.735 ns                 ; 78.554 ns               ;
; -58.782 ns                              ; 12.69 MHz ( period = 78.782 ns )                    ; fuzhi:m6|datamin[0] ; fuzhi:m6|fuzhi_r[7]  ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 78.515 ns               ;
; -58.758 ns                              ; 12.70 MHz ( period = 78.758 ns )                    ; fuzhi:m6|datamax[4] ; fuzhi:m6|fuzhi_r[7]  ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 78.491 ns               ;
; -58.752 ns                              ; 12.70 MHz ( period = 78.752 ns )                    ; fuzhi:m6|datamax[1] ; fuzhi:m6|fuzhi_r[7]  ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 78.485 ns               ;
; -58.637 ns                              ; 12.72 MHz ( period = 78.637 ns )                    ; fuzhi:m6|datamax[5] ; fuzhi:m6|fuzhi_r[7]  ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 78.370 ns               ;
; -58.608 ns                              ; 12.72 MHz ( period = 78.608 ns )                    ; fuzhi:m6|datamax[2] ; fuzhi:m6|fuzhi_r[7]  ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 78.341 ns               ;
; -58.572 ns                              ; 12.73 MHz ( period = 78.572 ns )                    ; fuzhi:m6|datamax[3] ; fuzhi:m6|fuzhi_r[7]  ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 78.305 ns               ;
; -58.487 ns                              ; 12.74 MHz ( period = 78.487 ns )                    ; fuzhi:m6|datamin[4] ; fuzhi:m6|fuzhi_r[7]  ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 78.220 ns               ;
; -58.428 ns                              ; 12.75 MHz ( period = 78.428 ns )                    ; fuzhi:m6|datamax[7] ; fuzhi:m6|fuzhi_r[7]  ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 78.161 ns               ;
; -58.353 ns                              ; 12.76 MHz ( period = 78.353 ns )                    ; fuzhi:m6|datamin[5] ; fuzhi:m6|fuzhi_r[7]  ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 78.086 ns               ;
; -58.258 ns                              ; 12.78 MHz ( period = 78.258 ns )                    ; fuzhi:m6|datamax[9] ; fuzhi:m6|fuzhi_r[7]  ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 77.991 ns               ;
; -58.213 ns                              ; 12.79 MHz ( period = 78.213 ns )                    ; fuzhi:m6|datamax[6] ; fuzhi:m6|fuzhi_r[7]  ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 77.946 ns               ;
; -58.211 ns                              ; 12.79 MHz ( period = 78.211 ns )                    ; fuzhi:m6|datamin[9] ; fuzhi:m6|fuzhi_r[7]  ; clk        ; clk      ; 20.000 ns                   ; 19.735 ns                 ; 77.946 ns               ;
; -58.161 ns                              ; 12.79 MHz ( period = 78.161 ns )                    ; fuzhi:m6|datamin[6] ; fuzhi:m6|fuzhi_r[7]  ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 77.894 ns               ;
; -58.084 ns                              ; 12.81 MHz ( period = 78.084 ns )                    ; fuzhi:m6|datamin[7] ; fuzhi:m6|fuzhi_r[7]  ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 77.817 ns               ;
; -58.043 ns                              ; 12.81 MHz ( period = 78.043 ns )                    ; fuzhi:m6|datamax[8] ; fuzhi:m6|fuzhi_r[7]  ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 77.776 ns               ;
; -57.991 ns                              ; 12.82 MHz ( period = 77.991 ns )                    ; fuzhi:m6|datamin[8] ; fuzhi:m6|fuzhi_r[7]  ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 77.724 ns               ;
; -55.896 ns                              ; 13.18 MHz ( period = 75.896 ns )                    ; fuzhi:m6|datamax[0] ; fuzhi:m6|fuzhi_r[8]  ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 75.629 ns               ;
; -55.841 ns                              ; 13.19 MHz ( period = 75.841 ns )                    ; fuzhi:m6|datamin[1] ; fuzhi:m6|fuzhi_r[8]  ; clk        ; clk      ; 20.000 ns                   ; 19.735 ns                 ; 75.576 ns               ;
; -55.799 ns                              ; 13.19 MHz ( period = 75.799 ns )                    ; fuzhi:m6|datamin[2] ; fuzhi:m6|fuzhi_r[8]  ; clk        ; clk      ; 20.000 ns                   ; 19.735 ns                 ; 75.534 ns               ;
; -55.651 ns                              ; 13.22 MHz ( period = 75.651 ns )                    ; fuzhi:m6|datamin[3] ; fuzhi:m6|fuzhi_r[8]  ; clk        ; clk      ; 20.000 ns                   ; 19.735 ns                 ; 75.386 ns               ;
; -55.614 ns                              ; 13.23 MHz ( period = 75.614 ns )                    ; fuzhi:m6|datamin[0] ; fuzhi:m6|fuzhi_r[8]  ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 75.347 ns               ;
; -55.590 ns                              ; 13.23 MHz ( period = 75.590 ns )                    ; fuzhi:m6|datamax[4] ; fuzhi:m6|fuzhi_r[8]  ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 75.323 ns               ;
; -55.584 ns                              ; 13.23 MHz ( period = 75.584 ns )                    ; fuzhi:m6|datamax[1] ; fuzhi:m6|fuzhi_r[8]  ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 75.317 ns               ;
; -55.469 ns                              ; 13.25 MHz ( period = 75.469 ns )                    ; fuzhi:m6|datamax[5] ; fuzhi:m6|fuzhi_r[8]  ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 75.202 ns               ;
; -55.440 ns                              ; 13.26 MHz ( period = 75.440 ns )                    ; fuzhi:m6|datamax[2] ; fuzhi:m6|fuzhi_r[8]  ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 75.173 ns               ;
; -55.404 ns                              ; 13.26 MHz ( period = 75.404 ns )                    ; fuzhi:m6|datamax[3] ; fuzhi:m6|fuzhi_r[8]  ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 75.137 ns               ;
; -55.319 ns                              ; 13.28 MHz ( period = 75.319 ns )                    ; fuzhi:m6|datamin[4] ; fuzhi:m6|fuzhi_r[8]  ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 75.052 ns               ;
; -55.260 ns                              ; 13.29 MHz ( period = 75.260 ns )                    ; fuzhi:m6|datamax[7] ; fuzhi:m6|fuzhi_r[8]  ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 74.993 ns               ;
; -55.185 ns                              ; 13.30 MHz ( period = 75.185 ns )                    ; fuzhi:m6|datamin[5] ; fuzhi:m6|fuzhi_r[8]  ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 74.918 ns               ;
; -55.090 ns                              ; 13.32 MHz ( period = 75.090 ns )                    ; fuzhi:m6|datamax[9] ; fuzhi:m6|fuzhi_r[8]  ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 74.823 ns               ;
; -55.045 ns                              ; 13.33 MHz ( period = 75.045 ns )                    ; fuzhi:m6|datamax[6] ; fuzhi:m6|fuzhi_r[8]  ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 74.778 ns               ;
; -55.043 ns                              ; 13.33 MHz ( period = 75.043 ns )                    ; fuzhi:m6|datamin[9] ; fuzhi:m6|fuzhi_r[8]  ; clk        ; clk      ; 20.000 ns                   ; 19.735 ns                 ; 74.778 ns               ;
; -54.993 ns                              ; 13.33 MHz ( period = 74.993 ns )                    ; fuzhi:m6|datamin[6] ; fuzhi:m6|fuzhi_r[8]  ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 74.726 ns               ;
; -54.916 ns                              ; 13.35 MHz ( period = 74.916 ns )                    ; fuzhi:m6|datamin[7] ; fuzhi:m6|fuzhi_r[8]  ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 74.649 ns               ;
; -54.875 ns                              ; 13.36 MHz ( period = 74.875 ns )                    ; fuzhi:m6|datamax[8] ; fuzhi:m6|fuzhi_r[8]  ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 74.608 ns               ;
; -54.823 ns                              ; 13.36 MHz ( period = 74.823 ns )                    ; fuzhi:m6|datamin[8] ; fuzhi:m6|fuzhi_r[8]  ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 74.556 ns               ;
; -53.209 ns                              ; 13.66 MHz ( period = 73.209 ns )                    ; fuzhi:m6|datamax[0] ; fuzhi:m6|fuzhi_r[9]  ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 72.942 ns               ;
; -53.154 ns                              ; 13.67 MHz ( period = 73.154 ns )                    ; fuzhi:m6|datamin[1] ; fuzhi:m6|fuzhi_r[9]  ; clk        ; clk      ; 20.000 ns                   ; 19.735 ns                 ; 72.889 ns               ;
; -53.112 ns                              ; 13.68 MHz ( period = 73.112 ns )                    ; fuzhi:m6|datamin[2] ; fuzhi:m6|fuzhi_r[9]  ; clk        ; clk      ; 20.000 ns                   ; 19.735 ns                 ; 72.847 ns               ;
; -52.964 ns                              ; 13.71 MHz ( period = 72.964 ns )                    ; fuzhi:m6|datamin[3] ; fuzhi:m6|fuzhi_r[9]  ; clk        ; clk      ; 20.000 ns                   ; 19.735 ns                 ; 72.699 ns               ;
; -52.927 ns                              ; 13.71 MHz ( period = 72.927 ns )                    ; fuzhi:m6|datamin[0] ; fuzhi:m6|fuzhi_r[9]  ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 72.660 ns               ;
; -52.903 ns                              ; 13.72 MHz ( period = 72.903 ns )                    ; fuzhi:m6|datamax[4] ; fuzhi:m6|fuzhi_r[9]  ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 72.636 ns               ;
; -52.897 ns                              ; 13.72 MHz ( period = 72.897 ns )                    ; fuzhi:m6|datamax[1] ; fuzhi:m6|fuzhi_r[9]  ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 72.630 ns               ;
; -52.782 ns                              ; 13.74 MHz ( period = 72.782 ns )                    ; fuzhi:m6|datamax[5] ; fuzhi:m6|fuzhi_r[9]  ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 72.515 ns               ;
; -52.753 ns                              ; 13.75 MHz ( period = 72.753 ns )                    ; fuzhi:m6|datamax[2] ; fuzhi:m6|fuzhi_r[9]  ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 72.486 ns               ;
; -52.717 ns                              ; 13.75 MHz ( period = 72.717 ns )                    ; fuzhi:m6|datamax[3] ; fuzhi:m6|fuzhi_r[9]  ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 72.450 ns               ;
; -52.632 ns                              ; 13.77 MHz ( period = 72.632 ns )                    ; fuzhi:m6|datamin[4] ; fuzhi:m6|fuzhi_r[9]  ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 72.365 ns               ;
; -52.573 ns                              ; 13.78 MHz ( period = 72.573 ns )                    ; fuzhi:m6|datamax[7] ; fuzhi:m6|fuzhi_r[9]  ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 72.306 ns               ;
; -52.498 ns                              ; 13.79 MHz ( period = 72.498 ns )                    ; fuzhi:m6|datamin[5] ; fuzhi:m6|fuzhi_r[9]  ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 72.231 ns               ;
; -52.403 ns                              ; 13.81 MHz ( period = 72.403 ns )                    ; fuzhi:m6|datamax[9] ; fuzhi:m6|fuzhi_r[9]  ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 72.136 ns               ;
; -52.358 ns                              ; 13.82 MHz ( period = 72.358 ns )                    ; fuzhi:m6|datamax[6] ; fuzhi:m6|fuzhi_r[9]  ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 72.091 ns               ;
; -52.356 ns                              ; 13.82 MHz ( period = 72.356 ns )                    ; fuzhi:m6|datamin[9] ; fuzhi:m6|fuzhi_r[9]  ; clk        ; clk      ; 20.000 ns                   ; 19.735 ns                 ; 72.091 ns               ;
; -52.306 ns                              ; 13.83 MHz ( period = 72.306 ns )                    ; fuzhi:m6|datamin[6] ; fuzhi:m6|fuzhi_r[9]  ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 72.039 ns               ;
; -52.229 ns                              ; 13.84 MHz ( period = 72.229 ns )                    ; fuzhi:m6|datamin[7] ; fuzhi:m6|fuzhi_r[9]  ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 71.962 ns               ;
; -52.188 ns                              ; 13.85 MHz ( period = 72.188 ns )                    ; fuzhi:m6|datamax[8] ; fuzhi:m6|fuzhi_r[9]  ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 71.921 ns               ;
; -52.136 ns                              ; 13.86 MHz ( period = 72.136 ns )                    ; fuzhi:m6|datamin[8] ; fuzhi:m6|fuzhi_r[9]  ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 71.869 ns               ;
; -50.179 ns                              ; 14.25 MHz ( period = 70.179 ns )                    ; fuzhi:m6|datamax[0] ; fuzhi:m6|fuzhi_r[10] ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 69.912 ns               ;
; -50.124 ns                              ; 14.26 MHz ( period = 70.124 ns )                    ; fuzhi:m6|datamin[1] ; fuzhi:m6|fuzhi_r[10] ; clk        ; clk      ; 20.000 ns                   ; 19.735 ns                 ; 69.859 ns               ;
; -50.082 ns                              ; 14.27 MHz ( period = 70.082 ns )                    ; fuzhi:m6|datamin[2] ; fuzhi:m6|fuzhi_r[10] ; clk        ; clk      ; 20.000 ns                   ; 19.735 ns                 ; 69.817 ns               ;
; -49.934 ns                              ; 14.30 MHz ( period = 69.934 ns )                    ; fuzhi:m6|datamin[3] ; fuzhi:m6|fuzhi_r[10] ; clk        ; clk      ; 20.000 ns                   ; 19.735 ns                 ; 69.669 ns               ;
; -49.897 ns                              ; 14.31 MHz ( period = 69.897 ns )                    ; fuzhi:m6|datamin[0] ; fuzhi:m6|fuzhi_r[10] ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 69.630 ns               ;
; -49.873 ns                              ; 14.31 MHz ( period = 69.873 ns )                    ; fuzhi:m6|datamax[4] ; fuzhi:m6|fuzhi_r[10] ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 69.606 ns               ;
; -49.867 ns                              ; 14.31 MHz ( period = 69.867 ns )                    ; fuzhi:m6|datamax[1] ; fuzhi:m6|fuzhi_r[10] ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 69.600 ns               ;
; -49.752 ns                              ; 14.34 MHz ( period = 69.752 ns )                    ; fuzhi:m6|datamax[5] ; fuzhi:m6|fuzhi_r[10] ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 69.485 ns               ;
; -49.723 ns                              ; 14.34 MHz ( period = 69.723 ns )                    ; fuzhi:m6|datamax[2] ; fuzhi:m6|fuzhi_r[10] ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 69.456 ns               ;
; -49.687 ns                              ; 14.35 MHz ( period = 69.687 ns )                    ; fuzhi:m6|datamax[3] ; fuzhi:m6|fuzhi_r[10] ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 69.420 ns               ;
; -49.602 ns                              ; 14.37 MHz ( period = 69.602 ns )                    ; fuzhi:m6|datamin[4] ; fuzhi:m6|fuzhi_r[10] ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 69.335 ns               ;
; -49.543 ns                              ; 14.38 MHz ( period = 69.543 ns )                    ; fuzhi:m6|datamax[7] ; fuzhi:m6|fuzhi_r[10] ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 69.276 ns               ;
; -49.468 ns                              ; 14.40 MHz ( period = 69.468 ns )                    ; fuzhi:m6|datamin[5] ; fuzhi:m6|fuzhi_r[10] ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 69.201 ns               ;
; -49.373 ns                              ; 14.41 MHz ( period = 69.373 ns )                    ; fuzhi:m6|datamax[9] ; fuzhi:m6|fuzhi_r[10] ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 69.106 ns               ;
; -49.328 ns                              ; 14.42 MHz ( period = 69.328 ns )                    ; fuzhi:m6|datamax[6] ; fuzhi:m6|fuzhi_r[10] ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 69.061 ns               ;
; -49.326 ns                              ; 14.42 MHz ( period = 69.326 ns )                    ; fuzhi:m6|datamin[9] ; fuzhi:m6|fuzhi_r[10] ; clk        ; clk      ; 20.000 ns                   ; 19.735 ns                 ; 69.061 ns               ;
; -49.276 ns                              ; 14.44 MHz ( period = 69.276 ns )                    ; fuzhi:m6|datamin[6] ; fuzhi:m6|fuzhi_r[10] ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 69.009 ns               ;
; -49.199 ns                              ; 14.45 MHz ( period = 69.199 ns )                    ; fuzhi:m6|datamin[7] ; fuzhi:m6|fuzhi_r[10] ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 68.932 ns               ;
; -49.158 ns                              ; 14.46 MHz ( period = 69.158 ns )                    ; fuzhi:m6|datamax[8] ; fuzhi:m6|fuzhi_r[10] ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 68.891 ns               ;
; -49.106 ns                              ; 14.47 MHz ( period = 69.106 ns )                    ; fuzhi:m6|datamin[8] ; fuzhi:m6|fuzhi_r[10] ; clk        ; clk      ; 20.000 ns                   ; 19.733 ns                 ; 68.839 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                     ;                      ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------+----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altera_internal_jtag~TCKUTAP'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                                                                     ; To                                                                                                                                                                                                                ; From Clock                   ; To Clock                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 55.87 MHz ( period = 17.900 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.713 ns                ;
; N/A                                     ; 58.61 MHz ( period = 17.062 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.294 ns                ;
; N/A                                     ; 61.93 MHz ( period = 16.148 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.856 ns                ;
; N/A                                     ; 63.13 MHz ( period = 15.840 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.683 ns                ;
; N/A                                     ; 69.24 MHz ( period = 14.442 ns )                    ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.997 ns                ;
; N/A                                     ; 69.65 MHz ( period = 14.358 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.972 ns                ;
; N/A                                     ; 73.75 MHz ( period = 13.560 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.549 ns                ;
; N/A                                     ; 76.13 MHz ( period = 13.136 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.344 ns                ;
; N/A                                     ; 78.09 MHz ( period = 12.806 ns )                    ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.179 ns                ;
; N/A                                     ; 79.78 MHz ( period = 12.534 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.043 ns                ;
; N/A                                     ; 79.96 MHz ( period = 12.506 ns )                    ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.029 ns                ;
; N/A                                     ; 80.71 MHz ( period = 12.390 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.953 ns                ;
; N/A                                     ; 82.73 MHz ( period = 12.088 ns )                    ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.820 ns                ;
; N/A                                     ; 84.65 MHz ( period = 11.814 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.656 ns                ;
; N/A                                     ; 91.21 MHz ( period = 10.964 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.258 ns                ;
; N/A                                     ; 107.72 MHz ( period = 9.283 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a21~porta_address_reg0         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.936 ns                ;
; N/A                                     ; 107.72 MHz ( period = 9.283 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a21~porta_address_reg1         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.936 ns                ;
; N/A                                     ; 107.72 MHz ( period = 9.283 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a21~porta_address_reg2         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.936 ns                ;
; N/A                                     ; 107.72 MHz ( period = 9.283 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a21~porta_address_reg3         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.936 ns                ;
; N/A                                     ; 107.72 MHz ( period = 9.283 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a21~porta_address_reg4         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.936 ns                ;
; N/A                                     ; 107.72 MHz ( period = 9.283 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a21~porta_address_reg5         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.936 ns                ;
; N/A                                     ; 107.72 MHz ( period = 9.283 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a21~porta_address_reg6         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.936 ns                ;
; N/A                                     ; 107.72 MHz ( period = 9.283 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a21~porta_address_reg7         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.936 ns                ;
; N/A                                     ; 107.72 MHz ( period = 9.283 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a21~porta_address_reg8         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.936 ns                ;
; N/A                                     ; 107.72 MHz ( period = 9.283 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a21~porta_address_reg9         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.936 ns                ;
; N/A                                     ; 107.72 MHz ( period = 9.283 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a21~porta_address_reg10        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.936 ns                ;
; N/A                                     ; 107.72 MHz ( period = 9.283 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a21~porta_address_reg11        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.936 ns                ;
; N/A                                     ; 112.18 MHz ( period = 8.914 ns )                    ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.231 ns                ;
; N/A                                     ; 113.46 MHz ( period = 8.814 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a1~porta_address_reg0          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.482 ns                ;
; N/A                                     ; 113.46 MHz ( period = 8.814 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a1~porta_address_reg1          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.482 ns                ;
; N/A                                     ; 113.46 MHz ( period = 8.814 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a1~porta_address_reg2          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.482 ns                ;
; N/A                                     ; 113.46 MHz ( period = 8.814 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a1~porta_address_reg3          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.482 ns                ;
; N/A                                     ; 113.46 MHz ( period = 8.814 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a1~porta_address_reg4          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.482 ns                ;
; N/A                                     ; 113.46 MHz ( period = 8.814 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a1~porta_address_reg5          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.482 ns                ;
; N/A                                     ; 113.46 MHz ( period = 8.814 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a1~porta_address_reg6          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.482 ns                ;
; N/A                                     ; 113.46 MHz ( period = 8.814 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a1~porta_address_reg7          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.482 ns                ;
; N/A                                     ; 113.46 MHz ( period = 8.814 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a1~porta_address_reg8          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.482 ns                ;
; N/A                                     ; 113.46 MHz ( period = 8.814 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a1~porta_address_reg9          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.482 ns                ;
; N/A                                     ; 113.46 MHz ( period = 8.814 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a1~porta_address_reg10         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.482 ns                ;
; N/A                                     ; 113.46 MHz ( period = 8.814 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a1~porta_address_reg11         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.482 ns                ;
; N/A                                     ; 115.34 MHz ( period = 8.670 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_45j:auto_generated|safe_q[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a44~porta_address_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.439 ns                ;
; N/A                                     ; 115.42 MHz ( period = 8.664 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a19~porta_address_reg0         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.364 ns                ;
; N/A                                     ; 115.42 MHz ( period = 8.664 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a19~porta_address_reg1         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.364 ns                ;
; N/A                                     ; 115.42 MHz ( period = 8.664 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a19~porta_address_reg2         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.364 ns                ;
; N/A                                     ; 115.42 MHz ( period = 8.664 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a19~porta_address_reg3         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.364 ns                ;
; N/A                                     ; 115.42 MHz ( period = 8.664 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a19~porta_address_reg4         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.364 ns                ;
; N/A                                     ; 115.42 MHz ( period = 8.664 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a19~porta_address_reg5         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.364 ns                ;
; N/A                                     ; 115.42 MHz ( period = 8.664 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a19~porta_address_reg6         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.364 ns                ;
; N/A                                     ; 115.42 MHz ( period = 8.664 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a19~porta_address_reg7         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.364 ns                ;
; N/A                                     ; 115.42 MHz ( period = 8.664 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a19~porta_address_reg8         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.364 ns                ;
; N/A                                     ; 115.42 MHz ( period = 8.664 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a19~porta_address_reg9         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.364 ns                ;
; N/A                                     ; 115.42 MHz ( period = 8.664 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a19~porta_address_reg10        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.364 ns                ;
; N/A                                     ; 115.42 MHz ( period = 8.664 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a19~porta_address_reg11        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.364 ns                ;
; N/A                                     ; 115.69 MHz ( period = 8.644 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_45j:auto_generated|safe_q[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a41~porta_address_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.419 ns                ;
; N/A                                     ; 115.81 MHz ( period = 8.635 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_45j:auto_generated|safe_q[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a37~porta_address_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.416 ns                ;
; N/A                                     ; 116.12 MHz ( period = 8.612 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_45j:auto_generated|safe_q[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a36~porta_address_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.401 ns                ;
; N/A                                     ; 116.37 MHz ( period = 8.593 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_45j:auto_generated|safe_q[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a42~porta_address_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.379 ns                ;
; N/A                                     ; 118.04 MHz ( period = 8.472 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a22~porta_address_reg0         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.128 ns                ;
; N/A                                     ; 118.04 MHz ( period = 8.472 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a22~porta_address_reg1         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.128 ns                ;
; N/A                                     ; 118.04 MHz ( period = 8.472 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a22~porta_address_reg2         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.128 ns                ;
; N/A                                     ; 118.04 MHz ( period = 8.472 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a22~porta_address_reg3         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.128 ns                ;
; N/A                                     ; 118.04 MHz ( period = 8.472 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a22~porta_address_reg4         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.128 ns                ;
; N/A                                     ; 118.04 MHz ( period = 8.472 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a22~porta_address_reg5         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.128 ns                ;
; N/A                                     ; 118.04 MHz ( period = 8.472 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a22~porta_address_reg6         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.128 ns                ;
; N/A                                     ; 118.04 MHz ( period = 8.472 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a22~porta_address_reg7         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.128 ns                ;
; N/A                                     ; 118.04 MHz ( period = 8.472 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a22~porta_address_reg8         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.128 ns                ;
; N/A                                     ; 118.04 MHz ( period = 8.472 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a22~porta_address_reg9         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.128 ns                ;
; N/A                                     ; 118.04 MHz ( period = 8.472 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a22~porta_address_reg10        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.128 ns                ;
; N/A                                     ; 118.04 MHz ( period = 8.472 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a22~porta_address_reg11        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.128 ns                ;
; N/A                                     ; 118.05 MHz ( period = 8.471 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a17~porta_address_reg0         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.122 ns                ;
; N/A                                     ; 118.05 MHz ( period = 8.471 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a17~porta_address_reg1         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.122 ns                ;
; N/A                                     ; 118.05 MHz ( period = 8.471 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a17~porta_address_reg2         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.122 ns                ;
; N/A                                     ; 118.05 MHz ( period = 8.471 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a17~porta_address_reg3         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.122 ns                ;
; N/A                                     ; 118.05 MHz ( period = 8.471 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a17~porta_address_reg4         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.122 ns                ;
; N/A                                     ; 118.05 MHz ( period = 8.471 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a17~porta_address_reg5         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.122 ns                ;
; N/A                                     ; 118.05 MHz ( period = 8.471 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a17~porta_address_reg6         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.122 ns                ;
; N/A                                     ; 118.05 MHz ( period = 8.471 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a17~porta_address_reg7         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.122 ns                ;
; N/A                                     ; 118.05 MHz ( period = 8.471 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a17~porta_address_reg8         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.122 ns                ;
; N/A                                     ; 118.05 MHz ( period = 8.471 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a17~porta_address_reg9         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.122 ns                ;
; N/A                                     ; 118.05 MHz ( period = 8.471 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a17~porta_address_reg10        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.122 ns                ;
; N/A                                     ; 118.05 MHz ( period = 8.471 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a17~porta_address_reg11        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.122 ns                ;
; N/A                                     ; 121.82 MHz ( period = 8.209 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.957 ns                ;
; N/A                                     ; 121.88 MHz ( period = 8.205 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.953 ns                ;
; N/A                                     ; 121.94 MHz ( period = 8.201 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.949 ns                ;
; N/A                                     ; 121.94 MHz ( period = 8.201 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.949 ns                ;
; N/A                                     ; 121.97 MHz ( period = 8.199 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.947 ns                ;
; N/A                                     ; 122.31 MHz ( period = 8.176 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.924 ns                ;
; N/A                                     ; 122.32 MHz ( period = 8.175 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.923 ns                ;
; N/A                                     ; 122.35 MHz ( period = 8.173 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.921 ns                ;
; N/A                                     ; 122.37 MHz ( period = 8.172 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.920 ns                ;
; N/A                                     ; 122.38 MHz ( period = 8.171 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.919 ns                ;
; N/A                                     ; 122.47 MHz ( period = 8.165 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.913 ns                ;
; N/A                                     ; 123.06 MHz ( period = 8.126 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.839 ns                ;
; N/A                                     ; 125.28 MHz ( period = 7.982 ns )                    ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.765 ns                ;
; N/A                                     ; 125.34 MHz ( period = 7.978 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a2~porta_address_reg0          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.642 ns                ;
; N/A                                     ; 125.34 MHz ( period = 7.978 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a2~porta_address_reg1          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.642 ns                ;
; N/A                                     ; 125.34 MHz ( period = 7.978 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a2~porta_address_reg2          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.642 ns                ;
; N/A                                     ; 125.34 MHz ( period = 7.978 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a2~porta_address_reg3          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.642 ns                ;
; N/A                                     ; 125.34 MHz ( period = 7.978 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a2~porta_address_reg4          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.642 ns                ;
; N/A                                     ; 125.34 MHz ( period = 7.978 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a2~porta_address_reg5          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.642 ns                ;
; N/A                                     ; 125.34 MHz ( period = 7.978 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a2~porta_address_reg6          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.642 ns                ;
; N/A                                     ; 125.34 MHz ( period = 7.978 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a2~porta_address_reg7          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.642 ns                ;
; N/A                                     ; 125.34 MHz ( period = 7.978 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a2~porta_address_reg8          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.642 ns                ;
; N/A                                     ; 125.34 MHz ( period = 7.978 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a2~porta_address_reg9          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.642 ns                ;
; N/A                                     ; 125.34 MHz ( period = 7.978 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a2~porta_address_reg10         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.642 ns                ;
; N/A                                     ; 125.34 MHz ( period = 7.978 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a2~porta_address_reg11         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.642 ns                ;
; N/A                                     ; 126.47 MHz ( period = 7.907 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a8~porta_address_reg0          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.597 ns                ;
; N/A                                     ; 126.47 MHz ( period = 7.907 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a8~porta_address_reg1          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.597 ns                ;
; N/A                                     ; 126.47 MHz ( period = 7.907 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a8~porta_address_reg2          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.597 ns                ;
; N/A                                     ; 126.47 MHz ( period = 7.907 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a8~porta_address_reg3          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.597 ns                ;
; N/A                                     ; 126.47 MHz ( period = 7.907 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a8~porta_address_reg4          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.597 ns                ;
; N/A                                     ; 126.47 MHz ( period = 7.907 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a8~porta_address_reg5          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.597 ns                ;
; N/A                                     ; 126.47 MHz ( period = 7.907 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a8~porta_address_reg6          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.597 ns                ;
; N/A                                     ; 126.47 MHz ( period = 7.907 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a8~porta_address_reg7          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.597 ns                ;
; N/A                                     ; 126.47 MHz ( period = 7.907 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a8~porta_address_reg8          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.597 ns                ;
; N/A                                     ; 126.47 MHz ( period = 7.907 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a8~porta_address_reg9          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.597 ns                ;
; N/A                                     ; 126.47 MHz ( period = 7.907 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a8~porta_address_reg10         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.597 ns                ;
; N/A                                     ; 126.47 MHz ( period = 7.907 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a8~porta_address_reg11         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.597 ns                ;
; N/A                                     ; 126.52 MHz ( period = 7.904 ns )                    ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.726 ns                ;
; N/A                                     ; 126.98 MHz ( period = 7.875 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a3~porta_address_reg0          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.570 ns                ;
; N/A                                     ; 126.98 MHz ( period = 7.875 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a3~porta_address_reg1          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.570 ns                ;
; N/A                                     ; 126.98 MHz ( period = 7.875 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a3~porta_address_reg2          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.570 ns                ;
; N/A                                     ; 126.98 MHz ( period = 7.875 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a3~porta_address_reg3          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.570 ns                ;
; N/A                                     ; 126.98 MHz ( period = 7.875 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a3~porta_address_reg4          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.570 ns                ;
; N/A                                     ; 126.98 MHz ( period = 7.875 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a3~porta_address_reg5          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.570 ns                ;
; N/A                                     ; 126.98 MHz ( period = 7.875 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a3~porta_address_reg6          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.570 ns                ;
; N/A                                     ; 126.98 MHz ( period = 7.875 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a3~porta_address_reg7          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.570 ns                ;
; N/A                                     ; 126.98 MHz ( period = 7.875 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a3~porta_address_reg8          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.570 ns                ;
; N/A                                     ; 126.98 MHz ( period = 7.875 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a3~porta_address_reg9          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.570 ns                ;
; N/A                                     ; 126.98 MHz ( period = 7.875 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a3~porta_address_reg10         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.570 ns                ;
; N/A                                     ; 126.98 MHz ( period = 7.875 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a3~porta_address_reg11         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.570 ns                ;
; N/A                                     ; 127.26 MHz ( period = 7.858 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a13~porta_address_reg0         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.563 ns                ;
; N/A                                     ; 127.26 MHz ( period = 7.858 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a13~porta_address_reg1         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.563 ns                ;
; N/A                                     ; 127.26 MHz ( period = 7.858 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a13~porta_address_reg2         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.563 ns                ;
; N/A                                     ; 127.26 MHz ( period = 7.858 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a13~porta_address_reg3         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.563 ns                ;
; N/A                                     ; 127.26 MHz ( period = 7.858 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a13~porta_address_reg4         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.563 ns                ;
; N/A                                     ; 127.26 MHz ( period = 7.858 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a13~porta_address_reg5         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.563 ns                ;
; N/A                                     ; 127.26 MHz ( period = 7.858 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a13~porta_address_reg6         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.563 ns                ;
; N/A                                     ; 127.26 MHz ( period = 7.858 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a13~porta_address_reg7         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.563 ns                ;
; N/A                                     ; 127.26 MHz ( period = 7.858 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a13~porta_address_reg8         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.563 ns                ;
; N/A                                     ; 127.26 MHz ( period = 7.858 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a13~porta_address_reg9         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.563 ns                ;
; N/A                                     ; 127.26 MHz ( period = 7.858 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a13~porta_address_reg10        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.563 ns                ;
; N/A                                     ; 127.26 MHz ( period = 7.858 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a13~porta_address_reg11        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.563 ns                ;
; N/A                                     ; 128.50 MHz ( period = 7.782 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.530 ns                ;
; N/A                                     ; 128.55 MHz ( period = 7.779 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.527 ns                ;
; N/A                                     ; 129.03 MHz ( period = 7.750 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_45j:auto_generated|safe_q[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a22~porta_address_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.544 ns                ;
; N/A                                     ; 129.85 MHz ( period = 7.701 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a29~porta_address_reg0         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.396 ns                ;
; N/A                                     ; 129.85 MHz ( period = 7.701 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a29~porta_address_reg1         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.396 ns                ;
; N/A                                     ; 129.85 MHz ( period = 7.701 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a29~porta_address_reg2         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.396 ns                ;
; N/A                                     ; 129.85 MHz ( period = 7.701 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a29~porta_address_reg3         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.396 ns                ;
; N/A                                     ; 129.85 MHz ( period = 7.701 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a29~porta_address_reg4         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.396 ns                ;
; N/A                                     ; 129.85 MHz ( period = 7.701 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a29~porta_address_reg5         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.396 ns                ;
; N/A                                     ; 129.85 MHz ( period = 7.701 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a29~porta_address_reg6         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.396 ns                ;
; N/A                                     ; 129.85 MHz ( period = 7.701 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a29~porta_address_reg7         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.396 ns                ;
; N/A                                     ; 129.85 MHz ( period = 7.701 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a29~porta_address_reg8         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.396 ns                ;
; N/A                                     ; 129.85 MHz ( period = 7.701 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a29~porta_address_reg9         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.396 ns                ;
; N/A                                     ; 129.85 MHz ( period = 7.701 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a29~porta_address_reg10        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.396 ns                ;
; N/A                                     ; 129.85 MHz ( period = 7.701 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a29~porta_address_reg11        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.396 ns                ;
; N/A                                     ; 130.92 MHz ( period = 7.638 ns )                    ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.588 ns                ;
; N/A                                     ; 132.14 MHz ( period = 7.568 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a29~porta_address_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.318 ns                ;
; N/A                                     ; 132.14 MHz ( period = 7.568 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a29~porta_address_reg1  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.318 ns                ;
; N/A                                     ; 132.14 MHz ( period = 7.568 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a29~porta_address_reg2  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.318 ns                ;
; N/A                                     ; 132.14 MHz ( period = 7.568 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a29~porta_address_reg3  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.318 ns                ;
; N/A                                     ; 132.14 MHz ( period = 7.568 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a29~porta_address_reg4  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.318 ns                ;
; N/A                                     ; 132.14 MHz ( period = 7.568 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a29~porta_address_reg5  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.318 ns                ;
; N/A                                     ; 132.14 MHz ( period = 7.568 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a29~porta_address_reg6  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.318 ns                ;
; N/A                                     ; 132.14 MHz ( period = 7.568 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a29~porta_address_reg7  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.318 ns                ;
; N/A                                     ; 132.14 MHz ( period = 7.568 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a29~porta_address_reg8  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.318 ns                ;
; N/A                                     ; 132.14 MHz ( period = 7.568 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a29~porta_address_reg9  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.318 ns                ;
; N/A                                     ; 132.14 MHz ( period = 7.568 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a29~porta_address_reg10 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.318 ns                ;
; N/A                                     ; 132.14 MHz ( period = 7.568 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a29~porta_address_reg11 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.318 ns                ;
; N/A                                     ; 132.43 MHz ( period = 7.551 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a15~porta_address_reg0         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.243 ns                ;
; N/A                                     ; 132.43 MHz ( period = 7.551 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a15~porta_address_reg1         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.243 ns                ;
; N/A                                     ; 132.43 MHz ( period = 7.551 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a15~porta_address_reg2         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.243 ns                ;
; N/A                                     ; 132.43 MHz ( period = 7.551 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a15~porta_address_reg3         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.243 ns                ;
; N/A                                     ; 132.43 MHz ( period = 7.551 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a15~porta_address_reg4         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.243 ns                ;
; N/A                                     ; 132.43 MHz ( period = 7.551 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a15~porta_address_reg5         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.243 ns                ;
; N/A                                     ; 132.43 MHz ( period = 7.551 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a15~porta_address_reg6         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.243 ns                ;
; N/A                                     ; 132.43 MHz ( period = 7.551 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a15~porta_address_reg7         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.243 ns                ;
; N/A                                     ; 132.43 MHz ( period = 7.551 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a15~porta_address_reg8         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.243 ns                ;
; N/A                                     ; 132.43 MHz ( period = 7.551 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a15~porta_address_reg9         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.243 ns                ;
; N/A                                     ; 132.43 MHz ( period = 7.551 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a15~porta_address_reg10        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.243 ns                ;
; N/A                                     ; 132.43 MHz ( period = 7.551 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a15~porta_address_reg11        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.243 ns                ;
; N/A                                     ; 134.07 MHz ( period = 7.459 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a0~porta_address_reg0          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.152 ns                ;
; N/A                                     ; 134.07 MHz ( period = 7.459 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a0~porta_address_reg1          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.152 ns                ;
; N/A                                     ; 134.07 MHz ( period = 7.459 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a0~porta_address_reg2          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.152 ns                ;
; N/A                                     ; 134.07 MHz ( period = 7.459 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a0~porta_address_reg3          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.152 ns                ;
; N/A                                     ; 134.07 MHz ( period = 7.459 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a0~porta_address_reg4          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.152 ns                ;
; N/A                                     ; 134.07 MHz ( period = 7.459 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a0~porta_address_reg5          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.152 ns                ;
; N/A                                     ; 134.07 MHz ( period = 7.459 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a0~porta_address_reg6          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.152 ns                ;
; N/A                                     ; 134.07 MHz ( period = 7.459 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a0~porta_address_reg7          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.152 ns                ;
; N/A                                     ; 134.07 MHz ( period = 7.459 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a0~porta_address_reg8          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.152 ns                ;
; N/A                                     ; 134.07 MHz ( period = 7.459 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a0~porta_address_reg9          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.152 ns                ;
; N/A                                     ; 134.07 MHz ( period = 7.459 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a0~porta_address_reg10         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.152 ns                ;
; N/A                                     ; 134.07 MHz ( period = 7.459 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ram_block2a0~porta_address_reg11         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.152 ns                ;
; N/A                                     ; 134.43 MHz ( period = 7.439 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.172 ns                ;
; N/A                                     ; 134.44 MHz ( period = 7.438 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.171 ns                ;
; N/A                                     ; 134.48 MHz ( period = 7.436 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.169 ns                ;
; N/A                                     ; 134.72 MHz ( period = 7.423 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.171 ns                ;
; N/A                                     ; 134.79 MHz ( period = 7.419 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.167 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                                                                          ;                                                                                                                                                                                                                   ;                              ;                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'ads828:m1|pll:a1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                               ; To                                                                                                                                                            ; From Clock                                     ; To Clock                                       ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.394 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[4]                                                ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.297 ns                   ; 1.691 ns                 ;
; 0.499 ns                                ; control:m4|clk_out                                                                                                                 ; control:m4|clk_out                                                                                                                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[1]                     ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[1]                                                ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[2]                     ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[2]                                                ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[3]                     ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[3]                                                ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[10]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[10]                                               ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[11]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[11]                                               ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[4]                     ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[4]                                                ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[5]                     ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[5]                                                ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[7]                     ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[7]                                                ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[6]                     ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[6]                                                ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                     ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                                                ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                     ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                                                ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.563 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[1]                                                ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.295 ns                   ; 1.858 ns                 ;
; 0.634 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|sub_parity9a0                                                ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.295 ns                   ; 1.929 ns                 ;
; 0.634 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|sub_parity9a1                                                ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.295 ns                   ; 1.929 ns                 ;
; 0.634 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|sub_parity9a2                                                ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.295 ns                   ; 1.929 ns                 ;
; 0.634 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity8                                                      ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.295 ns                   ; 1.929 ns                 ;
; 0.733 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|sub_parity9a0                     ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity8                                                      ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.735 ns                 ;
; 0.741 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[3]  ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[3]                             ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.753 ns                                ; control:m4|count_x[15]                                                                                                             ; control:m4|count_x[15]                                                                                                                                        ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.757 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[10]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|sub_parity9a2                                                ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.759 ns                 ;
; 0.830 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[0]                                                ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.297 ns                   ; 2.127 ns                 ;
; 0.907 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[2]  ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[2]                             ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.909 ns                 ;
; 0.934 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|sub_parity9a1                     ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity8                                                      ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.936 ns                 ;
; 0.950 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[1]                     ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|sub_parity9a0                                                ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.952 ns                 ;
; 0.955 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                     ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|sub_parity9a2                                                ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.957 ns                 ;
; 0.979 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a0~portb_we_reg        ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.402 ns                   ; 2.381 ns                 ;
; 0.992 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[0]                     ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|sub_parity9a0                                                ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.000 ns                   ; 0.992 ns                 ;
; 0.992 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[0]                     ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[1]                                                ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.000 ns                   ; 0.992 ns                 ;
; 0.999 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[2]                                                ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.300 ns                   ; 2.299 ns                 ;
; 1.012 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[3]                                                ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.300 ns                   ; 2.312 ns                 ;
; 1.097 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[0]                     ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[4]                                                ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.099 ns                 ;
; 1.167 ns                                ; control:m4|count_x[0]                                                                                                              ; control:m4|count_x[0]                                                                                                                                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.175 ns                                ; control:m4|count_x[1]                                                                                                              ; control:m4|count_x[1]                                                                                                                                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.177 ns                 ;
; 1.176 ns                                ; control:m4|count_x[2]                                                                                                              ; control:m4|count_x[2]                                                                                                                                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.178 ns                 ;
; 1.176 ns                                ; control:m4|count_x[9]                                                                                                              ; control:m4|count_x[9]                                                                                                                                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.178 ns                 ;
; 1.177 ns                                ; control:m4|count_x[11]                                                                                                             ; control:m4|count_x[11]                                                                                                                                        ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; control:m4|count_x[4]                                                                                                              ; control:m4|count_x[4]                                                                                                                                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; control:m4|count_x[7]                                                                                                              ; control:m4|count_x[7]                                                                                                                                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; control:m4|count_x[14]                                                                                                             ; control:m4|count_x[14]                                                                                                                                        ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; control:m4|count_x[13]                                                                                                             ; control:m4|count_x[13]                                                                                                                                        ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.206 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                     ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[10]                                               ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.208 ns                 ;
; 1.207 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                     ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[11]                                               ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.209 ns                 ;
; 1.225 ns                                ; control:m4|count_x[10]                                                                                                             ; control:m4|count_x[10]                                                                                                                                        ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.225 ns                                ; control:m4|count_x[3]                                                                                                              ; control:m4|count_x[3]                                                                                                                                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.225 ns                                ; control:m4|count_x[8]                                                                                                              ; control:m4|count_x[8]                                                                                                                                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.226 ns                                ; control:m4|count_x[6]                                                                                                              ; control:m4|count_x[6]                                                                                                                                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.226 ns                                ; control:m4|count_x[5]                                                                                                              ; control:m4|count_x[5]                                                                                                                                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.226 ns                                ; control:m4|count_x[12]                                                                                                             ; control:m4|count_x[12]                                                                                                                                        ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.226 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[3]                     ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|delayed_wrptr_g[3]                                                                      ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.247 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[2]                     ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|delayed_wrptr_g[2]                                                                      ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.249 ns                 ;
; 1.247 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity8                           ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[1]                                                ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.249 ns                 ;
; 1.263 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                     ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|sub_parity9a2                                                ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.265 ns                 ;
; 1.263 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                     ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[11]                                               ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.265 ns                 ;
; 1.264 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                     ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[10]                                               ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.266 ns                 ;
; 1.266 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                     ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                                                ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.268 ns                 ;
; 1.284 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[7]                                                ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.297 ns                   ; 2.581 ns                 ;
; 1.284 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[6]                                                ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.297 ns                   ; 2.581 ns                 ;
; 1.381 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_we_reg        ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.395 ns                   ; 2.776 ns                 ;
; 1.386 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[5]                                                ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.297 ns                   ; 2.683 ns                 ;
; 1.413 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_we_reg        ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.385 ns                   ; 2.798 ns                 ;
; 1.413 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[10] ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[10]                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.003 ns                  ; 1.410 ns                 ;
; 1.416 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a0~portb_datain_reg1   ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.382 ns                   ; 2.798 ns                 ;
; 1.416 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a0~portb_address_reg10 ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.402 ns                   ; 2.818 ns                 ;
; 1.416 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a0~portb_address_reg9  ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.402 ns                   ; 2.818 ns                 ;
; 1.416 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a0~portb_address_reg8  ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.402 ns                   ; 2.818 ns                 ;
; 1.416 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a0~portb_address_reg7  ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.402 ns                   ; 2.818 ns                 ;
; 1.416 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a0~portb_address_reg6  ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.402 ns                   ; 2.818 ns                 ;
; 1.416 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a0~portb_address_reg5  ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.402 ns                   ; 2.818 ns                 ;
; 1.416 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a0~portb_address_reg4  ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.402 ns                   ; 2.818 ns                 ;
; 1.416 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a0~portb_address_reg3  ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.402 ns                   ; 2.818 ns                 ;
; 1.416 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a0~portb_address_reg2  ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.402 ns                   ; 2.818 ns                 ;
; 1.416 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a0~portb_address_reg1  ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.402 ns                   ; 2.818 ns                 ;
; 1.416 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a0~portb_address_reg0  ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.402 ns                   ; 2.818 ns                 ;
; 1.416 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a0~portb_datain_reg0   ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.382 ns                   ; 2.798 ns                 ;
; 1.428 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[5]                     ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|sub_parity9a1                                                ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.000 ns                   ; 1.428 ns                 ;
; 1.428 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_we_reg        ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.382 ns                   ; 2.810 ns                 ;
; 1.439 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_we_reg        ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.375 ns                   ; 2.814 ns                 ;
; 1.453 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[9]  ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9]                             ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 1.464 ns                 ;
; 1.488 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[4]                     ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|sub_parity9a1                                                ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.000 ns                   ; 1.488 ns                 ;
; 1.509 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|sub_parity9a2                     ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity8                                                      ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.511 ns                 ;
; 1.540 ns                                ; ads828:m1|data_out_r[4]                                                                                                            ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_datain_reg1   ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.381 ns                   ; 2.921 ns                 ;
; 1.541 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[11] ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[11]                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.004 ns                  ; 1.537 ns                 ;
; 1.554 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[7]                     ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|sub_parity9a1                                                ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.000 ns                   ; 1.554 ns                 ;
; 1.556 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[8]  ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[8]                             ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.002 ns                  ; 1.554 ns                 ;
; 1.568 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[2]                     ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[3]                                                ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.570 ns                 ;
; 1.589 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[1]  ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[1]                             ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 1.600 ns                 ;
; 1.591 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[0]  ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[0]                             ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.600 ns                 ;
; 1.599 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[6]  ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]                             ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 1.612 ns                 ;
; 1.609 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[6]                     ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|sub_parity9a1                                                ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.000 ns                   ; 1.609 ns                 ;
; 1.645 ns                                ; control:m4|count_x[0]                                                                                                              ; control:m4|count_x[1]                                                                                                                                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.647 ns                 ;
; 1.654 ns                                ; control:m4|count_x[1]                                                                                                              ; control:m4|count_x[2]                                                                                                                                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.656 ns                 ;
; 1.655 ns                                ; control:m4|count_x[9]                                                                                                              ; control:m4|count_x[10]                                                                                                                                        ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.657 ns                 ;
; 1.655 ns                                ; control:m4|count_x[2]                                                                                                              ; control:m4|count_x[3]                                                                                                                                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.657 ns                 ;
; 1.656 ns                                ; control:m4|count_x[4]                                                                                                              ; control:m4|count_x[5]                                                                                                                                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.658 ns                 ;
; 1.656 ns                                ; control:m4|count_x[11]                                                                                                             ; control:m4|count_x[12]                                                                                                                                        ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.658 ns                 ;
; 1.656 ns                                ; control:m4|count_x[13]                                                                                                             ; control:m4|count_x[14]                                                                                                                                        ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.658 ns                 ;
; 1.656 ns                                ; control:m4|count_x[14]                                                                                                             ; control:m4|count_x[15]                                                                                                                                        ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.658 ns                 ;
; 1.694 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[2]                     ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a0~portb_address_reg2  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.104 ns                   ; 1.798 ns                 ;
; 1.705 ns                                ; control:m4|count_x[10]                                                                                                             ; control:m4|count_x[11]                                                                                                                                        ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.707 ns                 ;
; 1.705 ns                                ; control:m4|count_x[8]                                                                                                              ; control:m4|count_x[9]                                                                                                                                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.707 ns                 ;
; 1.705 ns                                ; control:m4|count_x[3]                                                                                                              ; control:m4|count_x[4]                                                                                                                                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.707 ns                 ;
; 1.706 ns                                ; control:m4|count_x[5]                                                                                                              ; control:m4|count_x[6]                                                                                                                                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.708 ns                 ;
; 1.706 ns                                ; control:m4|count_x[6]                                                                                                              ; control:m4|count_x[7]                                                                                                                                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.708 ns                 ;
; 1.706 ns                                ; control:m4|count_x[12]                                                                                                             ; control:m4|count_x[13]                                                                                                                                        ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.708 ns                 ;
; 1.715 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[0]                     ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[3]                                                ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.005 ns                   ; 1.720 ns                 ;
; 1.724 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[3]                     ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a0~portb_address_reg3  ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.104 ns                   ; 1.828 ns                 ;
; 1.730 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[10]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|delayed_wrptr_g[10]                                                                     ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 1.738 ns                 ;
; 1.731 ns                                ; control:m4|count_x[0]                                                                                                              ; control:m4|count_x[2]                                                                                                                                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.733 ns                 ;
; 1.740 ns                                ; control:m4|count_x[1]                                                                                                              ; control:m4|count_x[3]                                                                                                                                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.742 ns                 ;
; 1.741 ns                                ; control:m4|count_x[9]                                                                                                              ; control:m4|count_x[11]                                                                                                                                        ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.743 ns                 ;
; 1.741 ns                                ; control:m4|count_x[2]                                                                                                              ; control:m4|count_x[4]                                                                                                                                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.743 ns                 ;
; 1.742 ns                                ; control:m4|count_x[4]                                                                                                              ; control:m4|count_x[6]                                                                                                                                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.744 ns                 ;
; 1.742 ns                                ; control:m4|count_x[11]                                                                                                             ; control:m4|count_x[13]                                                                                                                                        ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.744 ns                 ;
; 1.742 ns                                ; control:m4|count_x[13]                                                                                                             ; control:m4|count_x[15]                                                                                                                                        ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.744 ns                 ;
; 1.747 ns                                ; ads828:m1|data_out_r[3]                                                                                                            ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_datain_reg0   ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.381 ns                   ; 3.128 ns                 ;
; 1.761 ns                                ; ads828:m1|data_out_r[9]                                                                                                            ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_datain_reg1   ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.384 ns                   ; 3.145 ns                 ;
; 1.766 ns                                ; control:m4|count_x[7]                                                                                                              ; control:m4|count_x[8]                                                                                                                                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.768 ns                 ;
; 1.791 ns                                ; control:m4|count_x[3]                                                                                                              ; control:m4|count_x[5]                                                                                                                                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.793 ns                 ;
; 1.791 ns                                ; control:m4|count_x[8]                                                                                                              ; control:m4|count_x[10]                                                                                                                                        ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.793 ns                 ;
; 1.791 ns                                ; control:m4|count_x[10]                                                                                                             ; control:m4|count_x[12]                                                                                                                                        ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.793 ns                 ;
; 1.792 ns                                ; control:m4|count_x[5]                                                                                                              ; control:m4|count_x[7]                                                                                                                                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.794 ns                 ;
; 1.792 ns                                ; control:m4|count_x[12]                                                                                                             ; control:m4|count_x[14]                                                                                                                                        ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.794 ns                 ;
; 1.803 ns                                ; ads828:m1|data_out_r[5]                                                                                                            ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_datain_reg0   ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.374 ns                   ; 3.177 ns                 ;
; 1.815 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[11]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|sub_parity9a2                                                ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.817 ns                 ;
; 1.817 ns                                ; control:m4|count_x[0]                                                                                                              ; control:m4|count_x[3]                                                                                                                                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.819 ns                 ;
; 1.817 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[5]                     ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|delayed_wrptr_g[5]                                                                      ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.003 ns                  ; 1.814 ns                 ;
; 1.818 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_datain_reg1   ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.375 ns                   ; 3.193 ns                 ;
; 1.818 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_address_reg10 ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.395 ns                   ; 3.213 ns                 ;
; 1.818 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_address_reg9  ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.395 ns                   ; 3.213 ns                 ;
; 1.818 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_address_reg8  ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.395 ns                   ; 3.213 ns                 ;
; 1.818 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_address_reg7  ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.395 ns                   ; 3.213 ns                 ;
; 1.818 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_address_reg6  ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.395 ns                   ; 3.213 ns                 ;
; 1.818 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_address_reg5  ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.395 ns                   ; 3.213 ns                 ;
; 1.818 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_address_reg4  ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.395 ns                   ; 3.213 ns                 ;
; 1.818 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_address_reg3  ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.395 ns                   ; 3.213 ns                 ;
; 1.818 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_address_reg2  ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.395 ns                   ; 3.213 ns                 ;
; 1.818 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_address_reg1  ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.395 ns                   ; 3.213 ns                 ;
; 1.818 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_address_reg0  ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.395 ns                   ; 3.213 ns                 ;
; 1.818 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_datain_reg0   ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.375 ns                   ; 3.193 ns                 ;
; 1.826 ns                                ; control:m4|count_x[1]                                                                                                              ; control:m4|count_x[4]                                                                                                                                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.828 ns                 ;
; 1.827 ns                                ; control:m4|count_x[2]                                                                                                              ; control:m4|count_x[5]                                                                                                                                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.829 ns                 ;
; 1.827 ns                                ; control:m4|count_x[9]                                                                                                              ; control:m4|count_x[12]                                                                                                                                        ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.829 ns                 ;
; 1.828 ns                                ; control:m4|count_x[4]                                                                                                              ; control:m4|count_x[7]                                                                                                                                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.830 ns                 ;
; 1.828 ns                                ; control:m4|count_x[11]                                                                                                             ; control:m4|count_x[14]                                                                                                                                        ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.830 ns                 ;
; 1.829 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[7]                     ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                                                ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.000 ns                   ; 1.829 ns                 ;
; 1.833 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[1]                     ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|delayed_wrptr_g[1]                                                                      ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.005 ns                  ; 1.828 ns                 ;
; 1.835 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[6]                     ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[7]                                                ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.837 ns                 ;
; 1.837 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[7]                     ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]                                                ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.000 ns                   ; 1.837 ns                 ;
; 1.839 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[7]                     ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[10]                                               ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.000 ns                   ; 1.839 ns                 ;
; 1.840 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[7]                     ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[11]                                               ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.000 ns                   ; 1.840 ns                 ;
; 1.843 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[6]                     ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|delayed_wrptr_g[6]                                                                      ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.009 ns                  ; 1.834 ns                 ;
; 1.845 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[3]                     ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|sub_parity9a0                                                ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.003 ns                  ; 1.842 ns                 ;
; 1.850 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_datain_reg1   ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.365 ns                   ; 3.215 ns                 ;
; 1.850 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_address_reg10 ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.385 ns                   ; 3.235 ns                 ;
; 1.850 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_address_reg9  ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.385 ns                   ; 3.235 ns                 ;
; 1.850 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_address_reg8  ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.385 ns                   ; 3.235 ns                 ;
; 1.850 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_address_reg7  ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.385 ns                   ; 3.235 ns                 ;
; 1.850 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_address_reg6  ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.385 ns                   ; 3.235 ns                 ;
; 1.850 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_address_reg5  ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.385 ns                   ; 3.235 ns                 ;
; 1.850 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_address_reg4  ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.385 ns                   ; 3.235 ns                 ;
; 1.850 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_address_reg3  ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.385 ns                   ; 3.235 ns                 ;
; 1.850 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_address_reg2  ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.385 ns                   ; 3.235 ns                 ;
; 1.850 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_address_reg1  ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.385 ns                   ; 3.235 ns                 ;
; 1.850 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_address_reg0  ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.385 ns                   ; 3.235 ns                 ;
; 1.850 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_datain_reg0   ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.365 ns                   ; 3.215 ns                 ;
; 1.852 ns                                ; control:m4|count_x[7]                                                                                                              ; control:m4|count_x[9]                                                                                                                                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.854 ns                 ;
; 1.854 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[11]                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|delayed_wrptr_g[11]                                                                     ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 1.862 ns                 ;
; 1.855 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[4]                     ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|delayed_wrptr_g[4]                                                                      ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.003 ns                  ; 1.852 ns                 ;
; 1.865 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_datain_reg1   ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.362 ns                   ; 3.227 ns                 ;
; 1.865 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_address_reg10 ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.382 ns                   ; 3.247 ns                 ;
; 1.865 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_address_reg9  ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.382 ns                   ; 3.247 ns                 ;
; 1.865 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_address_reg8  ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.382 ns                   ; 3.247 ns                 ;
; 1.865 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_address_reg7  ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.382 ns                   ; 3.247 ns                 ;
; 1.865 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_address_reg6  ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.382 ns                   ; 3.247 ns                 ;
; 1.865 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_address_reg5  ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.382 ns                   ; 3.247 ns                 ;
; 1.865 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_address_reg4  ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.382 ns                   ; 3.247 ns                 ;
; 1.865 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_address_reg3  ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.382 ns                   ; 3.247 ns                 ;
; 1.865 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_address_reg2  ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.382 ns                   ; 3.247 ns                 ;
; 1.865 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_address_reg1  ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.382 ns                   ; 3.247 ns                 ;
; 1.865 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_address_reg0  ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.382 ns                   ; 3.247 ns                 ;
; 1.865 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_datain_reg0   ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.362 ns                   ; 3.227 ns                 ;
; 1.865 ns                                ; ads828:m1|data_out_r[1]                                                                                                            ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a0~portb_datain_reg1   ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.401 ns                   ; 3.266 ns                 ;
; 1.865 ns                                ; ads828:m1|data_out_r[0]                                                                                                            ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a0~portb_datain_reg0   ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.401 ns                   ; 3.266 ns                 ;
; 1.876 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_datain_reg1   ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.355 ns                   ; 3.231 ns                 ;
; 1.876 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg10 ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.375 ns                   ; 3.251 ns                 ;
; 1.876 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg9  ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.375 ns                   ; 3.251 ns                 ;
; 1.876 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg8  ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.375 ns                   ; 3.251 ns                 ;
; 1.876 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg7  ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.375 ns                   ; 3.251 ns                 ;
; 1.876 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg6  ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.375 ns                   ; 3.251 ns                 ;
; 1.876 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg5  ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.375 ns                   ; 3.251 ns                 ;
; 1.876 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg4  ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.375 ns                   ; 3.251 ns                 ;
; 1.876 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg3  ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.375 ns                   ; 3.251 ns                 ;
; 1.876 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg2  ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.375 ns                   ; 3.251 ns                 ;
; 1.876 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg1  ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.375 ns                   ; 3.251 ns                 ;
; 1.876 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg0  ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.375 ns                   ; 3.251 ns                 ;
; 1.876 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_datain_reg0   ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.355 ns                   ; 3.231 ns                 ;
; 1.876 ns                                ; control:m4|wren                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[8]                                                ; clk                                            ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; -2.804 ns                  ; 1.295 ns                   ; 3.171 ns                 ;
; 1.877 ns                                ; control:m4|count_x[3]                                                                                                              ; control:m4|count_x[6]                                                                                                                                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.879 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                ;                                                                                                                                                               ;                                                ;                                                ;                            ;                            ;                          ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                                                                                                                                                                 ; To                                                                                                                                                                                                                                                                                                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; -2.912 ns                               ; pinlv:m5|div                                                                                                                                                                                                                                                                                         ; pinlv:m5|n[9]                                                                                                                                                                                                                                                                                          ; clk        ; clk      ; 0.000 ns                   ; 4.659 ns                   ; 1.747 ns                 ;
; -2.912 ns                               ; pinlv:m5|div                                                                                                                                                                                                                                                                                         ; pinlv:m5|n[10]                                                                                                                                                                                                                                                                                         ; clk        ; clk      ; 0.000 ns                   ; 4.659 ns                   ; 1.747 ns                 ;
; -2.912 ns                               ; pinlv:m5|div                                                                                                                                                                                                                                                                                         ; pinlv:m5|n[11]                                                                                                                                                                                                                                                                                         ; clk        ; clk      ; 0.000 ns                   ; 4.659 ns                   ; 1.747 ns                 ;
; -2.912 ns                               ; pinlv:m5|div                                                                                                                                                                                                                                                                                         ; pinlv:m5|n[8]                                                                                                                                                                                                                                                                                          ; clk        ; clk      ; 0.000 ns                   ; 4.659 ns                   ; 1.747 ns                 ;
; -2.912 ns                               ; pinlv:m5|div                                                                                                                                                                                                                                                                                         ; pinlv:m5|n[5]                                                                                                                                                                                                                                                                                          ; clk        ; clk      ; 0.000 ns                   ; 4.659 ns                   ; 1.747 ns                 ;
; -2.912 ns                               ; pinlv:m5|div                                                                                                                                                                                                                                                                                         ; pinlv:m5|n[6]                                                                                                                                                                                                                                                                                          ; clk        ; clk      ; 0.000 ns                   ; 4.659 ns                   ; 1.747 ns                 ;
; -2.912 ns                               ; pinlv:m5|div                                                                                                                                                                                                                                                                                         ; pinlv:m5|n[0]                                                                                                                                                                                                                                                                                          ; clk        ; clk      ; 0.000 ns                   ; 4.659 ns                   ; 1.747 ns                 ;
; -2.912 ns                               ; pinlv:m5|div                                                                                                                                                                                                                                                                                         ; pinlv:m5|n[7]                                                                                                                                                                                                                                                                                          ; clk        ; clk      ; 0.000 ns                   ; 4.659 ns                   ; 1.747 ns                 ;
; -2.912 ns                               ; pinlv:m5|div                                                                                                                                                                                                                                                                                         ; pinlv:m5|n[4]                                                                                                                                                                                                                                                                                          ; clk        ; clk      ; 0.000 ns                   ; 4.659 ns                   ; 1.747 ns                 ;
; -2.912 ns                               ; pinlv:m5|div                                                                                                                                                                                                                                                                                         ; pinlv:m5|n[3]                                                                                                                                                                                                                                                                                          ; clk        ; clk      ; 0.000 ns                   ; 4.659 ns                   ; 1.747 ns                 ;
; -2.912 ns                               ; pinlv:m5|div                                                                                                                                                                                                                                                                                         ; pinlv:m5|n[1]                                                                                                                                                                                                                                                                                          ; clk        ; clk      ; 0.000 ns                   ; 4.659 ns                   ; 1.747 ns                 ;
; -2.912 ns                               ; pinlv:m5|div                                                                                                                                                                                                                                                                                         ; pinlv:m5|n[2]                                                                                                                                                                                                                                                                                          ; clk        ; clk      ; 0.000 ns                   ; 4.659 ns                   ; 1.747 ns                 ;
; -2.515 ns                               ; pinlv:m5|div                                                                                                                                                                                                                                                                                         ; pinlv:m5|n[13]                                                                                                                                                                                                                                                                                         ; clk        ; clk      ; 0.000 ns                   ; 4.679 ns                   ; 2.164 ns                 ;
; -2.515 ns                               ; pinlv:m5|div                                                                                                                                                                                                                                                                                         ; pinlv:m5|n[16]                                                                                                                                                                                                                                                                                         ; clk        ; clk      ; 0.000 ns                   ; 4.679 ns                   ; 2.164 ns                 ;
; -2.515 ns                               ; pinlv:m5|div                                                                                                                                                                                                                                                                                         ; pinlv:m5|n[12]                                                                                                                                                                                                                                                                                         ; clk        ; clk      ; 0.000 ns                   ; 4.679 ns                   ; 2.164 ns                 ;
; -2.515 ns                               ; pinlv:m5|div                                                                                                                                                                                                                                                                                         ; pinlv:m5|n[14]                                                                                                                                                                                                                                                                                         ; clk        ; clk      ; 0.000 ns                   ; 4.679 ns                   ; 2.164 ns                 ;
; -2.515 ns                               ; pinlv:m5|div                                                                                                                                                                                                                                                                                         ; pinlv:m5|n[15]                                                                                                                                                                                                                                                                                         ; clk        ; clk      ; 0.000 ns                   ; 4.679 ns                   ; 2.164 ns                 ;
; -2.515 ns                               ; pinlv:m5|div                                                                                                                                                                                                                                                                                         ; pinlv:m5|n[20]                                                                                                                                                                                                                                                                                         ; clk        ; clk      ; 0.000 ns                   ; 4.679 ns                   ; 2.164 ns                 ;
; -2.515 ns                               ; pinlv:m5|div                                                                                                                                                                                                                                                                                         ; pinlv:m5|n[17]                                                                                                                                                                                                                                                                                         ; clk        ; clk      ; 0.000 ns                   ; 4.679 ns                   ; 2.164 ns                 ;
; -2.515 ns                               ; pinlv:m5|div                                                                                                                                                                                                                                                                                         ; pinlv:m5|n[18]                                                                                                                                                                                                                                                                                         ; clk        ; clk      ; 0.000 ns                   ; 4.679 ns                   ; 2.164 ns                 ;
; -2.515 ns                               ; pinlv:m5|div                                                                                                                                                                                                                                                                                         ; pinlv:m5|n[19]                                                                                                                                                                                                                                                                                         ; clk        ; clk      ; 0.000 ns                   ; 4.679 ns                   ; 2.164 ns                 ;
; -2.515 ns                               ; pinlv:m5|div                                                                                                                                                                                                                                                                                         ; pinlv:m5|n[21]                                                                                                                                                                                                                                                                                         ; clk        ; clk      ; 0.000 ns                   ; 4.679 ns                   ; 2.164 ns                 ;
; -2.515 ns                               ; pinlv:m5|div                                                                                                                                                                                                                                                                                         ; pinlv:m5|n[22]                                                                                                                                                                                                                                                                                         ; clk        ; clk      ; 0.000 ns                   ; 4.679 ns                   ; 2.164 ns                 ;
; -2.515 ns                               ; pinlv:m5|div                                                                                                                                                                                                                                                                                         ; pinlv:m5|n[23]                                                                                                                                                                                                                                                                                         ; clk        ; clk      ; 0.000 ns                   ; 4.679 ns                   ; 2.164 ns                 ;
; 0.499 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                               ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                             ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                        ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                      ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; vga1:m2|vsync_r                                                                                                                                                                                                                                                                                      ; vga1:m2|vsync_r                                                                                                                                                                                                                                                                                        ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; pinlv:m5|div                                                                                                                                                                                                                                                                                         ; pinlv:m5|div                                                                                                                                                                                                                                                                                           ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; control:m4|pin[1]                                                                                                                                                                                                                                                                                    ; control:m4|pin[1]                                                                                                                                                                                                                                                                                      ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; control:m4|pin[0]                                                                                                                                                                                                                                                                                    ; control:m4|pin[0]                                                                                                                                                                                                                                                                                      ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[10]                                                                                                                                                                                      ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[10]                                                                                                                                                                                        ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[7]                                                                                                                                                                                       ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[7]                                                                                                                                                                                         ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[9]                                                                                                                                                                                       ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[9]                                                                                                                                                                                         ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; control:m4|shu[5]                                                                                                                                                                                                                                                                                    ; control:m4|shu[5]                                                                                                                                                                                                                                                                                      ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; control:m4|wen                                                                                                                                                                                                                                                                                       ; control:m4|wen                                                                                                                                                                                                                                                                                         ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; control:m4|shu[4]                                                                                                                                                                                                                                                                                    ; control:m4|shu[4]                                                                                                                                                                                                                                                                                      ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; control:m4|shu[6]                                                                                                                                                                                                                                                                                    ; control:m4|shu[6]                                                                                                                                                                                                                                                                                      ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; control:m4|shu[7]                                                                                                                                                                                                                                                                                    ; control:m4|shu[7]                                                                                                                                                                                                                                                                                      ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; control:m4|shu[8]                                                                                                                                                                                                                                                                                    ; control:m4|shu[8]                                                                                                                                                                                                                                                                                      ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; control:m4|shu[9]                                                                                                                                                                                                                                                                                    ; control:m4|shu[9]                                                                                                                                                                                                                                                                                      ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; control:m4|clk_t                                                                                                                                                                                                                                                                                     ; control:m4|clk_t                                                                                                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; control:m4|shu[10]                                                                                                                                                                                                                                                                                   ; control:m4|shu[10]                                                                                                                                                                                                                                                                                     ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[2]                                                                                                                                                                                       ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[2]                                                                                                                                                                                         ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[3]                                                                                                                                                                                       ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[3]                                                                                                                                                                                         ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[0]                                                                                                                                                                                       ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[0]                                                                                                                                                                                         ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[11]                                                                                                                                                                                      ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[11]                                                                                                                                                                                        ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[6]                                                                                                                                                                                       ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[6]                                                                                                                                                                                         ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[4]                                                                                                                                                                                       ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[4]                                                                                                                                                                                         ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[5]                                                                                                                                                                                       ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[5]                                                                                                                                                                                         ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[8]                                                                                                                                                                                       ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[8]                                                                                                                                                                                         ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; control:m4|shuyi_2[0]                                                                                                                                                                                                                                                                                ; control:m4|shuyi_2[0]                                                                                                                                                                                                                                                                                  ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[1]                                                                                                                                                                                       ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[1]                                                                                                                                                                                         ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; control:m4|shuyi_1[0]                                                                                                                                                                                                                                                                                ; control:m4|shuyi_1[0]                                                                                                                                                                                                                                                                                  ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; control:m4|fu[1]                                                                                                                                                                                                                                                                                     ; control:m4|fu[1]                                                                                                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; control:m4|fu[0]                                                                                                                                                                                                                                                                                     ; control:m4|fu[0]                                                                                                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; vga1:m2|x_cnt[4]                                                                                                                                                                                                                                                                                     ; vga1:m2|x_cnt[4]                                                                                                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; vga1:m2|x_cnt[10]                                                                                                                                                                                                                                                                                    ; vga1:m2|x_cnt[10]                                                                                                                                                                                                                                                                                      ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; control:m4|state                                                                                                                                                                                                                                                                                     ; control:m4|state                                                                                                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.732 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[37]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][37]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.734 ns                 ;
; 0.733 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[46]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][46]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.735 ns                 ;
; 0.733 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][46]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][46]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.735 ns                 ;
; 0.733 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][34]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][34]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.735 ns                 ;
; 0.733 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                        ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.735 ns                 ;
; 0.734 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[47]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][47]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.736 ns                 ;
; 0.734 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[29]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][29]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.736 ns                 ;
; 0.734 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.736 ns                 ;
; 0.734 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[5]                                                                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[5]                                                                                                                                                                      ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.736 ns                 ;
; 0.735 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][48]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][48]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.737 ns                 ;
; 0.735 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][42]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][42]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.737 ns                 ;
; 0.735 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][33]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][33]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.737 ns                 ;
; 0.735 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[30]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][30]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.737 ns                 ;
; 0.735 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[23]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][23]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.737 ns                 ;
; 0.735 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[6]                                                                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[6]                                                                                                                                                                      ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.737 ns                 ;
; 0.736 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][48]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][48]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.738 ns                 ;
; 0.736 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][47]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][47]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.738 ns                 ;
; 0.736 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][44]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][44]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.738 ns                 ;
; 0.736 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][16]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.738 ns                 ;
; 0.737 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][37]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][37]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.739 ns                 ;
; 0.737 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][26]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][26]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.739 ns                 ;
; 0.737 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[16]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.739 ns                 ;
; 0.737 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.739 ns                 ;
; 0.737 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                        ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.739 ns                 ;
; 0.737 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                        ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.739 ns                 ;
; 0.737 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[11]                                                                                                                                                                   ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[11]                                                                                                                                                                     ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.739 ns                 ;
; 0.738 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][44]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][44]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.740 ns                 ;
; 0.738 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][40]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][40]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.740 ns                 ;
; 0.738 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][39]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][39]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.740 ns                 ;
; 0.739 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[45]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][45]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.741 ns                 ;
; 0.739 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[43]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][43]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.741 ns                 ;
; 0.739 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][42]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][42]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.741 ns                 ;
; 0.739 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][38]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][38]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.741 ns                 ;
; 0.739 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][32]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][32]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.741 ns                 ;
; 0.739 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][31]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][31]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.741 ns                 ;
; 0.739 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][23]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][23]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.741 ns                 ;
; 0.739 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][21]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.741 ns                 ;
; 0.739 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                        ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.741 ns                 ;
; 0.739 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff  ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.741 ns                 ;
; 0.740 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][27]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][27]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.742 ns                 ;
; 0.740 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][23]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.742 ns                 ;
; 0.741 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][41]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][41]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[31]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][31]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][30]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][30]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][28]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][28]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][24]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][24]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[22]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][22]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][22]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][22]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][21]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][15]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[13]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[11]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][11]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[9]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                                                                                                                                        ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                        ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                        ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                        ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                        ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                        ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[2]                                                                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[2]                                                                                                                                                                      ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[1]                                                                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[1]                                                                                                                                                                      ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.742 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][45]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][45]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][40]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][40]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][39]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][38]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][38]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][37]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][37]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[36]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][36]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][36]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][36]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][36]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[35]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][35]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][33]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][33]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][33]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][33]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][31]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][31]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][29]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][29]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[27]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][27]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][22]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][22]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][19]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][19]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[10]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                                                                                                                                        ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[6]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                        ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                        ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[1]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                        ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|regoutff ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[9]                                                                                                                                                                    ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[9]                                                                                                                                                                      ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.743 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[40]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][40]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.743 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[38]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][38]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.743 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[34]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][34]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.743 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][31]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][31]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.743 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][30]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][30]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.743 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][28]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][28]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.743 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[26]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][26]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.743 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][26]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][26]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.743 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[24]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][24]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.743 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][23]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][23]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.743 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[19]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][19]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.743 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][18]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.743 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.743 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                                                                                                                        ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.743 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[8]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][8]                                                                                                                                                                                                        ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.743 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                                                                                                                                        ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.743 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[0]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                        ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.744 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][39]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][39]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][36]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][36]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][35]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][35]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][32]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][32]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][30]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][30]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][27]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][27]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][22]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[21]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][21]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[15]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][15]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[4]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                        ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.745 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[32]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][32]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.747 ns                 ;
; 0.745 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[17]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.747 ns                 ;
; 0.745 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                                                                                                                                        ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.747 ns                 ;
; 0.745 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                        ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.747 ns                 ;
; 0.746 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[25]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][25]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.748 ns                 ;
; 0.746 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.748 ns                 ;
; 0.746 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[12]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.748 ns                 ;
; 0.746 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[5]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                        ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.748 ns                 ;
; 0.746 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                        ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.748 ns                 ;
; 0.746 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                        ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.748 ns                 ;
; 0.746 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                        ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.748 ns                 ;
; 0.747 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                   ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.747 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][25]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][25]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.747 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][24]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][24]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.747 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.747 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                                                                                        ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.747 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                        ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.747 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                   ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.748 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][24]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][24]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.748 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[20]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][20]                                                                                                                                                                                                       ; clk        ; clk      ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                                                                                                                                                                  ;                                                                                                                                                                                                                                                                                                        ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------+------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Slack ; Required tsu ; Actual tsu ; From                         ; To                                                                                                                                                                                                                                           ; To Clock                     ;
+-------+--------------+------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; N/A   ; None         ; 5.564 ns   ; sw[4]                        ; anjian:m3|key[3]                                                                                                                                                                                                                             ; clk                          ;
; N/A   ; None         ; 5.436 ns   ; data_in[7]                   ; ads828:m1|data_out_r[7]                                                                                                                                                                                                                      ; clk                          ;
; N/A   ; None         ; 5.344 ns   ; data_in[3]                   ; ads828:m1|data_out_r[3]                                                                                                                                                                                                                      ; clk                          ;
; N/A   ; None         ; 5.253 ns   ; data_in[5]                   ; ads828:m1|data_out_r[5]                                                                                                                                                                                                                      ; clk                          ;
; N/A   ; None         ; 5.011 ns   ; data_in[1]                   ; ads828:m1|data_out_r[1]                                                                                                                                                                                                                      ; clk                          ;
; N/A   ; None         ; 5.005 ns   ; data_in[8]                   ; ads828:m1|data_out_r[8]                                                                                                                                                                                                                      ; clk                          ;
; N/A   ; None         ; 4.983 ns   ; data_in[9]                   ; ads828:m1|data_out_r[9]                                                                                                                                                                                                                      ; clk                          ;
; N/A   ; None         ; 4.978 ns   ; data_in[2]                   ; ads828:m1|data_out_r[2]                                                                                                                                                                                                                      ; clk                          ;
; N/A   ; None         ; 4.851 ns   ; data_in[0]                   ; ads828:m1|data_out_r[0]                                                                                                                                                                                                                      ; clk                          ;
; N/A   ; None         ; 4.839 ns   ; data_in[6]                   ; ads828:m1|data_out_r[6]                                                                                                                                                                                                                      ; clk                          ;
; N/A   ; None         ; 4.799 ns   ; data_in[4]                   ; ads828:m1|data_out_r[4]                                                                                                                                                                                                                      ; clk                          ;
; N/A   ; None         ; 4.294 ns   ; sw[2]                        ; control:m4|hengyi[0]                                                                                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 4.294 ns   ; sw[2]                        ; control:m4|hengyi[1]                                                                                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 4.294 ns   ; sw[2]                        ; control:m4|hengyi[3]                                                                                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 4.294 ns   ; sw[2]                        ; control:m4|hengyi[9]                                                                                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 4.294 ns   ; sw[2]                        ; control:m4|hengyi[2]                                                                                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 4.294 ns   ; sw[2]                        ; control:m4|hengyi[4]                                                                                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 4.294 ns   ; sw[2]                        ; control:m4|hengyi[5]                                                                                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 4.294 ns   ; sw[2]                        ; control:m4|hengyi[6]                                                                                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 4.294 ns   ; sw[2]                        ; control:m4|hengyi[7]                                                                                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 4.294 ns   ; sw[2]                        ; control:m4|hengyi[8]                                                                                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 3.938 ns   ; sw[2]                        ; anjian:m3|key[5]                                                                                                                                                                                                                             ; clk                          ;
; N/A   ; None         ; 3.909 ns   ; sw[3]                        ; anjian:m3|key[4]                                                                                                                                                                                                                             ; clk                          ;
; N/A   ; None         ; 3.843 ns   ; sw[3]                        ; control:m4|hengyi[0]                                                                                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 3.843 ns   ; sw[3]                        ; control:m4|hengyi[1]                                                                                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 3.843 ns   ; sw[3]                        ; control:m4|hengyi[3]                                                                                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 3.843 ns   ; sw[3]                        ; control:m4|hengyi[9]                                                                                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 3.843 ns   ; sw[3]                        ; control:m4|hengyi[2]                                                                                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 3.843 ns   ; sw[3]                        ; control:m4|hengyi[4]                                                                                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 3.843 ns   ; sw[3]                        ; control:m4|hengyi[5]                                                                                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 3.843 ns   ; sw[3]                        ; control:m4|hengyi[6]                                                                                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 3.843 ns   ; sw[3]                        ; control:m4|hengyi[7]                                                                                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 3.843 ns   ; sw[3]                        ; control:m4|hengyi[8]                                                                                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 3.823 ns   ; rst_n                        ; control:m4|addr5[4]                                                                                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 3.823 ns   ; rst_n                        ; control:m4|addr5[5]                                                                                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 3.742 ns   ; sw[6]                        ; anjian:m3|key[1]                                                                                                                                                                                                                             ; clk                          ;
; N/A   ; None         ; 3.474 ns   ; rst_n                        ; fuzhi:m6|fuzhi_r[4]                                                                                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 3.365 ns   ; rst_n                        ; control:m4|wave[12]                                                                                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 3.365 ns   ; rst_n                        ; control:m4|wave[13]                                                                                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 3.365 ns   ; rst_n                        ; control:m4|wave[11]                                                                                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 3.365 ns   ; rst_n                        ; control:m4|wave[10]                                                                                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 3.365 ns   ; rst_n                        ; control:m4|wave[15]                                                                                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 3.365 ns   ; rst_n                        ; control:m4|wave[16]                                                                                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 3.365 ns   ; rst_n                        ; control:m4|wave[9]                                                                                                                                                                                                                           ; clk                          ;
; N/A   ; None         ; 3.365 ns   ; rst_n                        ; control:m4|wave[8]                                                                                                                                                                                                                           ; clk                          ;
; N/A   ; None         ; 3.362 ns   ; rst_n                        ; control:m4|wave[14]                                                                                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 3.358 ns   ; rst_n                        ; control:m4|wave[6]                                                                                                                                                                                                                           ; clk                          ;
; N/A   ; None         ; 3.358 ns   ; rst_n                        ; control:m4|wave[5]                                                                                                                                                                                                                           ; clk                          ;
; N/A   ; None         ; 3.085 ns   ; rst_n                        ; fuzhi:m6|fuzhi_r[5]                                                                                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 3.081 ns   ; rst_n                        ; fuzhi:m6|fuzhi_r[1]                                                                                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 3.081 ns   ; rst_n                        ; fuzhi:m6|fuzhi_r[2]                                                                                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 3.081 ns   ; rst_n                        ; fuzhi:m6|fuzhi_r[3]                                                                                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 3.050 ns   ; rst_n                        ; fuzhi:m6|datamin[7]                                                                                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 3.050 ns   ; rst_n                        ; fuzhi:m6|datamin[8]                                                                                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 3.050 ns   ; rst_n                        ; fuzhi:m6|datamin[6]                                                                                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 3.050 ns   ; rst_n                        ; fuzhi:m6|datamin[4]                                                                                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 3.050 ns   ; rst_n                        ; fuzhi:m6|datamin[5]                                                                                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 3.050 ns   ; rst_n                        ; fuzhi:m6|datamin[0]                                                                                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 3.033 ns   ; rst_n                        ; control:m4|wave[2]                                                                                                                                                                                                                           ; clk                          ;
; N/A   ; None         ; 3.033 ns   ; rst_n                        ; control:m4|wave[0]                                                                                                                                                                                                                           ; clk                          ;
; N/A   ; None         ; 3.033 ns   ; rst_n                        ; control:m4|wave[1]                                                                                                                                                                                                                           ; clk                          ;
; N/A   ; None         ; 2.993 ns   ; rst_n                        ; control:m4|wave[3]                                                                                                                                                                                                                           ; clk                          ;
; N/A   ; None         ; 2.988 ns   ; rst_n                        ; control:m4|wave[4]                                                                                                                                                                                                                           ; clk                          ;
; N/A   ; None         ; 2.718 ns   ; rst_n                        ; fuzhi:m6|fuzhi_r[10]                                                                                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 2.718 ns   ; rst_n                        ; fuzhi:m6|fuzhi_r[8]                                                                                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 2.718 ns   ; rst_n                        ; fuzhi:m6|fuzhi_r[9]                                                                                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 2.718 ns   ; rst_n                        ; fuzhi:m6|fuzhi_r[6]                                                                                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 2.718 ns   ; rst_n                        ; fuzhi:m6|fuzhi_r[7]                                                                                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 2.392 ns   ; rst_n                        ; fuzhi:m6|datamin[9]                                                                                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 2.392 ns   ; rst_n                        ; fuzhi:m6|datamin[1]                                                                                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 2.392 ns   ; rst_n                        ; fuzhi:m6|datamin[3]                                                                                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 2.392 ns   ; rst_n                        ; fuzhi:m6|datamin[2]                                                                                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 2.366 ns   ; rst_n                        ; fuzhi:m6|datamax[9]                                                                                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 2.366 ns   ; rst_n                        ; fuzhi:m6|datamax[7]                                                                                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 2.366 ns   ; rst_n                        ; fuzhi:m6|datamax[8]                                                                                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 2.366 ns   ; rst_n                        ; fuzhi:m6|datamax[6]                                                                                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 2.366 ns   ; rst_n                        ; fuzhi:m6|datamax[4]                                                                                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 2.366 ns   ; rst_n                        ; fuzhi:m6|datamax[5]                                                                                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 2.366 ns   ; rst_n                        ; fuzhi:m6|datamax[0]                                                                                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 2.366 ns   ; rst_n                        ; fuzhi:m6|datamax[1]                                                                                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 2.366 ns   ; rst_n                        ; fuzhi:m6|datamax[3]                                                                                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 2.366 ns   ; rst_n                        ; fuzhi:m6|datamax[2]                                                                                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 2.259 ns   ; rst_n                        ; control:m4|addr6[4]                                                                                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 2.259 ns   ; rst_n                        ; control:m4|addr6[5]                                                                                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 2.259 ns   ; rst_n                        ; control:m4|count[2]                                                                                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 2.241 ns   ; rst_n                        ; control:m4|wave[7]                                                                                                                                                                                                                           ; clk                          ;
; N/A   ; None         ; 1.871 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.871 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.871 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.871 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.871 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.871 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.871 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.871 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.822 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][7]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.822 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.822 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.822 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.822 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.822 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.822 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.822 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.523 ns   ; sw[4]                        ; control:m4|shuyi_2[10]                                                                                                                                                                                                                       ; clk                          ;
; N/A   ; None         ; 1.523 ns   ; sw[4]                        ; control:m4|shuyi_2[9]                                                                                                                                                                                                                        ; clk                          ;
; N/A   ; None         ; 1.523 ns   ; sw[4]                        ; control:m4|shuyi_2[8]                                                                                                                                                                                                                        ; clk                          ;
; N/A   ; None         ; 1.523 ns   ; sw[4]                        ; control:m4|shuyi_2[7]                                                                                                                                                                                                                        ; clk                          ;
; N/A   ; None         ; 1.523 ns   ; sw[4]                        ; control:m4|shuyi_2[6]                                                                                                                                                                                                                        ; clk                          ;
; N/A   ; None         ; 1.523 ns   ; sw[4]                        ; control:m4|shuyi_2[2]                                                                                                                                                                                                                        ; clk                          ;
; N/A   ; None         ; 1.523 ns   ; sw[4]                        ; control:m4|shuyi_2[3]                                                                                                                                                                                                                        ; clk                          ;
; N/A   ; None         ; 1.523 ns   ; sw[4]                        ; control:m4|shuyi_2[1]                                                                                                                                                                                                                        ; clk                          ;
; N/A   ; None         ; 1.523 ns   ; sw[4]                        ; control:m4|shuyi_2[4]                                                                                                                                                                                                                        ; clk                          ;
; N/A   ; None         ; 1.523 ns   ; sw[4]                        ; control:m4|shuyi_2[5]                                                                                                                                                                                                                        ; clk                          ;
; N/A   ; None         ; 1.360 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.088 ns   ; sw[1]                        ; anjian:m3|sw1[1]                                                                                                                                                                                                                             ; clk                          ;
; N/A   ; None         ; 1.085 ns   ; sw[1]                        ; anjian:m3|key[6]                                                                                                                                                                                                                             ; clk                          ;
; N/A   ; None         ; 0.958 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.811 ns   ; sw[0]                        ; anjian:m3|key[7]                                                                                                                                                                                                                             ; clk                          ;
; N/A   ; None         ; 0.810 ns   ; sw[0]                        ; anjian:m3|sw1[0]                                                                                                                                                                                                                             ; clk                          ;
; N/A   ; None         ; 0.592 ns   ; sw[4]                        ; control:m4|shuyi_1[10]                                                                                                                                                                                                                       ; clk                          ;
; N/A   ; None         ; 0.592 ns   ; sw[4]                        ; control:m4|shuyi_1[9]                                                                                                                                                                                                                        ; clk                          ;
; N/A   ; None         ; 0.592 ns   ; sw[4]                        ; control:m4|shuyi_1[8]                                                                                                                                                                                                                        ; clk                          ;
; N/A   ; None         ; 0.592 ns   ; sw[4]                        ; control:m4|shuyi_1[7]                                                                                                                                                                                                                        ; clk                          ;
; N/A   ; None         ; 0.592 ns   ; sw[4]                        ; control:m4|shuyi_1[6]                                                                                                                                                                                                                        ; clk                          ;
; N/A   ; None         ; 0.592 ns   ; sw[4]                        ; control:m4|shuyi_1[2]                                                                                                                                                                                                                        ; clk                          ;
; N/A   ; None         ; 0.592 ns   ; sw[4]                        ; control:m4|shuyi_1[3]                                                                                                                                                                                                                        ; clk                          ;
; N/A   ; None         ; 0.592 ns   ; sw[4]                        ; control:m4|shuyi_1[1]                                                                                                                                                                                                                        ; clk                          ;
; N/A   ; None         ; 0.592 ns   ; sw[4]                        ; control:m4|shuyi_1[4]                                                                                                                                                                                                                        ; clk                          ;
; N/A   ; None         ; 0.592 ns   ; sw[4]                        ; control:m4|shuyi_1[5]                                                                                                                                                                                                                        ; clk                          ;
; N/A   ; None         ; 0.457 ns   ; sw[4]                        ; control:m4|shuyi_2[0]                                                                                                                                                                                                                        ; clk                          ;
; N/A   ; None         ; 0.362 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.096 ns   ; sw[4]                        ; control:m4|shuyi_1[0]                                                                                                                                                                                                                        ; clk                          ;
; N/A   ; None         ; -0.046 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.046 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.145 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|reset_ena_reg                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.383 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.406 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.489 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.831 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.845 ns  ; sw[5]                        ; anjian:m3|key[2]                                                                                                                                                                                                                             ; clk                          ;
; N/A   ; None         ; -0.853 ns  ; sw[7]                        ; anjian:m3|key[0]                                                                                                                                                                                                                             ; clk                          ;
; N/A   ; None         ; -0.983 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.021 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.097 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.149 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.149 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.408 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.408 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.412 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.447 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.561 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.579 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.579 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.579 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.736 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.738 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.741 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.035 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.099 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.099 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.141 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146] ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.261 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.402 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.565 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.723 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -3.350 ns  ; sw[5]                        ; control:m4|shuyi_2[10]                                                                                                                                                                                                                       ; clk                          ;
; N/A   ; None         ; -3.350 ns  ; sw[5]                        ; control:m4|shuyi_2[9]                                                                                                                                                                                                                        ; clk                          ;
; N/A   ; None         ; -3.350 ns  ; sw[5]                        ; control:m4|shuyi_2[8]                                                                                                                                                                                                                        ; clk                          ;
; N/A   ; None         ; -3.350 ns  ; sw[5]                        ; control:m4|shuyi_2[7]                                                                                                                                                                                                                        ; clk                          ;
; N/A   ; None         ; -3.350 ns  ; sw[5]                        ; control:m4|shuyi_2[6]                                                                                                                                                                                                                        ; clk                          ;
; N/A   ; None         ; -3.350 ns  ; sw[5]                        ; control:m4|shuyi_2[2]                                                                                                                                                                                                                        ; clk                          ;
; N/A   ; None         ; -3.350 ns  ; sw[5]                        ; control:m4|shuyi_2[3]                                                                                                                                                                                                                        ; clk                          ;
; N/A   ; None         ; -3.350 ns  ; sw[5]                        ; control:m4|shuyi_2[1]                                                                                                                                                                                                                        ; clk                          ;
; N/A   ; None         ; -3.350 ns  ; sw[5]                        ; control:m4|shuyi_2[4]                                                                                                                                                                                                                        ; clk                          ;
; N/A   ; None         ; -3.350 ns  ; sw[5]                        ; control:m4|shuyi_2[5]                                                                                                                                                                                                                        ; clk                          ;
; N/A   ; None         ; -4.114 ns  ; sw[5]                        ; control:m4|shuyi_2[0]                                                                                                                                                                                                                        ; clk                          ;
+-------+--------------+------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; tco                                                                                                         ;
+-------+--------------+------------+------------------------------------------------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From                                           ; To        ; From Clock ;
+-------+--------------+------------+------------------------------------------------+-----------+------------+
; N/A   ; None         ; 10.281 ns  ; control:m4|rgb[1]                              ; blue[1]   ; clk        ;
; N/A   ; None         ; 10.272 ns  ; vga1:m2|vsync_r                                ; vsync_vga ; clk        ;
; N/A   ; None         ; 10.119 ns  ; control:m4|rgb[4]                              ; green[1]  ; clk        ;
; N/A   ; None         ; 10.083 ns  ; control:m4|rgb[2]                              ; blue[2]   ; clk        ;
; N/A   ; None         ; 9.937 ns   ; control:m4|rgb[5]                              ; green[2]  ; clk        ;
; N/A   ; None         ; 9.919 ns   ; control:m4|rgb[0]                              ; blue[0]   ; clk        ;
; N/A   ; None         ; 9.190 ns   ; control:m4|rgb[8]                              ; red[2]    ; clk        ;
; N/A   ; None         ; 9.138 ns   ; control:m4|rgb[3]                              ; green[0]  ; clk        ;
; N/A   ; None         ; 8.867 ns   ; control:m4|rgb[6]                              ; red[0]    ; clk        ;
; N/A   ; None         ; 8.839 ns   ; control:m4|rgb[7]                              ; red[1]    ; clk        ;
; N/A   ; None         ; 8.549 ns   ; vga1:m2|hsync_r                                ; hsync_vga ; clk        ;
; N/A   ; None         ; 3.464 ns   ; ads828:m1|pll:a1|altpll:altpll_component|_clk2 ; clk_out   ; clk        ;
+-------+--------------+------------+------------------------------------------------+-----------+------------+


+----------------------------------------------------------------------------------------------+
; tpd                                                                                          ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From                     ; To                  ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; N/A   ; None              ; 3.026 ns        ; altera_internal_jtag~TDO ; altera_reserved_tdo ;
+-------+-------------------+-----------------+--------------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                                                                                                                   ;
+---------------+-------------+-----------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Minimum Slack ; Required th ; Actual th ; From                         ; To                                                                                                                                                                                                                                           ; To Clock                     ;
+---------------+-------------+-----------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; N/A           ; None        ; 4.380 ns  ; sw[5]                        ; control:m4|shuyi_2[0]                                                                                                                                                                                                                        ; clk                          ;
; N/A           ; None        ; 3.616 ns  ; sw[5]                        ; control:m4|shuyi_2[10]                                                                                                                                                                                                                       ; clk                          ;
; N/A           ; None        ; 3.616 ns  ; sw[5]                        ; control:m4|shuyi_2[9]                                                                                                                                                                                                                        ; clk                          ;
; N/A           ; None        ; 3.616 ns  ; sw[5]                        ; control:m4|shuyi_2[8]                                                                                                                                                                                                                        ; clk                          ;
; N/A           ; None        ; 3.616 ns  ; sw[5]                        ; control:m4|shuyi_2[7]                                                                                                                                                                                                                        ; clk                          ;
; N/A           ; None        ; 3.616 ns  ; sw[5]                        ; control:m4|shuyi_2[6]                                                                                                                                                                                                                        ; clk                          ;
; N/A           ; None        ; 3.616 ns  ; sw[5]                        ; control:m4|shuyi_2[2]                                                                                                                                                                                                                        ; clk                          ;
; N/A           ; None        ; 3.616 ns  ; sw[5]                        ; control:m4|shuyi_2[3]                                                                                                                                                                                                                        ; clk                          ;
; N/A           ; None        ; 3.616 ns  ; sw[5]                        ; control:m4|shuyi_2[1]                                                                                                                                                                                                                        ; clk                          ;
; N/A           ; None        ; 3.616 ns  ; sw[5]                        ; control:m4|shuyi_2[4]                                                                                                                                                                                                                        ; clk                          ;
; N/A           ; None        ; 3.616 ns  ; sw[5]                        ; control:m4|shuyi_2[5]                                                                                                                                                                                                                        ; clk                          ;
; N/A           ; None        ; 2.989 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.831 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.668 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.527 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.407 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146] ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.365 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.365 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.301 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.007 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.004 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.002 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.845 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.845 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.845 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.827 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.713 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.678 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.674 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.674 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.415 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.415 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.363 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.287 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.249 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.119 ns  ; sw[7]                        ; anjian:m3|key[0]                                                                                                                                                                                                                             ; clk                          ;
; N/A           ; None        ; 1.111 ns  ; sw[5]                        ; anjian:m3|key[2]                                                                                                                                                                                                                             ; clk                          ;
; N/A           ; None        ; 1.097 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.755 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.695 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.672 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.649 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.411 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|reset_ena_reg                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.312 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.312 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.170 ns  ; sw[4]                        ; control:m4|shuyi_1[0]                                                                                                                                                                                                                        ; clk                          ;
; N/A           ; None        ; -0.096 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.191 ns ; sw[4]                        ; control:m4|shuyi_2[0]                                                                                                                                                                                                                        ; clk                          ;
; N/A           ; None        ; -0.326 ns ; sw[4]                        ; control:m4|shuyi_1[10]                                                                                                                                                                                                                       ; clk                          ;
; N/A           ; None        ; -0.326 ns ; sw[4]                        ; control:m4|shuyi_1[9]                                                                                                                                                                                                                        ; clk                          ;
; N/A           ; None        ; -0.326 ns ; sw[4]                        ; control:m4|shuyi_1[8]                                                                                                                                                                                                                        ; clk                          ;
; N/A           ; None        ; -0.326 ns ; sw[4]                        ; control:m4|shuyi_1[7]                                                                                                                                                                                                                        ; clk                          ;
; N/A           ; None        ; -0.326 ns ; sw[4]                        ; control:m4|shuyi_1[6]                                                                                                                                                                                                                        ; clk                          ;
; N/A           ; None        ; -0.326 ns ; sw[4]                        ; control:m4|shuyi_1[2]                                                                                                                                                                                                                        ; clk                          ;
; N/A           ; None        ; -0.326 ns ; sw[4]                        ; control:m4|shuyi_1[3]                                                                                                                                                                                                                        ; clk                          ;
; N/A           ; None        ; -0.326 ns ; sw[4]                        ; control:m4|shuyi_1[1]                                                                                                                                                                                                                        ; clk                          ;
; N/A           ; None        ; -0.326 ns ; sw[4]                        ; control:m4|shuyi_1[4]                                                                                                                                                                                                                        ; clk                          ;
; N/A           ; None        ; -0.326 ns ; sw[4]                        ; control:m4|shuyi_1[5]                                                                                                                                                                                                                        ; clk                          ;
; N/A           ; None        ; -0.544 ns ; sw[0]                        ; anjian:m3|sw1[0]                                                                                                                                                                                                                             ; clk                          ;
; N/A           ; None        ; -0.545 ns ; sw[0]                        ; anjian:m3|key[7]                                                                                                                                                                                                                             ; clk                          ;
; N/A           ; None        ; -0.717 ns ; sw[2]                        ; control:m4|hengyi[9]                                                                                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -0.819 ns ; sw[1]                        ; anjian:m3|key[6]                                                                                                                                                                                                                             ; clk                          ;
; N/A           ; None        ; -0.822 ns ; sw[1]                        ; anjian:m3|sw1[1]                                                                                                                                                                                                                             ; clk                          ;
; N/A           ; None        ; -1.094 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.136 ns ; sw[2]                        ; control:m4|hengyi[1]                                                                                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -1.137 ns ; sw[2]                        ; control:m4|hengyi[3]                                                                                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -1.139 ns ; sw[2]                        ; control:m4|hengyi[6]                                                                                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -1.139 ns ; sw[2]                        ; control:m4|hengyi[8]                                                                                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -1.142 ns ; sw[2]                        ; control:m4|hengyi[7]                                                                                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -1.143 ns ; sw[2]                        ; control:m4|hengyi[5]                                                                                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -1.144 ns ; sw[2]                        ; control:m4|hengyi[2]                                                                                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -1.146 ns ; sw[2]                        ; control:m4|hengyi[4]                                                                                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -1.257 ns ; sw[4]                        ; control:m4|shuyi_2[10]                                                                                                                                                                                                                       ; clk                          ;
; N/A           ; None        ; -1.257 ns ; sw[4]                        ; control:m4|shuyi_2[9]                                                                                                                                                                                                                        ; clk                          ;
; N/A           ; None        ; -1.257 ns ; sw[4]                        ; control:m4|shuyi_2[8]                                                                                                                                                                                                                        ; clk                          ;
; N/A           ; None        ; -1.257 ns ; sw[4]                        ; control:m4|shuyi_2[7]                                                                                                                                                                                                                        ; clk                          ;
; N/A           ; None        ; -1.257 ns ; sw[4]                        ; control:m4|shuyi_2[6]                                                                                                                                                                                                                        ; clk                          ;
; N/A           ; None        ; -1.257 ns ; sw[4]                        ; control:m4|shuyi_2[2]                                                                                                                                                                                                                        ; clk                          ;
; N/A           ; None        ; -1.257 ns ; sw[4]                        ; control:m4|shuyi_2[3]                                                                                                                                                                                                                        ; clk                          ;
; N/A           ; None        ; -1.257 ns ; sw[4]                        ; control:m4|shuyi_2[1]                                                                                                                                                                                                                        ; clk                          ;
; N/A           ; None        ; -1.257 ns ; sw[4]                        ; control:m4|shuyi_2[4]                                                                                                                                                                                                                        ; clk                          ;
; N/A           ; None        ; -1.257 ns ; sw[4]                        ; control:m4|shuyi_2[5]                                                                                                                                                                                                                        ; clk                          ;
; N/A           ; None        ; -1.556 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][7]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.556 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.556 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.556 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.556 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.556 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.556 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.556 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.605 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.605 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.605 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.605 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.605 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.605 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.605 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.605 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.975 ns ; rst_n                        ; control:m4|wave[7]                                                                                                                                                                                                                           ; clk                          ;
; N/A           ; None        ; -1.993 ns ; rst_n                        ; control:m4|addr6[4]                                                                                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -1.993 ns ; rst_n                        ; control:m4|addr6[5]                                                                                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -1.993 ns ; rst_n                        ; control:m4|count[2]                                                                                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -2.100 ns ; rst_n                        ; fuzhi:m6|datamax[9]                                                                                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -2.100 ns ; rst_n                        ; fuzhi:m6|datamax[7]                                                                                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -2.100 ns ; rst_n                        ; fuzhi:m6|datamax[8]                                                                                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -2.100 ns ; rst_n                        ; fuzhi:m6|datamax[6]                                                                                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -2.100 ns ; rst_n                        ; fuzhi:m6|datamax[4]                                                                                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -2.100 ns ; rst_n                        ; fuzhi:m6|datamax[5]                                                                                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -2.100 ns ; rst_n                        ; fuzhi:m6|datamax[0]                                                                                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -2.100 ns ; rst_n                        ; fuzhi:m6|datamax[1]                                                                                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -2.100 ns ; rst_n                        ; fuzhi:m6|datamax[3]                                                                                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -2.100 ns ; rst_n                        ; fuzhi:m6|datamax[2]                                                                                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -2.126 ns ; rst_n                        ; fuzhi:m6|datamin[9]                                                                                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -2.126 ns ; rst_n                        ; fuzhi:m6|datamin[1]                                                                                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -2.126 ns ; rst_n                        ; fuzhi:m6|datamin[3]                                                                                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -2.126 ns ; rst_n                        ; fuzhi:m6|datamin[2]                                                                                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -2.452 ns ; rst_n                        ; fuzhi:m6|fuzhi_r[10]                                                                                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -2.452 ns ; rst_n                        ; fuzhi:m6|fuzhi_r[8]                                                                                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -2.452 ns ; rst_n                        ; fuzhi:m6|fuzhi_r[9]                                                                                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -2.452 ns ; rst_n                        ; fuzhi:m6|fuzhi_r[6]                                                                                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -2.452 ns ; rst_n                        ; fuzhi:m6|fuzhi_r[7]                                                                                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -2.722 ns ; rst_n                        ; control:m4|wave[4]                                                                                                                                                                                                                           ; clk                          ;
; N/A           ; None        ; -2.727 ns ; rst_n                        ; control:m4|wave[3]                                                                                                                                                                                                                           ; clk                          ;
; N/A           ; None        ; -2.767 ns ; rst_n                        ; control:m4|wave[2]                                                                                                                                                                                                                           ; clk                          ;
; N/A           ; None        ; -2.767 ns ; rst_n                        ; control:m4|wave[0]                                                                                                                                                                                                                           ; clk                          ;
; N/A           ; None        ; -2.767 ns ; rst_n                        ; control:m4|wave[1]                                                                                                                                                                                                                           ; clk                          ;
; N/A           ; None        ; -2.784 ns ; rst_n                        ; fuzhi:m6|datamin[7]                                                                                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -2.784 ns ; rst_n                        ; fuzhi:m6|datamin[8]                                                                                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -2.784 ns ; rst_n                        ; fuzhi:m6|datamin[6]                                                                                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -2.784 ns ; rst_n                        ; fuzhi:m6|datamin[4]                                                                                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -2.784 ns ; rst_n                        ; fuzhi:m6|datamin[5]                                                                                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -2.784 ns ; rst_n                        ; fuzhi:m6|datamin[0]                                                                                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -2.815 ns ; rst_n                        ; fuzhi:m6|fuzhi_r[1]                                                                                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -2.815 ns ; rst_n                        ; fuzhi:m6|fuzhi_r[2]                                                                                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -2.815 ns ; rst_n                        ; fuzhi:m6|fuzhi_r[3]                                                                                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -2.819 ns ; rst_n                        ; fuzhi:m6|fuzhi_r[5]                                                                                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -3.092 ns ; rst_n                        ; control:m4|wave[6]                                                                                                                                                                                                                           ; clk                          ;
; N/A           ; None        ; -3.092 ns ; rst_n                        ; control:m4|wave[5]                                                                                                                                                                                                                           ; clk                          ;
; N/A           ; None        ; -3.096 ns ; rst_n                        ; control:m4|wave[14]                                                                                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -3.099 ns ; rst_n                        ; control:m4|wave[12]                                                                                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -3.099 ns ; rst_n                        ; control:m4|wave[13]                                                                                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -3.099 ns ; rst_n                        ; control:m4|wave[11]                                                                                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -3.099 ns ; rst_n                        ; control:m4|wave[10]                                                                                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -3.099 ns ; rst_n                        ; control:m4|wave[15]                                                                                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -3.099 ns ; rst_n                        ; control:m4|wave[16]                                                                                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -3.099 ns ; rst_n                        ; control:m4|wave[9]                                                                                                                                                                                                                           ; clk                          ;
; N/A           ; None        ; -3.099 ns ; rst_n                        ; control:m4|wave[8]                                                                                                                                                                                                                           ; clk                          ;
; N/A           ; None        ; -3.208 ns ; rst_n                        ; fuzhi:m6|fuzhi_r[4]                                                                                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -3.476 ns ; sw[6]                        ; anjian:m3|key[1]                                                                                                                                                                                                                             ; clk                          ;
; N/A           ; None        ; -3.557 ns ; rst_n                        ; control:m4|addr5[4]                                                                                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -3.557 ns ; rst_n                        ; control:m4|addr5[5]                                                                                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -3.577 ns ; sw[3]                        ; control:m4|hengyi[0]                                                                                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -3.577 ns ; sw[3]                        ; control:m4|hengyi[1]                                                                                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -3.577 ns ; sw[3]                        ; control:m4|hengyi[3]                                                                                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -3.577 ns ; sw[3]                        ; control:m4|hengyi[9]                                                                                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -3.577 ns ; sw[3]                        ; control:m4|hengyi[2]                                                                                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -3.577 ns ; sw[3]                        ; control:m4|hengyi[4]                                                                                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -3.577 ns ; sw[3]                        ; control:m4|hengyi[5]                                                                                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -3.577 ns ; sw[3]                        ; control:m4|hengyi[6]                                                                                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -3.577 ns ; sw[3]                        ; control:m4|hengyi[7]                                                                                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -3.577 ns ; sw[3]                        ; control:m4|hengyi[8]                                                                                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -3.643 ns ; sw[3]                        ; anjian:m3|key[4]                                                                                                                                                                                                                             ; clk                          ;
; N/A           ; None        ; -3.672 ns ; sw[2]                        ; anjian:m3|key[5]                                                                                                                                                                                                                             ; clk                          ;
; N/A           ; None        ; -4.028 ns ; sw[2]                        ; control:m4|hengyi[0]                                                                                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -4.533 ns ; data_in[4]                   ; ads828:m1|data_out_r[4]                                                                                                                                                                                                                      ; clk                          ;
; N/A           ; None        ; -4.573 ns ; data_in[6]                   ; ads828:m1|data_out_r[6]                                                                                                                                                                                                                      ; clk                          ;
; N/A           ; None        ; -4.585 ns ; data_in[0]                   ; ads828:m1|data_out_r[0]                                                                                                                                                                                                                      ; clk                          ;
; N/A           ; None        ; -4.712 ns ; data_in[2]                   ; ads828:m1|data_out_r[2]                                                                                                                                                                                                                      ; clk                          ;
; N/A           ; None        ; -4.717 ns ; data_in[9]                   ; ads828:m1|data_out_r[9]                                                                                                                                                                                                                      ; clk                          ;
; N/A           ; None        ; -4.739 ns ; data_in[8]                   ; ads828:m1|data_out_r[8]                                                                                                                                                                                                                      ; clk                          ;
; N/A           ; None        ; -4.745 ns ; data_in[1]                   ; ads828:m1|data_out_r[1]                                                                                                                                                                                                                      ; clk                          ;
; N/A           ; None        ; -4.987 ns ; data_in[5]                   ; ads828:m1|data_out_r[5]                                                                                                                                                                                                                      ; clk                          ;
; N/A           ; None        ; -5.078 ns ; data_in[3]                   ; ads828:m1|data_out_r[3]                                                                                                                                                                                                                      ; clk                          ;
; N/A           ; None        ; -5.170 ns ; data_in[7]                   ; ads828:m1|data_out_r[7]                                                                                                                                                                                                                      ; clk                          ;
; N/A           ; None        ; -5.298 ns ; sw[4]                        ; anjian:m3|key[3]                                                                                                                                                                                                                             ; clk                          ;
+---------------+-------------+-----------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width Requirement (High)                                                                                                                                                                                                                                                                   ;
+---------------+-------------------------------------+-----------------------------------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Slack ; Required Minimum Pulse Width (High) ; Actual Minimum Pulse Width (High) ; From Clock                                     ; To                                                                                                                                                            ;
+---------------+-------------------------------------+-----------------------------------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a0~portb_we_reg        ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a0~portb_datain_reg0   ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a0~portb_memory_reg0   ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a0~portb_address_reg0  ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a0~portb_address_reg1  ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a0~portb_address_reg2  ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a0~portb_address_reg3  ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a0~portb_address_reg4  ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a0~portb_address_reg5  ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a0~portb_address_reg6  ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a0~portb_address_reg7  ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a0~portb_address_reg8  ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a0~portb_address_reg9  ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a0~portb_address_reg10 ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a0~portb_datain_reg1   ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a1~portb_memory_reg0   ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_we_reg        ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_datain_reg0   ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_memory_reg0   ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_address_reg0  ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_address_reg1  ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_address_reg2  ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_address_reg3  ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_address_reg4  ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_address_reg5  ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_address_reg6  ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_address_reg7  ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_address_reg8  ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_address_reg9  ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_address_reg10 ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_datain_reg1   ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a8~portb_memory_reg0   ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_we_reg        ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_datain_reg0   ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_memory_reg0   ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_address_reg0  ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_address_reg1  ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_address_reg2  ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_address_reg3  ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_address_reg4  ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_address_reg5  ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_address_reg6  ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_address_reg7  ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_address_reg8  ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_address_reg9  ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_address_reg10 ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_datain_reg1   ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a9~portb_memory_reg0   ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_we_reg        ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_datain_reg0   ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_memory_reg0   ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg0  ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg1  ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg2  ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg3  ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg4  ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg5  ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg6  ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg7  ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg8  ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg9  ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg10 ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_datain_reg1   ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a6~portb_memory_reg0   ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_we_reg        ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_datain_reg0   ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_memory_reg0   ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_address_reg0  ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_address_reg1  ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_address_reg2  ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_address_reg3  ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_address_reg4  ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_address_reg5  ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_address_reg6  ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_address_reg7  ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_address_reg8  ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_address_reg9  ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_address_reg10 ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_datain_reg1   ;
; -0.567 ns     ; 3.067 ns                            ; 2.500 ns                          ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a4~portb_memory_reg0   ;
+---------------+-------------------------------------+-----------------------------------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width Requirement (Low)                                                                                                                                                                                                                                                                  ;
+---------------+------------------------------------+----------------------------------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Slack ; Required Minimum Pulse Width (Low) ; Actual Minimum Pulse Width (Low) ; From Clock                                     ; To                                                                                                                                                            ;
+---------------+------------------------------------+----------------------------------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a0~portb_we_reg        ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a0~portb_datain_reg0   ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a0~portb_memory_reg0   ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a0~portb_address_reg0  ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a0~portb_address_reg1  ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a0~portb_address_reg2  ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a0~portb_address_reg3  ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a0~portb_address_reg4  ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a0~portb_address_reg5  ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a0~portb_address_reg6  ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a0~portb_address_reg7  ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a0~portb_address_reg8  ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a0~portb_address_reg9  ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a0~portb_address_reg10 ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a0~portb_datain_reg1   ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a1~portb_memory_reg0   ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_we_reg        ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_datain_reg0   ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_memory_reg0   ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_address_reg0  ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_address_reg1  ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_address_reg2  ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_address_reg3  ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_address_reg4  ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_address_reg5  ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_address_reg6  ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_address_reg7  ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_address_reg8  ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_address_reg9  ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_address_reg10 ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a2~portb_datain_reg1   ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a8~portb_memory_reg0   ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_we_reg        ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_datain_reg0   ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_memory_reg0   ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_address_reg0  ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_address_reg1  ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_address_reg2  ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_address_reg3  ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_address_reg4  ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_address_reg5  ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_address_reg6  ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_address_reg7  ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_address_reg8  ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_address_reg9  ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_address_reg10 ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a7~portb_datain_reg1   ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a9~portb_memory_reg0   ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_we_reg        ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_datain_reg0   ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_memory_reg0   ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg0  ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg1  ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg2  ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg3  ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg4  ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg5  ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg6  ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg7  ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg8  ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg9  ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_address_reg10 ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_datain_reg1   ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a6~portb_memory_reg0   ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_we_reg        ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_datain_reg0   ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_memory_reg0   ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_address_reg0  ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_address_reg1  ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_address_reg2  ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_address_reg3  ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_address_reg4  ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_address_reg5  ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_address_reg6  ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_address_reg7  ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_address_reg8  ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_address_reg9  ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_address_reg10 ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a3~portb_datain_reg1   ;
; -0.567 ns     ; 3.067 ns                           ; 2.500 ns                         ; ads828:m1|pll:a1|altpll:altpll_component|_clk0 ; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a4~portb_memory_reg0   ;
+---------------+------------------------------------+----------------------------------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Timing Assignments                                                                                                                    ;
+-----------------+---------+-----------------+---------------------------+-------------+-------------------------------------------------------+
; Option          ; Setting ; From            ; To                        ; Entity Name ; Help                                                  ;
+-----------------+---------+-----------------+---------------------------+-------------+-------------------------------------------------------+
; Cut Timing Path ; On      ; delayed_wrptr_g ; rs_dgwp|dffpipe14|dffe15a ; dcfifo_79m1 ; No element named dcfifo_79m1 was found in the netlist ;
; Cut Timing Path ; On      ; rdptr_g         ; ws_dgrp|dffpipe17|dffe18a ; dcfifo_79m1 ; No element named dcfifo_79m1 was found in the netlist ;
+-----------------+---------+-----------------+---------------------------+-------------+-------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Thu Jul 04 16:26:26 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off shiboqi -c shiboqi --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "altera_internal_jtag~TCKUTAP" is an undefined clock
Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "control:m4|clk_out" as buffer
    Info: Detected ripple clock "control:m4|clk_t" as buffer
    Info: Detected ripple clock "control:m4|cf" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is -1.769 ns for clock "ads828:m1|pll:a1|altpll:altpll_component|_clk0" between source register "control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]" and destination memory "control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_datain_reg1"
    Info: Fmax is 147.73 MHz (period= 6.769 ns)
    Info: + Largest register to memory requirement is 4.749 ns
        Info: + Setup relationship between source and destination is 5.000 ns
            Info: + Latch edge is 2.196 ns
                Info: Clock period of Destination clock "ads828:m1|pll:a1|altpll:altpll_component|_clk0" is 5.000 ns with  offset of -2.804 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -2.804 ns
                Info: Clock period of Source clock "ads828:m1|pll:a1|altpll:altpll_component|_clk0" is 5.000 ns with  offset of -2.804 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.099 ns
            Info: + Shortest clock path from clock "ads828:m1|pll:a1|altpll:altpll_component|_clk0" to destination memory is 7.371 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'ads828:m1|pll:a1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.382 ns) + CELL(0.000 ns) = 1.382 ns; Loc. = CLKCTRL_G2; Fanout = 17; COMB Node = 'ads828:m1|pll:a1|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.155 ns) + CELL(0.970 ns) = 3.507 ns; Loc. = LCFF_X34_Y11_N25; Fanout = 2; REG Node = 'control:m4|clk_out'
                Info: 4: + IC(1.919 ns) + CELL(0.000 ns) = 5.426 ns; Loc. = CLKCTRL_G15; Fanout = 132; COMB Node = 'control:m4|clk_out~clkctrl'
                Info: 5: + IC(1.087 ns) + CELL(0.858 ns) = 7.371 ns; Loc. = M4K_X26_Y26; Fanout = 1; MEM Node = 'control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_datain_reg1'
                Info: Total cell delay = 1.828 ns ( 24.80 % )
                Info: Total interconnect delay = 5.543 ns ( 75.20 % )
            Info: - Longest clock path from clock "ads828:m1|pll:a1|altpll:altpll_component|_clk0" to source register is 7.272 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'ads828:m1|pll:a1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.382 ns) + CELL(0.000 ns) = 1.382 ns; Loc. = CLKCTRL_G2; Fanout = 17; COMB Node = 'ads828:m1|pll:a1|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.155 ns) + CELL(0.970 ns) = 3.507 ns; Loc. = LCFF_X34_Y11_N25; Fanout = 2; REG Node = 'control:m4|clk_out'
                Info: 4: + IC(1.919 ns) + CELL(0.000 ns) = 5.426 ns; Loc. = CLKCTRL_G15; Fanout = 132; COMB Node = 'control:m4|clk_out~clkctrl'
                Info: 5: + IC(1.180 ns) + CELL(0.666 ns) = 7.272 ns; Loc. = LCFF_X18_Y29_N15; Fanout = 11; REG Node = 'control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]'
                Info: Total cell delay = 1.636 ns ( 22.50 % )
                Info: Total interconnect delay = 5.636 ns ( 77.50 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is 0.046 ns
    Info: - Longest register to memory delay is 6.518 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y29_N15; Fanout = 11; REG Node = 'control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[9]'
        Info: 2: + IC(0.688 ns) + CELL(0.646 ns) = 1.334 ns; Loc. = LCCOMB_X19_Y29_N18; Fanout = 1; COMB Node = 'control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|cmpr_736:wrfull_eq_comp|aneb_result_wire[0]~1'
        Info: 3: + IC(0.711 ns) + CELL(0.614 ns) = 2.659 ns; Loc. = LCCOMB_X19_Y29_N28; Fanout = 3; COMB Node = 'control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|cmpr_736:wrfull_eq_comp|aneb_result_wire[0]~4'
        Info: 4: + IC(0.397 ns) + CELL(0.624 ns) = 3.680 ns; Loc. = LCCOMB_X19_Y29_N22; Fanout = 83; COMB Node = 'control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|valid_wrreq~0'
        Info: 5: + IC(2.033 ns) + CELL(0.805 ns) = 6.518 ns; Loc. = M4K_X26_Y26; Fanout = 1; MEM Node = 'control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a5~portb_datain_reg1'
        Info: Total cell delay = 2.689 ns ( 41.25 % )
        Info: Total interconnect delay = 3.829 ns ( 58.75 % )
Warning: Can't achieve timing requirement Clock Setup: 'ads828:m1|pll:a1|altpll:altpll_component|_clk0' along 1608 path(s). See Report window for details.
Info: No valid register-to-register data paths exist for clock "ads828:m1|pll:a1|altpll:altpll_component|_clk2"
Info: Slack time is -75.83 ns for clock "clk" between source register "fuzhi:m6|datamax[0]" and destination register "fuzhi:m6|fuzhi_r[1]"
    Info: Fmax is 10.44 MHz (period= 95.83 ns)
    Info: + Largest register to register requirement is 19.759 ns
        Info: + Setup relationship between source and destination is 20.000 ns
            Info: + Latch edge is 20.000 ns
                Info: Clock period of Destination clock "clk" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "clk" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.023 ns
            Info: + Shortest clock path from clock "clk" to destination register is 3.205 ns
                Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_L1; Fanout = 5; CLK Node = 'clk'
                Info: 2: + IC(0.239 ns) + CELL(0.000 ns) = 1.329 ns; Loc. = CLKCTRL_G0; Fanout = 3289; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(1.210 ns) + CELL(0.666 ns) = 3.205 ns; Loc. = LCFF_X29_Y21_N7; Fanout = 4; REG Node = 'fuzhi:m6|fuzhi_r[1]'
                Info: Total cell delay = 1.756 ns ( 54.79 % )
                Info: Total interconnect delay = 1.449 ns ( 45.21 % )
            Info: - Longest clock path from clock "clk" to source register is 3.182 ns
                Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_L1; Fanout = 5; CLK Node = 'clk'
                Info: 2: + IC(0.239 ns) + CELL(0.000 ns) = 1.329 ns; Loc. = CLKCTRL_G0; Fanout = 3289; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(1.187 ns) + CELL(0.666 ns) = 3.182 ns; Loc. = LCFF_X38_Y22_N31; Fanout = 3; REG Node = 'fuzhi:m6|datamax[0]'
                Info: Total cell delay = 1.756 ns ( 55.19 % )
                Info: Total interconnect delay = 1.426 ns ( 44.81 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 95.589 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y22_N31; Fanout = 3; REG Node = 'fuzhi:m6|datamax[0]'
        Info: 2: + IC(0.702 ns) + CELL(0.621 ns) = 1.323 ns; Loc. = LCCOMB_X38_Y22_N4; Fanout = 2; COMB Node = 'fuzhi:m6|Add3~1'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.409 ns; Loc. = LCCOMB_X38_Y22_N6; Fanout = 2; COMB Node = 'fuzhi:m6|Add3~3'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.495 ns; Loc. = LCCOMB_X38_Y22_N8; Fanout = 2; COMB Node = 'fuzhi:m6|Add3~5'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.581 ns; Loc. = LCCOMB_X38_Y22_N10; Fanout = 2; COMB Node = 'fuzhi:m6|Add3~7'
        Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.667 ns; Loc. = LCCOMB_X38_Y22_N12; Fanout = 2; COMB Node = 'fuzhi:m6|Add3~9'
        Info: 7: + IC(0.000 ns) + CELL(0.190 ns) = 1.857 ns; Loc. = LCCOMB_X38_Y22_N14; Fanout = 2; COMB Node = 'fuzhi:m6|Add3~11'
        Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 1.943 ns; Loc. = LCCOMB_X38_Y22_N16; Fanout = 2; COMB Node = 'fuzhi:m6|Add3~13'
        Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 2.029 ns; Loc. = LCCOMB_X38_Y22_N18; Fanout = 2; COMB Node = 'fuzhi:m6|Add3~15'
        Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.115 ns; Loc. = LCCOMB_X38_Y22_N20; Fanout = 2; COMB Node = 'fuzhi:m6|Add3~17'
        Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.201 ns; Loc. = LCCOMB_X38_Y22_N22; Fanout = 1; COMB Node = 'fuzhi:m6|Add3~19'
        Info: 12: + IC(0.000 ns) + CELL(0.506 ns) = 2.707 ns; Loc. = LCCOMB_X38_Y22_N24; Fanout = 265; COMB Node = 'fuzhi:m6|Add3~20'
        Info: 13: + IC(1.043 ns) + CELL(4.712 ns) = 8.462 ns; Loc. = DSPMULT_X39_Y22_N0; Fanout = 1; COMB Node = 'fuzhi:m6|lpm_mult:Mult0|mult_pat:auto_generated|mac_mult1~DATAOUT18'
        Info: 14: + IC(0.000 ns) + CELL(0.396 ns) = 8.858 ns; Loc. = DSPOUT_X39_Y22_N2; Fanout = 2; COMB Node = 'fuzhi:m6|lpm_mult:Mult0|mult_pat:auto_generated|mac_out2~DATAOUT18'
        Info: 15: + IC(1.411 ns) + CELL(0.621 ns) = 10.890 ns; Loc. = LCCOMB_X40_Y24_N2; Fanout = 2; COMB Node = 'fuzhi:m6|lpm_mult:Mult0|mult_pat:auto_generated|op_1~1'
        Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 10.976 ns; Loc. = LCCOMB_X40_Y24_N4; Fanout = 2; COMB Node = 'fuzhi:m6|lpm_mult:Mult0|mult_pat:auto_generated|op_1~3'
        Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 11.062 ns; Loc. = LCCOMB_X40_Y24_N6; Fanout = 2; COMB Node = 'fuzhi:m6|lpm_mult:Mult0|mult_pat:auto_generated|op_1~5'
        Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 11.148 ns; Loc. = LCCOMB_X40_Y24_N8; Fanout = 2; COMB Node = 'fuzhi:m6|lpm_mult:Mult0|mult_pat:auto_generated|op_1~7'
        Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 11.234 ns; Loc. = LCCOMB_X40_Y24_N10; Fanout = 2; COMB Node = 'fuzhi:m6|lpm_mult:Mult0|mult_pat:auto_generated|op_1~9'
        Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 11.320 ns; Loc. = LCCOMB_X40_Y24_N12; Fanout = 2; COMB Node = 'fuzhi:m6|lpm_mult:Mult0|mult_pat:auto_generated|op_1~11'
        Info: 21: + IC(0.000 ns) + CELL(0.190 ns) = 11.510 ns; Loc. = LCCOMB_X40_Y24_N14; Fanout = 2; COMB Node = 'fuzhi:m6|lpm_mult:Mult0|mult_pat:auto_generated|op_1~13'
        Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 11.596 ns; Loc. = LCCOMB_X40_Y24_N16; Fanout = 2; COMB Node = 'fuzhi:m6|lpm_mult:Mult0|mult_pat:auto_generated|op_1~15'
        Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 11.682 ns; Loc. = LCCOMB_X40_Y24_N18; Fanout = 2; COMB Node = 'fuzhi:m6|lpm_mult:Mult0|mult_pat:auto_generated|op_1~17'
        Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 11.768 ns; Loc. = LCCOMB_X40_Y24_N20; Fanout = 2; COMB Node = 'fuzhi:m6|lpm_mult:Mult0|mult_pat:auto_generated|op_1~19'
        Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 11.854 ns; Loc. = LCCOMB_X40_Y24_N22; Fanout = 2; COMB Node = 'fuzhi:m6|lpm_mult:Mult0|mult_pat:auto_generated|op_1~21'
        Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 11.940 ns; Loc. = LCCOMB_X40_Y24_N24; Fanout = 2; COMB Node = 'fuzhi:m6|lpm_mult:Mult0|mult_pat:auto_generated|op_1~23'
        Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 12.026 ns; Loc. = LCCOMB_X40_Y24_N26; Fanout = 1; COMB Node = 'fuzhi:m6|lpm_mult:Mult0|mult_pat:auto_generated|op_1~25'
        Info: 28: + IC(0.000 ns) + CELL(0.506 ns) = 12.532 ns; Loc. = LCCOMB_X40_Y24_N28; Fanout = 3; COMB Node = 'fuzhi:m6|lpm_mult:Mult0|mult_pat:auto_generated|op_1~26'
        Info: 29: + IC(1.106 ns) + CELL(0.735 ns) = 14.373 ns; Loc. = LCCOMB_X41_Y23_N14; Fanout = 1; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_2_result_int[2]~3'
        Info: 30: + IC(0.000 ns) + CELL(0.506 ns) = 14.879 ns; Loc. = LCCOMB_X41_Y23_N16; Fanout = 7; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_2_result_int[3]~4'
        Info: 31: + IC(0.709 ns) + CELL(0.370 ns) = 15.958 ns; Loc. = LCCOMB_X40_Y23_N6; Fanout = 2; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[8]~221'
        Info: 32: + IC(0.401 ns) + CELL(0.621 ns) = 16.980 ns; Loc. = LCCOMB_X40_Y23_N10; Fanout = 2; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_3_result_int[1]~1'
        Info: 33: + IC(0.000 ns) + CELL(0.086 ns) = 17.066 ns; Loc. = LCCOMB_X40_Y23_N12; Fanout = 1; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_3_result_int[2]~3'
        Info: 34: + IC(0.000 ns) + CELL(0.190 ns) = 17.256 ns; Loc. = LCCOMB_X40_Y23_N14; Fanout = 1; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_3_result_int[3]~5'
        Info: 35: + IC(0.000 ns) + CELL(0.506 ns) = 17.762 ns; Loc. = LCCOMB_X40_Y23_N16; Fanout = 7; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_3_result_int[4]~6'
        Info: 36: + IC(0.425 ns) + CELL(0.370 ns) = 18.557 ns; Loc. = LCCOMB_X40_Y23_N0; Fanout = 2; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[13]~224'
        Info: 37: + IC(0.711 ns) + CELL(0.621 ns) = 19.889 ns; Loc. = LCCOMB_X40_Y23_N20; Fanout = 1; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_4_result_int[2]~3'
        Info: 38: + IC(0.000 ns) + CELL(0.086 ns) = 19.975 ns; Loc. = LCCOMB_X40_Y23_N22; Fanout = 1; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_4_result_int[3]~5'
        Info: 39: + IC(0.000 ns) + CELL(0.506 ns) = 20.481 ns; Loc. = LCCOMB_X40_Y23_N24; Fanout = 7; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_4_result_int[4]~6'
        Info: 40: + IC(1.134 ns) + CELL(0.202 ns) = 21.817 ns; Loc. = LCCOMB_X41_Y24_N24; Fanout = 2; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[16]~231'
        Info: 41: + IC(0.387 ns) + CELL(0.621 ns) = 22.825 ns; Loc. = LCCOMB_X41_Y24_N4; Fanout = 2; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_5_result_int[1]~1'
        Info: 42: + IC(0.000 ns) + CELL(0.506 ns) = 23.331 ns; Loc. = LCCOMB_X41_Y24_N6; Fanout = 1; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_5_result_int[2]~2'
        Info: 43: + IC(0.430 ns) + CELL(0.651 ns) = 24.412 ns; Loc. = LCCOMB_X41_Y24_N22; Fanout = 1; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[22]~232'
        Info: 44: + IC(0.670 ns) + CELL(0.706 ns) = 25.788 ns; Loc. = LCCOMB_X42_Y24_N14; Fanout = 1; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[3]~5'
        Info: 45: + IC(0.000 ns) + CELL(0.506 ns) = 26.294 ns; Loc. = LCCOMB_X42_Y24_N16; Fanout = 7; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[4]~6'
        Info: 46: + IC(1.031 ns) + CELL(0.206 ns) = 27.531 ns; Loc. = LCCOMB_X40_Y24_N0; Fanout = 2; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[24]~240'
        Info: 47: + IC(1.002 ns) + CELL(0.596 ns) = 29.129 ns; Loc. = LCCOMB_X42_Y24_N0; Fanout = 2; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[1]~1'
        Info: 48: + IC(0.000 ns) + CELL(0.086 ns) = 29.215 ns; Loc. = LCCOMB_X42_Y24_N2; Fanout = 1; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[2]~3'
        Info: 49: + IC(0.000 ns) + CELL(0.086 ns) = 29.301 ns; Loc. = LCCOMB_X42_Y24_N4; Fanout = 1; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[3]~5'
        Info: 50: + IC(0.000 ns) + CELL(0.506 ns) = 29.807 ns; Loc. = LCCOMB_X42_Y24_N6; Fanout = 7; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[4]~6'
        Info: 51: + IC(0.699 ns) + CELL(0.366 ns) = 30.872 ns; Loc. = LCCOMB_X43_Y24_N28; Fanout = 2; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[29]~243'
        Info: 52: + IC(0.697 ns) + CELL(0.621 ns) = 32.190 ns; Loc. = LCCOMB_X43_Y24_N4; Fanout = 1; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[2]~3'
        Info: 53: + IC(0.000 ns) + CELL(0.086 ns) = 32.276 ns; Loc. = LCCOMB_X43_Y24_N6; Fanout = 1; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[3]~5'
        Info: 54: + IC(0.000 ns) + CELL(0.506 ns) = 32.782 ns; Loc. = LCCOMB_X43_Y24_N8; Fanout = 7; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[4]~6'
        Info: 55: + IC(0.417 ns) + CELL(0.370 ns) = 33.569 ns; Loc. = LCCOMB_X43_Y24_N30; Fanout = 1; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[34]~362'
        Info: 56: + IC(0.606 ns) + CELL(0.735 ns) = 34.910 ns; Loc. = LCCOMB_X43_Y24_N14; Fanout = 1; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[3]~5'
        Info: 57: + IC(0.000 ns) + CELL(0.506 ns) = 35.416 ns; Loc. = LCCOMB_X43_Y24_N16; Fanout = 7; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[4]~6'
        Info: 58: + IC(1.447 ns) + CELL(0.202 ns) = 37.065 ns; Loc. = LCCOMB_X38_Y24_N24; Fanout = 2; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[36]~256'
        Info: 59: + IC(0.422 ns) + CELL(0.621 ns) = 38.108 ns; Loc. = LCCOMB_X38_Y24_N10; Fanout = 2; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_10_result_int[1]~1'
        Info: 60: + IC(0.000 ns) + CELL(0.086 ns) = 38.194 ns; Loc. = LCCOMB_X38_Y24_N12; Fanout = 1; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_10_result_int[2]~3'
        Info: 61: + IC(0.000 ns) + CELL(0.190 ns) = 38.384 ns; Loc. = LCCOMB_X38_Y24_N14; Fanout = 1; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_10_result_int[3]~5'
        Info: 62: + IC(0.000 ns) + CELL(0.506 ns) = 38.890 ns; Loc. = LCCOMB_X38_Y24_N16; Fanout = 7; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_10_result_int[4]~6'
        Info: 63: + IC(0.429 ns) + CELL(0.366 ns) = 39.685 ns; Loc. = LCCOMB_X38_Y24_N4; Fanout = 2; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[40]~260'
        Info: 64: + IC(0.707 ns) + CELL(0.621 ns) = 41.013 ns; Loc. = LCCOMB_X37_Y24_N12; Fanout = 2; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_11_result_int[1]~1'
        Info: 65: + IC(0.000 ns) + CELL(0.190 ns) = 41.203 ns; Loc. = LCCOMB_X37_Y24_N14; Fanout = 1; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_11_result_int[2]~3'
        Info: 66: + IC(0.000 ns) + CELL(0.086 ns) = 41.289 ns; Loc. = LCCOMB_X37_Y24_N16; Fanout = 1; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_11_result_int[3]~5'
        Info: 67: + IC(0.000 ns) + CELL(0.506 ns) = 41.795 ns; Loc. = LCCOMB_X37_Y24_N18; Fanout = 7; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_11_result_int[4]~6'
        Info: 68: + IC(0.410 ns) + CELL(0.202 ns) = 42.407 ns; Loc. = LCCOMB_X37_Y24_N24; Fanout = 2; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[44]~266'
        Info: 69: + IC(0.394 ns) + CELL(0.621 ns) = 43.422 ns; Loc. = LCCOMB_X37_Y24_N0; Fanout = 2; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_12_result_int[1]~1'
        Info: 70: + IC(0.000 ns) + CELL(0.086 ns) = 43.508 ns; Loc. = LCCOMB_X37_Y24_N2; Fanout = 1; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_12_result_int[2]~3'
        Info: 71: + IC(0.000 ns) + CELL(0.086 ns) = 43.594 ns; Loc. = LCCOMB_X37_Y24_N4; Fanout = 1; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_12_result_int[3]~5'
        Info: 72: + IC(0.000 ns) + CELL(0.506 ns) = 44.100 ns; Loc. = LCCOMB_X37_Y24_N6; Fanout = 7; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_12_result_int[4]~6'
        Info: 73: + IC(1.030 ns) + CELL(0.206 ns) = 45.336 ns; Loc. = LCCOMB_X37_Y23_N12; Fanout = 2; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[49]~268'
        Info: 74: + IC(0.694 ns) + CELL(0.621 ns) = 46.651 ns; Loc. = LCCOMB_X38_Y23_N24; Fanout = 1; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_13_result_int[2]~3'
        Info: 75: + IC(0.000 ns) + CELL(0.086 ns) = 46.737 ns; Loc. = LCCOMB_X38_Y23_N26; Fanout = 1; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_13_result_int[3]~5'
        Info: 76: + IC(0.000 ns) + CELL(0.506 ns) = 47.243 ns; Loc. = LCCOMB_X38_Y23_N28; Fanout = 7; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_13_result_int[4]~6'
        Info: 77: + IC(0.408 ns) + CELL(0.202 ns) = 47.853 ns; Loc. = LCCOMB_X38_Y23_N20; Fanout = 2; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[52]~276'
        Info: 78: + IC(0.393 ns) + CELL(0.621 ns) = 48.867 ns; Loc. = LCCOMB_X38_Y23_N12; Fanout = 2; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_14_result_int[1]~1'
        Info: 79: + IC(0.000 ns) + CELL(0.190 ns) = 49.057 ns; Loc. = LCCOMB_X38_Y23_N14; Fanout = 1; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_14_result_int[2]~3'
        Info: 80: + IC(0.000 ns) + CELL(0.086 ns) = 49.143 ns; Loc. = LCCOMB_X38_Y23_N16; Fanout = 1; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_14_result_int[3]~5'
        Info: 81: + IC(0.000 ns) + CELL(0.506 ns) = 49.649 ns; Loc. = LCCOMB_X38_Y23_N18; Fanout = 7; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_14_result_int[4]~6'
        Info: 82: + IC(0.733 ns) + CELL(0.202 ns) = 50.584 ns; Loc. = LCCOMB_X37_Y23_N24; Fanout = 2; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[56]~281'
        Info: 83: + IC(0.391 ns) + CELL(0.621 ns) = 51.596 ns; Loc. = LCCOMB_X37_Y23_N16; Fanout = 2; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_15_result_int[1]~1'
        Info: 84: + IC(0.000 ns) + CELL(0.086 ns) = 51.682 ns; Loc. = LCCOMB_X37_Y23_N18; Fanout = 1; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_15_result_int[2]~3'
        Info: 85: + IC(0.000 ns) + CELL(0.086 ns) = 51.768 ns; Loc. = LCCOMB_X37_Y23_N20; Fanout = 1; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_15_result_int[3]~5'
        Info: 86: + IC(0.000 ns) + CELL(0.506 ns) = 52.274 ns; Loc. = LCCOMB_X37_Y23_N22; Fanout = 7; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_15_result_int[4]~6'
        Info: 87: + IC(0.726 ns) + CELL(0.206 ns) = 53.206 ns; Loc. = LCCOMB_X36_Y23_N6; Fanout = 2; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[60]~285'
        Info: 88: + IC(0.391 ns) + CELL(0.735 ns) = 54.332 ns; Loc. = LCCOMB_X36_Y23_N14; Fanout = 2; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_16_result_int[1]~1'
        Info: 89: + IC(0.000 ns) + CELL(0.086 ns) = 54.418 ns; Loc. = LCCOMB_X36_Y23_N16; Fanout = 1; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_16_result_int[2]~3'
        Info: 90: + IC(0.000 ns) + CELL(0.086 ns) = 54.504 ns; Loc. = LCCOMB_X36_Y23_N18; Fanout = 1; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_16_result_int[3]~5'
        Info: 91: + IC(0.000 ns) + CELL(0.506 ns) = 55.010 ns; Loc. = LCCOMB_X36_Y23_N20; Fanout = 7; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_16_result_int[4]~6'
        Info: 92: + IC(0.413 ns) + CELL(0.366 ns) = 55.789 ns; Loc. = LCCOMB_X36_Y23_N2; Fanout = 2; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[64]~290'
        Info: 93: + IC(0.694 ns) + CELL(0.621 ns) = 57.104 ns; Loc. = LCCOMB_X35_Y23_N6; Fanout = 2; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_17_result_int[1]~1'
        Info: 94: + IC(0.000 ns) + CELL(0.086 ns) = 57.190 ns; Loc. = LCCOMB_X35_Y23_N8; Fanout = 1; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_17_result_int[2]~3'
        Info: 95: + IC(0.000 ns) + CELL(0.086 ns) = 57.276 ns; Loc. = LCCOMB_X35_Y23_N10; Fanout = 1; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_17_result_int[3]~5'
        Info: 96: + IC(0.000 ns) + CELL(0.506 ns) = 57.782 ns; Loc. = LCCOMB_X35_Y23_N12; Fanout = 7; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_17_result_int[4]~6'
        Info: 97: + IC(0.410 ns) + CELL(0.202 ns) = 58.394 ns; Loc. = LCCOMB_X35_Y23_N30; Fanout = 1; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[70]~292'
        Info: 98: + IC(0.611 ns) + CELL(0.621 ns) = 59.626 ns; Loc. = LCCOMB_X35_Y23_N26; Fanout = 1; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_18_result_int[3]~5'
        Info: 99: + IC(0.000 ns) + CELL(0.506 ns) = 60.132 ns; Loc. = LCCOMB_X35_Y23_N28; Fanout = 7; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_18_result_int[4]~6'
        Info: 100: + IC(1.090 ns) + CELL(0.370 ns) = 61.592 ns; Loc. = LCCOMB_X36_Y21_N6; Fanout = 2; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[72]~300'
        Info: 101: + IC(0.396 ns) + CELL(0.621 ns) = 62.609 ns; Loc. = LCCOMB_X36_Y21_N10; Fanout = 2; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_19_result_int[1]~1'
        Info: 102: + IC(0.000 ns) + CELL(0.086 ns) = 62.695 ns; Loc. = LCCOMB_X36_Y21_N12; Fanout = 1; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_19_result_int[2]~3'
        Info: 103: + IC(0.000 ns) + CELL(0.190 ns) = 62.885 ns; Loc. = LCCOMB_X36_Y21_N14; Fanout = 1; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_19_result_int[3]~5'
        Info: 104: + IC(0.000 ns) + CELL(0.506 ns) = 63.391 ns; Loc. = LCCOMB_X36_Y21_N16; Fanout = 7; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_19_result_int[4]~6'
        Info: 105: + IC(0.419 ns) + CELL(0.366 ns) = 64.176 ns; Loc. = LCCOMB_X36_Y21_N24; Fanout = 2; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[76]~305'
        Info: 106: + IC(0.677 ns) + CELL(0.596 ns) = 65.449 ns; Loc. = LCCOMB_X37_Y21_N12; Fanout = 2; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_20_result_int[1]~1'
        Info: 107: + IC(0.000 ns) + CELL(0.190 ns) = 65.639 ns; Loc. = LCCOMB_X37_Y21_N14; Fanout = 1; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_20_result_int[2]~3'
        Info: 108: + IC(0.000 ns) + CELL(0.086 ns) = 65.725 ns; Loc. = LCCOMB_X37_Y21_N16; Fanout = 1; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_20_result_int[3]~5'
        Info: 109: + IC(0.000 ns) + CELL(0.506 ns) = 66.231 ns; Loc. = LCCOMB_X37_Y21_N18; Fanout = 7; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_20_result_int[4]~6'
        Info: 110: + IC(0.412 ns) + CELL(0.206 ns) = 66.849 ns; Loc. = LCCOMB_X37_Y21_N6; Fanout = 2; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[80]~310'
        Info: 111: + IC(0.403 ns) + CELL(0.621 ns) = 67.873 ns; Loc. = LCCOMB_X37_Y21_N24; Fanout = 2; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_21_result_int[1]~1'
        Info: 112: + IC(0.000 ns) + CELL(0.086 ns) = 67.959 ns; Loc. = LCCOMB_X37_Y21_N26; Fanout = 1; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_21_result_int[2]~3'
        Info: 113: + IC(0.000 ns) + CELL(0.086 ns) = 68.045 ns; Loc. = LCCOMB_X37_Y21_N28; Fanout = 1; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_21_result_int[3]~5'
        Info: 114: + IC(0.000 ns) + CELL(0.506 ns) = 68.551 ns; Loc. = LCCOMB_X37_Y21_N30; Fanout = 8; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_21_result_int[4]~6'
        Info: 115: + IC(1.047 ns) + CELL(0.206 ns) = 69.804 ns; Loc. = LCCOMB_X34_Y21_N18; Fanout = 2; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[85]~313'
        Info: 116: + IC(0.670 ns) + CELL(0.596 ns) = 71.070 ns; Loc. = LCCOMB_X35_Y21_N12; Fanout = 1; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_22_result_int[2]~3'
        Info: 117: + IC(0.000 ns) + CELL(0.190 ns) = 71.260 ns; Loc. = LCCOMB_X35_Y21_N14; Fanout = 1; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_22_result_int[3]~5'
        Info: 118: + IC(0.000 ns) + CELL(0.506 ns) = 71.766 ns; Loc. = LCCOMB_X35_Y21_N16; Fanout = 8; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_22_result_int[4]~6'
        Info: 119: + IC(0.434 ns) + CELL(0.370 ns) = 72.570 ns; Loc. = LCCOMB_X35_Y21_N2; Fanout = 2; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[88]~321'
        Info: 120: + IC(0.697 ns) + CELL(0.621 ns) = 73.888 ns; Loc. = LCCOMB_X35_Y21_N18; Fanout = 2; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_23_result_int[1]~1'
        Info: 121: + IC(0.000 ns) + CELL(0.086 ns) = 73.974 ns; Loc. = LCCOMB_X35_Y21_N20; Fanout = 1; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_23_result_int[2]~3'
        Info: 122: + IC(0.000 ns) + CELL(0.086 ns) = 74.060 ns; Loc. = LCCOMB_X35_Y21_N22; Fanout = 1; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_23_result_int[3]~5'
        Info: 123: + IC(0.000 ns) + CELL(0.506 ns) = 74.566 ns; Loc. = LCCOMB_X35_Y21_N24; Fanout = 8; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_23_result_int[4]~6'
        Info: 124: + IC(0.751 ns) + CELL(0.202 ns) = 75.519 ns; Loc. = LCCOMB_X34_Y21_N4; Fanout = 2; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[92]~326'
        Info: 125: + IC(0.689 ns) + CELL(0.735 ns) = 76.943 ns; Loc. = LCCOMB_X33_Y21_N14; Fanout = 2; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_24_result_int[1]~1'
        Info: 126: + IC(0.000 ns) + CELL(0.086 ns) = 77.029 ns; Loc. = LCCOMB_X33_Y21_N16; Fanout = 1; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_24_result_int[2]~3'
        Info: 127: + IC(0.000 ns) + CELL(0.086 ns) = 77.115 ns; Loc. = LCCOMB_X33_Y21_N18; Fanout = 1; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_24_result_int[3]~5'
        Info: 128: + IC(0.000 ns) + CELL(0.506 ns) = 77.621 ns; Loc. = LCCOMB_X33_Y21_N20; Fanout = 8; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_24_result_int[4]~6'
        Info: 129: + IC(0.426 ns) + CELL(0.370 ns) = 78.417 ns; Loc. = LCCOMB_X33_Y21_N22; Fanout = 2; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[97]~328'
        Info: 130: + IC(0.722 ns) + CELL(0.621 ns) = 79.760 ns; Loc. = LCCOMB_X33_Y21_N6; Fanout = 1; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_25_result_int[2]~3'
        Info: 131: + IC(0.000 ns) + CELL(0.086 ns) = 79.846 ns; Loc. = LCCOMB_X33_Y21_N8; Fanout = 1; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_25_result_int[3]~5'
        Info: 132: + IC(0.000 ns) + CELL(0.506 ns) = 80.352 ns; Loc. = LCCOMB_X33_Y21_N10; Fanout = 8; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_25_result_int[4]~6'
        Info: 133: + IC(0.755 ns) + CELL(0.370 ns) = 81.477 ns; Loc. = LCCOMB_X32_Y21_N12; Fanout = 2; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[100]~336'
        Info: 134: + IC(0.427 ns) + CELL(0.621 ns) = 82.525 ns; Loc. = LCCOMB_X32_Y21_N0; Fanout = 2; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_26_result_int[1]~1'
        Info: 135: + IC(0.000 ns) + CELL(0.086 ns) = 82.611 ns; Loc. = LCCOMB_X32_Y21_N2; Fanout = 1; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_26_result_int[2]~3'
        Info: 136: + IC(0.000 ns) + CELL(0.086 ns) = 82.697 ns; Loc. = LCCOMB_X32_Y21_N4; Fanout = 1; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_26_result_int[3]~5'
        Info: 137: + IC(0.000 ns) + CELL(0.506 ns) = 83.203 ns; Loc. = LCCOMB_X32_Y21_N6; Fanout = 8; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_26_result_int[4]~6'
        Info: 138: + IC(0.418 ns) + CELL(0.206 ns) = 83.827 ns; Loc. = LCCOMB_X32_Y21_N8; Fanout = 2; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[104]~340'
        Info: 139: + IC(1.044 ns) + CELL(0.735 ns) = 85.606 ns; Loc. = LCCOMB_X31_Y21_N14; Fanout = 2; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_27_result_int[1]~1'
        Info: 140: + IC(0.000 ns) + CELL(0.086 ns) = 85.692 ns; Loc. = LCCOMB_X31_Y21_N16; Fanout = 1; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_27_result_int[2]~3'
        Info: 141: + IC(0.000 ns) + CELL(0.086 ns) = 85.778 ns; Loc. = LCCOMB_X31_Y21_N18; Fanout = 1; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_27_result_int[3]~5'
        Info: 142: + IC(0.000 ns) + CELL(0.506 ns) = 86.284 ns; Loc. = LCCOMB_X31_Y21_N20; Fanout = 8; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_27_result_int[4]~6'
        Info: 143: + IC(0.683 ns) + CELL(0.370 ns) = 87.337 ns; Loc. = LCCOMB_X32_Y21_N30; Fanout = 1; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[110]~381'
        Info: 144: + IC(0.615 ns) + CELL(0.596 ns) = 88.548 ns; Loc. = LCCOMB_X31_Y21_N26; Fanout = 1; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_28_result_int[3]~5'
        Info: 145: + IC(0.000 ns) + CELL(0.506 ns) = 89.054 ns; Loc. = LCCOMB_X31_Y21_N28; Fanout = 8; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_28_result_int[4]~6'
        Info: 146: + IC(1.034 ns) + CELL(0.206 ns) = 90.294 ns; Loc. = LCCOMB_X29_Y21_N14; Fanout = 2; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[113]~348'
        Info: 147: + IC(0.601 ns) + CELL(0.621 ns) = 91.516 ns; Loc. = LCCOMB_X30_Y21_N26; Fanout = 1; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_29_result_int[2]~3'
        Info: 148: + IC(0.000 ns) + CELL(0.086 ns) = 91.602 ns; Loc. = LCCOMB_X30_Y21_N28; Fanout = 1; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_29_result_int[3]~5'
        Info: 149: + IC(0.000 ns) + CELL(0.506 ns) = 92.108 ns; Loc. = LCCOMB_X30_Y21_N30; Fanout = 7; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_29_result_int[4]~6'
        Info: 150: + IC(0.414 ns) + CELL(0.206 ns) = 92.728 ns; Loc. = LCCOMB_X30_Y21_N10; Fanout = 1; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[116]~355'
        Info: 151: + IC(0.391 ns) + CELL(0.621 ns) = 93.740 ns; Loc. = LCCOMB_X30_Y21_N2; Fanout = 1; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_30_result_int[1]~1'
        Info: 152: + IC(0.000 ns) + CELL(0.086 ns) = 93.826 ns; Loc. = LCCOMB_X30_Y21_N4; Fanout = 1; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_30_result_int[2]~3'
        Info: 153: + IC(0.000 ns) + CELL(0.086 ns) = 93.912 ns; Loc. = LCCOMB_X30_Y21_N6; Fanout = 1; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_30_result_int[3]~5'
        Info: 154: + IC(0.000 ns) + CELL(0.506 ns) = 94.418 ns; Loc. = LCCOMB_X30_Y21_N8; Fanout = 1; COMB Node = 'fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_30_result_int[4]~6'
        Info: 155: + IC(0.693 ns) + CELL(0.370 ns) = 95.481 ns; Loc. = LCCOMB_X29_Y21_N6; Fanout = 1; COMB Node = 'fuzhi:m6|fuzhi_r~36'
        Info: 156: + IC(0.000 ns) + CELL(0.108 ns) = 95.589 ns; Loc. = LCFF_X29_Y21_N7; Fanout = 4; REG Node = 'fuzhi:m6|fuzhi_r[1]'
        Info: Total cell delay = 55.397 ns ( 57.95 % )
        Info: Total interconnect delay = 40.192 ns ( 42.05 % )
Warning: Can't achieve timing requirement Clock Setup: 'clk' along 2501 path(s). See Report window for details.
Info: Clock "altera_internal_jtag~TCKUTAP" has Internal fmax of 55.87 MHz between source register "sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]" and destination register "sld_hub:auto_hub|tdo" (period= 17.9 ns)
    Info: + Longest register to register delay is 8.713 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y31_N29; Fanout = 27; REG Node = 'sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]'
        Info: 2: + IC(1.214 ns) + CELL(0.624 ns) = 1.838 ns; Loc. = LCCOMB_X33_Y28_N28; Fanout = 3; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable'
        Info: 3: + IC(1.236 ns) + CELL(0.624 ns) = 3.698 ns; Loc. = LCCOMB_X33_Y29_N14; Fanout = 18; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0'
        Info: 4: + IC(0.403 ns) + CELL(0.370 ns) = 4.471 ns; Loc. = LCCOMB_X33_Y29_N24; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1'
        Info: 5: + IC(0.400 ns) + CELL(0.651 ns) = 5.522 ns; Loc. = LCCOMB_X33_Y29_N28; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4'
        Info: 6: + IC(1.205 ns) + CELL(0.646 ns) = 7.373 ns; Loc. = LCCOMB_X33_Y31_N30; Fanout = 1; COMB Node = 'sld_hub:auto_hub|tdo~3'
        Info: 7: + IC(0.608 ns) + CELL(0.624 ns) = 8.605 ns; Loc. = LCCOMB_X32_Y31_N16; Fanout = 1; COMB Node = 'sld_hub:auto_hub|tdo~5'
        Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 8.713 ns; Loc. = LCFF_X32_Y31_N17; Fanout = 2; REG Node = 'sld_hub:auto_hub|tdo'
        Info: Total cell delay = 3.647 ns ( 41.86 % )
        Info: Total interconnect delay = 5.066 ns ( 58.14 % )
    Info: - Smallest clock skew is 0.027 ns
        Info: + Shortest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 6.984 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(5.124 ns) + CELL(0.000 ns) = 5.124 ns; Loc. = CLKCTRL_G8; Fanout = 1010; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(1.194 ns) + CELL(0.666 ns) = 6.984 ns; Loc. = LCFF_X32_Y31_N17; Fanout = 2; REG Node = 'sld_hub:auto_hub|tdo'
            Info: Total cell delay = 0.666 ns ( 9.54 % )
            Info: Total interconnect delay = 6.318 ns ( 90.46 % )
        Info: - Longest clock path from clock "altera_internal_jtag~TCKUTAP" to source register is 6.957 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(5.124 ns) + CELL(0.000 ns) = 5.124 ns; Loc. = CLKCTRL_G8; Fanout = 1010; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(1.167 ns) + CELL(0.666 ns) = 6.957 ns; Loc. = LCFF_X34_Y31_N29; Fanout = 27; REG Node = 'sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]'
            Info: Total cell delay = 0.666 ns ( 9.57 % )
            Info: Total interconnect delay = 6.291 ns ( 90.43 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Clock period specified in clock requirement for clock "ads828:m1|pll:a1|altpll:altpll_component|_clk0" must be greater than or equal to the I/O edge rate limit of 6.134 ns in the currently selected device
Info: Minimum slack time is 394 ps for clock "ads828:m1|pll:a1|altpll:altpll_component|_clk0" between source register "control:m4|wren" and destination register "control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[4]"
    Info: + Shortest register to register delay is 1.691 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y29_N23; Fanout = 1; REG Node = 'control:m4|wren'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X19_Y29_N22; Fanout = 83; COMB Node = 'control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|valid_wrreq~0'
        Info: 3: + IC(0.386 ns) + CELL(0.206 ns) = 0.985 ns; Loc. = LCCOMB_X19_Y29_N30; Fanout = 4; COMB Node = 'control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|_~0'
        Info: 4: + IC(0.392 ns) + CELL(0.206 ns) = 1.583 ns; Loc. = LCCOMB_X19_Y29_N0; Fanout = 1; COMB Node = 'control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[4]~6'
        Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 1.691 ns; Loc. = LCFF_X19_Y29_N1; Fanout = 11; REG Node = 'control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[4]'
        Info: Total cell delay = 0.913 ns ( 53.99 % )
        Info: Total interconnect delay = 0.778 ns ( 46.01 % )
    Info: - Smallest register to register requirement is 1.297 ns
        Info: + Hold relationship between source and destination is -2.804 ns
            Info: + Latch edge is -2.804 ns
                Info: Clock period of Destination clock "ads828:m1|pll:a1|altpll:altpll_component|_clk0" is 5.000 ns with  offset of -2.804 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "clk" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 4.099 ns
            Info: + Longest clock path from clock "ads828:m1|pll:a1|altpll:altpll_component|_clk0" to destination register is 7.274 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'ads828:m1|pll:a1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.382 ns) + CELL(0.000 ns) = 1.382 ns; Loc. = CLKCTRL_G2; Fanout = 17; COMB Node = 'ads828:m1|pll:a1|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.155 ns) + CELL(0.970 ns) = 3.507 ns; Loc. = LCFF_X34_Y11_N25; Fanout = 2; REG Node = 'control:m4|clk_out'
                Info: 4: + IC(1.919 ns) + CELL(0.000 ns) = 5.426 ns; Loc. = CLKCTRL_G15; Fanout = 132; COMB Node = 'control:m4|clk_out~clkctrl'
                Info: 5: + IC(1.182 ns) + CELL(0.666 ns) = 7.274 ns; Loc. = LCFF_X19_Y29_N1; Fanout = 11; REG Node = 'control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter10a[4]'
                Info: Total cell delay = 1.636 ns ( 22.49 % )
                Info: Total interconnect delay = 5.638 ns ( 77.51 % )
            Info: - Shortest clock path from clock "clk" to source register is 3.175 ns
                Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_L1; Fanout = 5; CLK Node = 'clk'
                Info: 2: + IC(0.239 ns) + CELL(0.000 ns) = 1.329 ns; Loc. = CLKCTRL_G0; Fanout = 3289; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(1.180 ns) + CELL(0.666 ns) = 3.175 ns; Loc. = LCFF_X19_Y29_N23; Fanout = 1; REG Node = 'control:m4|wren'
                Info: Total cell delay = 1.756 ns ( 55.31 % )
                Info: Total interconnect delay = 1.419 ns ( 44.69 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is -2.912 ns for clock "clk" between source register "pinlv:m5|div" and destination register "pinlv:m5|n[9]"
    Info: + Shortest register to register delay is 1.747 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y20_N17; Fanout = 26; REG Node = 'pinlv:m5|div'
        Info: 2: + IC(1.087 ns) + CELL(0.660 ns) = 1.747 ns; Loc. = LCFF_X29_Y19_N27; Fanout = 3; REG Node = 'pinlv:m5|n[9]'
        Info: Total cell delay = 0.660 ns ( 37.78 % )
        Info: Total interconnect delay = 1.087 ns ( 62.22 % )
    Info: - Smallest register to register requirement is 4.659 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "clk" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "clk" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 4.657 ns
            Info: + Longest clock path from clock "clk" to destination register is 7.859 ns
                Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_L1; Fanout = 5; CLK Node = 'clk'
                Info: 2: + IC(2.667 ns) + CELL(0.970 ns) = 4.727 ns; Loc. = LCFF_X32_Y4_N13; Fanout = 3; REG Node = 'control:m4|cf'
                Info: 3: + IC(1.270 ns) + CELL(0.000 ns) = 5.997 ns; Loc. = CLKCTRL_G14; Fanout = 24; COMB Node = 'control:m4|cf~clkctrl'
                Info: 4: + IC(1.196 ns) + CELL(0.666 ns) = 7.859 ns; Loc. = LCFF_X29_Y19_N27; Fanout = 3; REG Node = 'pinlv:m5|n[9]'
                Info: Total cell delay = 2.726 ns ( 34.69 % )
                Info: Total interconnect delay = 5.133 ns ( 65.31 % )
            Info: - Shortest clock path from clock "clk" to source register is 3.202 ns
                Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_L1; Fanout = 5; CLK Node = 'clk'
                Info: 2: + IC(0.239 ns) + CELL(0.000 ns) = 1.329 ns; Loc. = CLKCTRL_G0; Fanout = 3289; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(1.207 ns) + CELL(0.666 ns) = 3.202 ns; Loc. = LCFF_X25_Y20_N17; Fanout = 26; REG Node = 'pinlv:m5|div'
                Info: Total cell delay = 1.756 ns ( 54.84 % )
                Info: Total interconnect delay = 1.446 ns ( 45.16 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement clk along 24 path(s). See Report window for details.
Info: tsu for register "anjian:m3|key[3]" (data pin = "sw[4]", clock pin = "clk") is 5.564 ns
    Info: + Longest pin to register delay is 8.773 ns
        Info: 1: + IC(0.000 ns) + CELL(0.915 ns) = 0.915 ns; Loc. = PIN_L18; Fanout = 14; PIN Node = 'sw[4]'
        Info: 2: + IC(7.548 ns) + CELL(0.202 ns) = 8.665 ns; Loc. = LCCOMB_X38_Y8_N16; Fanout = 1; COMB Node = 'anjian:m3|key[3]~3'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.773 ns; Loc. = LCFF_X38_Y8_N17; Fanout = 2; REG Node = 'anjian:m3|key[3]'
        Info: Total cell delay = 1.225 ns ( 13.96 % )
        Info: Total interconnect delay = 7.548 ns ( 86.04 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "clk" to destination register is 3.169 ns
        Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_L1; Fanout = 5; CLK Node = 'clk'
        Info: 2: + IC(0.239 ns) + CELL(0.000 ns) = 1.329 ns; Loc. = CLKCTRL_G0; Fanout = 3289; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.174 ns) + CELL(0.666 ns) = 3.169 ns; Loc. = LCFF_X38_Y8_N17; Fanout = 2; REG Node = 'anjian:m3|key[3]'
        Info: Total cell delay = 1.756 ns ( 55.41 % )
        Info: Total interconnect delay = 1.413 ns ( 44.59 % )
Info: tco from clock "clk" to destination pin "blue[1]" through register "control:m4|rgb[1]" is 10.281 ns
    Info: + Longest clock path from clock "clk" to source register is 3.158 ns
        Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_L1; Fanout = 5; CLK Node = 'clk'
        Info: 2: + IC(0.239 ns) + CELL(0.000 ns) = 1.329 ns; Loc. = CLKCTRL_G0; Fanout = 3289; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.163 ns) + CELL(0.666 ns) = 3.158 ns; Loc. = LCFF_X38_Y11_N21; Fanout = 1; REG Node = 'control:m4|rgb[1]'
        Info: Total cell delay = 1.756 ns ( 55.60 % )
        Info: Total interconnect delay = 1.402 ns ( 44.40 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 6.819 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y11_N21; Fanout = 1; REG Node = 'control:m4|rgb[1]'
        Info: 2: + IC(3.593 ns) + CELL(3.226 ns) = 6.819 ns; Loc. = PIN_AA18; Fanout = 0; PIN Node = 'blue[1]'
        Info: Total cell delay = 3.226 ns ( 47.31 % )
        Info: Total interconnect delay = 3.593 ns ( 52.69 % )
Info: Longest tpd from source pin "altera_internal_jtag~TDO" to destination pin "altera_reserved_tdo" is 3.026 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'
    Info: 2: + IC(0.000 ns) + CELL(3.026 ns) = 3.026 ns; Loc. = PIN_L5; Fanout = 0; PIN Node = 'altera_reserved_tdo'
    Info: Total cell delay = 3.026 ns ( 100.00 % )
Info: th for register "control:m4|shuyi_2[0]" (data pin = "sw[5]", clock pin = "clk") is 4.380 ns
    Info: + Longest clock path from clock "clk" to destination register is 7.847 ns
        Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_L1; Fanout = 5; CLK Node = 'clk'
        Info: 2: + IC(2.667 ns) + CELL(0.970 ns) = 4.727 ns; Loc. = LCFF_X32_Y4_N19; Fanout = 2; REG Node = 'control:m4|clk_t'
        Info: 3: + IC(1.263 ns) + CELL(0.000 ns) = 5.990 ns; Loc. = CLKCTRL_G13; Fanout = 32; COMB Node = 'control:m4|clk_t~clkctrl'
        Info: 4: + IC(1.191 ns) + CELL(0.666 ns) = 7.847 ns; Loc. = LCFF_X38_Y15_N1; Fanout = 5; REG Node = 'control:m4|shuyi_2[0]'
        Info: Total cell delay = 2.726 ns ( 34.74 % )
        Info: Total interconnect delay = 5.121 ns ( 65.26 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 3.773 ns
        Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 3; PIN Node = 'sw[5]'
        Info: 2: + IC(1.934 ns) + CELL(0.651 ns) = 3.665 ns; Loc. = LCCOMB_X38_Y15_N0; Fanout = 1; COMB Node = 'control:m4|shuyi_2[0]~13'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 3.773 ns; Loc. = LCFF_X38_Y15_N1; Fanout = 5; REG Node = 'control:m4|shuyi_2[0]'
        Info: Total cell delay = 1.839 ns ( 48.74 % )
        Info: Total interconnect delay = 1.934 ns ( 51.26 % )
Warning: Can't achieve timing requirement Minimum Pulse Width Requirement (High) along 80 path(s). See Report window for details.
Warning: Can't achieve timing requirement Minimum Pulse Width Requirement (Low) along 80 path(s). See Report window for details.
Info: Minimum pulse width minimum slack time is -0.567 ns between clock "ads828:m1|pll:a1|altpll:altpll_component|_clk0" and destination register "control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a0~portb_we_reg"
    Info: + non-inverted clock path from clock "ads828:m1|pll:a1|altpll:altpll_component|_clk0" to destination has high pulse width of 2.500 ns
        Info: Clock period of Source clock "ads828:m1|pll:a1|altpll:altpll_component|_clk0" is 5.000 ns with non-inverted offset of -2.804 ns and duty cycle of 50
    Info: - Register "control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a0~portb_we_reg" has a high minimum pulse width requirement of 3.067 ns
Info: Minimum pulse width minimum slack time is -0.567 ns between clock "ads828:m1|pll:a1|altpll:altpll_component|_clk0" and destination register "control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a0~portb_we_reg"
    Info: + non-inverted clock path from clock "ads828:m1|pll:a1|altpll:altpll_component|_clk0" to destination has low pulse width of 2.500 ns
        Info: Clock period of Source clock "ads828:m1|pll:a1|altpll:altpll_component|_clk0" is 5.000 ns with non-inverted offset of -2.804 ns and duty cycle of 50
    Info: - Register "control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ram_block12a0~portb_we_reg" has a low minimum pulse width requirement of 3.067 ns
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 198 megabytes
    Info: Processing ended: Thu Jul 04 16:26:31 2013
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


