## Name:Dineshdharan.k


## Reg:23014095

## Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
## Procedure


## Program:

![Screenshot 2023-12-14 180032](https://github.com/dineshdharank/Experiment--02-Implementation-of-combinational-logic-/assets/145980096/7c5983b9-e241-42a0-a5e1-5804ceb0eb4f)

## RTL

![Screenshot 2023-12-14 175950](https://github.com/dineshdharank/Experiment--02-Implementation-of-combinational-logic-/assets/145980096/2cbe0045-742a-4ae8-9116-aad08853c643)


## Timing Diagram

![Screenshot 2023-12-14 180251](https://github.com/dineshdharank/Experiment--02-Implementation-of-combinational-logic-/assets/145980096/a396c1f6-dcf3-4643-b812-4037dff54257)


## Truth table

![Screenshot 2023-12-14 180402](https://github.com/dineshdharank/Experiment--02-Implementation-of-combinational-logic-/assets/145980096/c918dc35-fe54-44d2-a46a-34cb932f7461)

## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
