### 9.5 E1.S Form Factor Requirements

> **Section ID**: 9.5 | **Page**: 88-88


---
### ðŸ“Š Tables (1)

#### Table 1: Table_9_5_E1_S_Form_Factor_Requirements
![Table_9_5_E1_S_Form_Factor_Requirements](../section_images/Table_9_5_E1_S_Form_Factor_Requirements.png)

| Requirement ID | Description |
| :--- | :--- |
| FFE1S-1 | The device shall adhere to the latest revision of SFF-TA-1006. |
| FFE1S-2 | At a minimum, the device shall support PCIe Gen3 x4. |
| FFE1S-3 | The device shall support activity and error LEDs. |
| FFE1S-4 | The activity LED shall be lit solidly when power is applied and flashing when there is traffic going to the device. |
| FFE1S-5 | The device shall support a protection scheme that protects against NAND block level failures. |
| FFE1S-6 | The protection scheme must also support NAND plane level failures without data or metadata loss. |
| FFE1S-7 | The amber LED shall meet the requirements specified in SFF-TA-1009. The functioning of the Amber LED shall be independent of the 12V, 3.3Vaux and the state of the PWRDIS pin. |
| FFE1S-8 | The thermal performance of the 9.5mm, 15mm, and 25mm cases and their associated pressure drops shall be provided. |
| FFE1S-9 | The PWRDIS pin shall be supported. |
| FFE1S-10 | The SMBus electrical connections shall follow the "DC Specification For 3.3V Logic Signaling" as defined in SFF-TA-1009 revision 2.0. Including Vih1 with a max of 3.465V. |
| FFE1S-11 | The device's SMBus protocol shall comply to version 3.1 (see http://smbus.org/specs/SMBus_3_1_20180319.pdf). |
| FFE1S-12 | A x4 device shall only have a 1C connector. |

