# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../FiberSurfaceCommBoard_top.srcs/sources_1/new/edge_detect_s.v" \
"../../../../FiberSurfaceCommBoard_top.srcs/sources_1/new/sync_detect_s.v" \
"../../../../FiberSurfaceCommBoard_top.srcs/sources_1/new/StoPControl_s.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
