{
    "code": "module TopModule (\n    input  wire [2:0] vec,  // 3-bit unsigned input vector\n    output wire [2:0] outv, // 3-bit unsigned output vector\n    output wire       o2,   // Output connected to vec[2]\n    output wire       o1,   // Output connected to vec[1]\n    output wire       o0    // Output connected to vec[0]\n);\n\n    // Direct assignment of input vector to output vector\n    assign outv = vec;\n\n    // Individual bit assignments\n    assign o2 = vec[2];\n    assign o1 = vec[1];\n    assign o0 = vec[0];\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    },
    "iterations_used": 1
}