<?xml version="1.0" encoding="UTF-8"?>
<module id="CSR" HW_revision="" XML_version="1" description="Control and Status Register">
     <register id="RAMBIST_CONTROL" acronym="RAMBIST_CONTROL" offset="0x502" width="8" description="RAM Memory Built-In Self-Test Control Register">
</register>
     <register id="RAMBIST_STATUS" acronym="RAMBIST_STATUS" offset="0x503" width="8" description="RAM Memory Built-In Self-Test Status Register">
</register>
     <register id="CLK_CTRL_STATUS" acronym="CLK_CTRL_STATUS" offset="0x504" width="8" description="M0 Frequency Control Register">
</register>
     <register id="DIG_IF_CTRL" acronym="DIG_IF_CTRL" offset="0x506" width="8" description="Digital Interface Control Register">
</register>
     <register id="OWI_ERROR_STATUS_LO" acronym="OWI_ERROR_STATUS_LO" offset="0x508" width="8" description="OWI Error Status Low Register">
</register>
     <register id="OWI_ERROR_STATUS_HI" acronym="OWI_ERROR_STATUS_HI" offset="0x509" width="8" description="OWI Error Status High Register">
</register>
     <register id="OWI_INTERRUPT" acronym="OWI_INTERRUPT" offset="0x50A" width="8" description="OWI Interrupt Status Register">
</register>
     <register id="OWI_INTERRUPT_ENABLE" acronym="OWI_INTERRUPT_ENABLE" offset="0x50B" width="8" description="OWI Interrupt Control Register">
</register>
     <register id="OTP_PROG_DATA1" acronym="OTP_PROG_DATA1" offset="0x510" width="8" description="OTP Program Data1 Register">
</register>
     <register id="OTP_PROG_DATA2" acronym="OTP_PROG_DATA2" offset="0x511" width="8" description="OTP Program Data2 Register">
</register>
     <register id="OTP_PROG_DATA3" acronym="OTP_PROG_DATA3" offset="0x512" width="8" description="OTP Program Data3 Register">
</register>
     <register id="OTP_PROG_DATA4" acronym="OTP_PROG_DATA4" offset="0x513" width="8" description="OTP Program Data4 Register">
</register>
     <register id="OTP_PROG_ADDR1" acronym="OTP_PROG_ADDR1" offset="0x514" width="8" description="OTP Program Address1 Register">
</register>
     <register id="OTP_PROG_ADDR2" acronym="OTP_PROG_ADDR2" offset="0x515" width="8" description="OTP Program Address2 Register">
</register>
     <register id="OTP_PROG_CTRL_STAT" acronym="OTP_PROG_CTRL_STAT" offset="0x516" width="8" description="OTP Program Control and Status Register">
</register>
     <register id="OTP_PAGE_ADDR" acronym="OTP_PAGE_ADDR" offset="0x518" width="8" description="OTP Page Address Register">
</register>
     <register id="DATARAM_PAGE_ADDR" acronym="DATARAM_PAGE_ADDR" offset="0x519" width="8" description="Data RAM Page Address Register">
</register>
     <register id="DEVRAM_PAGE_ADDR" acronym="DEVRAM_PAGE_ADDR" offset="0x51A" width="8" description="Development RAM Page Address Register">
</register>
     <register id="WDOG_CTRL_STAT" acronym="WDOG_CTRL_STAT" offset="0x51C" width="8" description="Watchdog Control and Status Register">
</register>
     <register id="WDOG_TRIG" acronym="WDOG_TRIG" offset="0x51D" width="8" description="Watchdog Trigger Register">
</register>
     <register id="PIN_MUX" acronym="PIN_MUX" offset="0x51E" width="8" description="UART/SPI Mutliplex Pin Select">
</register>
     <register id="PADC_DATA1" acronym="PADC_DATA1" offset="0x520" width="8" description="PADC Data1 Register">
</register>
     <register id="PADC_DATA2" acronym="PADC_DATA2" offset="0x521" width="8" description="PADC Data2 Register">
</register>
     <register id="PADC_DATA3" acronym="PADC_DATA3" offset="0x522" width="8" description="PADC Data3 Register">
</register>
     <register id="PADC_CONFIG" acronym="PADC_CONFIG" offset="0x523" width="8" description="PADC Configuration Register">
</register>
     <register id="TADC_DATA1" acronym="TADC_DATA1" offset="0x524" width="8" description="TADC Data1 Register">
</register>
     <register id="TADC_DATA2" acronym="TADC_DATA2" offset="0x525" width="8" description="TADC Data2 Register">
</register>
     <register id="TADC_DATA3" acronym="TADC_DATA3" offset="0x526" width="8" description="TADC Data3 Register">
</register>
     <register id="TADC_CONFIG" acronym="TADC_CONFIG" offset="0x527" width="8" description="TADC Configuration Register">
</register>
     <register id="ADC_CFG_1" acronym="ADC_CFG_1" offset="0x529" width="8" description="ADC Configuration Register">
</register>
     <register id="DAC_REG0_1" acronym="DAC_REG0_1" offset="0x530" width="8" description="DAC Register0_1">
</register>
     <register id="DAC_REG0_2" acronym="DAC_REG0_2" offset="0x531" width="8" description="DAC Register0_2">
</register>
     <register id="DAC_REG1_1" acronym="DAC_REG1_1" offset="0x532" width="8" description="DAC Register1_1">
</register>
     <register id="DAC_REG1_2" acronym="DAC_REG1_2" offset="0x533" width="8" description="DAC Register1_2">
</register>
     <register id="DAC_CTRL_STATUS" acronym="DAC_CTRL_STATUS" offset="0x538" width="8" description="DAC Control and Status Register">
</register>
     <register id="DAC_CONFIG" acronym="DAC_CONFIG" offset="0x539" width="8" description="DAC Configuration Register">
</register>
     <register id="DAC_LPBK_CTRL" acronym="DAC_LPBK_CTRL" offset="0x53A" width="8" description="DAC Loopback Control Register">
</register>
     <register id="OP_STAGE_CTRL" acronym="OP_STAGE_CTRL" offset="0x53B" width="8" description="DAC Output Stage Control Register">
</register>
     <register id="AFE_CFG" acronym="AFE_CFG" offset="0x4F4" width="8" description="PGAIN Open Select Register">
</register>
     <register id="AFEDIAG_CFG" acronym="AFEDIAG_CFG" offset="0x545" width="8" description="PGAIN and TGAIN Fault Threshold Configuration Register">
</register>
     <register id="BRDG_CTRL" acronym="BRDG_CTRL" offset="0x546" width="8" description="Bridge Control Register">
</register>
     <register id="P_GAIN_SELECT" acronym="P_GAIN_SELECT" offset="0x547" width="8" description="PGAIN Select Register">
</register>
     <register id="T_GAIN_SELECT" acronym="T_GAIN_SELECT" offset="0x548" width="8" description="TGAIN Select Register">
</register>
     <register id="TEMP_CTRL" acronym="TEMP_CTRL" offset="0x54C" width="8" description="Temperature Sensor Control Register">
</register>
     <register id="ALPWR" acronym="ALPWR" offset="0x550" width="8" description="ALPWR Register">
</register>
     <register id="DLPWR" acronym="DLPWR" offset="0x554" width="8" description="DLPWR Register">
</register>
     <register id="PSMON1" acronym="PSMON1" offset="0x558" width="8" description="PSMON1 Fault Detect Register">
</register>
     <register id="PSMON2" acronym="PSMON2" offset="0x559" width="8" description="PSMON2 Fault Detect Register">
</register>
     <register id="AFEDIAG" acronym="AFEDIAG" offset="0x55A" width="8" description="PGAIN and TGAIN Fault Detect Register">
</register>
     <register id="TOPDIG_MUX_SEL" acronym="TOPDIG_MUX_SEL" offset="0x560" width="8" description="TOPDIG Multiplexer Register">
</register>
     <register id="TONDIG_MUX_SEL" acronym="TONDIG_MUX_SEL" offset="0x561" width="8" description="TONDIG Multiplexer Register">
</register>
     <register id="AMUX_ACT" acronym="AMUX_ACT" offset="0x564" width="8" description="Analog Multiplexer Activate Register">
</register>
     <register id="AMUX_TIN_MUX_CTRL" acronym="AMUX_TIN_MUX_CTRL" offset="0x565" width="8" description="TIN Analog Multiplexer Register">
</register>
     <register id="AMUX_TOUT_MUX_CTRL" acronym="AMUX_TOUT_MUX_CTRL" offset="0x566" width="8" description="TOUT Analog Multiplexer Register">
</register>
     <register id="AMUX_CTRL" acronym="AMUX_CTRL" offset="0x567" width="8" description="Analog Multiplexer Register">
</register>
     <register id="TRACE_FIFO_CTRL_STAT" acronym="TRACE_FIFO_CTRL_STAT" offset="0x570" width="8" description="Trace FIFO Control and Status Register">
</register>
     <register id="REVISION_ID1" acronym="REVISION_ID1" offset="0x400" width="8" description="Device Revision ID">
</register>
     <register id="REVISION_ID2" acronym="REVISION_ID2" offset="0x401" width="8" description="Digital Logic Revision ID">
</register>
     <register id="COM_MCU_TO_DIF_B1" acronym="COM_MCU_TO_DIF_B1" offset="0x404" width="8" description="COMBUF Microcontroller to Digital Interface Data1 Register">
</register>
     <register id="COM_MCU_TO_DIF_B2" acronym="COM_MCU_TO_DIF_B2" offset="0x405" width="8" description="COMBUF Microcontroller to Digital Interface Data2 Register">
</register>
     <register id="COM_TX_STATUS" acronym="COM_TX_STATUS" offset="0x406" width="8" description="COMBUF Transmit Status Register">
</register>
     <register id="COM_DIF_TO_MCU_B1" acronym="COM_DIF_TO_MCU_B1" offset="0x408" width="8" description="COMBUF Digital Interface to Microcontroller Data1 Register">
</register>
     <register id="COM_DIF_TO_MCU_B2" acronym="COM_DIF_TO_MCU_B2" offset="0x409" width="8" description="COMBUF Digital Interface to Microcontroller Data2 Register">
</register>
     <register id="COM_RX_STATUS" acronym="COM_RX_STATUS" offset="0x40A" width="8" description="COMBUF Receive Status Register">
</register>
     <register id="COM_RX_INT_ENABLE" acronym="COM_RX_INT_ENABLE" offset="0x40B" width="8" description="COMBUF Rx Interrupt Enable Register">
</register>
     <register id="MICRO_INTERFACE_CONTROL" acronym="MICRO_INTERFACE_CONTROL" offset="0x40C" width="8" description="Microcontroller Interface Register">
</register>
     <register id="SECLOCK" acronym="SECLOCK" offset="0x40D" width="8" description="Security Lock Enable Register">
</register>
     <register id="UART_CONFIG" acronym="UART_CONFIG" offset="0x200" width="8" description="UART Configuration Register">
</register>
     <register id="UART_EN" acronym="UART_EN" offset="0x201" width="8" description="UART Enable Register">
</register>
     <register id="BAUD_RATE_LO" acronym="BAUD_RATE_LO" offset="0x202" width="8" description="UART Baud Rate Low Byte">
</register>
     <register id="BAUD_RATE_HI" acronym="BAUD_RATE_HI" offset="0x203" width="8" description="UART Baud Rate High Byte">
</register>
     <register id="UART_LINE_STATUS" acronym="UART_LINE_STATUS" offset="0x204" width="8" description="UART Line Status Register">
</register>
     <register id="UART_INTERRUPT_STATUS" acronym="UART_INTERRUPT_STATUS" offset="0x208" width="8" description="UART Interrupt Status Register">
</register>
     <register id="UART_INTERRUPT_ENABLE" acronym="UART_INTERRUPT_ENABLE" offset="0x20A" width="8" description="UART Interrupt Enable Register">
</register>
     <register id="UART_RX_BUF" acronym="UART_RX_BUF" offset="0x20C" width="8" description="UART Receive Buffer">
</register>
     <register id="UART_TX_BUF" acronym="UART_TX_BUF" offset="0x20E" width="8" description="UART Transmit Buffer">
</register>
     <register id="PWM_ON_TIME1" acronym="PWM_ON_TIME1" offset="0x210" width="8" description="PWM ON Time1 Configuration Register">
</register>
     <register id="PWM_ON_TIME2" acronym="PWM_ON_TIME2" offset="0x211" width="8" description="PWM ON Time2 Configuration Register">
</register>
     <register id="PWM_OFF_TIME1" acronym="PWM_OFF_TIME1" offset="0x212" width="8" description="PWM OFF Time1 Configuration Register">
</register>
     <register id="PWM_OFF_TIME2" acronym="PWM_OFF_TIME2" offset="0x213" width="8" description="PWM OFF Time2 Configuration Register">
</register>
     <register id="PWM_EN" acronym="PWM_EN" offset="0x214" width="8" description="PWM Enable Register">
</register>
     <register id="GPIO_INPUT" acronym="GPIO_INPUT" offset="0x218" width="8" description="GPIO Input Register">
</register>
     <register id="GPIO_OUTPUT" acronym="GPIO_OUTPUT" offset="0x219" width="8" description="GPIO Output Register">
</register>
     <register id="GPIO_DIR" acronym="GPIO_DIR" offset="0x21A" width="8" description="GPIO Direction Configuration Register">
</register>
     <register id="REMAP" acronym="REMAP" offset="0x220" width="8" description="REMAP Configuration Register">
</register>
     <register id="EEPROM_PAGE_ADDRESS" acronym="EEPROM_PAGE_ADDRESS" offset="0x88" width="8" description="EEPROM Page Address Register">
</register>
     <register id="EEPROM_CTRL" acronym="EEPROM_CTRL" offset="0x89" width="8" description="EEPROM Control Register">
</register>
     <register id="EEPROM_CRC" acronym="EEPROM_CRC" offset="0x8A" width="8" description="EEPROM Calculate CRC Configuration Register">
</register>
     <register id="EEPROM_STATUS" acronym="EEPROM_STATUS" offset="0x8B" width="8" description="EEPROM Status Register">
</register>
     <register id="EEPROM_CRC_STATUS" acronym="EEPROM_CRC_STATUS" offset="0x8C" width="8" description="EEPROM CRC Status Register">
</register>
     <register id="EEPROM_CRC_VALUE" acronym="EEPROM_CRC_VALUE" offset="0x8D" width="8" description="EEPROM CRC Value">
</register>
</module>
