

================================================================
== Vitis HLS Report for 'compression_Pipeline_LPF_Loop'
================================================================
* Date:           Thu Apr 25 16:16:22 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        Guitar_Effects
* Solution:       int_to_short (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.482 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6181|     6181|  61.810 us|  61.810 us|  6181|  6181|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LPF_Loop  |     6179|     6179|        20|         14|         14|   441|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 14, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 14, D = 20, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.86>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 23 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 24 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln7_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %trunc_ln7"   --->   Operation 25 'read' 'trunc_ln7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %empty"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %i"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i_3 = load i9 %i" [guitar_effects.cpp:174]   --->   Operation 29 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.66ns)   --->   "%icmp_ln174 = icmp_eq  i9 %i_3, i9 441" [guitar_effects.cpp:174]   --->   Operation 30 'icmp' 'icmp_ln174' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty_65 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 441, i64 441, i64 441"   --->   Operation 31 'speclooptripcount' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.82ns)   --->   "%i_4 = add i9 %i_3, i9 1" [guitar_effects.cpp:174]   --->   Operation 32 'add' 'i_4' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln174 = br i1 %icmp_ln174, void %for.body.split_ifconv, void %for.end.exitStub" [guitar_effects.cpp:174]   --->   Operation 33 'br' 'br_ln174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i9 %i_3" [guitar_effects.cpp:174]   --->   Operation 34 'zext' 'zext_ln174' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.63ns)   --->   "%add_ln177 = add i11 %zext_ln174, i11 %trunc_ln7_read" [guitar_effects.cpp:177]   --->   Operation 35 'add' 'add_ln177' <Predicate = (!icmp_ln174)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [15/15] (3.22ns)   --->   "%srem_ln177 = srem i11 %add_ln177, i11 441" [guitar_effects.cpp:177]   --->   Operation 36 'srem' 'srem_ln177' <Predicate = (!icmp_ln174)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln174 = store i9 %i_4, i9 %i" [guitar_effects.cpp:174]   --->   Operation 37 'store' 'store_ln174' <Predicate = (!icmp_ln174)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.22>
ST_2 : Operation 38 [14/15] (3.22ns)   --->   "%srem_ln177 = srem i11 %add_ln177, i11 441" [guitar_effects.cpp:177]   --->   Operation 38 'srem' 'srem_ln177' <Predicate = (!icmp_ln174)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.22>
ST_3 : Operation 39 [13/15] (3.22ns)   --->   "%srem_ln177 = srem i11 %add_ln177, i11 441" [guitar_effects.cpp:177]   --->   Operation 39 'srem' 'srem_ln177' <Predicate = (!icmp_ln174)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.22>
ST_4 : Operation 40 [12/15] (3.22ns)   --->   "%srem_ln177 = srem i11 %add_ln177, i11 441" [guitar_effects.cpp:177]   --->   Operation 40 'srem' 'srem_ln177' <Predicate = (!icmp_ln174)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.22>
ST_5 : Operation 41 [11/15] (3.22ns)   --->   "%srem_ln177 = srem i11 %add_ln177, i11 441" [guitar_effects.cpp:177]   --->   Operation 41 'srem' 'srem_ln177' <Predicate = (!icmp_ln174)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.22>
ST_6 : Operation 42 [10/15] (3.22ns)   --->   "%srem_ln177 = srem i11 %add_ln177, i11 441" [guitar_effects.cpp:177]   --->   Operation 42 'srem' 'srem_ln177' <Predicate = (!icmp_ln174)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%p_load5 = load i16 %empty"   --->   Operation 82 'load' 'p_load5' <Predicate = (icmp_ln174)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %p_out, i16 %p_load5"   --->   Operation 83 'write' 'write_ln0' <Predicate = (icmp_ln174)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 84 'ret' 'ret_ln0' <Predicate = (icmp_ln174)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.22>
ST_7 : Operation 43 [9/15] (3.22ns)   --->   "%srem_ln177 = srem i11 %add_ln177, i11 441" [guitar_effects.cpp:177]   --->   Operation 43 'srem' 'srem_ln177' <Predicate = (!icmp_ln174)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.22>
ST_8 : Operation 44 [8/15] (3.22ns)   --->   "%srem_ln177 = srem i11 %add_ln177, i11 441" [guitar_effects.cpp:177]   --->   Operation 44 'srem' 'srem_ln177' <Predicate = (!icmp_ln174)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.22>
ST_9 : Operation 45 [7/15] (3.22ns)   --->   "%srem_ln177 = srem i11 %add_ln177, i11 441" [guitar_effects.cpp:177]   --->   Operation 45 'srem' 'srem_ln177' <Predicate = (!icmp_ln174)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.22>
ST_10 : Operation 46 [6/15] (3.22ns)   --->   "%srem_ln177 = srem i11 %add_ln177, i11 441" [guitar_effects.cpp:177]   --->   Operation 46 'srem' 'srem_ln177' <Predicate = (!icmp_ln174)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.22>
ST_11 : Operation 47 [5/15] (3.22ns)   --->   "%srem_ln177 = srem i11 %add_ln177, i11 441" [guitar_effects.cpp:177]   --->   Operation 47 'srem' 'srem_ln177' <Predicate = (!icmp_ln174)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.22>
ST_12 : Operation 48 [4/15] (3.22ns)   --->   "%srem_ln177 = srem i11 %add_ln177, i11 441" [guitar_effects.cpp:177]   --->   Operation 48 'srem' 'srem_ln177' <Predicate = (!icmp_ln174)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.22>
ST_13 : Operation 49 [3/15] (3.22ns)   --->   "%srem_ln177 = srem i11 %add_ln177, i11 441" [guitar_effects.cpp:177]   --->   Operation 49 'srem' 'srem_ln177' <Predicate = (!icmp_ln174)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.22>
ST_14 : Operation 50 [2/15] (3.22ns)   --->   "%srem_ln177 = srem i11 %add_ln177, i11 441" [guitar_effects.cpp:177]   --->   Operation 50 'srem' 'srem_ln177' <Predicate = (!icmp_ln174)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.48>
ST_15 : Operation 51 [1/15] (3.22ns)   --->   "%srem_ln177 = srem i11 %add_ln177, i11 441" [guitar_effects.cpp:177]   --->   Operation 51 'srem' 'srem_ln177' <Predicate = true> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 52 [1/1] (0.00ns)   --->   "%coeff_index = trunc i9 %srem_ln177" [guitar_effects.cpp:177]   --->   Operation 52 'trunc' 'coeff_index' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln178_1 = zext i9 %coeff_index" [guitar_effects.cpp:178]   --->   Operation 53 'zext' 'zext_ln178_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 54 [1/1] (0.00ns)   --->   "%values_buffer_addr = getelementptr i16 %values_buffer, i64 0, i64 %zext_ln178_1" [guitar_effects.cpp:178]   --->   Operation 54 'getelementptr' 'values_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 55 [2/2] (3.25ns)   --->   "%r_V = load i9 %values_buffer_addr" [guitar_effects.cpp:178]   --->   Operation 55 'load' 'r_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 441> <RAM>
ST_15 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln178 = zext i9 %i_3" [guitar_effects.cpp:178]   --->   Operation 56 'zext' 'zext_ln178' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 57 [1/1] (0.00ns)   --->   "%lpf_coefficients_addr = getelementptr i8 %lpf_coefficients, i64 0, i64 %zext_ln178"   --->   Operation 57 'getelementptr' 'lpf_coefficients_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 58 [2/2] (3.25ns)   --->   "%lpf_coefficients_load = load i9 %lpf_coefficients_addr"   --->   Operation 58 'load' 'lpf_coefficients_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 441> <ROM>

State 16 <SV = 15> <Delay = 5.40>
ST_16 : Operation 59 [1/2] (3.25ns)   --->   "%r_V = load i9 %values_buffer_addr" [guitar_effects.cpp:178]   --->   Operation 59 'load' 'r_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 441> <RAM>
ST_16 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln1316 = sext i16 %r_V"   --->   Operation 60 'sext' 'sext_ln1316' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 61 [1/2] (3.25ns)   --->   "%lpf_coefficients_load = load i9 %lpf_coefficients_addr"   --->   Operation 61 'load' 'lpf_coefficients_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 441> <ROM>
ST_16 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln1319 = zext i8 %lpf_coefficients_load"   --->   Operation 62 'zext' 'zext_ln1319' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 63 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_12 = mul i24 %zext_ln1319, i24 %sext_ln1316"   --->   Operation 63 'mul' 'r_V_12' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 2.15>
ST_17 : Operation 64 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_12 = mul i24 %zext_ln1319, i24 %sext_ln1316"   --->   Operation 64 'mul' 'r_V_12' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 2.15>
ST_18 : Operation 65 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_12 = mul i24 %zext_ln1319, i24 %sext_ln1316"   --->   Operation 65 'mul' 'r_V_12' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 18> <Delay = 4.50>
ST_19 : Operation 66 [1/1] (0.00ns)   --->   "%p_load = load i16 %empty" [guitar_effects.cpp:178]   --->   Operation 66 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 67 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_12 = mul i24 %zext_ln1319, i24 %sext_ln1316"   --->   Operation 67 'mul' 'r_V_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %r_V_12, i32 16, i32 23"   --->   Operation 68 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln1048 = sext i8 %tmp_3"   --->   Operation 69 'sext' 'sext_ln1048' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node add_ln178)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %r_V_12, i32 23"   --->   Operation 70 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln1049 = trunc i24 %r_V_12"   --->   Operation 71 'trunc' 'trunc_ln1049' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 72 [1/1] (2.42ns)   --->   "%icmp_ln1049 = icmp_eq  i16 %trunc_ln1049, i16 0"   --->   Operation 72 'icmp' 'icmp_ln1049' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 73 [1/1] (1.91ns)   --->   "%ret_V = add i9 %sext_ln1048, i9 1"   --->   Operation 73 'add' 'ret_V' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node add_ln178)   --->   "%select_ln1048 = select i1 %icmp_ln1049, i9 %sext_ln1048, i9 %ret_V"   --->   Operation 74 'select' 'select_ln1048' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node add_ln178)   --->   "%ret_V_4 = select i1 %p_Result_s, i9 %select_ln1048, i9 %sext_ln1048"   --->   Operation 75 'select' 'ret_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node add_ln178)   --->   "%sext_ln1029 = sext i9 %ret_V_4"   --->   Operation 76 'sext' 'sext_ln1029' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 77 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln178 = add i16 %sext_ln1029, i16 %p_load" [guitar_effects.cpp:178]   --->   Operation 77 'add' 'add_ln178' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.58>
ST_20 : Operation 78 [1/1] (0.00ns)   --->   "%specpipeline_ln175 = specpipeline void @_ssdm_op_SpecPipeline, i32 14, i32 0, i32 0, i32 0, void @empty_0" [guitar_effects.cpp:175]   --->   Operation 78 'specpipeline' 'specpipeline_ln175' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln174 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [guitar_effects.cpp:174]   --->   Operation 79 'specloopname' 'specloopname_ln174' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 80 [1/1] (1.58ns)   --->   "%store_ln174 = store i16 %add_ln178, i16 %empty" [guitar_effects.cpp:174]   --->   Operation 80 'store' 'store_ln174' <Predicate = true> <Delay = 1.58>
ST_20 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln174 = br void %for.body" [guitar_effects.cpp:174]   --->   Operation 81 'br' 'br_ln174' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.87ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'load' operation ('i', guitar_effects.cpp:174) on local variable 'i' [12]  (0 ns)
	'add' operation ('add_ln177', guitar_effects.cpp:177) [22]  (1.64 ns)
	'srem' operation ('srem_ln177', guitar_effects.cpp:177) [23]  (3.23 ns)

 <State 2>: 3.23ns
The critical path consists of the following:
	'srem' operation ('srem_ln177', guitar_effects.cpp:177) [23]  (3.23 ns)

 <State 3>: 3.23ns
The critical path consists of the following:
	'srem' operation ('srem_ln177', guitar_effects.cpp:177) [23]  (3.23 ns)

 <State 4>: 3.23ns
The critical path consists of the following:
	'srem' operation ('srem_ln177', guitar_effects.cpp:177) [23]  (3.23 ns)

 <State 5>: 3.23ns
The critical path consists of the following:
	'srem' operation ('srem_ln177', guitar_effects.cpp:177) [23]  (3.23 ns)

 <State 6>: 3.23ns
The critical path consists of the following:
	'srem' operation ('srem_ln177', guitar_effects.cpp:177) [23]  (3.23 ns)

 <State 7>: 3.23ns
The critical path consists of the following:
	'srem' operation ('srem_ln177', guitar_effects.cpp:177) [23]  (3.23 ns)

 <State 8>: 3.23ns
The critical path consists of the following:
	'srem' operation ('srem_ln177', guitar_effects.cpp:177) [23]  (3.23 ns)

 <State 9>: 3.23ns
The critical path consists of the following:
	'srem' operation ('srem_ln177', guitar_effects.cpp:177) [23]  (3.23 ns)

 <State 10>: 3.23ns
The critical path consists of the following:
	'srem' operation ('srem_ln177', guitar_effects.cpp:177) [23]  (3.23 ns)

 <State 11>: 3.23ns
The critical path consists of the following:
	'srem' operation ('srem_ln177', guitar_effects.cpp:177) [23]  (3.23 ns)

 <State 12>: 3.23ns
The critical path consists of the following:
	'srem' operation ('srem_ln177', guitar_effects.cpp:177) [23]  (3.23 ns)

 <State 13>: 3.23ns
The critical path consists of the following:
	'srem' operation ('srem_ln177', guitar_effects.cpp:177) [23]  (3.23 ns)

 <State 14>: 3.23ns
The critical path consists of the following:
	'srem' operation ('srem_ln177', guitar_effects.cpp:177) [23]  (3.23 ns)

 <State 15>: 6.48ns
The critical path consists of the following:
	'srem' operation ('srem_ln177', guitar_effects.cpp:177) [23]  (3.23 ns)
	'getelementptr' operation ('values_buffer_addr', guitar_effects.cpp:178) [26]  (0 ns)
	'load' operation ('i_op', guitar_effects.cpp:178) on array 'values_buffer' [27]  (3.25 ns)

 <State 16>: 5.4ns
The critical path consists of the following:
	'load' operation ('i_op', guitar_effects.cpp:178) on array 'values_buffer' [27]  (3.25 ns)
	'mul' operation of DSP[33] ('r.V') [33]  (2.15 ns)

 <State 17>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[33] ('r.V') [33]  (2.15 ns)

 <State 18>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[33] ('r.V') [33]  (2.15 ns)

 <State 19>: 4.51ns
The critical path consists of the following:
	'mul' operation of DSP[33] ('r.V') [33]  (0 ns)
	'icmp' operation ('icmp_ln1049') [38]  (2.43 ns)
	'select' operation ('select_ln1048') [40]  (0 ns)
	'select' operation ('ret.V') [41]  (0 ns)
	'add' operation ('add_ln178', guitar_effects.cpp:178) [43]  (2.08 ns)

 <State 20>: 1.59ns
The critical path consists of the following:
	'store' operation ('store_ln174', guitar_effects.cpp:174) of variable 'add_ln178', guitar_effects.cpp:178 on local variable 'empty' [44]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
