{
    "design__instance__count": 42578,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 8923,
    "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 258,
    "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 83,
    "power__internal__total": 0.007542065344750881,
    "power__switching__total": 0.01745406910777092,
    "power__leakage__total": 3.654539568742621e-07,
    "power__total": 0.024996500462293625,
    "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.359622,
    "clock__skew__worst_setup__corner:nom_tt_025C_1v80": -0.359622,
    "timing__hold__ws__corner:nom_tt_025C_1v80": 0.766736,
    "timing__setup__ws__corner:nom_tt_025C_1v80": 2.055371,
    "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count": 75370,
    "design__max_fanout_violation__count": 2322,
    "design__max_cap_violation__count": 16576,
    "clock__skew__worst_hold": 0.412572,
    "clock__skew__worst_setup": 0.412572,
    "timing__hold__ws": -1.44281,
    "timing__setup__ws": -1.606186,
    "timing__hold__tns": -2459.753341,
    "timing__setup__tns": -243.090919,
    "timing__hold__wns": -1.44281,
    "timing__setup__wns": -1.606186,
    "timing__hold_vio__count": 9492,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 893,
    "timing__setup_r2r_vio__count": 0,
    "design__die__bbox": "0.0 0.0 809.6 533.12",
    "design__core__bbox": "2.76 2.72 806.84 530.4",
    "dffram__suggested__core_width": 804.08,
    "dffram__suggested__core_height": 527.68,
    "dffram__logic__density": 0.665503,
    "design__io": 80,
    "design__die__area": 431614,
    "design__core__area": 424297,
    "design__instance__area": 313902,
    "design__instance__count__stdcell": 42578,
    "design__instance__area__stdcell": 313902,
    "design__instance__count__macros": 0,
    "design__instance__area__macros": 0,
    "design__instance__utilization": 0.739818,
    "design__instance__utilization__stdcell": 0.739818,
    "antenna__violating__nets": 209,
    "antenna__violating__pins": 338,
    "route__antenna_violations__count": 209,
    "route__net": 15671,
    "route__net__special": 2,
    "route__drc_errors__iter:1": 21088,
    "route__wirelength__iter:1": 979873,
    "route__drc_errors__iter:2": 12673,
    "route__wirelength__iter:2": 974403,
    "route__drc_errors__iter:3": 11130,
    "route__wirelength__iter:3": 970772,
    "route__drc_errors__iter:4": 755,
    "route__wirelength__iter:4": 970444,
    "route__drc_errors__iter:5": 15,
    "route__wirelength__iter:5": 970348,
    "route__drc_errors__iter:6": 0,
    "route__wirelength__iter:6": 970336,
    "route__drc_errors": 0,
    "route__wirelength": 970336,
    "route__vias": 124551,
    "route__vias__singlecut": 124551,
    "route__vias__multicut": 0,
    "design__disconnected_pins__count": 0,
    "route__wirelength__max": 1987.11,
    "timing__unannotated_nets__count__corner:nom_tt_025C_1v80": 65,
    "timing__unannotated_nets_filtered__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 11569,
    "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 258,
    "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 5536,
    "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.520938,
    "clock__skew__worst_setup__corner:nom_ss_100C_1v60": -0.520938,
    "timing__hold__ws__corner:nom_ss_100C_1v60": -1.117975,
    "timing__setup__ws__corner:nom_ss_100C_1v60": -1.033651,
    "timing__hold__tns__corner:nom_ss_100C_1v60": -761.522766,
    "timing__setup__tns__corner:nom_ss_100C_1v60": -74.76313,
    "timing__hold__wns__corner:nom_ss_100C_1v60": -1.117975,
    "timing__setup__wns__corner:nom_ss_100C_1v60": -1.033651,
    "timing__hold_vio__count__corner:nom_ss_100C_1v60": 3364,
    "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:nom_ss_100C_1v60": 313,
    "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__unannotated_nets__count__corner:nom_ss_100C_1v60": 65,
    "timing__unannotated_nets_filtered__count__corner:nom_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 4885,
    "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 258,
    "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 18,
    "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.240732,
    "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": -0.240732,
    "timing__hold__ws__corner:nom_ff_n40C_1v95": 1.547681,
    "timing__setup__ws__corner:nom_ff_n40C_1v95": 3.027664,
    "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__unannotated_nets__count__corner:nom_ff_n40C_1v95": 65,
    "timing__unannotated_nets_filtered__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:min_tt_025C_1v80": 8304,
    "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 258,
    "design__max_cap_violation__count__corner:min_tt_025C_1v80": 40,
    "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.281596,
    "clock__skew__worst_setup__corner:min_tt_025C_1v80": -0.281596,
    "timing__hold__ws__corner:min_tt_025C_1v80": 0.954045,
    "timing__setup__ws__corner:min_tt_025C_1v80": 2.201228,
    "timing__hold__tns__corner:min_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:min_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:min_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:min_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__unannotated_nets__count__corner:min_tt_025C_1v80": 65,
    "timing__unannotated_nets_filtered__count__corner:min_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:min_ss_100C_1v60": 11163,
    "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 258,
    "design__max_cap_violation__count__corner:min_ss_100C_1v60": 4826,
    "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0.412572,
    "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.412572,
    "timing__hold__ws__corner:min_ss_100C_1v60": -0.774526,
    "timing__setup__ws__corner:min_ss_100C_1v60": -0.36809,
    "timing__hold__tns__corner:min_ss_100C_1v60": -191.752792,
    "timing__setup__tns__corner:min_ss_100C_1v60": -7.583206,
    "timing__hold__wns__corner:min_ss_100C_1v60": -0.774526,
    "timing__setup__wns__corner:min_ss_100C_1v60": -0.36809,
    "timing__hold_vio__count__corner:min_ss_100C_1v60": 1249,
    "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:min_ss_100C_1v60": 195,
    "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__unannotated_nets__count__corner:min_ss_100C_1v60": 65,
    "timing__unannotated_nets_filtered__count__corner:min_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 3761,
    "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 258,
    "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.182901,
    "clock__skew__worst_setup__corner:min_ff_n40C_1v95": -0.182901,
    "timing__hold__ws__corner:min_ff_n40C_1v95": 1.672191,
    "timing__setup__ws__corner:min_ff_n40C_1v95": 3.119511,
    "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__unannotated_nets__count__corner:min_ff_n40C_1v95": 65,
    "timing__unannotated_nets_filtered__count__corner:min_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:max_tt_025C_1v80": 9340,
    "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 258,
    "design__max_cap_violation__count__corner:max_tt_025C_1v80": 90,
    "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.485297,
    "clock__skew__worst_setup__corner:max_tt_025C_1v80": -0.485297,
    "timing__hold__ws__corner:max_tt_025C_1v80": 0.5989,
    "timing__setup__ws__corner:max_tt_025C_1v80": 1.90015,
    "timing__hold__tns__corner:max_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:max_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:max_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:max_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__unannotated_nets__count__corner:max_tt_025C_1v80": 65,
    "timing__unannotated_nets_filtered__count__corner:max_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:max_ss_100C_1v60": 11835,
    "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 258,
    "design__max_cap_violation__count__corner:max_ss_100C_1v60": 5963,
    "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.709835,
    "clock__skew__worst_setup__corner:max_ss_100C_1v60": -0.709835,
    "timing__hold__ws__corner:max_ss_100C_1v60": -1.44281,
    "timing__setup__ws__corner:max_ss_100C_1v60": -1.606186,
    "timing__hold__tns__corner:max_ss_100C_1v60": -1506.477783,
    "timing__setup__tns__corner:max_ss_100C_1v60": -160.744583,
    "timing__hold__wns__corner:max_ss_100C_1v60": -1.44281,
    "timing__setup__wns__corner:max_ss_100C_1v60": -1.606186,
    "timing__hold_vio__count__corner:max_ss_100C_1v60": 4879,
    "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:max_ss_100C_1v60": 385,
    "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__unannotated_nets__count__corner:max_ss_100C_1v60": 65,
    "timing__unannotated_nets_filtered__count__corner:max_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 5590,
    "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 258,
    "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 20,
    "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.337874,
    "clock__skew__worst_setup__corner:max_ff_n40C_1v95": -0.337874,
    "timing__hold__ws__corner:max_ff_n40C_1v95": 1.435804,
    "timing__setup__ws__corner:max_ff_n40C_1v95": 2.926136,
    "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_nets__count__corner:max_ff_n40C_1v95": 65,
    "timing__unannotated_nets_filtered__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_nets__count": 65,
    "timing__unannotated_nets_filtered__count": 0,
    "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79886,
    "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 0.000166935,
    "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00114308,
    "ir__voltage__worst": 1.8,
    "ir__drop__avg": 0.000167,
    "ir__drop__worst": 0.00114,
    "design__xor_difference__count": 0,
    "magic__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_differences__count": 0,
    "design__lvs_property_fails__count": 0,
    "design__lvs_errors__count": 0,
    "design__lvs_unmatched_devices__count": 0,
    "design__lvs_unmatched_nets__count": 0,
    "design__lvs_unmatched_pins__count": 0
}