Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto a4272b02fbb94013980e4cdd832b5fd9 --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L dist_mem_gen_v8_0_10 -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port addr [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/sccomp_dataflow.v:47]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port status [C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/cpu.v:347]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ALU_default
Compiling module xil_defaultlib.EXT
Compiling module xil_defaultlib.Connect
Compiling module xil_defaultlib.ADD1
Compiling module xil_defaultlib.ADD2
Compiling module xil_defaultlib.MUX1
Compiling module xil_defaultlib.MUX2
Compiling module xil_defaultlib.MUX3
Compiling module xil_defaultlib.MUX4
Compiling module xil_defaultlib.CP0
Compiling module xil_defaultlib.HI_or_LO
Compiling module xil_defaultlib.MUX5
Compiling module xil_defaultlib.MUX6
Compiling module xil_defaultlib.MUL
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
