
dj-filter2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000af10  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007b4  0800b0d0  0800b0d0  0000c0d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b884  0800b884  0000d1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b884  0800b884  0000c884  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b88c  0800b88c  0000d1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b88c  0800b88c  0000c88c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b890  0800b890  0000c890  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20040000  0800b894  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00008120  200401d4  0800ba68  0000d1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200482f4  0800ba68  0000d2f4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018b4f  00000000  00000000  0000d204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000319c  00000000  00000000  00025d53  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014b8  00000000  00000000  00028ef0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000fec  00000000  00000000  0002a3a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002d99e  00000000  00000000  0002b394  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001799f  00000000  00000000  00058d32  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011df10  00000000  00000000  000706d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000b8  00000000  00000000  0018e5e1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000069ac  00000000  00000000  0018e69c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  00195048  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    00000d0a  00000000  00000000  001950a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 00000020  00000000  00000000  00195db0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200401d4 	.word	0x200401d4
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800b0b8 	.word	0x0800b0b8

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200401d8 	.word	0x200401d8
 80001fc:	0800b0b8 	.word	0x0800b0b8

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_uldivmod>:
 8000bd8:	b953      	cbnz	r3, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bda:	b94a      	cbnz	r2, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bdc:	2900      	cmp	r1, #0
 8000bde:	bf08      	it	eq
 8000be0:	2800      	cmpeq	r0, #0
 8000be2:	bf1c      	itt	ne
 8000be4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000be8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bec:	f000 b988 	b.w	8000f00 <__aeabi_idiv0>
 8000bf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bf8:	f000 f806 	bl	8000c08 <__udivmoddi4>
 8000bfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c04:	b004      	add	sp, #16
 8000c06:	4770      	bx	lr

08000c08 <__udivmoddi4>:
 8000c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c0c:	9d08      	ldr	r5, [sp, #32]
 8000c0e:	468e      	mov	lr, r1
 8000c10:	4604      	mov	r4, r0
 8000c12:	4688      	mov	r8, r1
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d14a      	bne.n	8000cae <__udivmoddi4+0xa6>
 8000c18:	428a      	cmp	r2, r1
 8000c1a:	4617      	mov	r7, r2
 8000c1c:	d962      	bls.n	8000ce4 <__udivmoddi4+0xdc>
 8000c1e:	fab2 f682 	clz	r6, r2
 8000c22:	b14e      	cbz	r6, 8000c38 <__udivmoddi4+0x30>
 8000c24:	f1c6 0320 	rsb	r3, r6, #32
 8000c28:	fa01 f806 	lsl.w	r8, r1, r6
 8000c2c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c30:	40b7      	lsls	r7, r6
 8000c32:	ea43 0808 	orr.w	r8, r3, r8
 8000c36:	40b4      	lsls	r4, r6
 8000c38:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c3c:	fa1f fc87 	uxth.w	ip, r7
 8000c40:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c44:	0c23      	lsrs	r3, r4, #16
 8000c46:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c4a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c4e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c52:	429a      	cmp	r2, r3
 8000c54:	d909      	bls.n	8000c6a <__udivmoddi4+0x62>
 8000c56:	18fb      	adds	r3, r7, r3
 8000c58:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c5c:	f080 80ea 	bcs.w	8000e34 <__udivmoddi4+0x22c>
 8000c60:	429a      	cmp	r2, r3
 8000c62:	f240 80e7 	bls.w	8000e34 <__udivmoddi4+0x22c>
 8000c66:	3902      	subs	r1, #2
 8000c68:	443b      	add	r3, r7
 8000c6a:	1a9a      	subs	r2, r3, r2
 8000c6c:	b2a3      	uxth	r3, r4
 8000c6e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c72:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c7a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c7e:	459c      	cmp	ip, r3
 8000c80:	d909      	bls.n	8000c96 <__udivmoddi4+0x8e>
 8000c82:	18fb      	adds	r3, r7, r3
 8000c84:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000c88:	f080 80d6 	bcs.w	8000e38 <__udivmoddi4+0x230>
 8000c8c:	459c      	cmp	ip, r3
 8000c8e:	f240 80d3 	bls.w	8000e38 <__udivmoddi4+0x230>
 8000c92:	443b      	add	r3, r7
 8000c94:	3802      	subs	r0, #2
 8000c96:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c9a:	eba3 030c 	sub.w	r3, r3, ip
 8000c9e:	2100      	movs	r1, #0
 8000ca0:	b11d      	cbz	r5, 8000caa <__udivmoddi4+0xa2>
 8000ca2:	40f3      	lsrs	r3, r6
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	e9c5 3200 	strd	r3, r2, [r5]
 8000caa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cae:	428b      	cmp	r3, r1
 8000cb0:	d905      	bls.n	8000cbe <__udivmoddi4+0xb6>
 8000cb2:	b10d      	cbz	r5, 8000cb8 <__udivmoddi4+0xb0>
 8000cb4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cb8:	2100      	movs	r1, #0
 8000cba:	4608      	mov	r0, r1
 8000cbc:	e7f5      	b.n	8000caa <__udivmoddi4+0xa2>
 8000cbe:	fab3 f183 	clz	r1, r3
 8000cc2:	2900      	cmp	r1, #0
 8000cc4:	d146      	bne.n	8000d54 <__udivmoddi4+0x14c>
 8000cc6:	4573      	cmp	r3, lr
 8000cc8:	d302      	bcc.n	8000cd0 <__udivmoddi4+0xc8>
 8000cca:	4282      	cmp	r2, r0
 8000ccc:	f200 8105 	bhi.w	8000eda <__udivmoddi4+0x2d2>
 8000cd0:	1a84      	subs	r4, r0, r2
 8000cd2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cd6:	2001      	movs	r0, #1
 8000cd8:	4690      	mov	r8, r2
 8000cda:	2d00      	cmp	r5, #0
 8000cdc:	d0e5      	beq.n	8000caa <__udivmoddi4+0xa2>
 8000cde:	e9c5 4800 	strd	r4, r8, [r5]
 8000ce2:	e7e2      	b.n	8000caa <__udivmoddi4+0xa2>
 8000ce4:	2a00      	cmp	r2, #0
 8000ce6:	f000 8090 	beq.w	8000e0a <__udivmoddi4+0x202>
 8000cea:	fab2 f682 	clz	r6, r2
 8000cee:	2e00      	cmp	r6, #0
 8000cf0:	f040 80a4 	bne.w	8000e3c <__udivmoddi4+0x234>
 8000cf4:	1a8a      	subs	r2, r1, r2
 8000cf6:	0c03      	lsrs	r3, r0, #16
 8000cf8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cfc:	b280      	uxth	r0, r0
 8000cfe:	b2bc      	uxth	r4, r7
 8000d00:	2101      	movs	r1, #1
 8000d02:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d06:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d0a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d0e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d12:	429a      	cmp	r2, r3
 8000d14:	d907      	bls.n	8000d26 <__udivmoddi4+0x11e>
 8000d16:	18fb      	adds	r3, r7, r3
 8000d18:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000d1c:	d202      	bcs.n	8000d24 <__udivmoddi4+0x11c>
 8000d1e:	429a      	cmp	r2, r3
 8000d20:	f200 80e0 	bhi.w	8000ee4 <__udivmoddi4+0x2dc>
 8000d24:	46c4      	mov	ip, r8
 8000d26:	1a9b      	subs	r3, r3, r2
 8000d28:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d2c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d30:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d34:	fb02 f404 	mul.w	r4, r2, r4
 8000d38:	429c      	cmp	r4, r3
 8000d3a:	d907      	bls.n	8000d4c <__udivmoddi4+0x144>
 8000d3c:	18fb      	adds	r3, r7, r3
 8000d3e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d42:	d202      	bcs.n	8000d4a <__udivmoddi4+0x142>
 8000d44:	429c      	cmp	r4, r3
 8000d46:	f200 80ca 	bhi.w	8000ede <__udivmoddi4+0x2d6>
 8000d4a:	4602      	mov	r2, r0
 8000d4c:	1b1b      	subs	r3, r3, r4
 8000d4e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d52:	e7a5      	b.n	8000ca0 <__udivmoddi4+0x98>
 8000d54:	f1c1 0620 	rsb	r6, r1, #32
 8000d58:	408b      	lsls	r3, r1
 8000d5a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d5e:	431f      	orrs	r7, r3
 8000d60:	fa0e f401 	lsl.w	r4, lr, r1
 8000d64:	fa20 f306 	lsr.w	r3, r0, r6
 8000d68:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d6c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d70:	4323      	orrs	r3, r4
 8000d72:	fa00 f801 	lsl.w	r8, r0, r1
 8000d76:	fa1f fc87 	uxth.w	ip, r7
 8000d7a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d7e:	0c1c      	lsrs	r4, r3, #16
 8000d80:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d84:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d88:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d8c:	45a6      	cmp	lr, r4
 8000d8e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d92:	d909      	bls.n	8000da8 <__udivmoddi4+0x1a0>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000d9a:	f080 809c 	bcs.w	8000ed6 <__udivmoddi4+0x2ce>
 8000d9e:	45a6      	cmp	lr, r4
 8000da0:	f240 8099 	bls.w	8000ed6 <__udivmoddi4+0x2ce>
 8000da4:	3802      	subs	r0, #2
 8000da6:	443c      	add	r4, r7
 8000da8:	eba4 040e 	sub.w	r4, r4, lr
 8000dac:	fa1f fe83 	uxth.w	lr, r3
 8000db0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000db4:	fb09 4413 	mls	r4, r9, r3, r4
 8000db8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dbc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dc0:	45a4      	cmp	ip, r4
 8000dc2:	d908      	bls.n	8000dd6 <__udivmoddi4+0x1ce>
 8000dc4:	193c      	adds	r4, r7, r4
 8000dc6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000dca:	f080 8082 	bcs.w	8000ed2 <__udivmoddi4+0x2ca>
 8000dce:	45a4      	cmp	ip, r4
 8000dd0:	d97f      	bls.n	8000ed2 <__udivmoddi4+0x2ca>
 8000dd2:	3b02      	subs	r3, #2
 8000dd4:	443c      	add	r4, r7
 8000dd6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dda:	eba4 040c 	sub.w	r4, r4, ip
 8000dde:	fba0 ec02 	umull	lr, ip, r0, r2
 8000de2:	4564      	cmp	r4, ip
 8000de4:	4673      	mov	r3, lr
 8000de6:	46e1      	mov	r9, ip
 8000de8:	d362      	bcc.n	8000eb0 <__udivmoddi4+0x2a8>
 8000dea:	d05f      	beq.n	8000eac <__udivmoddi4+0x2a4>
 8000dec:	b15d      	cbz	r5, 8000e06 <__udivmoddi4+0x1fe>
 8000dee:	ebb8 0203 	subs.w	r2, r8, r3
 8000df2:	eb64 0409 	sbc.w	r4, r4, r9
 8000df6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dfa:	fa22 f301 	lsr.w	r3, r2, r1
 8000dfe:	431e      	orrs	r6, r3
 8000e00:	40cc      	lsrs	r4, r1
 8000e02:	e9c5 6400 	strd	r6, r4, [r5]
 8000e06:	2100      	movs	r1, #0
 8000e08:	e74f      	b.n	8000caa <__udivmoddi4+0xa2>
 8000e0a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e0e:	0c01      	lsrs	r1, r0, #16
 8000e10:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e14:	b280      	uxth	r0, r0
 8000e16:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e1a:	463b      	mov	r3, r7
 8000e1c:	4638      	mov	r0, r7
 8000e1e:	463c      	mov	r4, r7
 8000e20:	46b8      	mov	r8, r7
 8000e22:	46be      	mov	lr, r7
 8000e24:	2620      	movs	r6, #32
 8000e26:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e2a:	eba2 0208 	sub.w	r2, r2, r8
 8000e2e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e32:	e766      	b.n	8000d02 <__udivmoddi4+0xfa>
 8000e34:	4601      	mov	r1, r0
 8000e36:	e718      	b.n	8000c6a <__udivmoddi4+0x62>
 8000e38:	4610      	mov	r0, r2
 8000e3a:	e72c      	b.n	8000c96 <__udivmoddi4+0x8e>
 8000e3c:	f1c6 0220 	rsb	r2, r6, #32
 8000e40:	fa2e f302 	lsr.w	r3, lr, r2
 8000e44:	40b7      	lsls	r7, r6
 8000e46:	40b1      	lsls	r1, r6
 8000e48:	fa20 f202 	lsr.w	r2, r0, r2
 8000e4c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e50:	430a      	orrs	r2, r1
 8000e52:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e56:	b2bc      	uxth	r4, r7
 8000e58:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e5c:	0c11      	lsrs	r1, r2, #16
 8000e5e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e62:	fb08 f904 	mul.w	r9, r8, r4
 8000e66:	40b0      	lsls	r0, r6
 8000e68:	4589      	cmp	r9, r1
 8000e6a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e6e:	b280      	uxth	r0, r0
 8000e70:	d93e      	bls.n	8000ef0 <__udivmoddi4+0x2e8>
 8000e72:	1879      	adds	r1, r7, r1
 8000e74:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e78:	d201      	bcs.n	8000e7e <__udivmoddi4+0x276>
 8000e7a:	4589      	cmp	r9, r1
 8000e7c:	d81f      	bhi.n	8000ebe <__udivmoddi4+0x2b6>
 8000e7e:	eba1 0109 	sub.w	r1, r1, r9
 8000e82:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e86:	fb09 f804 	mul.w	r8, r9, r4
 8000e8a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e8e:	b292      	uxth	r2, r2
 8000e90:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e94:	4542      	cmp	r2, r8
 8000e96:	d229      	bcs.n	8000eec <__udivmoddi4+0x2e4>
 8000e98:	18ba      	adds	r2, r7, r2
 8000e9a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000e9e:	d2c4      	bcs.n	8000e2a <__udivmoddi4+0x222>
 8000ea0:	4542      	cmp	r2, r8
 8000ea2:	d2c2      	bcs.n	8000e2a <__udivmoddi4+0x222>
 8000ea4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ea8:	443a      	add	r2, r7
 8000eaa:	e7be      	b.n	8000e2a <__udivmoddi4+0x222>
 8000eac:	45f0      	cmp	r8, lr
 8000eae:	d29d      	bcs.n	8000dec <__udivmoddi4+0x1e4>
 8000eb0:	ebbe 0302 	subs.w	r3, lr, r2
 8000eb4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000eb8:	3801      	subs	r0, #1
 8000eba:	46e1      	mov	r9, ip
 8000ebc:	e796      	b.n	8000dec <__udivmoddi4+0x1e4>
 8000ebe:	eba7 0909 	sub.w	r9, r7, r9
 8000ec2:	4449      	add	r1, r9
 8000ec4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ec8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ecc:	fb09 f804 	mul.w	r8, r9, r4
 8000ed0:	e7db      	b.n	8000e8a <__udivmoddi4+0x282>
 8000ed2:	4673      	mov	r3, lr
 8000ed4:	e77f      	b.n	8000dd6 <__udivmoddi4+0x1ce>
 8000ed6:	4650      	mov	r0, sl
 8000ed8:	e766      	b.n	8000da8 <__udivmoddi4+0x1a0>
 8000eda:	4608      	mov	r0, r1
 8000edc:	e6fd      	b.n	8000cda <__udivmoddi4+0xd2>
 8000ede:	443b      	add	r3, r7
 8000ee0:	3a02      	subs	r2, #2
 8000ee2:	e733      	b.n	8000d4c <__udivmoddi4+0x144>
 8000ee4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ee8:	443b      	add	r3, r7
 8000eea:	e71c      	b.n	8000d26 <__udivmoddi4+0x11e>
 8000eec:	4649      	mov	r1, r9
 8000eee:	e79c      	b.n	8000e2a <__udivmoddi4+0x222>
 8000ef0:	eba1 0109 	sub.w	r1, r1, r9
 8000ef4:	46c4      	mov	ip, r8
 8000ef6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000efa:	fb09 f804 	mul.w	r8, r9, r4
 8000efe:	e7c4      	b.n	8000e8a <__udivmoddi4+0x282>

08000f00 <__aeabi_idiv0>:
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop

08000f04 <HAL_UART_RxCpltCallback>:
uint8_t rx_buffer_dma[BLOCK_SIZE] = {0}; //DMA buffer has a max size of 2^16
uint8_t dac_buffer[BLOCK_SIZE] = {0};
uint8_t tx_buffer[1] = {'S'};

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b084      	sub	sp, #16
 8000f08:	af02      	add	r7, sp, #8
 8000f0a:	6078      	str	r0, [r7, #4]
    // Optional: check which UART (if using multiple UARTs)
    if (huart->Instance == LPUART1) {
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	4a09      	ldr	r2, [pc, #36]	@ (8000f38 <HAL_UART_RxCpltCallback+0x34>)
 8000f12:	4293      	cmp	r3, r2
 8000f14:	d10b      	bne.n	8000f2e <HAL_UART_RxCpltCallback+0x2a>
        // You now have BLOCK_SIZE bytes in rx_buffer_dma

        // Example: Start DAC DMA to play received data
        HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t *)dac_buffer, BLOCK_SIZE, DAC_ALIGN_8B_R);
 8000f16:	2308      	movs	r3, #8
 8000f18:	9300      	str	r3, [sp, #0]
 8000f1a:	f44f 537a 	mov.w	r3, #16000	@ 0x3e80
 8000f1e:	4a07      	ldr	r2, [pc, #28]	@ (8000f3c <HAL_UART_RxCpltCallback+0x38>)
 8000f20:	2100      	movs	r1, #0
 8000f22:	4807      	ldr	r0, [pc, #28]	@ (8000f40 <HAL_UART_RxCpltCallback+0x3c>)
 8000f24:	f002 fc24 	bl	8003770 <HAL_DAC_Start_DMA>
        HAL_TIM_Base_Start(&htim2);
 8000f28:	4806      	ldr	r0, [pc, #24]	@ (8000f44 <HAL_UART_RxCpltCallback+0x40>)
 8000f2a:	f005 f801 	bl	8005f30 <HAL_TIM_Base_Start>
    }
}
 8000f2e:	bf00      	nop
 8000f30:	3708      	adds	r7, #8
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd80      	pop	{r7, pc}
 8000f36:	bf00      	nop
 8000f38:	40008000 	.word	0x40008000
 8000f3c:	20044320 	.word	0x20044320
 8000f40:	20040258 	.word	0x20040258
 8000f44:	20040454 	.word	0x20040454

08000f48 <generateLowpassFIR.1>:

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();

  /* USER CODE BEGIN Init */
  void generateLowpassFIR(float cutoff, int numTaps, float *coeffs) {
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b08a      	sub	sp, #40	@ 0x28
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	ed87 0a03 	vstr	s0, [r7, #12]
 8000f52:	60b8      	str	r0, [r7, #8]
 8000f54:	6079      	str	r1, [r7, #4]
 8000f56:	f8c7 c000 	str.w	ip, [r7]
      int M = numTaps - 1;
 8000f5a:	68bb      	ldr	r3, [r7, #8]
 8000f5c:	3b01      	subs	r3, #1
 8000f5e:	623b      	str	r3, [r7, #32]
      for (int n = 0; n < numTaps; n++) {
 8000f60:	2300      	movs	r3, #0
 8000f62:	627b      	str	r3, [r7, #36]	@ 0x24
 8000f64:	e062      	b.n	800102c <generateLowpassFIR.1+0xe4>
          float x = n - M/2;
 8000f66:	6a3b      	ldr	r3, [r7, #32]
 8000f68:	0fda      	lsrs	r2, r3, #31
 8000f6a:	4413      	add	r3, r2
 8000f6c:	105b      	asrs	r3, r3, #1
 8000f6e:	425b      	negs	r3, r3
 8000f70:	461a      	mov	r2, r3
 8000f72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f74:	4413      	add	r3, r2
 8000f76:	ee07 3a90 	vmov	s15, r3
 8000f7a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f7e:	edc7 7a07 	vstr	s15, [r7, #28]
          float sinc = (x == 0) ? 2 * cutoff : sinf(2 * 3.14159265f * cutoff * x) / (3.14159265f * x);
 8000f82:	edd7 7a07 	vldr	s15, [r7, #28]
 8000f86:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000f8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f8e:	d104      	bne.n	8000f9a <generateLowpassFIR.1+0x52>
 8000f90:	edd7 7a03 	vldr	s15, [r7, #12]
 8000f94:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8000f98:	e017      	b.n	8000fca <generateLowpassFIR.1+0x82>
 8000f9a:	edd7 7a03 	vldr	s15, [r7, #12]
 8000f9e:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8001040 <generateLowpassFIR.1+0xf8>
 8000fa2:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000fa6:	edd7 7a07 	vldr	s15, [r7, #28]
 8000faa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000fae:	eeb0 0a67 	vmov.f32	s0, s15
 8000fb2:	f009 fb51 	bl	800a658 <sinf>
 8000fb6:	eef0 6a40 	vmov.f32	s13, s0
 8000fba:	edd7 7a07 	vldr	s15, [r7, #28]
 8000fbe:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8001044 <generateLowpassFIR.1+0xfc>
 8000fc2:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000fc6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000fca:	edc7 7a06 	vstr	s15, [r7, #24]
          float window = 0.54f - 0.46f * cosf(2 * 3.14159265f * n / M);
 8000fce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fd0:	ee07 3a90 	vmov	s15, r3
 8000fd4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000fd8:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8001040 <generateLowpassFIR.1+0xf8>
 8000fdc:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000fe0:	6a3b      	ldr	r3, [r7, #32]
 8000fe2:	ee07 3a90 	vmov	s15, r3
 8000fe6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000fea:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8000fee:	eeb0 0a66 	vmov.f32	s0, s13
 8000ff2:	f009 faed 	bl	800a5d0 <cosf>
 8000ff6:	eef0 7a40 	vmov.f32	s15, s0
 8000ffa:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8001048 <generateLowpassFIR.1+0x100>
 8000ffe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001002:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 800104c <generateLowpassFIR.1+0x104>
 8001006:	ee77 7a67 	vsub.f32	s15, s14, s15
 800100a:	edc7 7a05 	vstr	s15, [r7, #20]
          coeffs[n] = sinc * window;
 800100e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001010:	009b      	lsls	r3, r3, #2
 8001012:	687a      	ldr	r2, [r7, #4]
 8001014:	4413      	add	r3, r2
 8001016:	ed97 7a06 	vldr	s14, [r7, #24]
 800101a:	edd7 7a05 	vldr	s15, [r7, #20]
 800101e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001022:	edc3 7a00 	vstr	s15, [r3]
      for (int n = 0; n < numTaps; n++) {
 8001026:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001028:	3301      	adds	r3, #1
 800102a:	627b      	str	r3, [r7, #36]	@ 0x24
 800102c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800102e:	68bb      	ldr	r3, [r7, #8]
 8001030:	429a      	cmp	r2, r3
 8001032:	db98      	blt.n	8000f66 <generateLowpassFIR.1+0x1e>
      }
  }
 8001034:	bf00      	nop
 8001036:	bf00      	nop
 8001038:	3728      	adds	r7, #40	@ 0x28
 800103a:	46bd      	mov	sp, r7
 800103c:	bd80      	pop	{r7, pc}
 800103e:	bf00      	nop
 8001040:	40c90fdb 	.word	0x40c90fdb
 8001044:	40490fdb 	.word	0x40490fdb
 8001048:	3eeb851f 	.word	0x3eeb851f
 800104c:	3f0a3d71 	.word	0x3f0a3d71

08001050 <main>:
{
 8001050:	b580      	push	{r7, lr}
 8001052:	f5ad 3d3b 	sub.w	sp, sp, #191488	@ 0x2ec00
 8001056:	f5ad 7d4c 	sub.w	sp, sp, #816	@ 0x330
 800105a:	af02      	add	r7, sp, #8
int main(void)
 800105c:	f507 323b 	add.w	r2, r7, #191488	@ 0x2ec00
 8001060:	f502 724c 	add.w	r2, r2, #816	@ 0x330
 8001064:	f507 33ff 	add.w	r3, r7, #130560	@ 0x1fe00
 8001068:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800106c:	f5a3 6332 	sub.w	r3, r3, #2848	@ 0xb20
 8001070:	f503 4370 	add.w	r3, r3, #61440	@ 0xf000
 8001074:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
  HAL_Init();
 8001078:	f001 f90b 	bl	8002292 <HAL_Init>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800107c:	f000 f966 	bl	800134c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001080:	f000 fb5a 	bl	8001738 <MX_GPIO_Init>
  MX_DMA_Init();
 8001084:	f000 fb26 	bl	80016d4 <MX_DMA_Init>
  MX_ADC1_Init();
 8001088:	f000 f9a6 	bl	80013d8 <MX_ADC1_Init>
  MX_DAC1_Init();
 800108c:	f000 fa08 	bl	80014a0 <MX_DAC1_Init>
  MX_LPUART1_UART_Init();
 8001090:	f000 fa3a 	bl	8001508 <MX_LPUART1_UART_Init>
  MX_USART2_UART_Init();
 8001094:	f000 fa84 	bl	80015a0 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8001098:	f000 face 	bl	8001638 <MX_TIM2_Init>
  // Initialize FIR filters
  void init_filters(void) {
      arm_fir_init_f32(&firLP, FILTER_TAP_NUM, firCoeffsLP, firStateLP, BLOCK_SIZE);
  }

  init_filters();
 800109c:	f507 33fa 	add.w	r3, r7, #128000	@ 0x1f400
 80010a0:	f103 0328 	add.w	r3, r3, #40	@ 0x28
 80010a4:	3b20      	subs	r3, #32
 80010a6:	469c      	mov	ip, r3
 80010a8:	f000 f938 	bl	800131c <init_filters.0>
  HAL_ADC_Start(&hadc1);
 80010ac:	4893      	ldr	r0, [pc, #588]	@ (80012fc <main+0x2ac>)
 80010ae:	f001 fca9 	bl	8002a04 <HAL_ADC_Start>
  HAL_UART_Receive_DMA(&hlpuart1, rx_buffer_dma, BLOCK_SIZE);
 80010b2:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 80010b6:	4992      	ldr	r1, [pc, #584]	@ (8001300 <main+0x2b0>)
 80010b8:	4892      	ldr	r0, [pc, #584]	@ (8001304 <main+0x2b4>)
 80010ba:	f005 fb11 	bl	80066e0 <HAL_UART_Receive_DMA>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_ADC_Start(&hadc1);
 80010be:	488f      	ldr	r0, [pc, #572]	@ (80012fc <main+0x2ac>)
 80010c0:	f001 fca0 	bl	8002a04 <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc1, 10);
 80010c4:	210a      	movs	r1, #10
 80010c6:	488d      	ldr	r0, [pc, #564]	@ (80012fc <main+0x2ac>)
 80010c8:	f001 fcff 	bl	8002aca <HAL_ADC_PollForConversion>
	  uint16_t adc_val = HAL_ADC_GetValue(&hadc1);
 80010cc:	488b      	ldr	r0, [pc, #556]	@ (80012fc <main+0x2ac>)
 80010ce:	f001 fd8b 	bl	8002be8 <HAL_ADC_GetValue>
 80010d2:	4603      	mov	r3, r0
 80010d4:	f507 323b 	add.w	r2, r7, #191488	@ 0x2ec00
 80010d8:	f202 321a 	addw	r2, r2, #794	@ 0x31a
 80010dc:	8013      	strh	r3, [r2, #0]

	  float cutoff_norm = 0.25f * (adc_val / 4095.0f); // ratio of cutoff frequency over sample frequency normalized with ADC value
 80010de:	f507 333b 	add.w	r3, r7, #191488	@ 0x2ec00
 80010e2:	f203 331a 	addw	r3, r3, #794	@ 0x31a
 80010e6:	881b      	ldrh	r3, [r3, #0]
 80010e8:	ee07 3a90 	vmov	s15, r3
 80010ec:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80010f0:	eddf 6a85 	vldr	s13, [pc, #532]	@ 8001308 <main+0x2b8>
 80010f4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010f8:	eeb5 7a00 	vmov.f32	s14, #80	@ 0x3e800000  0.250
 80010fc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001100:	f507 333b 	add.w	r3, r7, #191488	@ 0x2ec00
 8001104:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 8001108:	edc3 7a00 	vstr	s15, [r3]
	  generateLowpassFIR(cutoff_norm, FILTER_TAP_NUM, firCoeffsLP);
 800110c:	f507 33fa 	add.w	r3, r7, #128000	@ 0x1f400
 8001110:	f103 0328 	add.w	r3, r3, #40	@ 0x28
 8001114:	3b20      	subs	r3, #32
 8001116:	f503 437a 	add.w	r3, r3, #64000	@ 0xfa00
 800111a:	337c      	adds	r3, #124	@ 0x7c
 800111c:	f507 32fa 	add.w	r2, r7, #128000	@ 0x1f400
 8001120:	f102 0228 	add.w	r2, r2, #40	@ 0x28
 8001124:	3a20      	subs	r2, #32
 8001126:	4694      	mov	ip, r2
 8001128:	4619      	mov	r1, r3
 800112a:	2020      	movs	r0, #32
 800112c:	f507 333b 	add.w	r3, r7, #191488	@ 0x2ec00
 8001130:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 8001134:	ed93 0a00 	vldr	s0, [r3]
 8001138:	f7ff ff06 	bl	8000f48 <generateLowpassFIR.1>
	  arm_fir_init_f32(&firLP, FILTER_TAP_NUM, firCoeffsLP, firStateLP, BLOCK_SIZE);
 800113c:	f507 31fa 	add.w	r1, r7, #128000	@ 0x1f400
 8001140:	f101 0128 	add.w	r1, r1, #40	@ 0x28
 8001144:	3920      	subs	r1, #32
 8001146:	f507 33fa 	add.w	r3, r7, #128000	@ 0x1f400
 800114a:	f103 0328 	add.w	r3, r3, #40	@ 0x28
 800114e:	3b20      	subs	r3, #32
 8001150:	f503 427a 	add.w	r2, r3, #64000	@ 0xfa00
 8001154:	327c      	adds	r2, #124	@ 0x7c
 8001156:	f507 33fa 	add.w	r3, r7, #128000	@ 0x1f400
 800115a:	f103 0328 	add.w	r3, r3, #40	@ 0x28
 800115e:	3b20      	subs	r3, #32
 8001160:	f503 407a 	add.w	r0, r3, #64000	@ 0xfa00
 8001164:	30fc      	adds	r0, #252	@ 0xfc
 8001166:	f44f 537a 	mov.w	r3, #16000	@ 0x3e80
 800116a:	9300      	str	r3, [sp, #0]
 800116c:	460b      	mov	r3, r1
 800116e:	2120      	movs	r1, #32
 8001170:	f006 fb1e 	bl	80077b0 <arm_fir_init_f32>

	  // Convert to float [-1,1]
	  for (int i = 0; i < BLOCK_SIZE; i++)
 8001174:	2300      	movs	r3, #0
 8001176:	f507 323b 	add.w	r2, r7, #191488	@ 0x2ec00
 800117a:	f502 7249 	add.w	r2, r2, #804	@ 0x324
 800117e:	6013      	str	r3, [r2, #0]
 8001180:	e02d      	b.n	80011de <main+0x18e>
		  inputBuffer[i] = ((float)rx_buffer_dma[i] - 128) / 128.0f;
 8001182:	4a5f      	ldr	r2, [pc, #380]	@ (8001300 <main+0x2b0>)
 8001184:	f507 333b 	add.w	r3, r7, #191488	@ 0x2ec00
 8001188:	f503 7349 	add.w	r3, r3, #804	@ 0x324
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	4413      	add	r3, r2
 8001190:	781b      	ldrb	r3, [r3, #0]
 8001192:	ee07 3a90 	vmov	s15, r3
 8001196:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800119a:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 800130c <main+0x2bc>
 800119e:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80011a2:	eddf 6a5a 	vldr	s13, [pc, #360]	@ 800130c <main+0x2bc>
 80011a6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80011aa:	f507 437f 	add.w	r3, r7, #65280	@ 0xff00
 80011ae:	f103 0328 	add.w	r3, r3, #40	@ 0x28
 80011b2:	f5a3 62a4 	sub.w	r2, r3, #1312	@ 0x520
 80011b6:	f507 333b 	add.w	r3, r7, #191488	@ 0x2ec00
 80011ba:	f503 7349 	add.w	r3, r3, #804	@ 0x324
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	009b      	lsls	r3, r3, #2
 80011c2:	4413      	add	r3, r2
 80011c4:	edc3 7a00 	vstr	s15, [r3]
	  for (int i = 0; i < BLOCK_SIZE; i++)
 80011c8:	f507 333b 	add.w	r3, r7, #191488	@ 0x2ec00
 80011cc:	f503 7349 	add.w	r3, r3, #804	@ 0x324
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	3301      	adds	r3, #1
 80011d4:	f507 323b 	add.w	r2, r7, #191488	@ 0x2ec00
 80011d8:	f502 7249 	add.w	r2, r2, #804	@ 0x324
 80011dc:	6013      	str	r3, [r2, #0]
 80011de:	f507 333b 	add.w	r3, r7, #191488	@ 0x2ec00
 80011e2:	f503 7349 	add.w	r3, r3, #804	@ 0x324
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 80011ec:	dbc9      	blt.n	8001182 <main+0x132>

	  // Apply FIR filtering
	  arm_fir_f32(&firLP, inputBuffer, outputBuffer, BLOCK_SIZE);
 80011ee:	f507 724a 	add.w	r2, r7, #808	@ 0x328
 80011f2:	f5a2 7248 	sub.w	r2, r2, #800	@ 0x320
 80011f6:	f507 417b 	add.w	r1, r7, #64256	@ 0xfb00
 80011fa:	f101 0128 	add.w	r1, r1, #40	@ 0x28
 80011fe:	f5a1 7190 	sub.w	r1, r1, #288	@ 0x120
 8001202:	f507 33fa 	add.w	r3, r7, #128000	@ 0x1f400
 8001206:	f103 0328 	add.w	r3, r3, #40	@ 0x28
 800120a:	3b20      	subs	r3, #32
 800120c:	f503 407a 	add.w	r0, r3, #64000	@ 0xfa00
 8001210:	30fc      	adds	r0, #252	@ 0xfc
 8001212:	f44f 537a 	mov.w	r3, #16000	@ 0x3e80
 8001216:	f006 fadb 	bl	80077d0 <arm_fir_f32>

	  // Convert back for DAC
	  for (int i = 0; i < BLOCK_SIZE; i++) {
 800121a:	2300      	movs	r3, #0
 800121c:	f507 323b 	add.w	r2, r7, #191488	@ 0x2ec00
 8001220:	f502 7248 	add.w	r2, r2, #800	@ 0x320
 8001224:	6013      	str	r3, [r2, #0]
 8001226:	e05f      	b.n	80012e8 <main+0x298>
		  float v = outputBuffer[i];
 8001228:	f607 7328 	addw	r3, r7, #3880	@ 0xf28
 800122c:	f5a3 6272 	sub.w	r2, r3, #3872	@ 0xf20
 8001230:	f507 333b 	add.w	r3, r7, #191488	@ 0x2ec00
 8001234:	f503 7348 	add.w	r3, r3, #800	@ 0x320
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	009b      	lsls	r3, r3, #2
 800123c:	4413      	add	r3, r2
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	f507 323b 	add.w	r2, r7, #191488	@ 0x2ec00
 8001244:	f502 7247 	add.w	r2, r2, #796	@ 0x31c
 8001248:	6013      	str	r3, [r2, #0]
		  if(v > 1.0f) v = 1.0f;
 800124a:	f507 333b 	add.w	r3, r7, #191488	@ 0x2ec00
 800124e:	f503 7347 	add.w	r3, r3, #796	@ 0x31c
 8001252:	edd3 7a00 	vldr	s15, [r3]
 8001256:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800125a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800125e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001262:	dd06      	ble.n	8001272 <main+0x222>
 8001264:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001268:	f507 323b 	add.w	r2, r7, #191488	@ 0x2ec00
 800126c:	f502 7247 	add.w	r2, r2, #796	@ 0x31c
 8001270:	6013      	str	r3, [r2, #0]
		  if(v < -1.0f) v = -1.0f;
 8001272:	f507 333b 	add.w	r3, r7, #191488	@ 0x2ec00
 8001276:	f503 7347 	add.w	r3, r3, #796	@ 0x31c
 800127a:	edd3 7a00 	vldr	s15, [r3]
 800127e:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8001282:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001286:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800128a:	d505      	bpl.n	8001298 <main+0x248>
 800128c:	4b20      	ldr	r3, [pc, #128]	@ (8001310 <main+0x2c0>)
 800128e:	f507 323b 	add.w	r2, r7, #191488	@ 0x2ec00
 8001292:	f502 7247 	add.w	r2, r2, #796	@ 0x31c
 8001296:	6013      	str	r3, [r2, #0]
		  dac_buffer[i] = (uint8_t)(v * 127.0f + 128.0f);
 8001298:	f507 333b 	add.w	r3, r7, #191488	@ 0x2ec00
 800129c:	f503 7347 	add.w	r3, r3, #796	@ 0x31c
 80012a0:	edd3 7a00 	vldr	s15, [r3]
 80012a4:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8001314 <main+0x2c4>
 80012a8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012ac:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 800130c <main+0x2bc>
 80012b0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80012b4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80012b8:	edc7 7a01 	vstr	s15, [r7, #4]
 80012bc:	793b      	ldrb	r3, [r7, #4]
 80012be:	b2d9      	uxtb	r1, r3
 80012c0:	4a15      	ldr	r2, [pc, #84]	@ (8001318 <main+0x2c8>)
 80012c2:	f507 333b 	add.w	r3, r7, #191488	@ 0x2ec00
 80012c6:	f503 7348 	add.w	r3, r3, #800	@ 0x320
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	4413      	add	r3, r2
 80012ce:	460a      	mov	r2, r1
 80012d0:	701a      	strb	r2, [r3, #0]
	  for (int i = 0; i < BLOCK_SIZE; i++) {
 80012d2:	f507 333b 	add.w	r3, r7, #191488	@ 0x2ec00
 80012d6:	f503 7348 	add.w	r3, r3, #800	@ 0x320
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	3301      	adds	r3, #1
 80012de:	f507 323b 	add.w	r2, r7, #191488	@ 0x2ec00
 80012e2:	f502 7248 	add.w	r2, r2, #800	@ 0x320
 80012e6:	6013      	str	r3, [r2, #0]
 80012e8:	f507 333b 	add.w	r3, r7, #191488	@ 0x2ec00
 80012ec:	f503 7348 	add.w	r3, r3, #800	@ 0x320
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 80012f6:	db97      	blt.n	8001228 <main+0x1d8>
  {
 80012f8:	e6e1      	b.n	80010be <main+0x6e>
 80012fa:	bf00      	nop
 80012fc:	200401f0 	.word	0x200401f0
 8001300:	200404a0 	.word	0x200404a0
 8001304:	200402cc 	.word	0x200402cc
 8001308:	457ff000 	.word	0x457ff000
 800130c:	43000000 	.word	0x43000000
 8001310:	bf800000 	.word	0xbf800000
 8001314:	42fe0000 	.word	0x42fe0000
 8001318:	20044320 	.word	0x20044320

0800131c <init_filters.0>:
  void init_filters(void) {
 800131c:	b580      	push	{r7, lr}
 800131e:	b084      	sub	sp, #16
 8001320:	af02      	add	r7, sp, #8
 8001322:	4663      	mov	r3, ip
 8001324:	f8c7 c004 	str.w	ip, [r7, #4]
      arm_fir_init_f32(&firLP, FILTER_TAP_NUM, firCoeffsLP, firStateLP, BLOCK_SIZE);
 8001328:	f503 407a 	add.w	r0, r3, #64000	@ 0xfa00
 800132c:	30fc      	adds	r0, #252	@ 0xfc
 800132e:	f503 427a 	add.w	r2, r3, #64000	@ 0xfa00
 8001332:	327c      	adds	r2, #124	@ 0x7c
 8001334:	4619      	mov	r1, r3
 8001336:	f44f 537a 	mov.w	r3, #16000	@ 0x3e80
 800133a:	9300      	str	r3, [sp, #0]
 800133c:	460b      	mov	r3, r1
 800133e:	2120      	movs	r1, #32
 8001340:	f006 fa36 	bl	80077b0 <arm_fir_init_f32>
  }
 8001344:	bf00      	nop
 8001346:	3708      	adds	r7, #8
 8001348:	46bd      	mov	sp, r7
 800134a:	bd80      	pop	{r7, pc}

0800134c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b096      	sub	sp, #88	@ 0x58
 8001350:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001352:	f107 0314 	add.w	r3, r7, #20
 8001356:	2244      	movs	r2, #68	@ 0x44
 8001358:	2100      	movs	r1, #0
 800135a:	4618      	mov	r0, r3
 800135c:	f007 fa13 	bl	8008786 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001360:	463b      	mov	r3, r7
 8001362:	2200      	movs	r2, #0
 8001364:	601a      	str	r2, [r3, #0]
 8001366:	605a      	str	r2, [r3, #4]
 8001368:	609a      	str	r2, [r3, #8]
 800136a:	60da      	str	r2, [r3, #12]
 800136c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800136e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001372:	f003 f8e1 	bl	8004538 <HAL_PWREx_ControlVoltageScaling>
 8001376:	4603      	mov	r3, r0
 8001378:	2b00      	cmp	r3, #0
 800137a:	d001      	beq.n	8001380 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800137c:	f000 fbd8 	bl	8001b30 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001380:	2310      	movs	r3, #16
 8001382:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001384:	2301      	movs	r3, #1
 8001386:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001388:	2300      	movs	r3, #0
 800138a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800138c:	2360      	movs	r3, #96	@ 0x60
 800138e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001390:	2300      	movs	r3, #0
 8001392:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001394:	f107 0314 	add.w	r3, r7, #20
 8001398:	4618      	mov	r0, r3
 800139a:	f003 f981 	bl	80046a0 <HAL_RCC_OscConfig>
 800139e:	4603      	mov	r3, r0
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d001      	beq.n	80013a8 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 80013a4:	f000 fbc4 	bl	8001b30 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013a8:	230f      	movs	r3, #15
 80013aa:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80013ac:	2300      	movs	r3, #0
 80013ae:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013b0:	2300      	movs	r3, #0
 80013b2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80013b4:	2300      	movs	r3, #0
 80013b6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013b8:	2300      	movs	r3, #0
 80013ba:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80013bc:	463b      	mov	r3, r7
 80013be:	2100      	movs	r1, #0
 80013c0:	4618      	mov	r0, r3
 80013c2:	f003 fd87 	bl	8004ed4 <HAL_RCC_ClockConfig>
 80013c6:	4603      	mov	r3, r0
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d001      	beq.n	80013d0 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80013cc:	f000 fbb0 	bl	8001b30 <Error_Handler>
  }
}
 80013d0:	bf00      	nop
 80013d2:	3758      	adds	r7, #88	@ 0x58
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bd80      	pop	{r7, pc}

080013d8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b086      	sub	sp, #24
 80013dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80013de:	463b      	mov	r3, r7
 80013e0:	2200      	movs	r2, #0
 80013e2:	601a      	str	r2, [r3, #0]
 80013e4:	605a      	str	r2, [r3, #4]
 80013e6:	609a      	str	r2, [r3, #8]
 80013e8:	60da      	str	r2, [r3, #12]
 80013ea:	611a      	str	r2, [r3, #16]
 80013ec:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80013ee:	4b29      	ldr	r3, [pc, #164]	@ (8001494 <MX_ADC1_Init+0xbc>)
 80013f0:	4a29      	ldr	r2, [pc, #164]	@ (8001498 <MX_ADC1_Init+0xc0>)
 80013f2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV32;
 80013f4:	4b27      	ldr	r3, [pc, #156]	@ (8001494 <MX_ADC1_Init+0xbc>)
 80013f6:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80013fa:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80013fc:	4b25      	ldr	r3, [pc, #148]	@ (8001494 <MX_ADC1_Init+0xbc>)
 80013fe:	2200      	movs	r2, #0
 8001400:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001402:	4b24      	ldr	r3, [pc, #144]	@ (8001494 <MX_ADC1_Init+0xbc>)
 8001404:	2200      	movs	r2, #0
 8001406:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001408:	4b22      	ldr	r3, [pc, #136]	@ (8001494 <MX_ADC1_Init+0xbc>)
 800140a:	2200      	movs	r2, #0
 800140c:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800140e:	4b21      	ldr	r3, [pc, #132]	@ (8001494 <MX_ADC1_Init+0xbc>)
 8001410:	2204      	movs	r2, #4
 8001412:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001414:	4b1f      	ldr	r3, [pc, #124]	@ (8001494 <MX_ADC1_Init+0xbc>)
 8001416:	2200      	movs	r2, #0
 8001418:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800141a:	4b1e      	ldr	r3, [pc, #120]	@ (8001494 <MX_ADC1_Init+0xbc>)
 800141c:	2200      	movs	r2, #0
 800141e:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8001420:	4b1c      	ldr	r3, [pc, #112]	@ (8001494 <MX_ADC1_Init+0xbc>)
 8001422:	2201      	movs	r2, #1
 8001424:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001426:	4b1b      	ldr	r3, [pc, #108]	@ (8001494 <MX_ADC1_Init+0xbc>)
 8001428:	2200      	movs	r2, #0
 800142a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800142e:	4b19      	ldr	r3, [pc, #100]	@ (8001494 <MX_ADC1_Init+0xbc>)
 8001430:	2200      	movs	r2, #0
 8001432:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001434:	4b17      	ldr	r3, [pc, #92]	@ (8001494 <MX_ADC1_Init+0xbc>)
 8001436:	2200      	movs	r2, #0
 8001438:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800143a:	4b16      	ldr	r3, [pc, #88]	@ (8001494 <MX_ADC1_Init+0xbc>)
 800143c:	2200      	movs	r2, #0
 800143e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001442:	4b14      	ldr	r3, [pc, #80]	@ (8001494 <MX_ADC1_Init+0xbc>)
 8001444:	2200      	movs	r2, #0
 8001446:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001448:	4b12      	ldr	r3, [pc, #72]	@ (8001494 <MX_ADC1_Init+0xbc>)
 800144a:	2200      	movs	r2, #0
 800144c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001450:	4810      	ldr	r0, [pc, #64]	@ (8001494 <MX_ADC1_Init+0xbc>)
 8001452:	f001 f991 	bl	8002778 <HAL_ADC_Init>
 8001456:	4603      	mov	r3, r0
 8001458:	2b00      	cmp	r3, #0
 800145a:	d001      	beq.n	8001460 <MX_ADC1_Init+0x88>
  {
    Error_Handler();
 800145c:	f000 fb68 	bl	8001b30 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001460:	4b0e      	ldr	r3, [pc, #56]	@ (800149c <MX_ADC1_Init+0xc4>)
 8001462:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001464:	2306      	movs	r3, #6
 8001466:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8001468:	2307      	movs	r3, #7
 800146a:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800146c:	237f      	movs	r3, #127	@ 0x7f
 800146e:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001470:	2304      	movs	r3, #4
 8001472:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001474:	2300      	movs	r3, #0
 8001476:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001478:	463b      	mov	r3, r7
 800147a:	4619      	mov	r1, r3
 800147c:	4805      	ldr	r0, [pc, #20]	@ (8001494 <MX_ADC1_Init+0xbc>)
 800147e:	f001 fbc1 	bl	8002c04 <HAL_ADC_ConfigChannel>
 8001482:	4603      	mov	r3, r0
 8001484:	2b00      	cmp	r3, #0
 8001486:	d001      	beq.n	800148c <MX_ADC1_Init+0xb4>
  {
    Error_Handler();
 8001488:	f000 fb52 	bl	8001b30 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800148c:	bf00      	nop
 800148e:	3718      	adds	r7, #24
 8001490:	46bd      	mov	sp, r7
 8001492:	bd80      	pop	{r7, pc}
 8001494:	200401f0 	.word	0x200401f0
 8001498:	50040000 	.word	0x50040000
 800149c:	04300002 	.word	0x04300002

080014a0 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b08a      	sub	sp, #40	@ 0x28
 80014a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80014a6:	463b      	mov	r3, r7
 80014a8:	2228      	movs	r2, #40	@ 0x28
 80014aa:	2100      	movs	r1, #0
 80014ac:	4618      	mov	r0, r3
 80014ae:	f007 f96a 	bl	8008786 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80014b2:	4b13      	ldr	r3, [pc, #76]	@ (8001500 <MX_DAC1_Init+0x60>)
 80014b4:	4a13      	ldr	r2, [pc, #76]	@ (8001504 <MX_DAC1_Init+0x64>)
 80014b6:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80014b8:	4811      	ldr	r0, [pc, #68]	@ (8001500 <MX_DAC1_Init+0x60>)
 80014ba:	f002 f936 	bl	800372a <HAL_DAC_Init>
 80014be:	4603      	mov	r3, r0
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d001      	beq.n	80014c8 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 80014c4:	f000 fb34 	bl	8001b30 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80014c8:	2300      	movs	r3, #0
 80014ca:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 80014cc:	230a      	movs	r3, #10
 80014ce:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 80014d0:	2300      	movs	r3, #0
 80014d2:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80014d4:	2300      	movs	r3, #0
 80014d6:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 80014d8:	2300      	movs	r3, #0
 80014da:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80014dc:	2300      	movs	r3, #0
 80014de:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80014e0:	463b      	mov	r3, r7
 80014e2:	2200      	movs	r2, #0
 80014e4:	4619      	mov	r1, r3
 80014e6:	4806      	ldr	r0, [pc, #24]	@ (8001500 <MX_DAC1_Init+0x60>)
 80014e8:	f002 fa2c 	bl	8003944 <HAL_DAC_ConfigChannel>
 80014ec:	4603      	mov	r3, r0
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d001      	beq.n	80014f6 <MX_DAC1_Init+0x56>
  {
    Error_Handler();
 80014f2:	f000 fb1d 	bl	8001b30 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80014f6:	bf00      	nop
 80014f8:	3728      	adds	r7, #40	@ 0x28
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd80      	pop	{r7, pc}
 80014fe:	bf00      	nop
 8001500:	20040258 	.word	0x20040258
 8001504:	40007400 	.word	0x40007400

08001508 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 800150c:	4b22      	ldr	r3, [pc, #136]	@ (8001598 <MX_LPUART1_UART_Init+0x90>)
 800150e:	4a23      	ldr	r2, [pc, #140]	@ (800159c <MX_LPUART1_UART_Init+0x94>)
 8001510:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8001512:	4b21      	ldr	r3, [pc, #132]	@ (8001598 <MX_LPUART1_UART_Init+0x90>)
 8001514:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001518:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800151a:	4b1f      	ldr	r3, [pc, #124]	@ (8001598 <MX_LPUART1_UART_Init+0x90>)
 800151c:	2200      	movs	r2, #0
 800151e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001520:	4b1d      	ldr	r3, [pc, #116]	@ (8001598 <MX_LPUART1_UART_Init+0x90>)
 8001522:	2200      	movs	r2, #0
 8001524:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8001526:	4b1c      	ldr	r3, [pc, #112]	@ (8001598 <MX_LPUART1_UART_Init+0x90>)
 8001528:	2200      	movs	r2, #0
 800152a:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800152c:	4b1a      	ldr	r3, [pc, #104]	@ (8001598 <MX_LPUART1_UART_Init+0x90>)
 800152e:	220c      	movs	r2, #12
 8001530:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001532:	4b19      	ldr	r3, [pc, #100]	@ (8001598 <MX_LPUART1_UART_Init+0x90>)
 8001534:	2200      	movs	r2, #0
 8001536:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001538:	4b17      	ldr	r3, [pc, #92]	@ (8001598 <MX_LPUART1_UART_Init+0x90>)
 800153a:	2200      	movs	r2, #0
 800153c:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800153e:	4b16      	ldr	r3, [pc, #88]	@ (8001598 <MX_LPUART1_UART_Init+0x90>)
 8001540:	2200      	movs	r2, #0
 8001542:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001544:	4b14      	ldr	r3, [pc, #80]	@ (8001598 <MX_LPUART1_UART_Init+0x90>)
 8001546:	2200      	movs	r2, #0
 8001548:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 800154a:	4b13      	ldr	r3, [pc, #76]	@ (8001598 <MX_LPUART1_UART_Init+0x90>)
 800154c:	2200      	movs	r2, #0
 800154e:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001550:	4811      	ldr	r0, [pc, #68]	@ (8001598 <MX_LPUART1_UART_Init+0x90>)
 8001552:	f004 ffe7 	bl	8006524 <HAL_UART_Init>
 8001556:	4603      	mov	r3, r0
 8001558:	2b00      	cmp	r3, #0
 800155a:	d001      	beq.n	8001560 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 800155c:	f000 fae8 	bl	8001b30 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001560:	2100      	movs	r1, #0
 8001562:	480d      	ldr	r0, [pc, #52]	@ (8001598 <MX_LPUART1_UART_Init+0x90>)
 8001564:	f006 f859 	bl	800761a <HAL_UARTEx_SetTxFifoThreshold>
 8001568:	4603      	mov	r3, r0
 800156a:	2b00      	cmp	r3, #0
 800156c:	d001      	beq.n	8001572 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 800156e:	f000 fadf 	bl	8001b30 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001572:	2100      	movs	r1, #0
 8001574:	4808      	ldr	r0, [pc, #32]	@ (8001598 <MX_LPUART1_UART_Init+0x90>)
 8001576:	f006 f88e 	bl	8007696 <HAL_UARTEx_SetRxFifoThreshold>
 800157a:	4603      	mov	r3, r0
 800157c:	2b00      	cmp	r3, #0
 800157e:	d001      	beq.n	8001584 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001580:	f000 fad6 	bl	8001b30 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8001584:	4804      	ldr	r0, [pc, #16]	@ (8001598 <MX_LPUART1_UART_Init+0x90>)
 8001586:	f006 f80f 	bl	80075a8 <HAL_UARTEx_DisableFifoMode>
 800158a:	4603      	mov	r3, r0
 800158c:	2b00      	cmp	r3, #0
 800158e:	d001      	beq.n	8001594 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001590:	f000 face 	bl	8001b30 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001594:	bf00      	nop
 8001596:	bd80      	pop	{r7, pc}
 8001598:	200402cc 	.word	0x200402cc
 800159c:	40008000 	.word	0x40008000

080015a0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80015a4:	4b22      	ldr	r3, [pc, #136]	@ (8001630 <MX_USART2_UART_Init+0x90>)
 80015a6:	4a23      	ldr	r2, [pc, #140]	@ (8001634 <MX_USART2_UART_Init+0x94>)
 80015a8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80015aa:	4b21      	ldr	r3, [pc, #132]	@ (8001630 <MX_USART2_UART_Init+0x90>)
 80015ac:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80015b0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80015b2:	4b1f      	ldr	r3, [pc, #124]	@ (8001630 <MX_USART2_UART_Init+0x90>)
 80015b4:	2200      	movs	r2, #0
 80015b6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80015b8:	4b1d      	ldr	r3, [pc, #116]	@ (8001630 <MX_USART2_UART_Init+0x90>)
 80015ba:	2200      	movs	r2, #0
 80015bc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80015be:	4b1c      	ldr	r3, [pc, #112]	@ (8001630 <MX_USART2_UART_Init+0x90>)
 80015c0:	2200      	movs	r2, #0
 80015c2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80015c4:	4b1a      	ldr	r3, [pc, #104]	@ (8001630 <MX_USART2_UART_Init+0x90>)
 80015c6:	220c      	movs	r2, #12
 80015c8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015ca:	4b19      	ldr	r3, [pc, #100]	@ (8001630 <MX_USART2_UART_Init+0x90>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80015d0:	4b17      	ldr	r3, [pc, #92]	@ (8001630 <MX_USART2_UART_Init+0x90>)
 80015d2:	2200      	movs	r2, #0
 80015d4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80015d6:	4b16      	ldr	r3, [pc, #88]	@ (8001630 <MX_USART2_UART_Init+0x90>)
 80015d8:	2200      	movs	r2, #0
 80015da:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80015dc:	4b14      	ldr	r3, [pc, #80]	@ (8001630 <MX_USART2_UART_Init+0x90>)
 80015de:	2200      	movs	r2, #0
 80015e0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80015e2:	4b13      	ldr	r3, [pc, #76]	@ (8001630 <MX_USART2_UART_Init+0x90>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80015e8:	4811      	ldr	r0, [pc, #68]	@ (8001630 <MX_USART2_UART_Init+0x90>)
 80015ea:	f004 ff9b 	bl	8006524 <HAL_UART_Init>
 80015ee:	4603      	mov	r3, r0
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d001      	beq.n	80015f8 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80015f4:	f000 fa9c 	bl	8001b30 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80015f8:	2100      	movs	r1, #0
 80015fa:	480d      	ldr	r0, [pc, #52]	@ (8001630 <MX_USART2_UART_Init+0x90>)
 80015fc:	f006 f80d 	bl	800761a <HAL_UARTEx_SetTxFifoThreshold>
 8001600:	4603      	mov	r3, r0
 8001602:	2b00      	cmp	r3, #0
 8001604:	d001      	beq.n	800160a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8001606:	f000 fa93 	bl	8001b30 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800160a:	2100      	movs	r1, #0
 800160c:	4808      	ldr	r0, [pc, #32]	@ (8001630 <MX_USART2_UART_Init+0x90>)
 800160e:	f006 f842 	bl	8007696 <HAL_UARTEx_SetRxFifoThreshold>
 8001612:	4603      	mov	r3, r0
 8001614:	2b00      	cmp	r3, #0
 8001616:	d001      	beq.n	800161c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001618:	f000 fa8a 	bl	8001b30 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800161c:	4804      	ldr	r0, [pc, #16]	@ (8001630 <MX_USART2_UART_Init+0x90>)
 800161e:	f005 ffc3 	bl	80075a8 <HAL_UARTEx_DisableFifoMode>
 8001622:	4603      	mov	r3, r0
 8001624:	2b00      	cmp	r3, #0
 8001626:	d001      	beq.n	800162c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001628:	f000 fa82 	bl	8001b30 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800162c:	bf00      	nop
 800162e:	bd80      	pop	{r7, pc}
 8001630:	20040360 	.word	0x20040360
 8001634:	40004400 	.word	0x40004400

08001638 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b088      	sub	sp, #32
 800163c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800163e:	f107 0310 	add.w	r3, r7, #16
 8001642:	2200      	movs	r2, #0
 8001644:	601a      	str	r2, [r3, #0]
 8001646:	605a      	str	r2, [r3, #4]
 8001648:	609a      	str	r2, [r3, #8]
 800164a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800164c:	1d3b      	adds	r3, r7, #4
 800164e:	2200      	movs	r2, #0
 8001650:	601a      	str	r2, [r3, #0]
 8001652:	605a      	str	r2, [r3, #4]
 8001654:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001656:	4b1e      	ldr	r3, [pc, #120]	@ (80016d0 <MX_TIM2_Init+0x98>)
 8001658:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800165c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800165e:	4b1c      	ldr	r3, [pc, #112]	@ (80016d0 <MX_TIM2_Init+0x98>)
 8001660:	2200      	movs	r2, #0
 8001662:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001664:	4b1a      	ldr	r3, [pc, #104]	@ (80016d0 <MX_TIM2_Init+0x98>)
 8001666:	2200      	movs	r2, #0
 8001668:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 499;
 800166a:	4b19      	ldr	r3, [pc, #100]	@ (80016d0 <MX_TIM2_Init+0x98>)
 800166c:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8001670:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001672:	4b17      	ldr	r3, [pc, #92]	@ (80016d0 <MX_TIM2_Init+0x98>)
 8001674:	2200      	movs	r2, #0
 8001676:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001678:	4b15      	ldr	r3, [pc, #84]	@ (80016d0 <MX_TIM2_Init+0x98>)
 800167a:	2200      	movs	r2, #0
 800167c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800167e:	4814      	ldr	r0, [pc, #80]	@ (80016d0 <MX_TIM2_Init+0x98>)
 8001680:	f004 fbfe 	bl	8005e80 <HAL_TIM_Base_Init>
 8001684:	4603      	mov	r3, r0
 8001686:	2b00      	cmp	r3, #0
 8001688:	d001      	beq.n	800168e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800168a:	f000 fa51 	bl	8001b30 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800168e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001692:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001694:	f107 0310 	add.w	r3, r7, #16
 8001698:	4619      	mov	r1, r3
 800169a:	480d      	ldr	r0, [pc, #52]	@ (80016d0 <MX_TIM2_Init+0x98>)
 800169c:	f004 fcb0 	bl	8006000 <HAL_TIM_ConfigClockSource>
 80016a0:	4603      	mov	r3, r0
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d001      	beq.n	80016aa <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80016a6:	f000 fa43 	bl	8001b30 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80016aa:	2320      	movs	r3, #32
 80016ac:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016ae:	2300      	movs	r3, #0
 80016b0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80016b2:	1d3b      	adds	r3, r7, #4
 80016b4:	4619      	mov	r1, r3
 80016b6:	4806      	ldr	r0, [pc, #24]	@ (80016d0 <MX_TIM2_Init+0x98>)
 80016b8:	f004 feac 	bl	8006414 <HAL_TIMEx_MasterConfigSynchronization>
 80016bc:	4603      	mov	r3, r0
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d001      	beq.n	80016c6 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80016c2:	f000 fa35 	bl	8001b30 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80016c6:	bf00      	nop
 80016c8:	3720      	adds	r7, #32
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}
 80016ce:	bf00      	nop
 80016d0:	20040454 	.word	0x20040454

080016d4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b082      	sub	sp, #8
 80016d8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80016da:	4b16      	ldr	r3, [pc, #88]	@ (8001734 <MX_DMA_Init+0x60>)
 80016dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80016de:	4a15      	ldr	r2, [pc, #84]	@ (8001734 <MX_DMA_Init+0x60>)
 80016e0:	f043 0304 	orr.w	r3, r3, #4
 80016e4:	6493      	str	r3, [r2, #72]	@ 0x48
 80016e6:	4b13      	ldr	r3, [pc, #76]	@ (8001734 <MX_DMA_Init+0x60>)
 80016e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80016ea:	f003 0304 	and.w	r3, r3, #4
 80016ee:	607b      	str	r3, [r7, #4]
 80016f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80016f2:	4b10      	ldr	r3, [pc, #64]	@ (8001734 <MX_DMA_Init+0x60>)
 80016f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80016f6:	4a0f      	ldr	r2, [pc, #60]	@ (8001734 <MX_DMA_Init+0x60>)
 80016f8:	f043 0301 	orr.w	r3, r3, #1
 80016fc:	6493      	str	r3, [r2, #72]	@ 0x48
 80016fe:	4b0d      	ldr	r3, [pc, #52]	@ (8001734 <MX_DMA_Init+0x60>)
 8001700:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001702:	f003 0301 	and.w	r3, r3, #1
 8001706:	603b      	str	r3, [r7, #0]
 8001708:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800170a:	2200      	movs	r2, #0
 800170c:	2100      	movs	r1, #0
 800170e:	200b      	movs	r0, #11
 8001710:	f001 ffd5 	bl	80036be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001714:	200b      	movs	r0, #11
 8001716:	f001 ffee 	bl	80036f6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800171a:	2200      	movs	r2, #0
 800171c:	2100      	movs	r1, #0
 800171e:	200c      	movs	r0, #12
 8001720:	f001 ffcd 	bl	80036be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001724:	200c      	movs	r0, #12
 8001726:	f001 ffe6 	bl	80036f6 <HAL_NVIC_EnableIRQ>

}
 800172a:	bf00      	nop
 800172c:	3708      	adds	r7, #8
 800172e:	46bd      	mov	sp, r7
 8001730:	bd80      	pop	{r7, pc}
 8001732:	bf00      	nop
 8001734:	40021000 	.word	0x40021000

08001738 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b08e      	sub	sp, #56	@ 0x38
 800173c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800173e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001742:	2200      	movs	r2, #0
 8001744:	601a      	str	r2, [r3, #0]
 8001746:	605a      	str	r2, [r3, #4]
 8001748:	609a      	str	r2, [r3, #8]
 800174a:	60da      	str	r2, [r3, #12]
 800174c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800174e:	4bb0      	ldr	r3, [pc, #704]	@ (8001a10 <MX_GPIO_Init+0x2d8>)
 8001750:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001752:	4aaf      	ldr	r2, [pc, #700]	@ (8001a10 <MX_GPIO_Init+0x2d8>)
 8001754:	f043 0310 	orr.w	r3, r3, #16
 8001758:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800175a:	4bad      	ldr	r3, [pc, #692]	@ (8001a10 <MX_GPIO_Init+0x2d8>)
 800175c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800175e:	f003 0310 	and.w	r3, r3, #16
 8001762:	623b      	str	r3, [r7, #32]
 8001764:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001766:	4baa      	ldr	r3, [pc, #680]	@ (8001a10 <MX_GPIO_Init+0x2d8>)
 8001768:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800176a:	4aa9      	ldr	r2, [pc, #676]	@ (8001a10 <MX_GPIO_Init+0x2d8>)
 800176c:	f043 0304 	orr.w	r3, r3, #4
 8001770:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001772:	4ba7      	ldr	r3, [pc, #668]	@ (8001a10 <MX_GPIO_Init+0x2d8>)
 8001774:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001776:	f003 0304 	and.w	r3, r3, #4
 800177a:	61fb      	str	r3, [r7, #28]
 800177c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800177e:	4ba4      	ldr	r3, [pc, #656]	@ (8001a10 <MX_GPIO_Init+0x2d8>)
 8001780:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001782:	4aa3      	ldr	r2, [pc, #652]	@ (8001a10 <MX_GPIO_Init+0x2d8>)
 8001784:	f043 0320 	orr.w	r3, r3, #32
 8001788:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800178a:	4ba1      	ldr	r3, [pc, #644]	@ (8001a10 <MX_GPIO_Init+0x2d8>)
 800178c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800178e:	f003 0320 	and.w	r3, r3, #32
 8001792:	61bb      	str	r3, [r7, #24]
 8001794:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001796:	4b9e      	ldr	r3, [pc, #632]	@ (8001a10 <MX_GPIO_Init+0x2d8>)
 8001798:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800179a:	4a9d      	ldr	r2, [pc, #628]	@ (8001a10 <MX_GPIO_Init+0x2d8>)
 800179c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80017a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017a2:	4b9b      	ldr	r3, [pc, #620]	@ (8001a10 <MX_GPIO_Init+0x2d8>)
 80017a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80017aa:	617b      	str	r3, [r7, #20]
 80017ac:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017ae:	4b98      	ldr	r3, [pc, #608]	@ (8001a10 <MX_GPIO_Init+0x2d8>)
 80017b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017b2:	4a97      	ldr	r2, [pc, #604]	@ (8001a10 <MX_GPIO_Init+0x2d8>)
 80017b4:	f043 0301 	orr.w	r3, r3, #1
 80017b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017ba:	4b95      	ldr	r3, [pc, #596]	@ (8001a10 <MX_GPIO_Init+0x2d8>)
 80017bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017be:	f003 0301 	and.w	r3, r3, #1
 80017c2:	613b      	str	r3, [r7, #16]
 80017c4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017c6:	4b92      	ldr	r3, [pc, #584]	@ (8001a10 <MX_GPIO_Init+0x2d8>)
 80017c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017ca:	4a91      	ldr	r2, [pc, #580]	@ (8001a10 <MX_GPIO_Init+0x2d8>)
 80017cc:	f043 0302 	orr.w	r3, r3, #2
 80017d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017d2:	4b8f      	ldr	r3, [pc, #572]	@ (8001a10 <MX_GPIO_Init+0x2d8>)
 80017d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017d6:	f003 0302 	and.w	r3, r3, #2
 80017da:	60fb      	str	r3, [r7, #12]
 80017dc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80017de:	4b8c      	ldr	r3, [pc, #560]	@ (8001a10 <MX_GPIO_Init+0x2d8>)
 80017e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017e2:	4a8b      	ldr	r2, [pc, #556]	@ (8001a10 <MX_GPIO_Init+0x2d8>)
 80017e4:	f043 0308 	orr.w	r3, r3, #8
 80017e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017ea:	4b89      	ldr	r3, [pc, #548]	@ (8001a10 <MX_GPIO_Init+0x2d8>)
 80017ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017ee:	f003 0308 	and.w	r3, r3, #8
 80017f2:	60bb      	str	r3, [r7, #8]
 80017f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80017f6:	4b86      	ldr	r3, [pc, #536]	@ (8001a10 <MX_GPIO_Init+0x2d8>)
 80017f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017fa:	4a85      	ldr	r2, [pc, #532]	@ (8001a10 <MX_GPIO_Init+0x2d8>)
 80017fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001800:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001802:	4b83      	ldr	r3, [pc, #524]	@ (8001a10 <MX_GPIO_Init+0x2d8>)
 8001804:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001806:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800180a:	607b      	str	r3, [r7, #4]
 800180c:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 800180e:	f002 ff37 	bl	8004680 <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pins : PE2 PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001812:	230c      	movs	r3, #12
 8001814:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001816:	2302      	movs	r3, #2
 8001818:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800181a:	2300      	movs	r3, #0
 800181c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800181e:	2300      	movs	r3, #0
 8001820:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8001822:	230d      	movs	r3, #13
 8001824:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001826:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800182a:	4619      	mov	r1, r3
 800182c:	4879      	ldr	r0, [pc, #484]	@ (8001a14 <MX_GPIO_Init+0x2dc>)
 800182e:	f002 fcd1 	bl	80041d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8001832:	2307      	movs	r3, #7
 8001834:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001836:	2312      	movs	r3, #18
 8001838:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800183a:	2300      	movs	r3, #0
 800183c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800183e:	2303      	movs	r3, #3
 8001840:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001842:	2304      	movs	r3, #4
 8001844:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001846:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800184a:	4619      	mov	r1, r3
 800184c:	4872      	ldr	r0, [pc, #456]	@ (8001a18 <MX_GPIO_Init+0x2e0>)
 800184e:	f002 fcc1 	bl	80041d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001852:	2380      	movs	r3, #128	@ 0x80
 8001854:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001856:	2302      	movs	r3, #2
 8001858:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800185a:	2300      	movs	r3, #0
 800185c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800185e:	2300      	movs	r3, #0
 8001860:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8001862:	230d      	movs	r3, #13
 8001864:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001866:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800186a:	4619      	mov	r1, r3
 800186c:	486a      	ldr	r0, [pc, #424]	@ (8001a18 <MX_GPIO_Init+0x2e0>)
 800186e:	f002 fcb1 	bl	80041d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001872:	23e0      	movs	r3, #224	@ 0xe0
 8001874:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001876:	2302      	movs	r3, #2
 8001878:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800187a:	2300      	movs	r3, #0
 800187c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800187e:	2303      	movs	r3, #3
 8001880:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001882:	2305      	movs	r3, #5
 8001884:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001886:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800188a:	4619      	mov	r1, r3
 800188c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001890:	f002 fca0 	bl	80041d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001894:	2301      	movs	r3, #1
 8001896:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001898:	2302      	movs	r3, #2
 800189a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800189c:	2300      	movs	r3, #0
 800189e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018a0:	2300      	movs	r3, #0
 80018a2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80018a4:	2302      	movs	r3, #2
 80018a6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018a8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018ac:	4619      	mov	r1, r3
 80018ae:	485b      	ldr	r0, [pc, #364]	@ (8001a1c <MX_GPIO_Init+0x2e4>)
 80018b0:	f002 fc90 	bl	80041d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_6;
 80018b4:	2344      	movs	r3, #68	@ 0x44
 80018b6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018b8:	2303      	movs	r3, #3
 80018ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018bc:	2300      	movs	r3, #0
 80018be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018c0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018c4:	4619      	mov	r1, r3
 80018c6:	4855      	ldr	r0, [pc, #340]	@ (8001a1c <MX_GPIO_Init+0x2e4>)
 80018c8:	f002 fc84 	bl	80041d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE9 PE10
                           PE11 PE12 PE13 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 80018cc:	f44f 537e 	mov.w	r3, #16256	@ 0x3f80
 80018d0:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018d2:	2302      	movs	r3, #2
 80018d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d6:	2300      	movs	r3, #0
 80018d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018da:	2300      	movs	r3, #0
 80018dc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80018de:	2301      	movs	r3, #1
 80018e0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80018e2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018e6:	4619      	mov	r1, r3
 80018e8:	484a      	ldr	r0, [pc, #296]	@ (8001a14 <MX_GPIO_Init+0x2dc>)
 80018ea:	f002 fc73 	bl	80041d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80018ee:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80018f2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018f4:	2302      	movs	r3, #2
 80018f6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f8:	2300      	movs	r3, #0
 80018fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018fc:	2300      	movs	r3, #0
 80018fe:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM1_COMP1;
 8001900:	2303      	movs	r3, #3
 8001902:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001904:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001908:	4619      	mov	r1, r3
 800190a:	4842      	ldr	r0, [pc, #264]	@ (8001a14 <MX_GPIO_Init+0x2dc>)
 800190c:	f002 fc62 	bl	80041d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 8001910:	f44f 4330 	mov.w	r3, #45056	@ 0xb000
 8001914:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001916:	2302      	movs	r3, #2
 8001918:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800191a:	2300      	movs	r3, #0
 800191c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800191e:	2300      	movs	r3, #0
 8001920:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8001922:	230d      	movs	r3, #13
 8001924:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001926:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800192a:	4619      	mov	r1, r3
 800192c:	483b      	ldr	r0, [pc, #236]	@ (8001a1c <MX_GPIO_Init+0x2e4>)
 800192e:	f002 fc51 	bl	80041d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001932:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001936:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001938:	2302      	movs	r3, #2
 800193a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800193c:	2300      	movs	r3, #0
 800193e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001940:	2300      	movs	r3, #0
 8001942:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 8001944:	230e      	movs	r3, #14
 8001946:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001948:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800194c:	4619      	mov	r1, r3
 800194e:	4833      	ldr	r0, [pc, #204]	@ (8001a1c <MX_GPIO_Init+0x2e4>)
 8001950:	f002 fc40 	bl	80041d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001954:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001958:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800195a:	2302      	movs	r3, #2
 800195c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800195e:	2300      	movs	r3, #0
 8001960:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001962:	2303      	movs	r3, #3
 8001964:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001966:	2307      	movs	r3, #7
 8001968:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800196a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800196e:	4619      	mov	r1, r3
 8001970:	482b      	ldr	r0, [pc, #172]	@ (8001a20 <MX_GPIO_Init+0x2e8>)
 8001972:	f002 fc2f 	bl	80041d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001976:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800197a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800197c:	2302      	movs	r3, #2
 800197e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001980:	2300      	movs	r3, #0
 8001982:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001984:	2300      	movs	r3, #0
 8001986:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001988:	2302      	movs	r3, #2
 800198a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800198c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001990:	4619      	mov	r1, r3
 8001992:	4823      	ldr	r0, [pc, #140]	@ (8001a20 <MX_GPIO_Init+0x2e8>)
 8001994:	f002 fc1e 	bl	80041d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001998:	2340      	movs	r3, #64	@ 0x40
 800199a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800199c:	2302      	movs	r3, #2
 800199e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a0:	2300      	movs	r3, #0
 80019a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019a4:	2300      	movs	r3, #0
 80019a6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 80019a8:	230d      	movs	r3, #13
 80019aa:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019ac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019b0:	4619      	mov	r1, r3
 80019b2:	481c      	ldr	r0, [pc, #112]	@ (8001a24 <MX_GPIO_Init+0x2ec>)
 80019b4:	f002 fc0e 	bl	80041d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80019b8:	2380      	movs	r3, #128	@ 0x80
 80019ba:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019bc:	2302      	movs	r3, #2
 80019be:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c0:	2300      	movs	r3, #0
 80019c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019c4:	2300      	movs	r3, #0
 80019c6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80019c8:	2302      	movs	r3, #2
 80019ca:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019cc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019d0:	4619      	mov	r1, r3
 80019d2:	4814      	ldr	r0, [pc, #80]	@ (8001a24 <MX_GPIO_Init+0x2ec>)
 80019d4:	f002 fbfe 	bl	80041d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 PC10 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80019d8:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 80019dc:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019de:	2302      	movs	r3, #2
 80019e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019e2:	2300      	movs	r3, #0
 80019e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019e6:	2303      	movs	r3, #3
 80019e8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80019ea:	230c      	movs	r3, #12
 80019ec:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019f2:	4619      	mov	r1, r3
 80019f4:	480b      	ldr	r0, [pc, #44]	@ (8001a24 <MX_GPIO_Init+0x2ec>)
 80019f6:	f002 fbed 	bl	80041d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 80019fa:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 80019fe:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a00:	2302      	movs	r3, #2
 8001a02:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a04:	2300      	movs	r3, #0
 8001a06:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a08:	2303      	movs	r3, #3
 8001a0a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001a0c:	230a      	movs	r3, #10
 8001a0e:	e00b      	b.n	8001a28 <MX_GPIO_Init+0x2f0>
 8001a10:	40021000 	.word	0x40021000
 8001a14:	48001000 	.word	0x48001000
 8001a18:	48001400 	.word	0x48001400
 8001a1c:	48000400 	.word	0x48000400
 8001a20:	48000c00 	.word	0x48000c00
 8001a24:	48000800 	.word	0x48000800
 8001a28:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a2a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a2e:	4619      	mov	r1, r3
 8001a30:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a34:	f002 fbce 	bl	80041d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001a38:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001a3c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a42:	2300      	movs	r3, #0
 8001a44:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a46:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a4a:	4619      	mov	r1, r3
 8001a4c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a50:	f002 fbc0 	bl	80041d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001a54:	2301      	movs	r3, #1
 8001a56:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a58:	2302      	movs	r3, #2
 8001a5a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a60:	2303      	movs	r3, #3
 8001a62:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001a64:	2309      	movs	r3, #9
 8001a66:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a68:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a6c:	4619      	mov	r1, r3
 8001a6e:	4824      	ldr	r0, [pc, #144]	@ (8001b00 <MX_GPIO_Init+0x3c8>)
 8001a70:	f002 fbb0 	bl	80041d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001a74:	2304      	movs	r3, #4
 8001a76:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a78:	2302      	movs	r3, #2
 8001a7a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a80:	2303      	movs	r3, #3
 8001a82:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001a84:	230c      	movs	r3, #12
 8001a86:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a88:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a8c:	4619      	mov	r1, r3
 8001a8e:	481c      	ldr	r0, [pc, #112]	@ (8001b00 <MX_GPIO_Init+0x3c8>)
 8001a90:	f002 fba0 	bl	80041d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001a94:	2338      	movs	r3, #56	@ 0x38
 8001a96:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a98:	2302      	movs	r3, #2
 8001a9a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aa0:	2303      	movs	r3, #3
 8001aa2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001aa4:	2306      	movs	r3, #6
 8001aa6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001aa8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001aac:	4619      	mov	r1, r3
 8001aae:	4815      	ldr	r0, [pc, #84]	@ (8001b04 <MX_GPIO_Init+0x3cc>)
 8001ab0:	f002 fb90 	bl	80041d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001ab4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001ab8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001aba:	2312      	movs	r3, #18
 8001abc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001abe:	2300      	movs	r3, #0
 8001ac0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ac2:	2303      	movs	r3, #3
 8001ac4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001ac6:	2304      	movs	r3, #4
 8001ac8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001aca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ace:	4619      	mov	r1, r3
 8001ad0:	480c      	ldr	r0, [pc, #48]	@ (8001b04 <MX_GPIO_Init+0x3cc>)
 8001ad2:	f002 fb7f 	bl	80041d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001ad6:	2301      	movs	r3, #1
 8001ad8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ada:	2302      	movs	r3, #2
 8001adc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001ae6:	2302      	movs	r3, #2
 8001ae8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001aea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001aee:	4619      	mov	r1, r3
 8001af0:	4805      	ldr	r0, [pc, #20]	@ (8001b08 <MX_GPIO_Init+0x3d0>)
 8001af2:	f002 fb6f 	bl	80041d4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001af6:	bf00      	nop
 8001af8:	3738      	adds	r7, #56	@ 0x38
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	bf00      	nop
 8001b00:	48000c00 	.word	0x48000c00
 8001b04:	48000400 	.word	0x48000400
 8001b08:	48001000 	.word	0x48001000

08001b0c <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
  #define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
PUTCHAR_PROTOTYPE
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b082      	sub	sp, #8
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, 0xFFFF);
 8001b14:	1d39      	adds	r1, r7, #4
 8001b16:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001b1a:	2201      	movs	r2, #1
 8001b1c:	4803      	ldr	r0, [pc, #12]	@ (8001b2c <__io_putchar+0x20>)
 8001b1e:	f004 fd51 	bl	80065c4 <HAL_UART_Transmit>
  return ch;
 8001b22:	687b      	ldr	r3, [r7, #4]
}
 8001b24:	4618      	mov	r0, r3
 8001b26:	3708      	adds	r7, #8
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bd80      	pop	{r7, pc}
 8001b2c:	200402cc 	.word	0x200402cc

08001b30 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b30:	b480      	push	{r7}
 8001b32:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b34:	b672      	cpsid	i
}
 8001b36:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b38:	bf00      	nop
 8001b3a:	e7fd      	b.n	8001b38 <Error_Handler+0x8>

08001b3c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	b083      	sub	sp, #12
 8001b40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b42:	4b0f      	ldr	r3, [pc, #60]	@ (8001b80 <HAL_MspInit+0x44>)
 8001b44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b46:	4a0e      	ldr	r2, [pc, #56]	@ (8001b80 <HAL_MspInit+0x44>)
 8001b48:	f043 0301 	orr.w	r3, r3, #1
 8001b4c:	6613      	str	r3, [r2, #96]	@ 0x60
 8001b4e:	4b0c      	ldr	r3, [pc, #48]	@ (8001b80 <HAL_MspInit+0x44>)
 8001b50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b52:	f003 0301 	and.w	r3, r3, #1
 8001b56:	607b      	str	r3, [r7, #4]
 8001b58:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b5a:	4b09      	ldr	r3, [pc, #36]	@ (8001b80 <HAL_MspInit+0x44>)
 8001b5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b5e:	4a08      	ldr	r2, [pc, #32]	@ (8001b80 <HAL_MspInit+0x44>)
 8001b60:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b64:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b66:	4b06      	ldr	r3, [pc, #24]	@ (8001b80 <HAL_MspInit+0x44>)
 8001b68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b6e:	603b      	str	r3, [r7, #0]
 8001b70:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b72:	bf00      	nop
 8001b74:	370c      	adds	r7, #12
 8001b76:	46bd      	mov	sp, r7
 8001b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7c:	4770      	bx	lr
 8001b7e:	bf00      	nop
 8001b80:	40021000 	.word	0x40021000

08001b84 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b0b0      	sub	sp, #192	@ 0xc0
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b8c:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001b90:	2200      	movs	r2, #0
 8001b92:	601a      	str	r2, [r3, #0]
 8001b94:	605a      	str	r2, [r3, #4]
 8001b96:	609a      	str	r2, [r3, #8]
 8001b98:	60da      	str	r2, [r3, #12]
 8001b9a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b9c:	f107 0318 	add.w	r3, r7, #24
 8001ba0:	2294      	movs	r2, #148	@ 0x94
 8001ba2:	2100      	movs	r1, #0
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	f006 fdee 	bl	8008786 <memset>
  if(hadc->Instance==ADC1)
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	4a42      	ldr	r2, [pc, #264]	@ (8001cb8 <HAL_ADC_MspInit+0x134>)
 8001bb0:	4293      	cmp	r3, r2
 8001bb2:	d17d      	bne.n	8001cb0 <HAL_ADC_MspInit+0x12c>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001bb4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001bb8:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001bba:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001bbe:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8001bc2:	2301      	movs	r3, #1
 8001bc4:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 8001bca:	2310      	movs	r3, #16
 8001bcc:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8001bce:	2302      	movs	r3, #2
 8001bd0:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001bd2:	2302      	movs	r3, #2
 8001bd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001bd6:	2302      	movs	r3, #2
 8001bd8:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8001bda:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001bde:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001be0:	f107 0318 	add.w	r3, r7, #24
 8001be4:	4618      	mov	r0, r3
 8001be6:	f003 fc33 	bl	8005450 <HAL_RCCEx_PeriphCLKConfig>
 8001bea:	4603      	mov	r3, r0
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d001      	beq.n	8001bf4 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 8001bf0:	f7ff ff9e 	bl	8001b30 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001bf4:	4b31      	ldr	r3, [pc, #196]	@ (8001cbc <HAL_ADC_MspInit+0x138>)
 8001bf6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bf8:	4a30      	ldr	r2, [pc, #192]	@ (8001cbc <HAL_ADC_MspInit+0x138>)
 8001bfa:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001bfe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c00:	4b2e      	ldr	r3, [pc, #184]	@ (8001cbc <HAL_ADC_MspInit+0x138>)
 8001c02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c04:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001c08:	617b      	str	r3, [r7, #20]
 8001c0a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c0c:	4b2b      	ldr	r3, [pc, #172]	@ (8001cbc <HAL_ADC_MspInit+0x138>)
 8001c0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c10:	4a2a      	ldr	r2, [pc, #168]	@ (8001cbc <HAL_ADC_MspInit+0x138>)
 8001c12:	f043 0304 	orr.w	r3, r3, #4
 8001c16:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c18:	4b28      	ldr	r3, [pc, #160]	@ (8001cbc <HAL_ADC_MspInit+0x138>)
 8001c1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c1c:	f003 0304 	and.w	r3, r3, #4
 8001c20:	613b      	str	r3, [r7, #16]
 8001c22:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c24:	4b25      	ldr	r3, [pc, #148]	@ (8001cbc <HAL_ADC_MspInit+0x138>)
 8001c26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c28:	4a24      	ldr	r2, [pc, #144]	@ (8001cbc <HAL_ADC_MspInit+0x138>)
 8001c2a:	f043 0301 	orr.w	r3, r3, #1
 8001c2e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c30:	4b22      	ldr	r3, [pc, #136]	@ (8001cbc <HAL_ADC_MspInit+0x138>)
 8001c32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c34:	f003 0301 	and.w	r3, r3, #1
 8001c38:	60fb      	str	r3, [r7, #12]
 8001c3a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c3c:	4b1f      	ldr	r3, [pc, #124]	@ (8001cbc <HAL_ADC_MspInit+0x138>)
 8001c3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c40:	4a1e      	ldr	r2, [pc, #120]	@ (8001cbc <HAL_ADC_MspInit+0x138>)
 8001c42:	f043 0302 	orr.w	r3, r3, #2
 8001c46:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c48:	4b1c      	ldr	r3, [pc, #112]	@ (8001cbc <HAL_ADC_MspInit+0x138>)
 8001c4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c4c:	f003 0302 	and.w	r3, r3, #2
 8001c50:	60bb      	str	r3, [r7, #8]
 8001c52:	68bb      	ldr	r3, [r7, #8]
    PA3     ------> ADC1_IN8
    PC4     ------> ADC1_IN13
    PC5     ------> ADC1_IN14
    PB1     ------> ADC1_IN16
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001c54:	233f      	movs	r3, #63	@ 0x3f
 8001c56:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001c5a:	230b      	movs	r3, #11
 8001c5c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c60:	2300      	movs	r3, #0
 8001c62:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c66:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001c6a:	4619      	mov	r1, r3
 8001c6c:	4814      	ldr	r0, [pc, #80]	@ (8001cc0 <HAL_ADC_MspInit+0x13c>)
 8001c6e:	f002 fab1 	bl	80041d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 8001c72:	230a      	movs	r3, #10
 8001c74:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001c78:	230b      	movs	r3, #11
 8001c7a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c84:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001c88:	4619      	mov	r1, r3
 8001c8a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c8e:	f002 faa1 	bl	80041d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001c92:	2302      	movs	r3, #2
 8001c94:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001c98:	230b      	movs	r3, #11
 8001c9a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ca4:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001ca8:	4619      	mov	r1, r3
 8001caa:	4806      	ldr	r0, [pc, #24]	@ (8001cc4 <HAL_ADC_MspInit+0x140>)
 8001cac:	f002 fa92 	bl	80041d4 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001cb0:	bf00      	nop
 8001cb2:	37c0      	adds	r7, #192	@ 0xc0
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bd80      	pop	{r7, pc}
 8001cb8:	50040000 	.word	0x50040000
 8001cbc:	40021000 	.word	0x40021000
 8001cc0:	48000800 	.word	0x48000800
 8001cc4:	48000400 	.word	0x48000400

08001cc8 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b08a      	sub	sp, #40	@ 0x28
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cd0:	f107 0314 	add.w	r3, r7, #20
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	601a      	str	r2, [r3, #0]
 8001cd8:	605a      	str	r2, [r3, #4]
 8001cda:	609a      	str	r2, [r3, #8]
 8001cdc:	60da      	str	r2, [r3, #12]
 8001cde:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	4a2a      	ldr	r2, [pc, #168]	@ (8001d90 <HAL_DAC_MspInit+0xc8>)
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d14e      	bne.n	8001d88 <HAL_DAC_MspInit+0xc0>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8001cea:	4b2a      	ldr	r3, [pc, #168]	@ (8001d94 <HAL_DAC_MspInit+0xcc>)
 8001cec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cee:	4a29      	ldr	r2, [pc, #164]	@ (8001d94 <HAL_DAC_MspInit+0xcc>)
 8001cf0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8001cf4:	6593      	str	r3, [r2, #88]	@ 0x58
 8001cf6:	4b27      	ldr	r3, [pc, #156]	@ (8001d94 <HAL_DAC_MspInit+0xcc>)
 8001cf8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cfa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001cfe:	613b      	str	r3, [r7, #16]
 8001d00:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d02:	4b24      	ldr	r3, [pc, #144]	@ (8001d94 <HAL_DAC_MspInit+0xcc>)
 8001d04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d06:	4a23      	ldr	r2, [pc, #140]	@ (8001d94 <HAL_DAC_MspInit+0xcc>)
 8001d08:	f043 0301 	orr.w	r3, r3, #1
 8001d0c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d0e:	4b21      	ldr	r3, [pc, #132]	@ (8001d94 <HAL_DAC_MspInit+0xcc>)
 8001d10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d12:	f003 0301 	and.w	r3, r3, #1
 8001d16:	60fb      	str	r3, [r7, #12]
 8001d18:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001d1a:	2310      	movs	r3, #16
 8001d1c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d1e:	2303      	movs	r3, #3
 8001d20:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d22:	2300      	movs	r3, #0
 8001d24:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d26:	f107 0314 	add.w	r3, r7, #20
 8001d2a:	4619      	mov	r1, r3
 8001d2c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d30:	f002 fa50 	bl	80041d4 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel1;
 8001d34:	4b18      	ldr	r3, [pc, #96]	@ (8001d98 <HAL_DAC_MspInit+0xd0>)
 8001d36:	4a19      	ldr	r2, [pc, #100]	@ (8001d9c <HAL_DAC_MspInit+0xd4>)
 8001d38:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CH1;
 8001d3a:	4b17      	ldr	r3, [pc, #92]	@ (8001d98 <HAL_DAC_MspInit+0xd0>)
 8001d3c:	2206      	movs	r2, #6
 8001d3e:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001d40:	4b15      	ldr	r3, [pc, #84]	@ (8001d98 <HAL_DAC_MspInit+0xd0>)
 8001d42:	2210      	movs	r2, #16
 8001d44:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d46:	4b14      	ldr	r3, [pc, #80]	@ (8001d98 <HAL_DAC_MspInit+0xd0>)
 8001d48:	2200      	movs	r2, #0
 8001d4a:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001d4c:	4b12      	ldr	r3, [pc, #72]	@ (8001d98 <HAL_DAC_MspInit+0xd0>)
 8001d4e:	2280      	movs	r2, #128	@ 0x80
 8001d50:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001d52:	4b11      	ldr	r3, [pc, #68]	@ (8001d98 <HAL_DAC_MspInit+0xd0>)
 8001d54:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001d58:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001d5a:	4b0f      	ldr	r3, [pc, #60]	@ (8001d98 <HAL_DAC_MspInit+0xd0>)
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8001d60:	4b0d      	ldr	r3, [pc, #52]	@ (8001d98 <HAL_DAC_MspInit+0xd0>)
 8001d62:	2220      	movs	r2, #32
 8001d64:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8001d66:	4b0c      	ldr	r3, [pc, #48]	@ (8001d98 <HAL_DAC_MspInit+0xd0>)
 8001d68:	2200      	movs	r2, #0
 8001d6a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8001d6c:	480a      	ldr	r0, [pc, #40]	@ (8001d98 <HAL_DAC_MspInit+0xd0>)
 8001d6e:	f001 ffbf 	bl	8003cf0 <HAL_DMA_Init>
 8001d72:	4603      	mov	r3, r0
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d001      	beq.n	8001d7c <HAL_DAC_MspInit+0xb4>
    {
      Error_Handler();
 8001d78:	f7ff feda 	bl	8001b30 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	4a06      	ldr	r2, [pc, #24]	@ (8001d98 <HAL_DAC_MspInit+0xd0>)
 8001d80:	609a      	str	r2, [r3, #8]
 8001d82:	4a05      	ldr	r2, [pc, #20]	@ (8001d98 <HAL_DAC_MspInit+0xd0>)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 8001d88:	bf00      	nop
 8001d8a:	3728      	adds	r7, #40	@ 0x28
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	bd80      	pop	{r7, pc}
 8001d90:	40007400 	.word	0x40007400
 8001d94:	40021000 	.word	0x40021000
 8001d98:	2004026c 	.word	0x2004026c
 8001d9c:	40020008 	.word	0x40020008

08001da0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b0b0      	sub	sp, #192	@ 0xc0
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001da8:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001dac:	2200      	movs	r2, #0
 8001dae:	601a      	str	r2, [r3, #0]
 8001db0:	605a      	str	r2, [r3, #4]
 8001db2:	609a      	str	r2, [r3, #8]
 8001db4:	60da      	str	r2, [r3, #12]
 8001db6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001db8:	f107 0318 	add.w	r3, r7, #24
 8001dbc:	2294      	movs	r2, #148	@ 0x94
 8001dbe:	2100      	movs	r1, #0
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	f006 fce0 	bl	8008786 <memset>
  if(huart->Instance==LPUART1)
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	4a58      	ldr	r2, [pc, #352]	@ (8001f2c <HAL_UART_MspInit+0x18c>)
 8001dcc:	4293      	cmp	r3, r2
 8001dce:	d168      	bne.n	8001ea2 <HAL_UART_MspInit+0x102>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001dd0:	2320      	movs	r3, #32
 8001dd2:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001dd8:	f107 0318 	add.w	r3, r7, #24
 8001ddc:	4618      	mov	r0, r3
 8001dde:	f003 fb37 	bl	8005450 <HAL_RCCEx_PeriphCLKConfig>
 8001de2:	4603      	mov	r3, r0
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d001      	beq.n	8001dec <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001de8:	f7ff fea2 	bl	8001b30 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001dec:	4b50      	ldr	r3, [pc, #320]	@ (8001f30 <HAL_UART_MspInit+0x190>)
 8001dee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001df0:	4a4f      	ldr	r2, [pc, #316]	@ (8001f30 <HAL_UART_MspInit+0x190>)
 8001df2:	f043 0301 	orr.w	r3, r3, #1
 8001df6:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8001df8:	4b4d      	ldr	r3, [pc, #308]	@ (8001f30 <HAL_UART_MspInit+0x190>)
 8001dfa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001dfc:	f003 0301 	and.w	r3, r3, #1
 8001e00:	617b      	str	r3, [r7, #20]
 8001e02:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001e04:	4b4a      	ldr	r3, [pc, #296]	@ (8001f30 <HAL_UART_MspInit+0x190>)
 8001e06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e08:	4a49      	ldr	r2, [pc, #292]	@ (8001f30 <HAL_UART_MspInit+0x190>)
 8001e0a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001e0e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e10:	4b47      	ldr	r3, [pc, #284]	@ (8001f30 <HAL_UART_MspInit+0x190>)
 8001e12:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e18:	613b      	str	r3, [r7, #16]
 8001e1a:	693b      	ldr	r3, [r7, #16]
    HAL_PWREx_EnableVddIO2();
 8001e1c:	f002 fc30 	bl	8004680 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8001e20:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001e24:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e28:	2302      	movs	r3, #2
 8001e2a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e34:	2303      	movs	r3, #3
 8001e36:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8001e3a:	2308      	movs	r3, #8
 8001e3c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001e40:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001e44:	4619      	mov	r1, r3
 8001e46:	483b      	ldr	r0, [pc, #236]	@ (8001f34 <HAL_UART_MspInit+0x194>)
 8001e48:	f002 f9c4 	bl	80041d4 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_RX Init */
    hdma_lpuart1_rx.Instance = DMA1_Channel2;
 8001e4c:	4b3a      	ldr	r3, [pc, #232]	@ (8001f38 <HAL_UART_MspInit+0x198>)
 8001e4e:	4a3b      	ldr	r2, [pc, #236]	@ (8001f3c <HAL_UART_MspInit+0x19c>)
 8001e50:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 8001e52:	4b39      	ldr	r3, [pc, #228]	@ (8001f38 <HAL_UART_MspInit+0x198>)
 8001e54:	2222      	movs	r2, #34	@ 0x22
 8001e56:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001e58:	4b37      	ldr	r3, [pc, #220]	@ (8001f38 <HAL_UART_MspInit+0x198>)
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e5e:	4b36      	ldr	r3, [pc, #216]	@ (8001f38 <HAL_UART_MspInit+0x198>)
 8001e60:	2200      	movs	r2, #0
 8001e62:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001e64:	4b34      	ldr	r3, [pc, #208]	@ (8001f38 <HAL_UART_MspInit+0x198>)
 8001e66:	2280      	movs	r2, #128	@ 0x80
 8001e68:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001e6a:	4b33      	ldr	r3, [pc, #204]	@ (8001f38 <HAL_UART_MspInit+0x198>)
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001e70:	4b31      	ldr	r3, [pc, #196]	@ (8001f38 <HAL_UART_MspInit+0x198>)
 8001e72:	2200      	movs	r2, #0
 8001e74:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_rx.Init.Mode = DMA_NORMAL;
 8001e76:	4b30      	ldr	r3, [pc, #192]	@ (8001f38 <HAL_UART_MspInit+0x198>)
 8001e78:	2200      	movs	r2, #0
 8001e7a:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001e7c:	4b2e      	ldr	r3, [pc, #184]	@ (8001f38 <HAL_UART_MspInit+0x198>)
 8001e7e:	2200      	movs	r2, #0
 8001e80:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 8001e82:	482d      	ldr	r0, [pc, #180]	@ (8001f38 <HAL_UART_MspInit+0x198>)
 8001e84:	f001 ff34 	bl	8003cf0 <HAL_DMA_Init>
 8001e88:	4603      	mov	r3, r0
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d001      	beq.n	8001e92 <HAL_UART_MspInit+0xf2>
    {
      Error_Handler();
 8001e8e:	f7ff fe4f 	bl	8001b30 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_lpuart1_rx);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	4a28      	ldr	r2, [pc, #160]	@ (8001f38 <HAL_UART_MspInit+0x198>)
 8001e96:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8001e9a:	4a27      	ldr	r2, [pc, #156]	@ (8001f38 <HAL_UART_MspInit+0x198>)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	6293      	str	r3, [r2, #40]	@ 0x28
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8001ea0:	e03f      	b.n	8001f22 <HAL_UART_MspInit+0x182>
  else if(huart->Instance==USART2)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	4a26      	ldr	r2, [pc, #152]	@ (8001f40 <HAL_UART_MspInit+0x1a0>)
 8001ea8:	4293      	cmp	r3, r2
 8001eaa:	d13a      	bne.n	8001f22 <HAL_UART_MspInit+0x182>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001eac:	2302      	movs	r3, #2
 8001eae:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	65bb      	str	r3, [r7, #88]	@ 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001eb4:	f107 0318 	add.w	r3, r7, #24
 8001eb8:	4618      	mov	r0, r3
 8001eba:	f003 fac9 	bl	8005450 <HAL_RCCEx_PeriphCLKConfig>
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d001      	beq.n	8001ec8 <HAL_UART_MspInit+0x128>
      Error_Handler();
 8001ec4:	f7ff fe34 	bl	8001b30 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001ec8:	4b19      	ldr	r3, [pc, #100]	@ (8001f30 <HAL_UART_MspInit+0x190>)
 8001eca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ecc:	4a18      	ldr	r2, [pc, #96]	@ (8001f30 <HAL_UART_MspInit+0x190>)
 8001ece:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ed2:	6593      	str	r3, [r2, #88]	@ 0x58
 8001ed4:	4b16      	ldr	r3, [pc, #88]	@ (8001f30 <HAL_UART_MspInit+0x190>)
 8001ed6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ed8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001edc:	60fb      	str	r3, [r7, #12]
 8001ede:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ee0:	4b13      	ldr	r3, [pc, #76]	@ (8001f30 <HAL_UART_MspInit+0x190>)
 8001ee2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ee4:	4a12      	ldr	r2, [pc, #72]	@ (8001f30 <HAL_UART_MspInit+0x190>)
 8001ee6:	f043 0308 	orr.w	r3, r3, #8
 8001eea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001eec:	4b10      	ldr	r3, [pc, #64]	@ (8001f30 <HAL_UART_MspInit+0x190>)
 8001eee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ef0:	f003 0308 	and.w	r3, r3, #8
 8001ef4:	60bb      	str	r3, [r7, #8]
 8001ef6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8001ef8:	2378      	movs	r3, #120	@ 0x78
 8001efa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001efe:	2302      	movs	r3, #2
 8001f00:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f04:	2300      	movs	r3, #0
 8001f06:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f0a:	2303      	movs	r3, #3
 8001f0c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001f10:	2307      	movs	r3, #7
 8001f12:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f16:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001f1a:	4619      	mov	r1, r3
 8001f1c:	4809      	ldr	r0, [pc, #36]	@ (8001f44 <HAL_UART_MspInit+0x1a4>)
 8001f1e:	f002 f959 	bl	80041d4 <HAL_GPIO_Init>
}
 8001f22:	bf00      	nop
 8001f24:	37c0      	adds	r7, #192	@ 0xc0
 8001f26:	46bd      	mov	sp, r7
 8001f28:	bd80      	pop	{r7, pc}
 8001f2a:	bf00      	nop
 8001f2c:	40008000 	.word	0x40008000
 8001f30:	40021000 	.word	0x40021000
 8001f34:	48001800 	.word	0x48001800
 8001f38:	200403f4 	.word	0x200403f4
 8001f3c:	4002001c 	.word	0x4002001c
 8001f40:	40004400 	.word	0x40004400
 8001f44:	48000c00 	.word	0x48000c00

08001f48 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b08a      	sub	sp, #40	@ 0x28
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f50:	f107 0314 	add.w	r3, r7, #20
 8001f54:	2200      	movs	r2, #0
 8001f56:	601a      	str	r2, [r3, #0]
 8001f58:	605a      	str	r2, [r3, #4]
 8001f5a:	609a      	str	r2, [r3, #8]
 8001f5c:	60da      	str	r2, [r3, #12]
 8001f5e:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f68:	d145      	bne.n	8001ff6 <HAL_TIM_Base_MspInit+0xae>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001f6a:	4b25      	ldr	r3, [pc, #148]	@ (8002000 <HAL_TIM_Base_MspInit+0xb8>)
 8001f6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f6e:	4a24      	ldr	r2, [pc, #144]	@ (8002000 <HAL_TIM_Base_MspInit+0xb8>)
 8001f70:	f043 0301 	orr.w	r3, r3, #1
 8001f74:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f76:	4b22      	ldr	r3, [pc, #136]	@ (8002000 <HAL_TIM_Base_MspInit+0xb8>)
 8001f78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f7a:	f003 0301 	and.w	r3, r3, #1
 8001f7e:	613b      	str	r3, [r7, #16]
 8001f80:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f82:	4b1f      	ldr	r3, [pc, #124]	@ (8002000 <HAL_TIM_Base_MspInit+0xb8>)
 8001f84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f86:	4a1e      	ldr	r2, [pc, #120]	@ (8002000 <HAL_TIM_Base_MspInit+0xb8>)
 8001f88:	f043 0301 	orr.w	r3, r3, #1
 8001f8c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f8e:	4b1c      	ldr	r3, [pc, #112]	@ (8002000 <HAL_TIM_Base_MspInit+0xb8>)
 8001f90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f92:	f003 0301 	and.w	r3, r3, #1
 8001f96:	60fb      	str	r3, [r7, #12]
 8001f98:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f9a:	4b19      	ldr	r3, [pc, #100]	@ (8002000 <HAL_TIM_Base_MspInit+0xb8>)
 8001f9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f9e:	4a18      	ldr	r2, [pc, #96]	@ (8002000 <HAL_TIM_Base_MspInit+0xb8>)
 8001fa0:	f043 0302 	orr.w	r3, r3, #2
 8001fa4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001fa6:	4b16      	ldr	r3, [pc, #88]	@ (8002000 <HAL_TIM_Base_MspInit+0xb8>)
 8001fa8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001faa:	f003 0302 	and.w	r3, r3, #2
 8001fae:	60bb      	str	r3, [r7, #8]
 8001fb0:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001fb2:	2301      	movs	r3, #1
 8001fb4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fb6:	2302      	movs	r3, #2
 8001fb8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fc6:	f107 0314 	add.w	r3, r7, #20
 8001fca:	4619      	mov	r1, r3
 8001fcc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001fd0:	f002 f900 	bl	80041d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001fd4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001fd8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fda:	2302      	movs	r3, #2
 8001fdc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fde:	2300      	movs	r3, #0
 8001fe0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001fe6:	2301      	movs	r3, #1
 8001fe8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fea:	f107 0314 	add.w	r3, r7, #20
 8001fee:	4619      	mov	r1, r3
 8001ff0:	4804      	ldr	r0, [pc, #16]	@ (8002004 <HAL_TIM_Base_MspInit+0xbc>)
 8001ff2:	f002 f8ef 	bl	80041d4 <HAL_GPIO_Init>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001ff6:	bf00      	nop
 8001ff8:	3728      	adds	r7, #40	@ 0x28
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bd80      	pop	{r7, pc}
 8001ffe:	bf00      	nop
 8002000:	40021000 	.word	0x40021000
 8002004:	48000400 	.word	0x48000400

08002008 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002008:	b480      	push	{r7}
 800200a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800200c:	bf00      	nop
 800200e:	e7fd      	b.n	800200c <NMI_Handler+0x4>

08002010 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002010:	b480      	push	{r7}
 8002012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002014:	bf00      	nop
 8002016:	e7fd      	b.n	8002014 <HardFault_Handler+0x4>

08002018 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002018:	b480      	push	{r7}
 800201a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800201c:	bf00      	nop
 800201e:	e7fd      	b.n	800201c <MemManage_Handler+0x4>

08002020 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002020:	b480      	push	{r7}
 8002022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002024:	bf00      	nop
 8002026:	e7fd      	b.n	8002024 <BusFault_Handler+0x4>

08002028 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002028:	b480      	push	{r7}
 800202a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800202c:	bf00      	nop
 800202e:	e7fd      	b.n	800202c <UsageFault_Handler+0x4>

08002030 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002030:	b480      	push	{r7}
 8002032:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002034:	bf00      	nop
 8002036:	46bd      	mov	sp, r7
 8002038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203c:	4770      	bx	lr

0800203e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800203e:	b480      	push	{r7}
 8002040:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002042:	bf00      	nop
 8002044:	46bd      	mov	sp, r7
 8002046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204a:	4770      	bx	lr

0800204c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800204c:	b480      	push	{r7}
 800204e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002050:	bf00      	nop
 8002052:	46bd      	mov	sp, r7
 8002054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002058:	4770      	bx	lr

0800205a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800205a:	b580      	push	{r7, lr}
 800205c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800205e:	f000 f96d 	bl	800233c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002062:	bf00      	nop
 8002064:	bd80      	pop	{r7, pc}
	...

08002068 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 800206c:	4802      	ldr	r0, [pc, #8]	@ (8002078 <DMA1_Channel1_IRQHandler+0x10>)
 800206e:	f001 ff62 	bl	8003f36 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002072:	bf00      	nop
 8002074:	bd80      	pop	{r7, pc}
 8002076:	bf00      	nop
 8002078:	2004026c 	.word	0x2004026c

0800207c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_rx);
 8002080:	4802      	ldr	r0, [pc, #8]	@ (800208c <DMA1_Channel2_IRQHandler+0x10>)
 8002082:	f001 ff58 	bl	8003f36 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8002086:	bf00      	nop
 8002088:	bd80      	pop	{r7, pc}
 800208a:	bf00      	nop
 800208c:	200403f4 	.word	0x200403f4

08002090 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002090:	b480      	push	{r7}
 8002092:	af00      	add	r7, sp, #0
  return 1;
 8002094:	2301      	movs	r3, #1
}
 8002096:	4618      	mov	r0, r3
 8002098:	46bd      	mov	sp, r7
 800209a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209e:	4770      	bx	lr

080020a0 <_kill>:

int _kill(int pid, int sig)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b082      	sub	sp, #8
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
 80020a8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80020aa:	f006 fbbf 	bl	800882c <__errno>
 80020ae:	4603      	mov	r3, r0
 80020b0:	2216      	movs	r2, #22
 80020b2:	601a      	str	r2, [r3, #0]
  return -1;
 80020b4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80020b8:	4618      	mov	r0, r3
 80020ba:	3708      	adds	r7, #8
 80020bc:	46bd      	mov	sp, r7
 80020be:	bd80      	pop	{r7, pc}

080020c0 <_exit>:

void _exit (int status)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b082      	sub	sp, #8
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80020c8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80020cc:	6878      	ldr	r0, [r7, #4]
 80020ce:	f7ff ffe7 	bl	80020a0 <_kill>
  while (1) {}    /* Make sure we hang here */
 80020d2:	bf00      	nop
 80020d4:	e7fd      	b.n	80020d2 <_exit+0x12>

080020d6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80020d6:	b580      	push	{r7, lr}
 80020d8:	b086      	sub	sp, #24
 80020da:	af00      	add	r7, sp, #0
 80020dc:	60f8      	str	r0, [r7, #12]
 80020de:	60b9      	str	r1, [r7, #8]
 80020e0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020e2:	2300      	movs	r3, #0
 80020e4:	617b      	str	r3, [r7, #20]
 80020e6:	e00a      	b.n	80020fe <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80020e8:	f3af 8000 	nop.w
 80020ec:	4601      	mov	r1, r0
 80020ee:	68bb      	ldr	r3, [r7, #8]
 80020f0:	1c5a      	adds	r2, r3, #1
 80020f2:	60ba      	str	r2, [r7, #8]
 80020f4:	b2ca      	uxtb	r2, r1
 80020f6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020f8:	697b      	ldr	r3, [r7, #20]
 80020fa:	3301      	adds	r3, #1
 80020fc:	617b      	str	r3, [r7, #20]
 80020fe:	697a      	ldr	r2, [r7, #20]
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	429a      	cmp	r2, r3
 8002104:	dbf0      	blt.n	80020e8 <_read+0x12>
  }

  return len;
 8002106:	687b      	ldr	r3, [r7, #4]
}
 8002108:	4618      	mov	r0, r3
 800210a:	3718      	adds	r7, #24
 800210c:	46bd      	mov	sp, r7
 800210e:	bd80      	pop	{r7, pc}

08002110 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b086      	sub	sp, #24
 8002114:	af00      	add	r7, sp, #0
 8002116:	60f8      	str	r0, [r7, #12]
 8002118:	60b9      	str	r1, [r7, #8]
 800211a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800211c:	2300      	movs	r3, #0
 800211e:	617b      	str	r3, [r7, #20]
 8002120:	e009      	b.n	8002136 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002122:	68bb      	ldr	r3, [r7, #8]
 8002124:	1c5a      	adds	r2, r3, #1
 8002126:	60ba      	str	r2, [r7, #8]
 8002128:	781b      	ldrb	r3, [r3, #0]
 800212a:	4618      	mov	r0, r3
 800212c:	f7ff fcee 	bl	8001b0c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002130:	697b      	ldr	r3, [r7, #20]
 8002132:	3301      	adds	r3, #1
 8002134:	617b      	str	r3, [r7, #20]
 8002136:	697a      	ldr	r2, [r7, #20]
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	429a      	cmp	r2, r3
 800213c:	dbf1      	blt.n	8002122 <_write+0x12>
  }
  return len;
 800213e:	687b      	ldr	r3, [r7, #4]
}
 8002140:	4618      	mov	r0, r3
 8002142:	3718      	adds	r7, #24
 8002144:	46bd      	mov	sp, r7
 8002146:	bd80      	pop	{r7, pc}

08002148 <_close>:

int _close(int file)
{
 8002148:	b480      	push	{r7}
 800214a:	b083      	sub	sp, #12
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002150:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002154:	4618      	mov	r0, r3
 8002156:	370c      	adds	r7, #12
 8002158:	46bd      	mov	sp, r7
 800215a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215e:	4770      	bx	lr

08002160 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002160:	b480      	push	{r7}
 8002162:	b083      	sub	sp, #12
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
 8002168:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800216a:	683b      	ldr	r3, [r7, #0]
 800216c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002170:	605a      	str	r2, [r3, #4]
  return 0;
 8002172:	2300      	movs	r3, #0
}
 8002174:	4618      	mov	r0, r3
 8002176:	370c      	adds	r7, #12
 8002178:	46bd      	mov	sp, r7
 800217a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217e:	4770      	bx	lr

08002180 <_isatty>:

int _isatty(int file)
{
 8002180:	b480      	push	{r7}
 8002182:	b083      	sub	sp, #12
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002188:	2301      	movs	r3, #1
}
 800218a:	4618      	mov	r0, r3
 800218c:	370c      	adds	r7, #12
 800218e:	46bd      	mov	sp, r7
 8002190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002194:	4770      	bx	lr

08002196 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002196:	b480      	push	{r7}
 8002198:	b085      	sub	sp, #20
 800219a:	af00      	add	r7, sp, #0
 800219c:	60f8      	str	r0, [r7, #12]
 800219e:	60b9      	str	r1, [r7, #8]
 80021a0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80021a2:	2300      	movs	r3, #0
}
 80021a4:	4618      	mov	r0, r3
 80021a6:	3714      	adds	r7, #20
 80021a8:	46bd      	mov	sp, r7
 80021aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ae:	4770      	bx	lr

080021b0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b086      	sub	sp, #24
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80021b8:	4a14      	ldr	r2, [pc, #80]	@ (800220c <_sbrk+0x5c>)
 80021ba:	4b15      	ldr	r3, [pc, #84]	@ (8002210 <_sbrk+0x60>)
 80021bc:	1ad3      	subs	r3, r2, r3
 80021be:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80021c0:	697b      	ldr	r3, [r7, #20]
 80021c2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80021c4:	4b13      	ldr	r3, [pc, #76]	@ (8002214 <_sbrk+0x64>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d102      	bne.n	80021d2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80021cc:	4b11      	ldr	r3, [pc, #68]	@ (8002214 <_sbrk+0x64>)
 80021ce:	4a12      	ldr	r2, [pc, #72]	@ (8002218 <_sbrk+0x68>)
 80021d0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80021d2:	4b10      	ldr	r3, [pc, #64]	@ (8002214 <_sbrk+0x64>)
 80021d4:	681a      	ldr	r2, [r3, #0]
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	4413      	add	r3, r2
 80021da:	693a      	ldr	r2, [r7, #16]
 80021dc:	429a      	cmp	r2, r3
 80021de:	d207      	bcs.n	80021f0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80021e0:	f006 fb24 	bl	800882c <__errno>
 80021e4:	4603      	mov	r3, r0
 80021e6:	220c      	movs	r2, #12
 80021e8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80021ea:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80021ee:	e009      	b.n	8002204 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80021f0:	4b08      	ldr	r3, [pc, #32]	@ (8002214 <_sbrk+0x64>)
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80021f6:	4b07      	ldr	r3, [pc, #28]	@ (8002214 <_sbrk+0x64>)
 80021f8:	681a      	ldr	r2, [r3, #0]
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	4413      	add	r3, r2
 80021fe:	4a05      	ldr	r2, [pc, #20]	@ (8002214 <_sbrk+0x64>)
 8002200:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002202:	68fb      	ldr	r3, [r7, #12]
}
 8002204:	4618      	mov	r0, r3
 8002206:	3718      	adds	r7, #24
 8002208:	46bd      	mov	sp, r7
 800220a:	bd80      	pop	{r7, pc}
 800220c:	200a0000 	.word	0x200a0000
 8002210:	00000400 	.word	0x00000400
 8002214:	200481a0 	.word	0x200481a0
 8002218:	200482f8 	.word	0x200482f8

0800221c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800221c:	b480      	push	{r7}
 800221e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002220:	4b06      	ldr	r3, [pc, #24]	@ (800223c <SystemInit+0x20>)
 8002222:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002226:	4a05      	ldr	r2, [pc, #20]	@ (800223c <SystemInit+0x20>)
 8002228:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800222c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002230:	bf00      	nop
 8002232:	46bd      	mov	sp, r7
 8002234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002238:	4770      	bx	lr
 800223a:	bf00      	nop
 800223c:	e000ed00 	.word	0xe000ed00

08002240 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002240:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002278 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002244:	f7ff ffea 	bl	800221c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002248:	480c      	ldr	r0, [pc, #48]	@ (800227c <LoopForever+0x6>)
  ldr r1, =_edata
 800224a:	490d      	ldr	r1, [pc, #52]	@ (8002280 <LoopForever+0xa>)
  ldr r2, =_sidata
 800224c:	4a0d      	ldr	r2, [pc, #52]	@ (8002284 <LoopForever+0xe>)
  movs r3, #0
 800224e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002250:	e002      	b.n	8002258 <LoopCopyDataInit>

08002252 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002252:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002254:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002256:	3304      	adds	r3, #4

08002258 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002258:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800225a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800225c:	d3f9      	bcc.n	8002252 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800225e:	4a0a      	ldr	r2, [pc, #40]	@ (8002288 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002260:	4c0a      	ldr	r4, [pc, #40]	@ (800228c <LoopForever+0x16>)
  movs r3, #0
 8002262:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002264:	e001      	b.n	800226a <LoopFillZerobss>

08002266 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002266:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002268:	3204      	adds	r2, #4

0800226a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800226a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800226c:	d3fb      	bcc.n	8002266 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800226e:	f006 fae3 	bl	8008838 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002272:	f7fe feed 	bl	8001050 <main>

08002276 <LoopForever>:

LoopForever:
    b LoopForever
 8002276:	e7fe      	b.n	8002276 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002278:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 800227c:	20040000 	.word	0x20040000
  ldr r1, =_edata
 8002280:	200401d4 	.word	0x200401d4
  ldr r2, =_sidata
 8002284:	0800b894 	.word	0x0800b894
  ldr r2, =_sbss
 8002288:	200401d4 	.word	0x200401d4
  ldr r4, =_ebss
 800228c:	200482f4 	.word	0x200482f4

08002290 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002290:	e7fe      	b.n	8002290 <ADC1_IRQHandler>

08002292 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002292:	b580      	push	{r7, lr}
 8002294:	b082      	sub	sp, #8
 8002296:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002298:	2300      	movs	r3, #0
 800229a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800229c:	2003      	movs	r0, #3
 800229e:	f001 fa03 	bl	80036a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80022a2:	2000      	movs	r0, #0
 80022a4:	f000 f80e 	bl	80022c4 <HAL_InitTick>
 80022a8:	4603      	mov	r3, r0
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d002      	beq.n	80022b4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80022ae:	2301      	movs	r3, #1
 80022b0:	71fb      	strb	r3, [r7, #7]
 80022b2:	e001      	b.n	80022b8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80022b4:	f7ff fc42 	bl	8001b3c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80022b8:	79fb      	ldrb	r3, [r7, #7]
}
 80022ba:	4618      	mov	r0, r3
 80022bc:	3708      	adds	r7, #8
 80022be:	46bd      	mov	sp, r7
 80022c0:	bd80      	pop	{r7, pc}
	...

080022c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b084      	sub	sp, #16
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80022cc:	2300      	movs	r3, #0
 80022ce:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80022d0:	4b17      	ldr	r3, [pc, #92]	@ (8002330 <HAL_InitTick+0x6c>)
 80022d2:	781b      	ldrb	r3, [r3, #0]
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d023      	beq.n	8002320 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80022d8:	4b16      	ldr	r3, [pc, #88]	@ (8002334 <HAL_InitTick+0x70>)
 80022da:	681a      	ldr	r2, [r3, #0]
 80022dc:	4b14      	ldr	r3, [pc, #80]	@ (8002330 <HAL_InitTick+0x6c>)
 80022de:	781b      	ldrb	r3, [r3, #0]
 80022e0:	4619      	mov	r1, r3
 80022e2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80022e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80022ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80022ee:	4618      	mov	r0, r3
 80022f0:	f001 fa0f 	bl	8003712 <HAL_SYSTICK_Config>
 80022f4:	4603      	mov	r3, r0
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d10f      	bne.n	800231a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	2b0f      	cmp	r3, #15
 80022fe:	d809      	bhi.n	8002314 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002300:	2200      	movs	r2, #0
 8002302:	6879      	ldr	r1, [r7, #4]
 8002304:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002308:	f001 f9d9 	bl	80036be <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800230c:	4a0a      	ldr	r2, [pc, #40]	@ (8002338 <HAL_InitTick+0x74>)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	6013      	str	r3, [r2, #0]
 8002312:	e007      	b.n	8002324 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002314:	2301      	movs	r3, #1
 8002316:	73fb      	strb	r3, [r7, #15]
 8002318:	e004      	b.n	8002324 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800231a:	2301      	movs	r3, #1
 800231c:	73fb      	strb	r3, [r7, #15]
 800231e:	e001      	b.n	8002324 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002320:	2301      	movs	r3, #1
 8002322:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002324:	7bfb      	ldrb	r3, [r7, #15]
}
 8002326:	4618      	mov	r0, r3
 8002328:	3710      	adds	r7, #16
 800232a:	46bd      	mov	sp, r7
 800232c:	bd80      	pop	{r7, pc}
 800232e:	bf00      	nop
 8002330:	20040008 	.word	0x20040008
 8002334:	20040000 	.word	0x20040000
 8002338:	20040004 	.word	0x20040004

0800233c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800233c:	b480      	push	{r7}
 800233e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002340:	4b06      	ldr	r3, [pc, #24]	@ (800235c <HAL_IncTick+0x20>)
 8002342:	781b      	ldrb	r3, [r3, #0]
 8002344:	461a      	mov	r2, r3
 8002346:	4b06      	ldr	r3, [pc, #24]	@ (8002360 <HAL_IncTick+0x24>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	4413      	add	r3, r2
 800234c:	4a04      	ldr	r2, [pc, #16]	@ (8002360 <HAL_IncTick+0x24>)
 800234e:	6013      	str	r3, [r2, #0]
}
 8002350:	bf00      	nop
 8002352:	46bd      	mov	sp, r7
 8002354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002358:	4770      	bx	lr
 800235a:	bf00      	nop
 800235c:	20040008 	.word	0x20040008
 8002360:	200481a4 	.word	0x200481a4

08002364 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002364:	b480      	push	{r7}
 8002366:	af00      	add	r7, sp, #0
  return uwTick;
 8002368:	4b03      	ldr	r3, [pc, #12]	@ (8002378 <HAL_GetTick+0x14>)
 800236a:	681b      	ldr	r3, [r3, #0]
}
 800236c:	4618      	mov	r0, r3
 800236e:	46bd      	mov	sp, r7
 8002370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002374:	4770      	bx	lr
 8002376:	bf00      	nop
 8002378:	200481a4 	.word	0x200481a4

0800237c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b084      	sub	sp, #16
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002384:	f7ff ffee 	bl	8002364 <HAL_GetTick>
 8002388:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002394:	d005      	beq.n	80023a2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002396:	4b0a      	ldr	r3, [pc, #40]	@ (80023c0 <HAL_Delay+0x44>)
 8002398:	781b      	ldrb	r3, [r3, #0]
 800239a:	461a      	mov	r2, r3
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	4413      	add	r3, r2
 80023a0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80023a2:	bf00      	nop
 80023a4:	f7ff ffde 	bl	8002364 <HAL_GetTick>
 80023a8:	4602      	mov	r2, r0
 80023aa:	68bb      	ldr	r3, [r7, #8]
 80023ac:	1ad3      	subs	r3, r2, r3
 80023ae:	68fa      	ldr	r2, [r7, #12]
 80023b0:	429a      	cmp	r2, r3
 80023b2:	d8f7      	bhi.n	80023a4 <HAL_Delay+0x28>
  {
  }
}
 80023b4:	bf00      	nop
 80023b6:	bf00      	nop
 80023b8:	3710      	adds	r7, #16
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bd80      	pop	{r7, pc}
 80023be:	bf00      	nop
 80023c0:	20040008 	.word	0x20040008

080023c4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80023c4:	b480      	push	{r7}
 80023c6:	b083      	sub	sp, #12
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
 80023cc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	689b      	ldr	r3, [r3, #8]
 80023d2:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	431a      	orrs	r2, r3
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	609a      	str	r2, [r3, #8]
}
 80023de:	bf00      	nop
 80023e0:	370c      	adds	r7, #12
 80023e2:	46bd      	mov	sp, r7
 80023e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e8:	4770      	bx	lr

080023ea <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80023ea:	b480      	push	{r7}
 80023ec:	b083      	sub	sp, #12
 80023ee:	af00      	add	r7, sp, #0
 80023f0:	6078      	str	r0, [r7, #4]
 80023f2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	689b      	ldr	r3, [r3, #8]
 80023f8:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80023fc:	683b      	ldr	r3, [r7, #0]
 80023fe:	431a      	orrs	r2, r3
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	609a      	str	r2, [r3, #8]
}
 8002404:	bf00      	nop
 8002406:	370c      	adds	r7, #12
 8002408:	46bd      	mov	sp, r7
 800240a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240e:	4770      	bx	lr

08002410 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002410:	b480      	push	{r7}
 8002412:	b083      	sub	sp, #12
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	689b      	ldr	r3, [r3, #8]
 800241c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002420:	4618      	mov	r0, r3
 8002422:	370c      	adds	r7, #12
 8002424:	46bd      	mov	sp, r7
 8002426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242a:	4770      	bx	lr

0800242c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800242c:	b480      	push	{r7}
 800242e:	b087      	sub	sp, #28
 8002430:	af00      	add	r7, sp, #0
 8002432:	60f8      	str	r0, [r7, #12]
 8002434:	60b9      	str	r1, [r7, #8]
 8002436:	607a      	str	r2, [r7, #4]
 8002438:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	3360      	adds	r3, #96	@ 0x60
 800243e:	461a      	mov	r2, r3
 8002440:	68bb      	ldr	r3, [r7, #8]
 8002442:	009b      	lsls	r3, r3, #2
 8002444:	4413      	add	r3, r2
 8002446:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002448:	697b      	ldr	r3, [r7, #20]
 800244a:	681a      	ldr	r2, [r3, #0]
 800244c:	4b08      	ldr	r3, [pc, #32]	@ (8002470 <LL_ADC_SetOffset+0x44>)
 800244e:	4013      	ands	r3, r2
 8002450:	687a      	ldr	r2, [r7, #4]
 8002452:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8002456:	683a      	ldr	r2, [r7, #0]
 8002458:	430a      	orrs	r2, r1
 800245a:	4313      	orrs	r3, r2
 800245c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002460:	697b      	ldr	r3, [r7, #20]
 8002462:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002464:	bf00      	nop
 8002466:	371c      	adds	r7, #28
 8002468:	46bd      	mov	sp, r7
 800246a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246e:	4770      	bx	lr
 8002470:	03fff000 	.word	0x03fff000

08002474 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002474:	b480      	push	{r7}
 8002476:	b085      	sub	sp, #20
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
 800247c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	3360      	adds	r3, #96	@ 0x60
 8002482:	461a      	mov	r2, r3
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	009b      	lsls	r3, r3, #2
 8002488:	4413      	add	r3, r2
 800248a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002494:	4618      	mov	r0, r3
 8002496:	3714      	adds	r7, #20
 8002498:	46bd      	mov	sp, r7
 800249a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249e:	4770      	bx	lr

080024a0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80024a0:	b480      	push	{r7}
 80024a2:	b087      	sub	sp, #28
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	60f8      	str	r0, [r7, #12]
 80024a8:	60b9      	str	r1, [r7, #8]
 80024aa:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	3360      	adds	r3, #96	@ 0x60
 80024b0:	461a      	mov	r2, r3
 80024b2:	68bb      	ldr	r3, [r7, #8]
 80024b4:	009b      	lsls	r3, r3, #2
 80024b6:	4413      	add	r3, r2
 80024b8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80024ba:	697b      	ldr	r3, [r7, #20]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	431a      	orrs	r2, r3
 80024c6:	697b      	ldr	r3, [r7, #20]
 80024c8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80024ca:	bf00      	nop
 80024cc:	371c      	adds	r7, #28
 80024ce:	46bd      	mov	sp, r7
 80024d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d4:	4770      	bx	lr

080024d6 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80024d6:	b480      	push	{r7}
 80024d8:	b083      	sub	sp, #12
 80024da:	af00      	add	r7, sp, #0
 80024dc:	6078      	str	r0, [r7, #4]
 80024de:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	695b      	ldr	r3, [r3, #20]
 80024e4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80024e8:	683b      	ldr	r3, [r7, #0]
 80024ea:	431a      	orrs	r2, r3
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	615a      	str	r2, [r3, #20]
}
 80024f0:	bf00      	nop
 80024f2:	370c      	adds	r7, #12
 80024f4:	46bd      	mov	sp, r7
 80024f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fa:	4770      	bx	lr

080024fc <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80024fc:	b480      	push	{r7}
 80024fe:	b083      	sub	sp, #12
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	68db      	ldr	r3, [r3, #12]
 8002508:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800250c:	2b00      	cmp	r3, #0
 800250e:	d101      	bne.n	8002514 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002510:	2301      	movs	r3, #1
 8002512:	e000      	b.n	8002516 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002514:	2300      	movs	r3, #0
}
 8002516:	4618      	mov	r0, r3
 8002518:	370c      	adds	r7, #12
 800251a:	46bd      	mov	sp, r7
 800251c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002520:	4770      	bx	lr

08002522 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002522:	b480      	push	{r7}
 8002524:	b087      	sub	sp, #28
 8002526:	af00      	add	r7, sp, #0
 8002528:	60f8      	str	r0, [r7, #12]
 800252a:	60b9      	str	r1, [r7, #8]
 800252c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	3330      	adds	r3, #48	@ 0x30
 8002532:	461a      	mov	r2, r3
 8002534:	68bb      	ldr	r3, [r7, #8]
 8002536:	0a1b      	lsrs	r3, r3, #8
 8002538:	009b      	lsls	r3, r3, #2
 800253a:	f003 030c 	and.w	r3, r3, #12
 800253e:	4413      	add	r3, r2
 8002540:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002542:	697b      	ldr	r3, [r7, #20]
 8002544:	681a      	ldr	r2, [r3, #0]
 8002546:	68bb      	ldr	r3, [r7, #8]
 8002548:	f003 031f 	and.w	r3, r3, #31
 800254c:	211f      	movs	r1, #31
 800254e:	fa01 f303 	lsl.w	r3, r1, r3
 8002552:	43db      	mvns	r3, r3
 8002554:	401a      	ands	r2, r3
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	0e9b      	lsrs	r3, r3, #26
 800255a:	f003 011f 	and.w	r1, r3, #31
 800255e:	68bb      	ldr	r3, [r7, #8]
 8002560:	f003 031f 	and.w	r3, r3, #31
 8002564:	fa01 f303 	lsl.w	r3, r1, r3
 8002568:	431a      	orrs	r2, r3
 800256a:	697b      	ldr	r3, [r7, #20]
 800256c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800256e:	bf00      	nop
 8002570:	371c      	adds	r7, #28
 8002572:	46bd      	mov	sp, r7
 8002574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002578:	4770      	bx	lr

0800257a <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800257a:	b480      	push	{r7}
 800257c:	b087      	sub	sp, #28
 800257e:	af00      	add	r7, sp, #0
 8002580:	60f8      	str	r0, [r7, #12]
 8002582:	60b9      	str	r1, [r7, #8]
 8002584:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	3314      	adds	r3, #20
 800258a:	461a      	mov	r2, r3
 800258c:	68bb      	ldr	r3, [r7, #8]
 800258e:	0e5b      	lsrs	r3, r3, #25
 8002590:	009b      	lsls	r3, r3, #2
 8002592:	f003 0304 	and.w	r3, r3, #4
 8002596:	4413      	add	r3, r2
 8002598:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800259a:	697b      	ldr	r3, [r7, #20]
 800259c:	681a      	ldr	r2, [r3, #0]
 800259e:	68bb      	ldr	r3, [r7, #8]
 80025a0:	0d1b      	lsrs	r3, r3, #20
 80025a2:	f003 031f 	and.w	r3, r3, #31
 80025a6:	2107      	movs	r1, #7
 80025a8:	fa01 f303 	lsl.w	r3, r1, r3
 80025ac:	43db      	mvns	r3, r3
 80025ae:	401a      	ands	r2, r3
 80025b0:	68bb      	ldr	r3, [r7, #8]
 80025b2:	0d1b      	lsrs	r3, r3, #20
 80025b4:	f003 031f 	and.w	r3, r3, #31
 80025b8:	6879      	ldr	r1, [r7, #4]
 80025ba:	fa01 f303 	lsl.w	r3, r1, r3
 80025be:	431a      	orrs	r2, r3
 80025c0:	697b      	ldr	r3, [r7, #20]
 80025c2:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80025c4:	bf00      	nop
 80025c6:	371c      	adds	r7, #28
 80025c8:	46bd      	mov	sp, r7
 80025ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ce:	4770      	bx	lr

080025d0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80025d0:	b480      	push	{r7}
 80025d2:	b085      	sub	sp, #20
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	60f8      	str	r0, [r7, #12]
 80025d8:	60b9      	str	r1, [r7, #8]
 80025da:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80025e2:	68bb      	ldr	r3, [r7, #8]
 80025e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025e8:	43db      	mvns	r3, r3
 80025ea:	401a      	ands	r2, r3
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	f003 0318 	and.w	r3, r3, #24
 80025f2:	4908      	ldr	r1, [pc, #32]	@ (8002614 <LL_ADC_SetChannelSingleDiff+0x44>)
 80025f4:	40d9      	lsrs	r1, r3
 80025f6:	68bb      	ldr	r3, [r7, #8]
 80025f8:	400b      	ands	r3, r1
 80025fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025fe:	431a      	orrs	r2, r3
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002606:	bf00      	nop
 8002608:	3714      	adds	r7, #20
 800260a:	46bd      	mov	sp, r7
 800260c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002610:	4770      	bx	lr
 8002612:	bf00      	nop
 8002614:	0007ffff 	.word	0x0007ffff

08002618 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002618:	b480      	push	{r7}
 800261a:	b083      	sub	sp, #12
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	689b      	ldr	r3, [r3, #8]
 8002624:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002628:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800262c:	687a      	ldr	r2, [r7, #4]
 800262e:	6093      	str	r3, [r2, #8]
}
 8002630:	bf00      	nop
 8002632:	370c      	adds	r7, #12
 8002634:	46bd      	mov	sp, r7
 8002636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263a:	4770      	bx	lr

0800263c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800263c:	b480      	push	{r7}
 800263e:	b083      	sub	sp, #12
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	689b      	ldr	r3, [r3, #8]
 8002648:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800264c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002650:	d101      	bne.n	8002656 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002652:	2301      	movs	r3, #1
 8002654:	e000      	b.n	8002658 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002656:	2300      	movs	r3, #0
}
 8002658:	4618      	mov	r0, r3
 800265a:	370c      	adds	r7, #12
 800265c:	46bd      	mov	sp, r7
 800265e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002662:	4770      	bx	lr

08002664 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002664:	b480      	push	{r7}
 8002666:	b083      	sub	sp, #12
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	689b      	ldr	r3, [r3, #8]
 8002670:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002674:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002678:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002680:	bf00      	nop
 8002682:	370c      	adds	r7, #12
 8002684:	46bd      	mov	sp, r7
 8002686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268a:	4770      	bx	lr

0800268c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800268c:	b480      	push	{r7}
 800268e:	b083      	sub	sp, #12
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	689b      	ldr	r3, [r3, #8]
 8002698:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800269c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80026a0:	d101      	bne.n	80026a6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80026a2:	2301      	movs	r3, #1
 80026a4:	e000      	b.n	80026a8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80026a6:	2300      	movs	r3, #0
}
 80026a8:	4618      	mov	r0, r3
 80026aa:	370c      	adds	r7, #12
 80026ac:	46bd      	mov	sp, r7
 80026ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b2:	4770      	bx	lr

080026b4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80026b4:	b480      	push	{r7}
 80026b6:	b083      	sub	sp, #12
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	689b      	ldr	r3, [r3, #8]
 80026c0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80026c4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80026c8:	f043 0201 	orr.w	r2, r3, #1
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80026d0:	bf00      	nop
 80026d2:	370c      	adds	r7, #12
 80026d4:	46bd      	mov	sp, r7
 80026d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026da:	4770      	bx	lr

080026dc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80026dc:	b480      	push	{r7}
 80026de:	b083      	sub	sp, #12
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	689b      	ldr	r3, [r3, #8]
 80026e8:	f003 0301 	and.w	r3, r3, #1
 80026ec:	2b01      	cmp	r3, #1
 80026ee:	d101      	bne.n	80026f4 <LL_ADC_IsEnabled+0x18>
 80026f0:	2301      	movs	r3, #1
 80026f2:	e000      	b.n	80026f6 <LL_ADC_IsEnabled+0x1a>
 80026f4:	2300      	movs	r3, #0
}
 80026f6:	4618      	mov	r0, r3
 80026f8:	370c      	adds	r7, #12
 80026fa:	46bd      	mov	sp, r7
 80026fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002700:	4770      	bx	lr

08002702 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002702:	b480      	push	{r7}
 8002704:	b083      	sub	sp, #12
 8002706:	af00      	add	r7, sp, #0
 8002708:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	689b      	ldr	r3, [r3, #8]
 800270e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002712:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002716:	f043 0204 	orr.w	r2, r3, #4
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800271e:	bf00      	nop
 8002720:	370c      	adds	r7, #12
 8002722:	46bd      	mov	sp, r7
 8002724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002728:	4770      	bx	lr

0800272a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800272a:	b480      	push	{r7}
 800272c:	b083      	sub	sp, #12
 800272e:	af00      	add	r7, sp, #0
 8002730:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	689b      	ldr	r3, [r3, #8]
 8002736:	f003 0304 	and.w	r3, r3, #4
 800273a:	2b04      	cmp	r3, #4
 800273c:	d101      	bne.n	8002742 <LL_ADC_REG_IsConversionOngoing+0x18>
 800273e:	2301      	movs	r3, #1
 8002740:	e000      	b.n	8002744 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002742:	2300      	movs	r3, #0
}
 8002744:	4618      	mov	r0, r3
 8002746:	370c      	adds	r7, #12
 8002748:	46bd      	mov	sp, r7
 800274a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274e:	4770      	bx	lr

08002750 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002750:	b480      	push	{r7}
 8002752:	b083      	sub	sp, #12
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	689b      	ldr	r3, [r3, #8]
 800275c:	f003 0308 	and.w	r3, r3, #8
 8002760:	2b08      	cmp	r3, #8
 8002762:	d101      	bne.n	8002768 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002764:	2301      	movs	r3, #1
 8002766:	e000      	b.n	800276a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002768:	2300      	movs	r3, #0
}
 800276a:	4618      	mov	r0, r3
 800276c:	370c      	adds	r7, #12
 800276e:	46bd      	mov	sp, r7
 8002770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002774:	4770      	bx	lr
	...

08002778 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b088      	sub	sp, #32
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002780:	2300      	movs	r3, #0
 8002782:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002784:	2300      	movs	r3, #0
 8002786:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d101      	bne.n	8002792 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800278e:	2301      	movs	r3, #1
 8002790:	e129      	b.n	80029e6 <HAL_ADC_Init+0x26e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	691b      	ldr	r3, [r3, #16]
 8002796:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800279c:	2b00      	cmp	r3, #0
 800279e:	d109      	bne.n	80027b4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80027a0:	6878      	ldr	r0, [r7, #4]
 80027a2:	f7ff f9ef 	bl	8001b84 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	2200      	movs	r2, #0
 80027aa:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	2200      	movs	r2, #0
 80027b0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	4618      	mov	r0, r3
 80027ba:	f7ff ff3f 	bl	800263c <LL_ADC_IsDeepPowerDownEnabled>
 80027be:	4603      	mov	r3, r0
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d004      	beq.n	80027ce <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	4618      	mov	r0, r3
 80027ca:	f7ff ff25 	bl	8002618 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	4618      	mov	r0, r3
 80027d4:	f7ff ff5a 	bl	800268c <LL_ADC_IsInternalRegulatorEnabled>
 80027d8:	4603      	mov	r3, r0
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d115      	bne.n	800280a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	4618      	mov	r0, r3
 80027e4:	f7ff ff3e 	bl	8002664 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80027e8:	4b81      	ldr	r3, [pc, #516]	@ (80029f0 <HAL_ADC_Init+0x278>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	099b      	lsrs	r3, r3, #6
 80027ee:	4a81      	ldr	r2, [pc, #516]	@ (80029f4 <HAL_ADC_Init+0x27c>)
 80027f0:	fba2 2303 	umull	r2, r3, r2, r3
 80027f4:	099b      	lsrs	r3, r3, #6
 80027f6:	3301      	adds	r3, #1
 80027f8:	005b      	lsls	r3, r3, #1
 80027fa:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80027fc:	e002      	b.n	8002804 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	3b01      	subs	r3, #1
 8002802:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	2b00      	cmp	r3, #0
 8002808:	d1f9      	bne.n	80027fe <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	4618      	mov	r0, r3
 8002810:	f7ff ff3c 	bl	800268c <LL_ADC_IsInternalRegulatorEnabled>
 8002814:	4603      	mov	r3, r0
 8002816:	2b00      	cmp	r3, #0
 8002818:	d10d      	bne.n	8002836 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800281e:	f043 0210 	orr.w	r2, r3, #16
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800282a:	f043 0201 	orr.w	r2, r3, #1
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002832:	2301      	movs	r3, #1
 8002834:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	4618      	mov	r0, r3
 800283c:	f7ff ff75 	bl	800272a <LL_ADC_REG_IsConversionOngoing>
 8002840:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002846:	f003 0310 	and.w	r3, r3, #16
 800284a:	2b00      	cmp	r3, #0
 800284c:	f040 80c2 	bne.w	80029d4 <HAL_ADC_Init+0x25c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002850:	697b      	ldr	r3, [r7, #20]
 8002852:	2b00      	cmp	r3, #0
 8002854:	f040 80be 	bne.w	80029d4 <HAL_ADC_Init+0x25c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800285c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002860:	f043 0202 	orr.w	r2, r3, #2
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	4618      	mov	r0, r3
 800286e:	f7ff ff35 	bl	80026dc <LL_ADC_IsEnabled>
 8002872:	4603      	mov	r3, r0
 8002874:	2b00      	cmp	r3, #0
 8002876:	d10b      	bne.n	8002890 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002878:	485f      	ldr	r0, [pc, #380]	@ (80029f8 <HAL_ADC_Init+0x280>)
 800287a:	f7ff ff2f 	bl	80026dc <LL_ADC_IsEnabled>
 800287e:	4603      	mov	r3, r0
 8002880:	2b00      	cmp	r3, #0
 8002882:	d105      	bne.n	8002890 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	685b      	ldr	r3, [r3, #4]
 8002888:	4619      	mov	r1, r3
 800288a:	485c      	ldr	r0, [pc, #368]	@ (80029fc <HAL_ADC_Init+0x284>)
 800288c:	f7ff fd9a 	bl	80023c4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	7e5b      	ldrb	r3, [r3, #25]
 8002894:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800289a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80028a0:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80028a6:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	f893 3020 	ldrb.w	r3, [r3, #32]
 80028ae:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80028b0:	4313      	orrs	r3, r2
 80028b2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80028ba:	2b01      	cmp	r3, #1
 80028bc:	d106      	bne.n	80028cc <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028c2:	3b01      	subs	r3, #1
 80028c4:	045b      	lsls	r3, r3, #17
 80028c6:	69ba      	ldr	r2, [r7, #24]
 80028c8:	4313      	orrs	r3, r2
 80028ca:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d009      	beq.n	80028e8 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028d8:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028e0:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80028e2:	69ba      	ldr	r2, [r7, #24]
 80028e4:	4313      	orrs	r3, r2
 80028e6:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	68da      	ldr	r2, [r3, #12]
 80028ee:	4b44      	ldr	r3, [pc, #272]	@ (8002a00 <HAL_ADC_Init+0x288>)
 80028f0:	4013      	ands	r3, r2
 80028f2:	687a      	ldr	r2, [r7, #4]
 80028f4:	6812      	ldr	r2, [r2, #0]
 80028f6:	69b9      	ldr	r1, [r7, #24]
 80028f8:	430b      	orrs	r3, r1
 80028fa:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	4618      	mov	r0, r3
 8002902:	f7ff ff25 	bl	8002750 <LL_ADC_INJ_IsConversionOngoing>
 8002906:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002908:	697b      	ldr	r3, [r7, #20]
 800290a:	2b00      	cmp	r3, #0
 800290c:	d140      	bne.n	8002990 <HAL_ADC_Init+0x218>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800290e:	693b      	ldr	r3, [r7, #16]
 8002910:	2b00      	cmp	r3, #0
 8002912:	d13d      	bne.n	8002990 <HAL_ADC_Init+0x218>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	7e1b      	ldrb	r3, [r3, #24]
 800291c:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800291e:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002926:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002928:	4313      	orrs	r3, r2
 800292a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	68db      	ldr	r3, [r3, #12]
 8002932:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002936:	f023 0306 	bic.w	r3, r3, #6
 800293a:	687a      	ldr	r2, [r7, #4]
 800293c:	6812      	ldr	r2, [r2, #0]
 800293e:	69b9      	ldr	r1, [r7, #24]
 8002940:	430b      	orrs	r3, r1
 8002942:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800294a:	2b01      	cmp	r3, #1
 800294c:	d118      	bne.n	8002980 <HAL_ADC_Init+0x208>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	691b      	ldr	r3, [r3, #16]
 8002954:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002958:	f023 0304 	bic.w	r3, r3, #4
 800295c:	687a      	ldr	r2, [r7, #4]
 800295e:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8002960:	687a      	ldr	r2, [r7, #4]
 8002962:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002964:	4311      	orrs	r1, r2
 8002966:	687a      	ldr	r2, [r7, #4]
 8002968:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800296a:	4311      	orrs	r1, r2
 800296c:	687a      	ldr	r2, [r7, #4]
 800296e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002970:	430a      	orrs	r2, r1
 8002972:	431a      	orrs	r2, r3
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f042 0201 	orr.w	r2, r2, #1
 800297c:	611a      	str	r2, [r3, #16]
 800297e:	e007      	b.n	8002990 <HAL_ADC_Init+0x218>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	691a      	ldr	r2, [r3, #16]
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f022 0201 	bic.w	r2, r2, #1
 800298e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	691b      	ldr	r3, [r3, #16]
 8002994:	2b01      	cmp	r3, #1
 8002996:	d10c      	bne.n	80029b2 <HAL_ADC_Init+0x23a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800299e:	f023 010f 	bic.w	r1, r3, #15
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	69db      	ldr	r3, [r3, #28]
 80029a6:	1e5a      	subs	r2, r3, #1
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	430a      	orrs	r2, r1
 80029ae:	631a      	str	r2, [r3, #48]	@ 0x30
 80029b0:	e007      	b.n	80029c2 <HAL_ADC_Init+0x24a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f022 020f 	bic.w	r2, r2, #15
 80029c0:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029c6:	f023 0303 	bic.w	r3, r3, #3
 80029ca:	f043 0201 	orr.w	r2, r3, #1
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	659a      	str	r2, [r3, #88]	@ 0x58
 80029d2:	e007      	b.n	80029e4 <HAL_ADC_Init+0x26c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029d8:	f043 0210 	orr.w	r2, r3, #16
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80029e0:	2301      	movs	r3, #1
 80029e2:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80029e4:	7ffb      	ldrb	r3, [r7, #31]
}
 80029e6:	4618      	mov	r0, r3
 80029e8:	3720      	adds	r7, #32
 80029ea:	46bd      	mov	sp, r7
 80029ec:	bd80      	pop	{r7, pc}
 80029ee:	bf00      	nop
 80029f0:	20040000 	.word	0x20040000
 80029f4:	053e2d63 	.word	0x053e2d63
 80029f8:	50040000 	.word	0x50040000
 80029fc:	50040300 	.word	0x50040300
 8002a00:	fff0c007 	.word	0xfff0c007

08002a04 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b084      	sub	sp, #16
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	4618      	mov	r0, r3
 8002a12:	f7ff fe8a 	bl	800272a <LL_ADC_REG_IsConversionOngoing>
 8002a16:	4603      	mov	r3, r0
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d14f      	bne.n	8002abc <HAL_ADC_Start+0xb8>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002a22:	2b01      	cmp	r3, #1
 8002a24:	d101      	bne.n	8002a2a <HAL_ADC_Start+0x26>
 8002a26:	2302      	movs	r3, #2
 8002a28:	e04b      	b.n	8002ac2 <HAL_ADC_Start+0xbe>
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	2201      	movs	r2, #1
 8002a2e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002a32:	6878      	ldr	r0, [r7, #4]
 8002a34:	f000 fce2 	bl	80033fc <ADC_Enable>
 8002a38:	4603      	mov	r3, r0
 8002a3a:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002a3c:	7bfb      	ldrb	r3, [r7, #15]
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d137      	bne.n	8002ab2 <HAL_ADC_Start+0xae>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a46:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002a4a:	f023 0301 	bic.w	r3, r3, #1
 8002a4e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	659a      	str	r2, [r3, #88]	@ 0x58
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a5a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002a5e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002a62:	d106      	bne.n	8002a72 <HAL_ADC_Start+0x6e>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a68:	f023 0206 	bic.w	r2, r3, #6
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002a70:	e002      	b.n	8002a78 <HAL_ADC_Start+0x74>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2200      	movs	r2, #0
 8002a76:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	221c      	movs	r2, #28
 8002a7e:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2200      	movs	r2, #0
 8002a84:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
        }

      }
#else
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	68db      	ldr	r3, [r3, #12]
 8002a8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d007      	beq.n	8002aa6 <HAL_ADC_Start+0xa2>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a9a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002a9e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	4618      	mov	r0, r3
 8002aac:	f7ff fe29 	bl	8002702 <LL_ADC_REG_StartConversion>
 8002ab0:	e006      	b.n	8002ac0 <HAL_ADC_Start+0xbc>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 8002aba:	e001      	b.n	8002ac0 <HAL_ADC_Start+0xbc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002abc:	2302      	movs	r3, #2
 8002abe:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 8002ac0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	3710      	adds	r7, #16
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bd80      	pop	{r7, pc}

08002aca <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002aca:	b580      	push	{r7, lr}
 8002acc:	b086      	sub	sp, #24
 8002ace:	af00      	add	r7, sp, #0
 8002ad0:	6078      	str	r0, [r7, #4]
 8002ad2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	695b      	ldr	r3, [r3, #20]
 8002ad8:	2b08      	cmp	r3, #8
 8002ada:	d102      	bne.n	8002ae2 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8002adc:	2308      	movs	r3, #8
 8002ade:	617b      	str	r3, [r7, #20]
 8002ae0:	e010      	b.n	8002b04 <HAL_ADC_PollForConversion+0x3a>
        tmp_Flag_End = (ADC_FLAG_EOC);
      }
    }
#else
    /* Check ADC DMA mode */
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	68db      	ldr	r3, [r3, #12]
 8002ae8:	f003 0301 	and.w	r3, r3, #1
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d007      	beq.n	8002b00 <HAL_ADC_PollForConversion+0x36>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002af4:	f043 0220 	orr.w	r2, r3, #32
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8002afc:	2301      	movs	r3, #1
 8002afe:	e06f      	b.n	8002be0 <HAL_ADC_PollForConversion+0x116>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 8002b00:	2304      	movs	r3, #4
 8002b02:	617b      	str	r3, [r7, #20]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8002b04:	f7ff fc2e 	bl	8002364 <HAL_GetTick>
 8002b08:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002b0a:	e021      	b.n	8002b50 <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002b0c:	683b      	ldr	r3, [r7, #0]
 8002b0e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002b12:	d01d      	beq.n	8002b50 <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8002b14:	f7ff fc26 	bl	8002364 <HAL_GetTick>
 8002b18:	4602      	mov	r2, r0
 8002b1a:	693b      	ldr	r3, [r7, #16]
 8002b1c:	1ad3      	subs	r3, r2, r3
 8002b1e:	683a      	ldr	r2, [r7, #0]
 8002b20:	429a      	cmp	r2, r3
 8002b22:	d302      	bcc.n	8002b2a <HAL_ADC_PollForConversion+0x60>
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d112      	bne.n	8002b50 <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	681a      	ldr	r2, [r3, #0]
 8002b30:	697b      	ldr	r3, [r7, #20]
 8002b32:	4013      	ands	r3, r2
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d10b      	bne.n	8002b50 <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b3c:	f043 0204 	orr.w	r2, r3, #4
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2200      	movs	r2, #0
 8002b48:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

          return HAL_TIMEOUT;
 8002b4c:	2303      	movs	r3, #3
 8002b4e:	e047      	b.n	8002be0 <HAL_ADC_PollForConversion+0x116>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	681a      	ldr	r2, [r3, #0]
 8002b56:	697b      	ldr	r3, [r7, #20]
 8002b58:	4013      	ands	r3, r2
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d0d6      	beq.n	8002b0c <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b62:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	4618      	mov	r0, r3
 8002b70:	f7ff fcc4 	bl	80024fc <LL_ADC_REG_IsTriggerSourceSWStart>
 8002b74:	4603      	mov	r3, r0
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d01c      	beq.n	8002bb4 <HAL_ADC_PollForConversion+0xea>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	7e5b      	ldrb	r3, [r3, #25]
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d118      	bne.n	8002bb4 <HAL_ADC_PollForConversion+0xea>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f003 0308 	and.w	r3, r3, #8
 8002b8c:	2b08      	cmp	r3, #8
 8002b8e:	d111      	bne.n	8002bb4 <HAL_ADC_PollForConversion+0xea>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b94:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	659a      	str	r2, [r3, #88]	@ 0x58

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ba0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d105      	bne.n	8002bb4 <HAL_ADC_PollForConversion+0xea>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bac:	f043 0201 	orr.w	r2, r3, #1
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	659a      	str	r2, [r3, #88]	@ 0x58
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
  }
#else
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	68db      	ldr	r3, [r3, #12]
 8002bba:	60fb      	str	r3, [r7, #12]
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8002bbc:	697b      	ldr	r3, [r7, #20]
 8002bbe:	2b08      	cmp	r3, #8
 8002bc0:	d104      	bne.n	8002bcc <HAL_ADC_PollForConversion+0x102>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	2208      	movs	r2, #8
 8002bc8:	601a      	str	r2, [r3, #0]
 8002bca:	e008      	b.n	8002bde <HAL_ADC_PollForConversion+0x114>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d103      	bne.n	8002bde <HAL_ADC_PollForConversion+0x114>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	220c      	movs	r2, #12
 8002bdc:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8002bde:	2300      	movs	r3, #0
}
 8002be0:	4618      	mov	r0, r3
 8002be2:	3718      	adds	r7, #24
 8002be4:	46bd      	mov	sp, r7
 8002be6:	bd80      	pop	{r7, pc}

08002be8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8002be8:	b480      	push	{r7}
 8002bea:	b083      	sub	sp, #12
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	370c      	adds	r7, #12
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c00:	4770      	bx	lr
	...

08002c04 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b0b6      	sub	sp, #216	@ 0xd8
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
 8002c0c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c0e:	2300      	movs	r3, #0
 8002c10:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002c14:	2300      	movs	r3, #0
 8002c16:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002c1e:	2b01      	cmp	r3, #1
 8002c20:	d101      	bne.n	8002c26 <HAL_ADC_ConfigChannel+0x22>
 8002c22:	2302      	movs	r3, #2
 8002c24:	e3d5      	b.n	80033d2 <HAL_ADC_ConfigChannel+0x7ce>
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	2201      	movs	r2, #1
 8002c2a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	4618      	mov	r0, r3
 8002c34:	f7ff fd79 	bl	800272a <LL_ADC_REG_IsConversionOngoing>
 8002c38:	4603      	mov	r3, r0
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	f040 83ba 	bne.w	80033b4 <HAL_ADC_ConfigChannel+0x7b0>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	685b      	ldr	r3, [r3, #4]
 8002c44:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	685b      	ldr	r3, [r3, #4]
 8002c4c:	2b05      	cmp	r3, #5
 8002c4e:	d824      	bhi.n	8002c9a <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	685b      	ldr	r3, [r3, #4]
 8002c54:	3b02      	subs	r3, #2
 8002c56:	2b03      	cmp	r3, #3
 8002c58:	d81b      	bhi.n	8002c92 <HAL_ADC_ConfigChannel+0x8e>
 8002c5a:	a201      	add	r2, pc, #4	@ (adr r2, 8002c60 <HAL_ADC_ConfigChannel+0x5c>)
 8002c5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c60:	08002c71 	.word	0x08002c71
 8002c64:	08002c79 	.word	0x08002c79
 8002c68:	08002c81 	.word	0x08002c81
 8002c6c:	08002c89 	.word	0x08002c89
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8002c70:	230c      	movs	r3, #12
 8002c72:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002c76:	e010      	b.n	8002c9a <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8002c78:	2312      	movs	r3, #18
 8002c7a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002c7e:	e00c      	b.n	8002c9a <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8002c80:	2318      	movs	r3, #24
 8002c82:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002c86:	e008      	b.n	8002c9a <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8002c88:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002c8c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002c90:	e003      	b.n	8002c9a <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8002c92:	2306      	movs	r3, #6
 8002c94:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002c98:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6818      	ldr	r0, [r3, #0]
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	461a      	mov	r2, r3
 8002ca4:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8002ca8:	f7ff fc3b 	bl	8002522 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	f7ff fd3a 	bl	800272a <LL_ADC_REG_IsConversionOngoing>
 8002cb6:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	f7ff fd46 	bl	8002750 <LL_ADC_INJ_IsConversionOngoing>
 8002cc4:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002cc8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	f040 81bf 	bne.w	8003050 <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002cd2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	f040 81ba 	bne.w	8003050 <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002cdc:	683b      	ldr	r3, [r7, #0]
 8002cde:	689b      	ldr	r3, [r3, #8]
 8002ce0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002ce4:	d10f      	bne.n	8002d06 <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	6818      	ldr	r0, [r3, #0]
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	2200      	movs	r2, #0
 8002cf0:	4619      	mov	r1, r3
 8002cf2:	f7ff fc42 	bl	800257a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8002cfe:	4618      	mov	r0, r3
 8002d00:	f7ff fbe9 	bl	80024d6 <LL_ADC_SetSamplingTimeCommonConfig>
 8002d04:	e00e      	b.n	8002d24 <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6818      	ldr	r0, [r3, #0]
 8002d0a:	683b      	ldr	r3, [r7, #0]
 8002d0c:	6819      	ldr	r1, [r3, #0]
 8002d0e:	683b      	ldr	r3, [r7, #0]
 8002d10:	689b      	ldr	r3, [r3, #8]
 8002d12:	461a      	mov	r2, r3
 8002d14:	f7ff fc31 	bl	800257a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	2100      	movs	r1, #0
 8002d1e:	4618      	mov	r0, r3
 8002d20:	f7ff fbd9 	bl	80024d6 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002d24:	683b      	ldr	r3, [r7, #0]
 8002d26:	695a      	ldr	r2, [r3, #20]
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	68db      	ldr	r3, [r3, #12]
 8002d2e:	08db      	lsrs	r3, r3, #3
 8002d30:	f003 0303 	and.w	r3, r3, #3
 8002d34:	005b      	lsls	r3, r3, #1
 8002d36:	fa02 f303 	lsl.w	r3, r2, r3
 8002d3a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002d3e:	683b      	ldr	r3, [r7, #0]
 8002d40:	691b      	ldr	r3, [r3, #16]
 8002d42:	2b04      	cmp	r3, #4
 8002d44:	d00a      	beq.n	8002d5c <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6818      	ldr	r0, [r3, #0]
 8002d4a:	683b      	ldr	r3, [r7, #0]
 8002d4c:	6919      	ldr	r1, [r3, #16]
 8002d4e:	683b      	ldr	r3, [r7, #0]
 8002d50:	681a      	ldr	r2, [r3, #0]
 8002d52:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002d56:	f7ff fb69 	bl	800242c <LL_ADC_SetOffset>
 8002d5a:	e179      	b.n	8003050 <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	2100      	movs	r1, #0
 8002d62:	4618      	mov	r0, r3
 8002d64:	f7ff fb86 	bl	8002474 <LL_ADC_GetOffsetChannel>
 8002d68:	4603      	mov	r3, r0
 8002d6a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d10a      	bne.n	8002d88 <HAL_ADC_ConfigChannel+0x184>
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	2100      	movs	r1, #0
 8002d78:	4618      	mov	r0, r3
 8002d7a:	f7ff fb7b 	bl	8002474 <LL_ADC_GetOffsetChannel>
 8002d7e:	4603      	mov	r3, r0
 8002d80:	0e9b      	lsrs	r3, r3, #26
 8002d82:	f003 021f 	and.w	r2, r3, #31
 8002d86:	e01e      	b.n	8002dc6 <HAL_ADC_ConfigChannel+0x1c2>
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	2100      	movs	r1, #0
 8002d8e:	4618      	mov	r0, r3
 8002d90:	f7ff fb70 	bl	8002474 <LL_ADC_GetOffsetChannel>
 8002d94:	4603      	mov	r3, r0
 8002d96:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d9a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002d9e:	fa93 f3a3 	rbit	r3, r3
 8002da2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002da6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002daa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002dae:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d101      	bne.n	8002dba <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 8002db6:	2320      	movs	r3, #32
 8002db8:	e004      	b.n	8002dc4 <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 8002dba:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002dbe:	fab3 f383 	clz	r3, r3
 8002dc2:	b2db      	uxtb	r3, r3
 8002dc4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002dc6:	683b      	ldr	r3, [r7, #0]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d105      	bne.n	8002dde <HAL_ADC_ConfigChannel+0x1da>
 8002dd2:	683b      	ldr	r3, [r7, #0]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	0e9b      	lsrs	r3, r3, #26
 8002dd8:	f003 031f 	and.w	r3, r3, #31
 8002ddc:	e018      	b.n	8002e10 <HAL_ADC_ConfigChannel+0x20c>
 8002dde:	683b      	ldr	r3, [r7, #0]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002de6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002dea:	fa93 f3a3 	rbit	r3, r3
 8002dee:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8002df2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002df6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8002dfa:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d101      	bne.n	8002e06 <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 8002e02:	2320      	movs	r3, #32
 8002e04:	e004      	b.n	8002e10 <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 8002e06:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002e0a:	fab3 f383 	clz	r3, r3
 8002e0e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002e10:	429a      	cmp	r2, r3
 8002e12:	d106      	bne.n	8002e22 <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	2200      	movs	r2, #0
 8002e1a:	2100      	movs	r1, #0
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	f7ff fb3f 	bl	80024a0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	2101      	movs	r1, #1
 8002e28:	4618      	mov	r0, r3
 8002e2a:	f7ff fb23 	bl	8002474 <LL_ADC_GetOffsetChannel>
 8002e2e:	4603      	mov	r3, r0
 8002e30:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d10a      	bne.n	8002e4e <HAL_ADC_ConfigChannel+0x24a>
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	2101      	movs	r1, #1
 8002e3e:	4618      	mov	r0, r3
 8002e40:	f7ff fb18 	bl	8002474 <LL_ADC_GetOffsetChannel>
 8002e44:	4603      	mov	r3, r0
 8002e46:	0e9b      	lsrs	r3, r3, #26
 8002e48:	f003 021f 	and.w	r2, r3, #31
 8002e4c:	e01e      	b.n	8002e8c <HAL_ADC_ConfigChannel+0x288>
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	2101      	movs	r1, #1
 8002e54:	4618      	mov	r0, r3
 8002e56:	f7ff fb0d 	bl	8002474 <LL_ADC_GetOffsetChannel>
 8002e5a:	4603      	mov	r3, r0
 8002e5c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e60:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002e64:	fa93 f3a3 	rbit	r3, r3
 8002e68:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8002e6c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002e70:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8002e74:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d101      	bne.n	8002e80 <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 8002e7c:	2320      	movs	r3, #32
 8002e7e:	e004      	b.n	8002e8a <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 8002e80:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002e84:	fab3 f383 	clz	r3, r3
 8002e88:	b2db      	uxtb	r3, r3
 8002e8a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d105      	bne.n	8002ea4 <HAL_ADC_ConfigChannel+0x2a0>
 8002e98:	683b      	ldr	r3, [r7, #0]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	0e9b      	lsrs	r3, r3, #26
 8002e9e:	f003 031f 	and.w	r3, r3, #31
 8002ea2:	e018      	b.n	8002ed6 <HAL_ADC_ConfigChannel+0x2d2>
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eac:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002eb0:	fa93 f3a3 	rbit	r3, r3
 8002eb4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8002eb8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002ebc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8002ec0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d101      	bne.n	8002ecc <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 8002ec8:	2320      	movs	r3, #32
 8002eca:	e004      	b.n	8002ed6 <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 8002ecc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002ed0:	fab3 f383 	clz	r3, r3
 8002ed4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002ed6:	429a      	cmp	r2, r3
 8002ed8:	d106      	bne.n	8002ee8 <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	2200      	movs	r2, #0
 8002ee0:	2101      	movs	r1, #1
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	f7ff fadc 	bl	80024a0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	2102      	movs	r1, #2
 8002eee:	4618      	mov	r0, r3
 8002ef0:	f7ff fac0 	bl	8002474 <LL_ADC_GetOffsetChannel>
 8002ef4:	4603      	mov	r3, r0
 8002ef6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d10a      	bne.n	8002f14 <HAL_ADC_ConfigChannel+0x310>
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	2102      	movs	r1, #2
 8002f04:	4618      	mov	r0, r3
 8002f06:	f7ff fab5 	bl	8002474 <LL_ADC_GetOffsetChannel>
 8002f0a:	4603      	mov	r3, r0
 8002f0c:	0e9b      	lsrs	r3, r3, #26
 8002f0e:	f003 021f 	and.w	r2, r3, #31
 8002f12:	e01e      	b.n	8002f52 <HAL_ADC_ConfigChannel+0x34e>
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	2102      	movs	r1, #2
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	f7ff faaa 	bl	8002474 <LL_ADC_GetOffsetChannel>
 8002f20:	4603      	mov	r3, r0
 8002f22:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f26:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002f2a:	fa93 f3a3 	rbit	r3, r3
 8002f2e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8002f32:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002f36:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8002f3a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d101      	bne.n	8002f46 <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 8002f42:	2320      	movs	r3, #32
 8002f44:	e004      	b.n	8002f50 <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 8002f46:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002f4a:	fab3 f383 	clz	r3, r3
 8002f4e:	b2db      	uxtb	r3, r3
 8002f50:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d105      	bne.n	8002f6a <HAL_ADC_ConfigChannel+0x366>
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	0e9b      	lsrs	r3, r3, #26
 8002f64:	f003 031f 	and.w	r3, r3, #31
 8002f68:	e014      	b.n	8002f94 <HAL_ADC_ConfigChannel+0x390>
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f70:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002f72:	fa93 f3a3 	rbit	r3, r3
 8002f76:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8002f78:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002f7a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8002f7e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d101      	bne.n	8002f8a <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8002f86:	2320      	movs	r3, #32
 8002f88:	e004      	b.n	8002f94 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 8002f8a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002f8e:	fab3 f383 	clz	r3, r3
 8002f92:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002f94:	429a      	cmp	r2, r3
 8002f96:	d106      	bne.n	8002fa6 <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	2102      	movs	r1, #2
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	f7ff fa7d 	bl	80024a0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	2103      	movs	r1, #3
 8002fac:	4618      	mov	r0, r3
 8002fae:	f7ff fa61 	bl	8002474 <LL_ADC_GetOffsetChannel>
 8002fb2:	4603      	mov	r3, r0
 8002fb4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d10a      	bne.n	8002fd2 <HAL_ADC_ConfigChannel+0x3ce>
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	2103      	movs	r1, #3
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	f7ff fa56 	bl	8002474 <LL_ADC_GetOffsetChannel>
 8002fc8:	4603      	mov	r3, r0
 8002fca:	0e9b      	lsrs	r3, r3, #26
 8002fcc:	f003 021f 	and.w	r2, r3, #31
 8002fd0:	e017      	b.n	8003002 <HAL_ADC_ConfigChannel+0x3fe>
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	2103      	movs	r1, #3
 8002fd8:	4618      	mov	r0, r3
 8002fda:	f7ff fa4b 	bl	8002474 <LL_ADC_GetOffsetChannel>
 8002fde:	4603      	mov	r3, r0
 8002fe0:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fe2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002fe4:	fa93 f3a3 	rbit	r3, r3
 8002fe8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8002fea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002fec:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8002fee:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d101      	bne.n	8002ff8 <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 8002ff4:	2320      	movs	r3, #32
 8002ff6:	e003      	b.n	8003000 <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 8002ff8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002ffa:	fab3 f383 	clz	r3, r3
 8002ffe:	b2db      	uxtb	r3, r3
 8003000:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800300a:	2b00      	cmp	r3, #0
 800300c:	d105      	bne.n	800301a <HAL_ADC_ConfigChannel+0x416>
 800300e:	683b      	ldr	r3, [r7, #0]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	0e9b      	lsrs	r3, r3, #26
 8003014:	f003 031f 	and.w	r3, r3, #31
 8003018:	e011      	b.n	800303e <HAL_ADC_ConfigChannel+0x43a>
 800301a:	683b      	ldr	r3, [r7, #0]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003020:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003022:	fa93 f3a3 	rbit	r3, r3
 8003026:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8003028:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800302a:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 800302c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800302e:	2b00      	cmp	r3, #0
 8003030:	d101      	bne.n	8003036 <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 8003032:	2320      	movs	r3, #32
 8003034:	e003      	b.n	800303e <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 8003036:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003038:	fab3 f383 	clz	r3, r3
 800303c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800303e:	429a      	cmp	r2, r3
 8003040:	d106      	bne.n	8003050 <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	2200      	movs	r2, #0
 8003048:	2103      	movs	r1, #3
 800304a:	4618      	mov	r0, r3
 800304c:	f7ff fa28 	bl	80024a0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	4618      	mov	r0, r3
 8003056:	f7ff fb41 	bl	80026dc <LL_ADC_IsEnabled>
 800305a:	4603      	mov	r3, r0
 800305c:	2b00      	cmp	r3, #0
 800305e:	f040 813f 	bne.w	80032e0 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	6818      	ldr	r0, [r3, #0]
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	6819      	ldr	r1, [r3, #0]
 800306a:	683b      	ldr	r3, [r7, #0]
 800306c:	68db      	ldr	r3, [r3, #12]
 800306e:	461a      	mov	r2, r3
 8003070:	f7ff faae 	bl	80025d0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	68db      	ldr	r3, [r3, #12]
 8003078:	4a8e      	ldr	r2, [pc, #568]	@ (80032b4 <HAL_ADC_ConfigChannel+0x6b0>)
 800307a:	4293      	cmp	r3, r2
 800307c:	f040 8130 	bne.w	80032e0 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800308c:	2b00      	cmp	r3, #0
 800308e:	d10b      	bne.n	80030a8 <HAL_ADC_ConfigChannel+0x4a4>
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	0e9b      	lsrs	r3, r3, #26
 8003096:	3301      	adds	r3, #1
 8003098:	f003 031f 	and.w	r3, r3, #31
 800309c:	2b09      	cmp	r3, #9
 800309e:	bf94      	ite	ls
 80030a0:	2301      	movls	r3, #1
 80030a2:	2300      	movhi	r3, #0
 80030a4:	b2db      	uxtb	r3, r3
 80030a6:	e019      	b.n	80030dc <HAL_ADC_ConfigChannel+0x4d8>
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030ae:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80030b0:	fa93 f3a3 	rbit	r3, r3
 80030b4:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 80030b6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80030b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 80030ba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d101      	bne.n	80030c4 <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 80030c0:	2320      	movs	r3, #32
 80030c2:	e003      	b.n	80030cc <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 80030c4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80030c6:	fab3 f383 	clz	r3, r3
 80030ca:	b2db      	uxtb	r3, r3
 80030cc:	3301      	adds	r3, #1
 80030ce:	f003 031f 	and.w	r3, r3, #31
 80030d2:	2b09      	cmp	r3, #9
 80030d4:	bf94      	ite	ls
 80030d6:	2301      	movls	r3, #1
 80030d8:	2300      	movhi	r3, #0
 80030da:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d079      	beq.n	80031d4 <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80030e0:	683b      	ldr	r3, [r7, #0]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d107      	bne.n	80030fc <HAL_ADC_ConfigChannel+0x4f8>
 80030ec:	683b      	ldr	r3, [r7, #0]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	0e9b      	lsrs	r3, r3, #26
 80030f2:	3301      	adds	r3, #1
 80030f4:	069b      	lsls	r3, r3, #26
 80030f6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80030fa:	e015      	b.n	8003128 <HAL_ADC_ConfigChannel+0x524>
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003102:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003104:	fa93 f3a3 	rbit	r3, r3
 8003108:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 800310a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800310c:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 800310e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003110:	2b00      	cmp	r3, #0
 8003112:	d101      	bne.n	8003118 <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 8003114:	2320      	movs	r3, #32
 8003116:	e003      	b.n	8003120 <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 8003118:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800311a:	fab3 f383 	clz	r3, r3
 800311e:	b2db      	uxtb	r3, r3
 8003120:	3301      	adds	r3, #1
 8003122:	069b      	lsls	r3, r3, #26
 8003124:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003128:	683b      	ldr	r3, [r7, #0]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003130:	2b00      	cmp	r3, #0
 8003132:	d109      	bne.n	8003148 <HAL_ADC_ConfigChannel+0x544>
 8003134:	683b      	ldr	r3, [r7, #0]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	0e9b      	lsrs	r3, r3, #26
 800313a:	3301      	adds	r3, #1
 800313c:	f003 031f 	and.w	r3, r3, #31
 8003140:	2101      	movs	r1, #1
 8003142:	fa01 f303 	lsl.w	r3, r1, r3
 8003146:	e017      	b.n	8003178 <HAL_ADC_ConfigChannel+0x574>
 8003148:	683b      	ldr	r3, [r7, #0]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800314e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003150:	fa93 f3a3 	rbit	r3, r3
 8003154:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8003156:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003158:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 800315a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800315c:	2b00      	cmp	r3, #0
 800315e:	d101      	bne.n	8003164 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 8003160:	2320      	movs	r3, #32
 8003162:	e003      	b.n	800316c <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 8003164:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003166:	fab3 f383 	clz	r3, r3
 800316a:	b2db      	uxtb	r3, r3
 800316c:	3301      	adds	r3, #1
 800316e:	f003 031f 	and.w	r3, r3, #31
 8003172:	2101      	movs	r1, #1
 8003174:	fa01 f303 	lsl.w	r3, r1, r3
 8003178:	ea42 0103 	orr.w	r1, r2, r3
 800317c:	683b      	ldr	r3, [r7, #0]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003184:	2b00      	cmp	r3, #0
 8003186:	d10a      	bne.n	800319e <HAL_ADC_ConfigChannel+0x59a>
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	0e9b      	lsrs	r3, r3, #26
 800318e:	3301      	adds	r3, #1
 8003190:	f003 021f 	and.w	r2, r3, #31
 8003194:	4613      	mov	r3, r2
 8003196:	005b      	lsls	r3, r3, #1
 8003198:	4413      	add	r3, r2
 800319a:	051b      	lsls	r3, r3, #20
 800319c:	e018      	b.n	80031d0 <HAL_ADC_ConfigChannel+0x5cc>
 800319e:	683b      	ldr	r3, [r7, #0]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80031a6:	fa93 f3a3 	rbit	r3, r3
 80031aa:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 80031ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031ae:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 80031b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d101      	bne.n	80031ba <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 80031b6:	2320      	movs	r3, #32
 80031b8:	e003      	b.n	80031c2 <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 80031ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031bc:	fab3 f383 	clz	r3, r3
 80031c0:	b2db      	uxtb	r3, r3
 80031c2:	3301      	adds	r3, #1
 80031c4:	f003 021f 	and.w	r2, r3, #31
 80031c8:	4613      	mov	r3, r2
 80031ca:	005b      	lsls	r3, r3, #1
 80031cc:	4413      	add	r3, r2
 80031ce:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80031d0:	430b      	orrs	r3, r1
 80031d2:	e080      	b.n	80032d6 <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d107      	bne.n	80031f0 <HAL_ADC_ConfigChannel+0x5ec>
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	0e9b      	lsrs	r3, r3, #26
 80031e6:	3301      	adds	r3, #1
 80031e8:	069b      	lsls	r3, r3, #26
 80031ea:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80031ee:	e015      	b.n	800321c <HAL_ADC_ConfigChannel+0x618>
 80031f0:	683b      	ldr	r3, [r7, #0]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031f8:	fa93 f3a3 	rbit	r3, r3
 80031fc:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 80031fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003200:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8003202:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003204:	2b00      	cmp	r3, #0
 8003206:	d101      	bne.n	800320c <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 8003208:	2320      	movs	r3, #32
 800320a:	e003      	b.n	8003214 <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 800320c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800320e:	fab3 f383 	clz	r3, r3
 8003212:	b2db      	uxtb	r3, r3
 8003214:	3301      	adds	r3, #1
 8003216:	069b      	lsls	r3, r3, #26
 8003218:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800321c:	683b      	ldr	r3, [r7, #0]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003224:	2b00      	cmp	r3, #0
 8003226:	d109      	bne.n	800323c <HAL_ADC_ConfigChannel+0x638>
 8003228:	683b      	ldr	r3, [r7, #0]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	0e9b      	lsrs	r3, r3, #26
 800322e:	3301      	adds	r3, #1
 8003230:	f003 031f 	and.w	r3, r3, #31
 8003234:	2101      	movs	r1, #1
 8003236:	fa01 f303 	lsl.w	r3, r1, r3
 800323a:	e017      	b.n	800326c <HAL_ADC_ConfigChannel+0x668>
 800323c:	683b      	ldr	r3, [r7, #0]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003242:	69fb      	ldr	r3, [r7, #28]
 8003244:	fa93 f3a3 	rbit	r3, r3
 8003248:	61bb      	str	r3, [r7, #24]
  return result;
 800324a:	69bb      	ldr	r3, [r7, #24]
 800324c:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 800324e:	6a3b      	ldr	r3, [r7, #32]
 8003250:	2b00      	cmp	r3, #0
 8003252:	d101      	bne.n	8003258 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 8003254:	2320      	movs	r3, #32
 8003256:	e003      	b.n	8003260 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 8003258:	6a3b      	ldr	r3, [r7, #32]
 800325a:	fab3 f383 	clz	r3, r3
 800325e:	b2db      	uxtb	r3, r3
 8003260:	3301      	adds	r3, #1
 8003262:	f003 031f 	and.w	r3, r3, #31
 8003266:	2101      	movs	r1, #1
 8003268:	fa01 f303 	lsl.w	r3, r1, r3
 800326c:	ea42 0103 	orr.w	r1, r2, r3
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003278:	2b00      	cmp	r3, #0
 800327a:	d10d      	bne.n	8003298 <HAL_ADC_ConfigChannel+0x694>
 800327c:	683b      	ldr	r3, [r7, #0]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	0e9b      	lsrs	r3, r3, #26
 8003282:	3301      	adds	r3, #1
 8003284:	f003 021f 	and.w	r2, r3, #31
 8003288:	4613      	mov	r3, r2
 800328a:	005b      	lsls	r3, r3, #1
 800328c:	4413      	add	r3, r2
 800328e:	3b1e      	subs	r3, #30
 8003290:	051b      	lsls	r3, r3, #20
 8003292:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003296:	e01d      	b.n	80032d4 <HAL_ADC_ConfigChannel+0x6d0>
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800329e:	693b      	ldr	r3, [r7, #16]
 80032a0:	fa93 f3a3 	rbit	r3, r3
 80032a4:	60fb      	str	r3, [r7, #12]
  return result;
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80032aa:	697b      	ldr	r3, [r7, #20]
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d103      	bne.n	80032b8 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 80032b0:	2320      	movs	r3, #32
 80032b2:	e005      	b.n	80032c0 <HAL_ADC_ConfigChannel+0x6bc>
 80032b4:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80032b8:	697b      	ldr	r3, [r7, #20]
 80032ba:	fab3 f383 	clz	r3, r3
 80032be:	b2db      	uxtb	r3, r3
 80032c0:	3301      	adds	r3, #1
 80032c2:	f003 021f 	and.w	r2, r3, #31
 80032c6:	4613      	mov	r3, r2
 80032c8:	005b      	lsls	r3, r3, #1
 80032ca:	4413      	add	r3, r2
 80032cc:	3b1e      	subs	r3, #30
 80032ce:	051b      	lsls	r3, r3, #20
 80032d0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80032d4:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80032d6:	683a      	ldr	r2, [r7, #0]
 80032d8:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80032da:	4619      	mov	r1, r3
 80032dc:	f7ff f94d 	bl	800257a <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	681a      	ldr	r2, [r3, #0]
 80032e4:	4b3d      	ldr	r3, [pc, #244]	@ (80033dc <HAL_ADC_ConfigChannel+0x7d8>)
 80032e6:	4013      	ands	r3, r2
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d06c      	beq.n	80033c6 <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80032ec:	483c      	ldr	r0, [pc, #240]	@ (80033e0 <HAL_ADC_ConfigChannel+0x7dc>)
 80032ee:	f7ff f88f 	bl	8002410 <LL_ADC_GetCommonPathInternalCh>
 80032f2:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80032f6:	683b      	ldr	r3, [r7, #0]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	4a3a      	ldr	r2, [pc, #232]	@ (80033e4 <HAL_ADC_ConfigChannel+0x7e0>)
 80032fc:	4293      	cmp	r3, r2
 80032fe:	d127      	bne.n	8003350 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003300:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003304:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003308:	2b00      	cmp	r3, #0
 800330a:	d121      	bne.n	8003350 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	4a35      	ldr	r2, [pc, #212]	@ (80033e8 <HAL_ADC_ConfigChannel+0x7e4>)
 8003312:	4293      	cmp	r3, r2
 8003314:	d157      	bne.n	80033c6 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003316:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800331a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800331e:	4619      	mov	r1, r3
 8003320:	482f      	ldr	r0, [pc, #188]	@ (80033e0 <HAL_ADC_ConfigChannel+0x7dc>)
 8003322:	f7ff f862 	bl	80023ea <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003326:	4b31      	ldr	r3, [pc, #196]	@ (80033ec <HAL_ADC_ConfigChannel+0x7e8>)
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	099b      	lsrs	r3, r3, #6
 800332c:	4a30      	ldr	r2, [pc, #192]	@ (80033f0 <HAL_ADC_ConfigChannel+0x7ec>)
 800332e:	fba2 2303 	umull	r2, r3, r2, r3
 8003332:	099b      	lsrs	r3, r3, #6
 8003334:	1c5a      	adds	r2, r3, #1
 8003336:	4613      	mov	r3, r2
 8003338:	005b      	lsls	r3, r3, #1
 800333a:	4413      	add	r3, r2
 800333c:	009b      	lsls	r3, r3, #2
 800333e:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003340:	e002      	b.n	8003348 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 8003342:	68bb      	ldr	r3, [r7, #8]
 8003344:	3b01      	subs	r3, #1
 8003346:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003348:	68bb      	ldr	r3, [r7, #8]
 800334a:	2b00      	cmp	r3, #0
 800334c:	d1f9      	bne.n	8003342 <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800334e:	e03a      	b.n	80033c6 <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003350:	683b      	ldr	r3, [r7, #0]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	4a27      	ldr	r2, [pc, #156]	@ (80033f4 <HAL_ADC_ConfigChannel+0x7f0>)
 8003356:	4293      	cmp	r3, r2
 8003358:	d113      	bne.n	8003382 <HAL_ADC_ConfigChannel+0x77e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800335a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800335e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003362:	2b00      	cmp	r3, #0
 8003364:	d10d      	bne.n	8003382 <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	4a1f      	ldr	r2, [pc, #124]	@ (80033e8 <HAL_ADC_ConfigChannel+0x7e4>)
 800336c:	4293      	cmp	r3, r2
 800336e:	d12a      	bne.n	80033c6 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003370:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003374:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003378:	4619      	mov	r1, r3
 800337a:	4819      	ldr	r0, [pc, #100]	@ (80033e0 <HAL_ADC_ConfigChannel+0x7dc>)
 800337c:	f7ff f835 	bl	80023ea <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003380:	e021      	b.n	80033c6 <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003382:	683b      	ldr	r3, [r7, #0]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	4a1c      	ldr	r2, [pc, #112]	@ (80033f8 <HAL_ADC_ConfigChannel+0x7f4>)
 8003388:	4293      	cmp	r3, r2
 800338a:	d11c      	bne.n	80033c6 <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800338c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003390:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003394:	2b00      	cmp	r3, #0
 8003396:	d116      	bne.n	80033c6 <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	4a12      	ldr	r2, [pc, #72]	@ (80033e8 <HAL_ADC_ConfigChannel+0x7e4>)
 800339e:	4293      	cmp	r3, r2
 80033a0:	d111      	bne.n	80033c6 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80033a2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80033a6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80033aa:	4619      	mov	r1, r3
 80033ac:	480c      	ldr	r0, [pc, #48]	@ (80033e0 <HAL_ADC_ConfigChannel+0x7dc>)
 80033ae:	f7ff f81c 	bl	80023ea <LL_ADC_SetCommonPathInternalCh>
 80033b2:	e008      	b.n	80033c6 <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033b8:	f043 0220 	orr.w	r2, r3, #32
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80033c0:	2301      	movs	r3, #1
 80033c2:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	2200      	movs	r2, #0
 80033ca:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 80033ce:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80033d2:	4618      	mov	r0, r3
 80033d4:	37d8      	adds	r7, #216	@ 0xd8
 80033d6:	46bd      	mov	sp, r7
 80033d8:	bd80      	pop	{r7, pc}
 80033da:	bf00      	nop
 80033dc:	80080000 	.word	0x80080000
 80033e0:	50040300 	.word	0x50040300
 80033e4:	c7520000 	.word	0xc7520000
 80033e8:	50040000 	.word	0x50040000
 80033ec:	20040000 	.word	0x20040000
 80033f0:	053e2d63 	.word	0x053e2d63
 80033f4:	cb840000 	.word	0xcb840000
 80033f8:	80000001 	.word	0x80000001

080033fc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b084      	sub	sp, #16
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003404:	2300      	movs	r3, #0
 8003406:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	4618      	mov	r0, r3
 800340e:	f7ff f965 	bl	80026dc <LL_ADC_IsEnabled>
 8003412:	4603      	mov	r3, r0
 8003414:	2b00      	cmp	r3, #0
 8003416:	d169      	bne.n	80034ec <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	689a      	ldr	r2, [r3, #8]
 800341e:	4b36      	ldr	r3, [pc, #216]	@ (80034f8 <ADC_Enable+0xfc>)
 8003420:	4013      	ands	r3, r2
 8003422:	2b00      	cmp	r3, #0
 8003424:	d00d      	beq.n	8003442 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800342a:	f043 0210 	orr.w	r2, r3, #16
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003436:	f043 0201 	orr.w	r2, r3, #1
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800343e:	2301      	movs	r3, #1
 8003440:	e055      	b.n	80034ee <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	4618      	mov	r0, r3
 8003448:	f7ff f934 	bl	80026b4 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800344c:	482b      	ldr	r0, [pc, #172]	@ (80034fc <ADC_Enable+0x100>)
 800344e:	f7fe ffdf 	bl	8002410 <LL_ADC_GetCommonPathInternalCh>
 8003452:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003454:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003458:	2b00      	cmp	r3, #0
 800345a:	d013      	beq.n	8003484 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800345c:	4b28      	ldr	r3, [pc, #160]	@ (8003500 <ADC_Enable+0x104>)
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	099b      	lsrs	r3, r3, #6
 8003462:	4a28      	ldr	r2, [pc, #160]	@ (8003504 <ADC_Enable+0x108>)
 8003464:	fba2 2303 	umull	r2, r3, r2, r3
 8003468:	099b      	lsrs	r3, r3, #6
 800346a:	1c5a      	adds	r2, r3, #1
 800346c:	4613      	mov	r3, r2
 800346e:	005b      	lsls	r3, r3, #1
 8003470:	4413      	add	r3, r2
 8003472:	009b      	lsls	r3, r3, #2
 8003474:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003476:	e002      	b.n	800347e <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8003478:	68bb      	ldr	r3, [r7, #8]
 800347a:	3b01      	subs	r3, #1
 800347c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800347e:	68bb      	ldr	r3, [r7, #8]
 8003480:	2b00      	cmp	r3, #0
 8003482:	d1f9      	bne.n	8003478 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003484:	f7fe ff6e 	bl	8002364 <HAL_GetTick>
 8003488:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800348a:	e028      	b.n	80034de <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	4618      	mov	r0, r3
 8003492:	f7ff f923 	bl	80026dc <LL_ADC_IsEnabled>
 8003496:	4603      	mov	r3, r0
 8003498:	2b00      	cmp	r3, #0
 800349a:	d104      	bne.n	80034a6 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	4618      	mov	r0, r3
 80034a2:	f7ff f907 	bl	80026b4 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80034a6:	f7fe ff5d 	bl	8002364 <HAL_GetTick>
 80034aa:	4602      	mov	r2, r0
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	1ad3      	subs	r3, r2, r3
 80034b0:	2b02      	cmp	r3, #2
 80034b2:	d914      	bls.n	80034de <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f003 0301 	and.w	r3, r3, #1
 80034be:	2b01      	cmp	r3, #1
 80034c0:	d00d      	beq.n	80034de <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034c6:	f043 0210 	orr.w	r2, r3, #16
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034d2:	f043 0201 	orr.w	r2, r3, #1
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 80034da:	2301      	movs	r3, #1
 80034dc:	e007      	b.n	80034ee <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f003 0301 	and.w	r3, r3, #1
 80034e8:	2b01      	cmp	r3, #1
 80034ea:	d1cf      	bne.n	800348c <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80034ec:	2300      	movs	r3, #0
}
 80034ee:	4618      	mov	r0, r3
 80034f0:	3710      	adds	r7, #16
 80034f2:	46bd      	mov	sp, r7
 80034f4:	bd80      	pop	{r7, pc}
 80034f6:	bf00      	nop
 80034f8:	8000003f 	.word	0x8000003f
 80034fc:	50040300 	.word	0x50040300
 8003500:	20040000 	.word	0x20040000
 8003504:	053e2d63 	.word	0x053e2d63

08003508 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003508:	b480      	push	{r7}
 800350a:	b085      	sub	sp, #20
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	f003 0307 	and.w	r3, r3, #7
 8003516:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003518:	4b0c      	ldr	r3, [pc, #48]	@ (800354c <__NVIC_SetPriorityGrouping+0x44>)
 800351a:	68db      	ldr	r3, [r3, #12]
 800351c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800351e:	68ba      	ldr	r2, [r7, #8]
 8003520:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003524:	4013      	ands	r3, r2
 8003526:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800352c:	68bb      	ldr	r3, [r7, #8]
 800352e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003530:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003534:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003538:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800353a:	4a04      	ldr	r2, [pc, #16]	@ (800354c <__NVIC_SetPriorityGrouping+0x44>)
 800353c:	68bb      	ldr	r3, [r7, #8]
 800353e:	60d3      	str	r3, [r2, #12]
}
 8003540:	bf00      	nop
 8003542:	3714      	adds	r7, #20
 8003544:	46bd      	mov	sp, r7
 8003546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354a:	4770      	bx	lr
 800354c:	e000ed00 	.word	0xe000ed00

08003550 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003550:	b480      	push	{r7}
 8003552:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003554:	4b04      	ldr	r3, [pc, #16]	@ (8003568 <__NVIC_GetPriorityGrouping+0x18>)
 8003556:	68db      	ldr	r3, [r3, #12]
 8003558:	0a1b      	lsrs	r3, r3, #8
 800355a:	f003 0307 	and.w	r3, r3, #7
}
 800355e:	4618      	mov	r0, r3
 8003560:	46bd      	mov	sp, r7
 8003562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003566:	4770      	bx	lr
 8003568:	e000ed00 	.word	0xe000ed00

0800356c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800356c:	b480      	push	{r7}
 800356e:	b083      	sub	sp, #12
 8003570:	af00      	add	r7, sp, #0
 8003572:	4603      	mov	r3, r0
 8003574:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003576:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800357a:	2b00      	cmp	r3, #0
 800357c:	db0b      	blt.n	8003596 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800357e:	79fb      	ldrb	r3, [r7, #7]
 8003580:	f003 021f 	and.w	r2, r3, #31
 8003584:	4907      	ldr	r1, [pc, #28]	@ (80035a4 <__NVIC_EnableIRQ+0x38>)
 8003586:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800358a:	095b      	lsrs	r3, r3, #5
 800358c:	2001      	movs	r0, #1
 800358e:	fa00 f202 	lsl.w	r2, r0, r2
 8003592:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003596:	bf00      	nop
 8003598:	370c      	adds	r7, #12
 800359a:	46bd      	mov	sp, r7
 800359c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a0:	4770      	bx	lr
 80035a2:	bf00      	nop
 80035a4:	e000e100 	.word	0xe000e100

080035a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80035a8:	b480      	push	{r7}
 80035aa:	b083      	sub	sp, #12
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	4603      	mov	r3, r0
 80035b0:	6039      	str	r1, [r7, #0]
 80035b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	db0a      	blt.n	80035d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	b2da      	uxtb	r2, r3
 80035c0:	490c      	ldr	r1, [pc, #48]	@ (80035f4 <__NVIC_SetPriority+0x4c>)
 80035c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035c6:	0112      	lsls	r2, r2, #4
 80035c8:	b2d2      	uxtb	r2, r2
 80035ca:	440b      	add	r3, r1
 80035cc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80035d0:	e00a      	b.n	80035e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035d2:	683b      	ldr	r3, [r7, #0]
 80035d4:	b2da      	uxtb	r2, r3
 80035d6:	4908      	ldr	r1, [pc, #32]	@ (80035f8 <__NVIC_SetPriority+0x50>)
 80035d8:	79fb      	ldrb	r3, [r7, #7]
 80035da:	f003 030f 	and.w	r3, r3, #15
 80035de:	3b04      	subs	r3, #4
 80035e0:	0112      	lsls	r2, r2, #4
 80035e2:	b2d2      	uxtb	r2, r2
 80035e4:	440b      	add	r3, r1
 80035e6:	761a      	strb	r2, [r3, #24]
}
 80035e8:	bf00      	nop
 80035ea:	370c      	adds	r7, #12
 80035ec:	46bd      	mov	sp, r7
 80035ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f2:	4770      	bx	lr
 80035f4:	e000e100 	.word	0xe000e100
 80035f8:	e000ed00 	.word	0xe000ed00

080035fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80035fc:	b480      	push	{r7}
 80035fe:	b089      	sub	sp, #36	@ 0x24
 8003600:	af00      	add	r7, sp, #0
 8003602:	60f8      	str	r0, [r7, #12]
 8003604:	60b9      	str	r1, [r7, #8]
 8003606:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	f003 0307 	and.w	r3, r3, #7
 800360e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003610:	69fb      	ldr	r3, [r7, #28]
 8003612:	f1c3 0307 	rsb	r3, r3, #7
 8003616:	2b04      	cmp	r3, #4
 8003618:	bf28      	it	cs
 800361a:	2304      	movcs	r3, #4
 800361c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800361e:	69fb      	ldr	r3, [r7, #28]
 8003620:	3304      	adds	r3, #4
 8003622:	2b06      	cmp	r3, #6
 8003624:	d902      	bls.n	800362c <NVIC_EncodePriority+0x30>
 8003626:	69fb      	ldr	r3, [r7, #28]
 8003628:	3b03      	subs	r3, #3
 800362a:	e000      	b.n	800362e <NVIC_EncodePriority+0x32>
 800362c:	2300      	movs	r3, #0
 800362e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003630:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003634:	69bb      	ldr	r3, [r7, #24]
 8003636:	fa02 f303 	lsl.w	r3, r2, r3
 800363a:	43da      	mvns	r2, r3
 800363c:	68bb      	ldr	r3, [r7, #8]
 800363e:	401a      	ands	r2, r3
 8003640:	697b      	ldr	r3, [r7, #20]
 8003642:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003644:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003648:	697b      	ldr	r3, [r7, #20]
 800364a:	fa01 f303 	lsl.w	r3, r1, r3
 800364e:	43d9      	mvns	r1, r3
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003654:	4313      	orrs	r3, r2
         );
}
 8003656:	4618      	mov	r0, r3
 8003658:	3724      	adds	r7, #36	@ 0x24
 800365a:	46bd      	mov	sp, r7
 800365c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003660:	4770      	bx	lr
	...

08003664 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003664:	b580      	push	{r7, lr}
 8003666:	b082      	sub	sp, #8
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	3b01      	subs	r3, #1
 8003670:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003674:	d301      	bcc.n	800367a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003676:	2301      	movs	r3, #1
 8003678:	e00f      	b.n	800369a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800367a:	4a0a      	ldr	r2, [pc, #40]	@ (80036a4 <SysTick_Config+0x40>)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	3b01      	subs	r3, #1
 8003680:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003682:	210f      	movs	r1, #15
 8003684:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003688:	f7ff ff8e 	bl	80035a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800368c:	4b05      	ldr	r3, [pc, #20]	@ (80036a4 <SysTick_Config+0x40>)
 800368e:	2200      	movs	r2, #0
 8003690:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003692:	4b04      	ldr	r3, [pc, #16]	@ (80036a4 <SysTick_Config+0x40>)
 8003694:	2207      	movs	r2, #7
 8003696:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003698:	2300      	movs	r3, #0
}
 800369a:	4618      	mov	r0, r3
 800369c:	3708      	adds	r7, #8
 800369e:	46bd      	mov	sp, r7
 80036a0:	bd80      	pop	{r7, pc}
 80036a2:	bf00      	nop
 80036a4:	e000e010 	.word	0xe000e010

080036a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b082      	sub	sp, #8
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80036b0:	6878      	ldr	r0, [r7, #4]
 80036b2:	f7ff ff29 	bl	8003508 <__NVIC_SetPriorityGrouping>
}
 80036b6:	bf00      	nop
 80036b8:	3708      	adds	r7, #8
 80036ba:	46bd      	mov	sp, r7
 80036bc:	bd80      	pop	{r7, pc}

080036be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80036be:	b580      	push	{r7, lr}
 80036c0:	b086      	sub	sp, #24
 80036c2:	af00      	add	r7, sp, #0
 80036c4:	4603      	mov	r3, r0
 80036c6:	60b9      	str	r1, [r7, #8]
 80036c8:	607a      	str	r2, [r7, #4]
 80036ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80036cc:	2300      	movs	r3, #0
 80036ce:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80036d0:	f7ff ff3e 	bl	8003550 <__NVIC_GetPriorityGrouping>
 80036d4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80036d6:	687a      	ldr	r2, [r7, #4]
 80036d8:	68b9      	ldr	r1, [r7, #8]
 80036da:	6978      	ldr	r0, [r7, #20]
 80036dc:	f7ff ff8e 	bl	80035fc <NVIC_EncodePriority>
 80036e0:	4602      	mov	r2, r0
 80036e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80036e6:	4611      	mov	r1, r2
 80036e8:	4618      	mov	r0, r3
 80036ea:	f7ff ff5d 	bl	80035a8 <__NVIC_SetPriority>
}
 80036ee:	bf00      	nop
 80036f0:	3718      	adds	r7, #24
 80036f2:	46bd      	mov	sp, r7
 80036f4:	bd80      	pop	{r7, pc}

080036f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036f6:	b580      	push	{r7, lr}
 80036f8:	b082      	sub	sp, #8
 80036fa:	af00      	add	r7, sp, #0
 80036fc:	4603      	mov	r3, r0
 80036fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003700:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003704:	4618      	mov	r0, r3
 8003706:	f7ff ff31 	bl	800356c <__NVIC_EnableIRQ>
}
 800370a:	bf00      	nop
 800370c:	3708      	adds	r7, #8
 800370e:	46bd      	mov	sp, r7
 8003710:	bd80      	pop	{r7, pc}

08003712 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003712:	b580      	push	{r7, lr}
 8003714:	b082      	sub	sp, #8
 8003716:	af00      	add	r7, sp, #0
 8003718:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800371a:	6878      	ldr	r0, [r7, #4]
 800371c:	f7ff ffa2 	bl	8003664 <SysTick_Config>
 8003720:	4603      	mov	r3, r0
}
 8003722:	4618      	mov	r0, r3
 8003724:	3708      	adds	r7, #8
 8003726:	46bd      	mov	sp, r7
 8003728:	bd80      	pop	{r7, pc}

0800372a <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800372a:	b580      	push	{r7, lr}
 800372c:	b082      	sub	sp, #8
 800372e:	af00      	add	r7, sp, #0
 8003730:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	2b00      	cmp	r3, #0
 8003736:	d101      	bne.n	800373c <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8003738:	2301      	movs	r3, #1
 800373a:	e014      	b.n	8003766 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	791b      	ldrb	r3, [r3, #4]
 8003740:	b2db      	uxtb	r3, r3
 8003742:	2b00      	cmp	r3, #0
 8003744:	d105      	bne.n	8003752 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	2200      	movs	r2, #0
 800374a:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800374c:	6878      	ldr	r0, [r7, #4]
 800374e:	f7fe fabb 	bl	8001cc8 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	2202      	movs	r2, #2
 8003756:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2200      	movs	r2, #0
 800375c:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	2201      	movs	r2, #1
 8003762:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003764:	2300      	movs	r3, #0
}
 8003766:	4618      	mov	r0, r3
 8003768:	3708      	adds	r7, #8
 800376a:	46bd      	mov	sp, r7
 800376c:	bd80      	pop	{r7, pc}
	...

08003770 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8003770:	b580      	push	{r7, lr}
 8003772:	b086      	sub	sp, #24
 8003774:	af00      	add	r7, sp, #0
 8003776:	60f8      	str	r0, [r7, #12]
 8003778:	60b9      	str	r1, [r7, #8]
 800377a:	607a      	str	r2, [r7, #4]
 800377c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 800377e:	2300      	movs	r3, #0
 8003780:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	795b      	ldrb	r3, [r3, #5]
 8003786:	2b01      	cmp	r3, #1
 8003788:	d101      	bne.n	800378e <HAL_DAC_Start_DMA+0x1e>
 800378a:	2302      	movs	r3, #2
 800378c:	e0ab      	b.n	80038e6 <HAL_DAC_Start_DMA+0x176>
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	2201      	movs	r2, #1
 8003792:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	2202      	movs	r2, #2
 8003798:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 800379a:	68bb      	ldr	r3, [r7, #8]
 800379c:	2b00      	cmp	r3, #0
 800379e:	d12f      	bne.n	8003800 <HAL_DAC_Start_DMA+0x90>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	689b      	ldr	r3, [r3, #8]
 80037a4:	4a52      	ldr	r2, [pc, #328]	@ (80038f0 <HAL_DAC_Start_DMA+0x180>)
 80037a6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	689b      	ldr	r3, [r3, #8]
 80037ac:	4a51      	ldr	r2, [pc, #324]	@ (80038f4 <HAL_DAC_Start_DMA+0x184>)
 80037ae:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	689b      	ldr	r3, [r3, #8]
 80037b4:	4a50      	ldr	r2, [pc, #320]	@ (80038f8 <HAL_DAC_Start_DMA+0x188>)
 80037b6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	681a      	ldr	r2, [r3, #0]
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80037c6:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 80037c8:	6a3b      	ldr	r3, [r7, #32]
 80037ca:	2b08      	cmp	r3, #8
 80037cc:	d013      	beq.n	80037f6 <HAL_DAC_Start_DMA+0x86>
 80037ce:	6a3b      	ldr	r3, [r7, #32]
 80037d0:	2b08      	cmp	r3, #8
 80037d2:	d845      	bhi.n	8003860 <HAL_DAC_Start_DMA+0xf0>
 80037d4:	6a3b      	ldr	r3, [r7, #32]
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d003      	beq.n	80037e2 <HAL_DAC_Start_DMA+0x72>
 80037da:	6a3b      	ldr	r3, [r7, #32]
 80037dc:	2b04      	cmp	r3, #4
 80037de:	d005      	beq.n	80037ec <HAL_DAC_Start_DMA+0x7c>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 80037e0:	e03e      	b.n	8003860 <HAL_DAC_Start_DMA+0xf0>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	3308      	adds	r3, #8
 80037e8:	613b      	str	r3, [r7, #16]
        break;
 80037ea:	e03c      	b.n	8003866 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	330c      	adds	r3, #12
 80037f2:	613b      	str	r3, [r7, #16]
        break;
 80037f4:	e037      	b.n	8003866 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	3310      	adds	r3, #16
 80037fc:	613b      	str	r3, [r7, #16]
        break;
 80037fe:	e032      	b.n	8003866 <HAL_DAC_Start_DMA+0xf6>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	68db      	ldr	r3, [r3, #12]
 8003804:	4a3d      	ldr	r2, [pc, #244]	@ (80038fc <HAL_DAC_Start_DMA+0x18c>)
 8003806:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	68db      	ldr	r3, [r3, #12]
 800380c:	4a3c      	ldr	r2, [pc, #240]	@ (8003900 <HAL_DAC_Start_DMA+0x190>)
 800380e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	68db      	ldr	r3, [r3, #12]
 8003814:	4a3b      	ldr	r2, [pc, #236]	@ (8003904 <HAL_DAC_Start_DMA+0x194>)
 8003816:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	681a      	ldr	r2, [r3, #0]
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8003826:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8003828:	6a3b      	ldr	r3, [r7, #32]
 800382a:	2b08      	cmp	r3, #8
 800382c:	d013      	beq.n	8003856 <HAL_DAC_Start_DMA+0xe6>
 800382e:	6a3b      	ldr	r3, [r7, #32]
 8003830:	2b08      	cmp	r3, #8
 8003832:	d817      	bhi.n	8003864 <HAL_DAC_Start_DMA+0xf4>
 8003834:	6a3b      	ldr	r3, [r7, #32]
 8003836:	2b00      	cmp	r3, #0
 8003838:	d003      	beq.n	8003842 <HAL_DAC_Start_DMA+0xd2>
 800383a:	6a3b      	ldr	r3, [r7, #32]
 800383c:	2b04      	cmp	r3, #4
 800383e:	d005      	beq.n	800384c <HAL_DAC_Start_DMA+0xdc>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8003840:	e010      	b.n	8003864 <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	3314      	adds	r3, #20
 8003848:	613b      	str	r3, [r7, #16]
        break;
 800384a:	e00c      	b.n	8003866 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	3318      	adds	r3, #24
 8003852:	613b      	str	r3, [r7, #16]
        break;
 8003854:	e007      	b.n	8003866 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	331c      	adds	r3, #28
 800385c:	613b      	str	r3, [r7, #16]
        break;
 800385e:	e002      	b.n	8003866 <HAL_DAC_Start_DMA+0xf6>
        break;
 8003860:	bf00      	nop
 8003862:	e000      	b.n	8003866 <HAL_DAC_Start_DMA+0xf6>
        break;
 8003864:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 8003866:	68bb      	ldr	r3, [r7, #8]
 8003868:	2b00      	cmp	r3, #0
 800386a:	d111      	bne.n	8003890 <HAL_DAC_Start_DMA+0x120>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	681a      	ldr	r2, [r3, #0]
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800387a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	6898      	ldr	r0, [r3, #8]
 8003880:	6879      	ldr	r1, [r7, #4]
 8003882:	683b      	ldr	r3, [r7, #0]
 8003884:	693a      	ldr	r2, [r7, #16]
 8003886:	f000 fadb 	bl	8003e40 <HAL_DMA_Start_IT>
 800388a:	4603      	mov	r3, r0
 800388c:	75fb      	strb	r3, [r7, #23]
 800388e:	e010      	b.n	80038b2 <HAL_DAC_Start_DMA+0x142>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	681a      	ldr	r2, [r3, #0]
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 800389e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	68d8      	ldr	r0, [r3, #12]
 80038a4:	6879      	ldr	r1, [r7, #4]
 80038a6:	683b      	ldr	r3, [r7, #0]
 80038a8:	693a      	ldr	r2, [r7, #16]
 80038aa:	f000 fac9 	bl	8003e40 <HAL_DMA_Start_IT>
 80038ae:	4603      	mov	r3, r0
 80038b0:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	2200      	movs	r2, #0
 80038b6:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 80038b8:	7dfb      	ldrb	r3, [r7, #23]
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d10c      	bne.n	80038d8 <HAL_DAC_Start_DMA+0x168>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	6819      	ldr	r1, [r3, #0]
 80038c4:	68bb      	ldr	r3, [r7, #8]
 80038c6:	f003 0310 	and.w	r3, r3, #16
 80038ca:	2201      	movs	r2, #1
 80038cc:	409a      	lsls	r2, r3
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	430a      	orrs	r2, r1
 80038d4:	601a      	str	r2, [r3, #0]
 80038d6:	e005      	b.n	80038e4 <HAL_DAC_Start_DMA+0x174>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	691b      	ldr	r3, [r3, #16]
 80038dc:	f043 0204 	orr.w	r2, r3, #4
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 80038e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80038e6:	4618      	mov	r0, r3
 80038e8:	3718      	adds	r7, #24
 80038ea:	46bd      	mov	sp, r7
 80038ec:	bd80      	pop	{r7, pc}
 80038ee:	bf00      	nop
 80038f0:	08003bdd 	.word	0x08003bdd
 80038f4:	08003bff 	.word	0x08003bff
 80038f8:	08003c1b 	.word	0x08003c1b
 80038fc:	08003c85 	.word	0x08003c85
 8003900:	08003ca7 	.word	0x08003ca7
 8003904:	08003cc3 	.word	0x08003cc3

08003908 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003908:	b480      	push	{r7}
 800390a:	b083      	sub	sp, #12
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8003910:	bf00      	nop
 8003912:	370c      	adds	r7, #12
 8003914:	46bd      	mov	sp, r7
 8003916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391a:	4770      	bx	lr

0800391c <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800391c:	b480      	push	{r7}
 800391e:	b083      	sub	sp, #12
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8003924:	bf00      	nop
 8003926:	370c      	adds	r7, #12
 8003928:	46bd      	mov	sp, r7
 800392a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392e:	4770      	bx	lr

08003930 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003930:	b480      	push	{r7}
 8003932:	b083      	sub	sp, #12
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8003938:	bf00      	nop
 800393a:	370c      	adds	r7, #12
 800393c:	46bd      	mov	sp, r7
 800393e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003942:	4770      	bx	lr

08003944 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b088      	sub	sp, #32
 8003948:	af00      	add	r7, sp, #0
 800394a:	60f8      	str	r0, [r7, #12]
 800394c:	60b9      	str	r1, [r7, #8]
 800394e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8003950:	2300      	movs	r3, #0
 8003952:	61bb      	str	r3, [r7, #24]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	795b      	ldrb	r3, [r3, #5]
 8003958:	2b01      	cmp	r3, #1
 800395a:	d101      	bne.n	8003960 <HAL_DAC_ConfigChannel+0x1c>
 800395c:	2302      	movs	r3, #2
 800395e:	e137      	b.n	8003bd0 <HAL_DAC_ConfigChannel+0x28c>
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	2201      	movs	r2, #1
 8003964:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	2202      	movs	r2, #2
 800396a:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800396c:	68bb      	ldr	r3, [r7, #8]
 800396e:	685b      	ldr	r3, [r3, #4]
 8003970:	2b04      	cmp	r3, #4
 8003972:	f040 8081 	bne.w	8003a78 <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8003976:	f7fe fcf5 	bl	8002364 <HAL_GetTick>
 800397a:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2b00      	cmp	r3, #0
 8003980:	d140      	bne.n	8003a04 <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003982:	e018      	b.n	80039b6 <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003984:	f7fe fcee 	bl	8002364 <HAL_GetTick>
 8003988:	4602      	mov	r2, r0
 800398a:	69bb      	ldr	r3, [r7, #24]
 800398c:	1ad3      	subs	r3, r2, r3
 800398e:	2b01      	cmp	r3, #1
 8003990:	d911      	bls.n	80039b6 <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003998:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800399c:	2b00      	cmp	r3, #0
 800399e:	d00a      	beq.n	80039b6 <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	691b      	ldr	r3, [r3, #16]
 80039a4:	f043 0208 	orr.w	r2, r3, #8
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	2203      	movs	r2, #3
 80039b0:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80039b2:	2303      	movs	r3, #3
 80039b4:	e10c      	b.n	8003bd0 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80039bc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d1df      	bne.n	8003984 <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 80039c4:	2001      	movs	r0, #1
 80039c6:	f7fe fcd9 	bl	800237c <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	68ba      	ldr	r2, [r7, #8]
 80039d0:	69d2      	ldr	r2, [r2, #28]
 80039d2:	641a      	str	r2, [r3, #64]	@ 0x40
 80039d4:	e023      	b.n	8003a1e <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80039d6:	f7fe fcc5 	bl	8002364 <HAL_GetTick>
 80039da:	4602      	mov	r2, r0
 80039dc:	69bb      	ldr	r3, [r7, #24]
 80039de:	1ad3      	subs	r3, r2, r3
 80039e0:	2b01      	cmp	r3, #1
 80039e2:	d90f      	bls.n	8003a04 <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	da0a      	bge.n	8003a04 <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	691b      	ldr	r3, [r3, #16]
 80039f2:	f043 0208 	orr.w	r2, r3, #8
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	2203      	movs	r2, #3
 80039fe:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8003a00:	2303      	movs	r3, #3
 8003a02:	e0e5      	b.n	8003bd0 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	dbe3      	blt.n	80039d6 <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 8003a0e:	2001      	movs	r0, #1
 8003a10:	f7fe fcb4 	bl	800237c <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	68ba      	ldr	r2, [r7, #8]
 8003a1a:	69d2      	ldr	r2, [r2, #28]
 8003a1c:	645a      	str	r2, [r3, #68]	@ 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	f003 0310 	and.w	r3, r3, #16
 8003a2a:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8003a2e:	fa01 f303 	lsl.w	r3, r1, r3
 8003a32:	43db      	mvns	r3, r3
 8003a34:	ea02 0103 	and.w	r1, r2, r3
 8003a38:	68bb      	ldr	r3, [r7, #8]
 8003a3a:	6a1a      	ldr	r2, [r3, #32]
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	f003 0310 	and.w	r3, r3, #16
 8003a42:	409a      	lsls	r2, r3
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	430a      	orrs	r2, r1
 8003a4a:	649a      	str	r2, [r3, #72]	@ 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	f003 0310 	and.w	r3, r3, #16
 8003a58:	21ff      	movs	r1, #255	@ 0xff
 8003a5a:	fa01 f303 	lsl.w	r3, r1, r3
 8003a5e:	43db      	mvns	r3, r3
 8003a60:	ea02 0103 	and.w	r1, r2, r3
 8003a64:	68bb      	ldr	r3, [r7, #8]
 8003a66:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	f003 0310 	and.w	r3, r3, #16
 8003a6e:	409a      	lsls	r2, r3
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	430a      	orrs	r2, r1
 8003a76:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8003a78:	68bb      	ldr	r3, [r7, #8]
 8003a7a:	695b      	ldr	r3, [r3, #20]
 8003a7c:	2b01      	cmp	r3, #1
 8003a7e:	d11d      	bne.n	8003abc <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a86:	61fb      	str	r3, [r7, #28]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	f003 0310 	and.w	r3, r3, #16
 8003a8e:	221f      	movs	r2, #31
 8003a90:	fa02 f303 	lsl.w	r3, r2, r3
 8003a94:	43db      	mvns	r3, r3
 8003a96:	69fa      	ldr	r2, [r7, #28]
 8003a98:	4013      	ands	r3, r2
 8003a9a:	61fb      	str	r3, [r7, #28]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8003a9c:	68bb      	ldr	r3, [r7, #8]
 8003a9e:	699b      	ldr	r3, [r3, #24]
 8003aa0:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	f003 0310 	and.w	r3, r3, #16
 8003aa8:	697a      	ldr	r2, [r7, #20]
 8003aaa:	fa02 f303 	lsl.w	r3, r2, r3
 8003aae:	69fa      	ldr	r2, [r7, #28]
 8003ab0:	4313      	orrs	r3, r2
 8003ab2:	61fb      	str	r3, [r7, #28]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	69fa      	ldr	r2, [r7, #28]
 8003aba:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ac2:	61fb      	str	r3, [r7, #28]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	f003 0310 	and.w	r3, r3, #16
 8003aca:	2207      	movs	r2, #7
 8003acc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ad0:	43db      	mvns	r3, r3
 8003ad2:	69fa      	ldr	r2, [r7, #28]
 8003ad4:	4013      	ands	r3, r2
 8003ad6:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8003ad8:	68bb      	ldr	r3, [r7, #8]
 8003ada:	685a      	ldr	r2, [r3, #4]
 8003adc:	68bb      	ldr	r3, [r7, #8]
 8003ade:	68db      	ldr	r3, [r3, #12]
 8003ae0:	431a      	orrs	r2, r3
 8003ae2:	68bb      	ldr	r3, [r7, #8]
 8003ae4:	691b      	ldr	r3, [r3, #16]
 8003ae6:	4313      	orrs	r3, r2
 8003ae8:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	f003 0310 	and.w	r3, r3, #16
 8003af0:	697a      	ldr	r2, [r7, #20]
 8003af2:	fa02 f303 	lsl.w	r3, r2, r3
 8003af6:	69fa      	ldr	r2, [r7, #28]
 8003af8:	4313      	orrs	r3, r2
 8003afa:	61fb      	str	r3, [r7, #28]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	69fa      	ldr	r2, [r7, #28]
 8003b02:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	6819      	ldr	r1, [r3, #0]
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	f003 0310 	and.w	r3, r3, #16
 8003b10:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003b14:	fa02 f303 	lsl.w	r3, r2, r3
 8003b18:	43da      	mvns	r2, r3
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	400a      	ands	r2, r1
 8003b20:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	61fb      	str	r3, [r7, #28]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	f003 0310 	and.w	r3, r3, #16
 8003b30:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8003b34:	fa02 f303 	lsl.w	r3, r2, r3
 8003b38:	43db      	mvns	r3, r3
 8003b3a:	69fa      	ldr	r2, [r7, #28]
 8003b3c:	4013      	ands	r3, r2
 8003b3e:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8003b40:	68bb      	ldr	r3, [r7, #8]
 8003b42:	689b      	ldr	r3, [r3, #8]
 8003b44:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	f003 0310 	and.w	r3, r3, #16
 8003b4c:	697a      	ldr	r2, [r7, #20]
 8003b4e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b52:	69fa      	ldr	r2, [r7, #28]
 8003b54:	4313      	orrs	r3, r2
 8003b56:	61fb      	str	r3, [r7, #28]
#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ == sConfig->DAC_HighFrequency)
 8003b58:	68bb      	ldr	r3, [r7, #8]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003b60:	d104      	bne.n	8003b6c <HAL_DAC_ConfigChannel+0x228>
  {
    tmpreg1 |= DAC_CR_HFSEL;
 8003b62:	69fb      	ldr	r3, [r7, #28]
 8003b64:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003b68:	61fb      	str	r3, [r7, #28]
 8003b6a:	e018      	b.n	8003b9e <HAL_DAC_ConfigChannel+0x25a>
  }
  else
  {
    if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE == sConfig->DAC_HighFrequency)
 8003b6c:	68bb      	ldr	r3, [r7, #8]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d104      	bne.n	8003b7e <HAL_DAC_ConfigChannel+0x23a>
    {
      tmpreg1 &= ~(DAC_CR_HFSEL);
 8003b74:	69fb      	ldr	r3, [r7, #28]
 8003b76:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003b7a:	61fb      	str	r3, [r7, #28]
 8003b7c:	e00f      	b.n	8003b9e <HAL_DAC_ConfigChannel+0x25a>
    }
    else /* Automatic selection */
    {
      hclkfreq = HAL_RCC_GetHCLKFreq();
 8003b7e:	f001 fb6f 	bl	8005260 <HAL_RCC_GetHCLKFreq>
 8003b82:	6138      	str	r0, [r7, #16]
      if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8003b84:	693b      	ldr	r3, [r7, #16]
 8003b86:	4a14      	ldr	r2, [pc, #80]	@ (8003bd8 <HAL_DAC_ConfigChannel+0x294>)
 8003b88:	4293      	cmp	r3, r2
 8003b8a:	d904      	bls.n	8003b96 <HAL_DAC_ConfigChannel+0x252>
      {
        /* High frequency enable when HCLK frequency higher than 80   */
         tmpreg1 |= DAC_CR_HFSEL;
 8003b8c:	69fb      	ldr	r3, [r7, #28]
 8003b8e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003b92:	61fb      	str	r3, [r7, #28]
 8003b94:	e003      	b.n	8003b9e <HAL_DAC_ConfigChannel+0x25a>
      }
      else
      {
        /* High frequency disable when HCLK frequency higher than 80  */
        tmpreg1 &= ~(DAC_CR_HFSEL);
 8003b96:	69fb      	ldr	r3, [r7, #28]
 8003b98:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003b9c:	61fb      	str	r3, [r7, #28]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	69fa      	ldr	r2, [r7, #28]
 8003ba4:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	6819      	ldr	r1, [r3, #0]
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	f003 0310 	and.w	r3, r3, #16
 8003bb2:	22c0      	movs	r2, #192	@ 0xc0
 8003bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8003bb8:	43da      	mvns	r2, r3
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	400a      	ands	r2, r1
 8003bc0:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	2201      	movs	r2, #1
 8003bc6:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	2200      	movs	r2, #0
 8003bcc:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8003bce:	2300      	movs	r3, #0
}
 8003bd0:	4618      	mov	r0, r3
 8003bd2:	3720      	adds	r7, #32
 8003bd4:	46bd      	mov	sp, r7
 8003bd6:	bd80      	pop	{r7, pc}
 8003bd8:	04c4b400 	.word	0x04c4b400

08003bdc <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	b084      	sub	sp, #16
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003be8:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8003bea:	68f8      	ldr	r0, [r7, #12]
 8003bec:	f7ff fe8c 	bl	8003908 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	2201      	movs	r2, #1
 8003bf4:	711a      	strb	r2, [r3, #4]
}
 8003bf6:	bf00      	nop
 8003bf8:	3710      	adds	r7, #16
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	bd80      	pop	{r7, pc}

08003bfe <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8003bfe:	b580      	push	{r7, lr}
 8003c00:	b084      	sub	sp, #16
 8003c02:	af00      	add	r7, sp, #0
 8003c04:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c0a:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8003c0c:	68f8      	ldr	r0, [r7, #12]
 8003c0e:	f7ff fe85 	bl	800391c <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8003c12:	bf00      	nop
 8003c14:	3710      	adds	r7, #16
 8003c16:	46bd      	mov	sp, r7
 8003c18:	bd80      	pop	{r7, pc}

08003c1a <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8003c1a:	b580      	push	{r7, lr}
 8003c1c:	b084      	sub	sp, #16
 8003c1e:	af00      	add	r7, sp, #0
 8003c20:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c26:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	691b      	ldr	r3, [r3, #16]
 8003c2c:	f043 0204 	orr.w	r2, r3, #4
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8003c34:	68f8      	ldr	r0, [r7, #12]
 8003c36:	f7ff fe7b 	bl	8003930 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	2201      	movs	r2, #1
 8003c3e:	711a      	strb	r2, [r3, #4]
}
 8003c40:	bf00      	nop
 8003c42:	3710      	adds	r7, #16
 8003c44:	46bd      	mov	sp, r7
 8003c46:	bd80      	pop	{r7, pc}

08003c48 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003c48:	b480      	push	{r7}
 8003c4a:	b083      	sub	sp, #12
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8003c50:	bf00      	nop
 8003c52:	370c      	adds	r7, #12
 8003c54:	46bd      	mov	sp, r7
 8003c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5a:	4770      	bx	lr

08003c5c <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003c5c:	b480      	push	{r7}
 8003c5e:	b083      	sub	sp, #12
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8003c64:	bf00      	nop
 8003c66:	370c      	adds	r7, #12
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c6e:	4770      	bx	lr

08003c70 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003c70:	b480      	push	{r7}
 8003c72:	b083      	sub	sp, #12
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8003c78:	bf00      	nop
 8003c7a:	370c      	adds	r7, #12
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c82:	4770      	bx	lr

08003c84 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8003c84:	b580      	push	{r7, lr}
 8003c86:	b084      	sub	sp, #16
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c90:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8003c92:	68f8      	ldr	r0, [r7, #12]
 8003c94:	f7ff ffd8 	bl	8003c48 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	2201      	movs	r2, #1
 8003c9c:	711a      	strb	r2, [r3, #4]
}
 8003c9e:	bf00      	nop
 8003ca0:	3710      	adds	r7, #16
 8003ca2:	46bd      	mov	sp, r7
 8003ca4:	bd80      	pop	{r7, pc}

08003ca6 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8003ca6:	b580      	push	{r7, lr}
 8003ca8:	b084      	sub	sp, #16
 8003caa:	af00      	add	r7, sp, #0
 8003cac:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cb2:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8003cb4:	68f8      	ldr	r0, [r7, #12]
 8003cb6:	f7ff ffd1 	bl	8003c5c <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8003cba:	bf00      	nop
 8003cbc:	3710      	adds	r7, #16
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	bd80      	pop	{r7, pc}

08003cc2 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8003cc2:	b580      	push	{r7, lr}
 8003cc4:	b084      	sub	sp, #16
 8003cc6:	af00      	add	r7, sp, #0
 8003cc8:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cce:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	691b      	ldr	r3, [r3, #16]
 8003cd4:	f043 0204 	orr.w	r2, r3, #4
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8003cdc:	68f8      	ldr	r0, [r7, #12]
 8003cde:	f7ff ffc7 	bl	8003c70 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	2201      	movs	r2, #1
 8003ce6:	711a      	strb	r2, [r3, #4]
}
 8003ce8:	bf00      	nop
 8003cea:	3710      	adds	r7, #16
 8003cec:	46bd      	mov	sp, r7
 8003cee:	bd80      	pop	{r7, pc}

08003cf0 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	b084      	sub	sp, #16
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d101      	bne.n	8003d02 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003cfe:	2301      	movs	r3, #1
 8003d00:	e08d      	b.n	8003e1e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	461a      	mov	r2, r3
 8003d08:	4b47      	ldr	r3, [pc, #284]	@ (8003e28 <HAL_DMA_Init+0x138>)
 8003d0a:	429a      	cmp	r2, r3
 8003d0c:	d80f      	bhi.n	8003d2e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	461a      	mov	r2, r3
 8003d14:	4b45      	ldr	r3, [pc, #276]	@ (8003e2c <HAL_DMA_Init+0x13c>)
 8003d16:	4413      	add	r3, r2
 8003d18:	4a45      	ldr	r2, [pc, #276]	@ (8003e30 <HAL_DMA_Init+0x140>)
 8003d1a:	fba2 2303 	umull	r2, r3, r2, r3
 8003d1e:	091b      	lsrs	r3, r3, #4
 8003d20:	009a      	lsls	r2, r3, #2
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	4a42      	ldr	r2, [pc, #264]	@ (8003e34 <HAL_DMA_Init+0x144>)
 8003d2a:	641a      	str	r2, [r3, #64]	@ 0x40
 8003d2c:	e00e      	b.n	8003d4c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	461a      	mov	r2, r3
 8003d34:	4b40      	ldr	r3, [pc, #256]	@ (8003e38 <HAL_DMA_Init+0x148>)
 8003d36:	4413      	add	r3, r2
 8003d38:	4a3d      	ldr	r2, [pc, #244]	@ (8003e30 <HAL_DMA_Init+0x140>)
 8003d3a:	fba2 2303 	umull	r2, r3, r2, r3
 8003d3e:	091b      	lsrs	r3, r3, #4
 8003d40:	009a      	lsls	r2, r3, #2
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	4a3c      	ldr	r2, [pc, #240]	@ (8003e3c <HAL_DMA_Init+0x14c>)
 8003d4a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2202      	movs	r2, #2
 8003d50:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8003d62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003d66:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003d70:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	691b      	ldr	r3, [r3, #16]
 8003d76:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d7c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	699b      	ldr	r3, [r3, #24]
 8003d82:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d88:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6a1b      	ldr	r3, [r3, #32]
 8003d8e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003d90:	68fa      	ldr	r2, [r7, #12]
 8003d92:	4313      	orrs	r3, r2
 8003d94:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	68fa      	ldr	r2, [r7, #12]
 8003d9c:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003d9e:	6878      	ldr	r0, [r7, #4]
 8003da0:	f000 f9b6 	bl	8004110 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	689b      	ldr	r3, [r3, #8]
 8003da8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003dac:	d102      	bne.n	8003db4 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	2200      	movs	r2, #0
 8003db2:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	685a      	ldr	r2, [r3, #4]
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003dbc:	b2d2      	uxtb	r2, r2
 8003dbe:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003dc4:	687a      	ldr	r2, [r7, #4]
 8003dc6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003dc8:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	685b      	ldr	r3, [r3, #4]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d010      	beq.n	8003df4 <HAL_DMA_Init+0x104>
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	685b      	ldr	r3, [r3, #4]
 8003dd6:	2b04      	cmp	r3, #4
 8003dd8:	d80c      	bhi.n	8003df4 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003dda:	6878      	ldr	r0, [r7, #4]
 8003ddc:	f000 f9d6 	bl	800418c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003de4:	2200      	movs	r2, #0
 8003de6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dec:	687a      	ldr	r2, [r7, #4]
 8003dee:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003df0:	605a      	str	r2, [r3, #4]
 8003df2:	e008      	b.n	8003e06 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2200      	movs	r2, #0
 8003df8:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	2200      	movs	r2, #0
 8003e04:	65da      	str	r2, [r3, #92]	@ 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	2200      	movs	r2, #0
 8003e0a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2201      	movs	r2, #1
 8003e10:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2200      	movs	r2, #0
 8003e18:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003e1c:	2300      	movs	r3, #0
}
 8003e1e:	4618      	mov	r0, r3
 8003e20:	3710      	adds	r7, #16
 8003e22:	46bd      	mov	sp, r7
 8003e24:	bd80      	pop	{r7, pc}
 8003e26:	bf00      	nop
 8003e28:	40020407 	.word	0x40020407
 8003e2c:	bffdfff8 	.word	0xbffdfff8
 8003e30:	cccccccd 	.word	0xcccccccd
 8003e34:	40020000 	.word	0x40020000
 8003e38:	bffdfbf8 	.word	0xbffdfbf8
 8003e3c:	40020400 	.word	0x40020400

08003e40 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003e40:	b580      	push	{r7, lr}
 8003e42:	b086      	sub	sp, #24
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	60f8      	str	r0, [r7, #12]
 8003e48:	60b9      	str	r1, [r7, #8]
 8003e4a:	607a      	str	r2, [r7, #4]
 8003e4c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003e4e:	2300      	movs	r3, #0
 8003e50:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003e58:	2b01      	cmp	r3, #1
 8003e5a:	d101      	bne.n	8003e60 <HAL_DMA_Start_IT+0x20>
 8003e5c:	2302      	movs	r3, #2
 8003e5e:	e066      	b.n	8003f2e <HAL_DMA_Start_IT+0xee>
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	2201      	movs	r2, #1
 8003e64:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003e6e:	b2db      	uxtb	r3, r3
 8003e70:	2b01      	cmp	r3, #1
 8003e72:	d155      	bne.n	8003f20 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	2202      	movs	r2, #2
 8003e78:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	2200      	movs	r2, #0
 8003e80:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	681a      	ldr	r2, [r3, #0]
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f022 0201 	bic.w	r2, r2, #1
 8003e90:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	687a      	ldr	r2, [r7, #4]
 8003e96:	68b9      	ldr	r1, [r7, #8]
 8003e98:	68f8      	ldr	r0, [r7, #12]
 8003e9a:	f000 f8fb 	bl	8004094 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d008      	beq.n	8003eb8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	681a      	ldr	r2, [r3, #0]
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f042 020e 	orr.w	r2, r2, #14
 8003eb4:	601a      	str	r2, [r3, #0]
 8003eb6:	e00f      	b.n	8003ed8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	681a      	ldr	r2, [r3, #0]
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f022 0204 	bic.w	r2, r2, #4
 8003ec6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	681a      	ldr	r2, [r3, #0]
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f042 020a 	orr.w	r2, r2, #10
 8003ed6:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d007      	beq.n	8003ef6 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003eea:	681a      	ldr	r2, [r3, #0]
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ef0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003ef4:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d007      	beq.n	8003f0e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f02:	681a      	ldr	r2, [r3, #0]
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f08:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003f0c:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	681a      	ldr	r2, [r3, #0]
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f042 0201 	orr.w	r2, r2, #1
 8003f1c:	601a      	str	r2, [r3, #0]
 8003f1e:	e005      	b.n	8003f2c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	2200      	movs	r2, #0
 8003f24:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003f28:	2302      	movs	r3, #2
 8003f2a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003f2c:	7dfb      	ldrb	r3, [r7, #23]
}
 8003f2e:	4618      	mov	r0, r3
 8003f30:	3718      	adds	r7, #24
 8003f32:	46bd      	mov	sp, r7
 8003f34:	bd80      	pop	{r7, pc}

08003f36 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003f36:	b580      	push	{r7, lr}
 8003f38:	b084      	sub	sp, #16
 8003f3a:	af00      	add	r7, sp, #0
 8003f3c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f52:	f003 031c 	and.w	r3, r3, #28
 8003f56:	2204      	movs	r2, #4
 8003f58:	409a      	lsls	r2, r3
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	4013      	ands	r3, r2
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d026      	beq.n	8003fb0 <HAL_DMA_IRQHandler+0x7a>
 8003f62:	68bb      	ldr	r3, [r7, #8]
 8003f64:	f003 0304 	and.w	r3, r3, #4
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d021      	beq.n	8003fb0 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f003 0320 	and.w	r3, r3, #32
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d107      	bne.n	8003f8a <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	681a      	ldr	r2, [r3, #0]
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f022 0204 	bic.w	r2, r2, #4
 8003f88:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f8e:	f003 021c 	and.w	r2, r3, #28
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f96:	2104      	movs	r1, #4
 8003f98:	fa01 f202 	lsl.w	r2, r1, r2
 8003f9c:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d071      	beq.n	800408a <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003faa:	6878      	ldr	r0, [r7, #4]
 8003fac:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003fae:	e06c      	b.n	800408a <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fb4:	f003 031c 	and.w	r3, r3, #28
 8003fb8:	2202      	movs	r2, #2
 8003fba:	409a      	lsls	r2, r3
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	4013      	ands	r3, r2
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d02e      	beq.n	8004022 <HAL_DMA_IRQHandler+0xec>
 8003fc4:	68bb      	ldr	r3, [r7, #8]
 8003fc6:	f003 0302 	and.w	r3, r3, #2
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d029      	beq.n	8004022 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f003 0320 	and.w	r3, r3, #32
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d10b      	bne.n	8003ff4 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	681a      	ldr	r2, [r3, #0]
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f022 020a 	bic.w	r2, r2, #10
 8003fea:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	2201      	movs	r2, #1
 8003ff0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ff8:	f003 021c 	and.w	r2, r3, #28
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004000:	2102      	movs	r1, #2
 8004002:	fa01 f202 	lsl.w	r2, r1, r2
 8004006:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2200      	movs	r2, #0
 800400c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004014:	2b00      	cmp	r3, #0
 8004016:	d038      	beq.n	800408a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800401c:	6878      	ldr	r0, [r7, #4]
 800401e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8004020:	e033      	b.n	800408a <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004026:	f003 031c 	and.w	r3, r3, #28
 800402a:	2208      	movs	r2, #8
 800402c:	409a      	lsls	r2, r3
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	4013      	ands	r3, r2
 8004032:	2b00      	cmp	r3, #0
 8004034:	d02a      	beq.n	800408c <HAL_DMA_IRQHandler+0x156>
 8004036:	68bb      	ldr	r3, [r7, #8]
 8004038:	f003 0308 	and.w	r3, r3, #8
 800403c:	2b00      	cmp	r3, #0
 800403e:	d025      	beq.n	800408c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	681a      	ldr	r2, [r3, #0]
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f022 020e 	bic.w	r2, r2, #14
 800404e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004054:	f003 021c 	and.w	r2, r3, #28
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800405c:	2101      	movs	r1, #1
 800405e:	fa01 f202 	lsl.w	r2, r1, r2
 8004062:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2201      	movs	r2, #1
 8004068:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	2201      	movs	r2, #1
 800406e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	2200      	movs	r2, #0
 8004076:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800407e:	2b00      	cmp	r3, #0
 8004080:	d004      	beq.n	800408c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004086:	6878      	ldr	r0, [r7, #4]
 8004088:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800408a:	bf00      	nop
 800408c:	bf00      	nop
}
 800408e:	3710      	adds	r7, #16
 8004090:	46bd      	mov	sp, r7
 8004092:	bd80      	pop	{r7, pc}

08004094 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004094:	b480      	push	{r7}
 8004096:	b085      	sub	sp, #20
 8004098:	af00      	add	r7, sp, #0
 800409a:	60f8      	str	r0, [r7, #12]
 800409c:	60b9      	str	r1, [r7, #8]
 800409e:	607a      	str	r2, [r7, #4]
 80040a0:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040a6:	68fa      	ldr	r2, [r7, #12]
 80040a8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80040aa:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d004      	beq.n	80040be <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040b8:	68fa      	ldr	r2, [r7, #12]
 80040ba:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80040bc:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040c2:	f003 021c 	and.w	r2, r3, #28
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040ca:	2101      	movs	r1, #1
 80040cc:	fa01 f202 	lsl.w	r2, r1, r2
 80040d0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	683a      	ldr	r2, [r7, #0]
 80040d8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	689b      	ldr	r3, [r3, #8]
 80040de:	2b10      	cmp	r3, #16
 80040e0:	d108      	bne.n	80040f4 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	687a      	ldr	r2, [r7, #4]
 80040e8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	68ba      	ldr	r2, [r7, #8]
 80040f0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80040f2:	e007      	b.n	8004104 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	68ba      	ldr	r2, [r7, #8]
 80040fa:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	687a      	ldr	r2, [r7, #4]
 8004102:	60da      	str	r2, [r3, #12]
}
 8004104:	bf00      	nop
 8004106:	3714      	adds	r7, #20
 8004108:	46bd      	mov	sp, r7
 800410a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410e:	4770      	bx	lr

08004110 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004110:	b480      	push	{r7}
 8004112:	b085      	sub	sp, #20
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	461a      	mov	r2, r3
 800411e:	4b17      	ldr	r3, [pc, #92]	@ (800417c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8004120:	429a      	cmp	r2, r3
 8004122:	d80a      	bhi.n	800413a <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004128:	089b      	lsrs	r3, r3, #2
 800412a:	009b      	lsls	r3, r3, #2
 800412c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004130:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8004134:	687a      	ldr	r2, [r7, #4]
 8004136:	6493      	str	r3, [r2, #72]	@ 0x48
 8004138:	e007      	b.n	800414a <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800413e:	089b      	lsrs	r3, r3, #2
 8004140:	009a      	lsls	r2, r3, #2
 8004142:	4b0f      	ldr	r3, [pc, #60]	@ (8004180 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8004144:	4413      	add	r3, r2
 8004146:	687a      	ldr	r2, [r7, #4]
 8004148:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	b2db      	uxtb	r3, r3
 8004150:	3b08      	subs	r3, #8
 8004152:	4a0c      	ldr	r2, [pc, #48]	@ (8004184 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8004154:	fba2 2303 	umull	r2, r3, r2, r3
 8004158:	091b      	lsrs	r3, r3, #4
 800415a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	4a0a      	ldr	r2, [pc, #40]	@ (8004188 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8004160:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	f003 031f 	and.w	r3, r3, #31
 8004168:	2201      	movs	r2, #1
 800416a:	409a      	lsls	r2, r3
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004170:	bf00      	nop
 8004172:	3714      	adds	r7, #20
 8004174:	46bd      	mov	sp, r7
 8004176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417a:	4770      	bx	lr
 800417c:	40020407 	.word	0x40020407
 8004180:	4002081c 	.word	0x4002081c
 8004184:	cccccccd 	.word	0xcccccccd
 8004188:	40020880 	.word	0x40020880

0800418c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800418c:	b480      	push	{r7}
 800418e:	b085      	sub	sp, #20
 8004190:	af00      	add	r7, sp, #0
 8004192:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	685b      	ldr	r3, [r3, #4]
 8004198:	b2db      	uxtb	r3, r3
 800419a:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800419c:	68fa      	ldr	r2, [r7, #12]
 800419e:	4b0b      	ldr	r3, [pc, #44]	@ (80041cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80041a0:	4413      	add	r3, r2
 80041a2:	009b      	lsls	r3, r3, #2
 80041a4:	461a      	mov	r2, r3
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	4a08      	ldr	r2, [pc, #32]	@ (80041d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80041ae:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	3b01      	subs	r3, #1
 80041b4:	f003 0303 	and.w	r3, r3, #3
 80041b8:	2201      	movs	r2, #1
 80041ba:	409a      	lsls	r2, r3
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80041c0:	bf00      	nop
 80041c2:	3714      	adds	r7, #20
 80041c4:	46bd      	mov	sp, r7
 80041c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ca:	4770      	bx	lr
 80041cc:	1000823f 	.word	0x1000823f
 80041d0:	40020940 	.word	0x40020940

080041d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80041d4:	b480      	push	{r7}
 80041d6:	b087      	sub	sp, #28
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
 80041dc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80041de:	2300      	movs	r3, #0
 80041e0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80041e2:	e166      	b.n	80044b2 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80041e4:	683b      	ldr	r3, [r7, #0]
 80041e6:	681a      	ldr	r2, [r3, #0]
 80041e8:	2101      	movs	r1, #1
 80041ea:	697b      	ldr	r3, [r7, #20]
 80041ec:	fa01 f303 	lsl.w	r3, r1, r3
 80041f0:	4013      	ands	r3, r2
 80041f2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	f000 8158 	beq.w	80044ac <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80041fc:	683b      	ldr	r3, [r7, #0]
 80041fe:	685b      	ldr	r3, [r3, #4]
 8004200:	f003 0303 	and.w	r3, r3, #3
 8004204:	2b01      	cmp	r3, #1
 8004206:	d005      	beq.n	8004214 <HAL_GPIO_Init+0x40>
 8004208:	683b      	ldr	r3, [r7, #0]
 800420a:	685b      	ldr	r3, [r3, #4]
 800420c:	f003 0303 	and.w	r3, r3, #3
 8004210:	2b02      	cmp	r3, #2
 8004212:	d130      	bne.n	8004276 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	689b      	ldr	r3, [r3, #8]
 8004218:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800421a:	697b      	ldr	r3, [r7, #20]
 800421c:	005b      	lsls	r3, r3, #1
 800421e:	2203      	movs	r2, #3
 8004220:	fa02 f303 	lsl.w	r3, r2, r3
 8004224:	43db      	mvns	r3, r3
 8004226:	693a      	ldr	r2, [r7, #16]
 8004228:	4013      	ands	r3, r2
 800422a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800422c:	683b      	ldr	r3, [r7, #0]
 800422e:	68da      	ldr	r2, [r3, #12]
 8004230:	697b      	ldr	r3, [r7, #20]
 8004232:	005b      	lsls	r3, r3, #1
 8004234:	fa02 f303 	lsl.w	r3, r2, r3
 8004238:	693a      	ldr	r2, [r7, #16]
 800423a:	4313      	orrs	r3, r2
 800423c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	693a      	ldr	r2, [r7, #16]
 8004242:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	685b      	ldr	r3, [r3, #4]
 8004248:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800424a:	2201      	movs	r2, #1
 800424c:	697b      	ldr	r3, [r7, #20]
 800424e:	fa02 f303 	lsl.w	r3, r2, r3
 8004252:	43db      	mvns	r3, r3
 8004254:	693a      	ldr	r2, [r7, #16]
 8004256:	4013      	ands	r3, r2
 8004258:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800425a:	683b      	ldr	r3, [r7, #0]
 800425c:	685b      	ldr	r3, [r3, #4]
 800425e:	091b      	lsrs	r3, r3, #4
 8004260:	f003 0201 	and.w	r2, r3, #1
 8004264:	697b      	ldr	r3, [r7, #20]
 8004266:	fa02 f303 	lsl.w	r3, r2, r3
 800426a:	693a      	ldr	r2, [r7, #16]
 800426c:	4313      	orrs	r3, r2
 800426e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	693a      	ldr	r2, [r7, #16]
 8004274:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004276:	683b      	ldr	r3, [r7, #0]
 8004278:	685b      	ldr	r3, [r3, #4]
 800427a:	f003 0303 	and.w	r3, r3, #3
 800427e:	2b03      	cmp	r3, #3
 8004280:	d017      	beq.n	80042b2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	68db      	ldr	r3, [r3, #12]
 8004286:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004288:	697b      	ldr	r3, [r7, #20]
 800428a:	005b      	lsls	r3, r3, #1
 800428c:	2203      	movs	r2, #3
 800428e:	fa02 f303 	lsl.w	r3, r2, r3
 8004292:	43db      	mvns	r3, r3
 8004294:	693a      	ldr	r2, [r7, #16]
 8004296:	4013      	ands	r3, r2
 8004298:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800429a:	683b      	ldr	r3, [r7, #0]
 800429c:	689a      	ldr	r2, [r3, #8]
 800429e:	697b      	ldr	r3, [r7, #20]
 80042a0:	005b      	lsls	r3, r3, #1
 80042a2:	fa02 f303 	lsl.w	r3, r2, r3
 80042a6:	693a      	ldr	r2, [r7, #16]
 80042a8:	4313      	orrs	r3, r2
 80042aa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	693a      	ldr	r2, [r7, #16]
 80042b0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80042b2:	683b      	ldr	r3, [r7, #0]
 80042b4:	685b      	ldr	r3, [r3, #4]
 80042b6:	f003 0303 	and.w	r3, r3, #3
 80042ba:	2b02      	cmp	r3, #2
 80042bc:	d123      	bne.n	8004306 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80042be:	697b      	ldr	r3, [r7, #20]
 80042c0:	08da      	lsrs	r2, r3, #3
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	3208      	adds	r2, #8
 80042c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80042ca:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80042cc:	697b      	ldr	r3, [r7, #20]
 80042ce:	f003 0307 	and.w	r3, r3, #7
 80042d2:	009b      	lsls	r3, r3, #2
 80042d4:	220f      	movs	r2, #15
 80042d6:	fa02 f303 	lsl.w	r3, r2, r3
 80042da:	43db      	mvns	r3, r3
 80042dc:	693a      	ldr	r2, [r7, #16]
 80042de:	4013      	ands	r3, r2
 80042e0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	691a      	ldr	r2, [r3, #16]
 80042e6:	697b      	ldr	r3, [r7, #20]
 80042e8:	f003 0307 	and.w	r3, r3, #7
 80042ec:	009b      	lsls	r3, r3, #2
 80042ee:	fa02 f303 	lsl.w	r3, r2, r3
 80042f2:	693a      	ldr	r2, [r7, #16]
 80042f4:	4313      	orrs	r3, r2
 80042f6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80042f8:	697b      	ldr	r3, [r7, #20]
 80042fa:	08da      	lsrs	r2, r3, #3
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	3208      	adds	r2, #8
 8004300:	6939      	ldr	r1, [r7, #16]
 8004302:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800430c:	697b      	ldr	r3, [r7, #20]
 800430e:	005b      	lsls	r3, r3, #1
 8004310:	2203      	movs	r2, #3
 8004312:	fa02 f303 	lsl.w	r3, r2, r3
 8004316:	43db      	mvns	r3, r3
 8004318:	693a      	ldr	r2, [r7, #16]
 800431a:	4013      	ands	r3, r2
 800431c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	685b      	ldr	r3, [r3, #4]
 8004322:	f003 0203 	and.w	r2, r3, #3
 8004326:	697b      	ldr	r3, [r7, #20]
 8004328:	005b      	lsls	r3, r3, #1
 800432a:	fa02 f303 	lsl.w	r3, r2, r3
 800432e:	693a      	ldr	r2, [r7, #16]
 8004330:	4313      	orrs	r3, r2
 8004332:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	693a      	ldr	r2, [r7, #16]
 8004338:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800433a:	683b      	ldr	r3, [r7, #0]
 800433c:	685b      	ldr	r3, [r3, #4]
 800433e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004342:	2b00      	cmp	r3, #0
 8004344:	f000 80b2 	beq.w	80044ac <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004348:	4b61      	ldr	r3, [pc, #388]	@ (80044d0 <HAL_GPIO_Init+0x2fc>)
 800434a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800434c:	4a60      	ldr	r2, [pc, #384]	@ (80044d0 <HAL_GPIO_Init+0x2fc>)
 800434e:	f043 0301 	orr.w	r3, r3, #1
 8004352:	6613      	str	r3, [r2, #96]	@ 0x60
 8004354:	4b5e      	ldr	r3, [pc, #376]	@ (80044d0 <HAL_GPIO_Init+0x2fc>)
 8004356:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004358:	f003 0301 	and.w	r3, r3, #1
 800435c:	60bb      	str	r3, [r7, #8]
 800435e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004360:	4a5c      	ldr	r2, [pc, #368]	@ (80044d4 <HAL_GPIO_Init+0x300>)
 8004362:	697b      	ldr	r3, [r7, #20]
 8004364:	089b      	lsrs	r3, r3, #2
 8004366:	3302      	adds	r3, #2
 8004368:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800436c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800436e:	697b      	ldr	r3, [r7, #20]
 8004370:	f003 0303 	and.w	r3, r3, #3
 8004374:	009b      	lsls	r3, r3, #2
 8004376:	220f      	movs	r2, #15
 8004378:	fa02 f303 	lsl.w	r3, r2, r3
 800437c:	43db      	mvns	r3, r3
 800437e:	693a      	ldr	r2, [r7, #16]
 8004380:	4013      	ands	r3, r2
 8004382:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800438a:	d02b      	beq.n	80043e4 <HAL_GPIO_Init+0x210>
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	4a52      	ldr	r2, [pc, #328]	@ (80044d8 <HAL_GPIO_Init+0x304>)
 8004390:	4293      	cmp	r3, r2
 8004392:	d025      	beq.n	80043e0 <HAL_GPIO_Init+0x20c>
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	4a51      	ldr	r2, [pc, #324]	@ (80044dc <HAL_GPIO_Init+0x308>)
 8004398:	4293      	cmp	r3, r2
 800439a:	d01f      	beq.n	80043dc <HAL_GPIO_Init+0x208>
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	4a50      	ldr	r2, [pc, #320]	@ (80044e0 <HAL_GPIO_Init+0x30c>)
 80043a0:	4293      	cmp	r3, r2
 80043a2:	d019      	beq.n	80043d8 <HAL_GPIO_Init+0x204>
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	4a4f      	ldr	r2, [pc, #316]	@ (80044e4 <HAL_GPIO_Init+0x310>)
 80043a8:	4293      	cmp	r3, r2
 80043aa:	d013      	beq.n	80043d4 <HAL_GPIO_Init+0x200>
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	4a4e      	ldr	r2, [pc, #312]	@ (80044e8 <HAL_GPIO_Init+0x314>)
 80043b0:	4293      	cmp	r3, r2
 80043b2:	d00d      	beq.n	80043d0 <HAL_GPIO_Init+0x1fc>
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	4a4d      	ldr	r2, [pc, #308]	@ (80044ec <HAL_GPIO_Init+0x318>)
 80043b8:	4293      	cmp	r3, r2
 80043ba:	d007      	beq.n	80043cc <HAL_GPIO_Init+0x1f8>
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	4a4c      	ldr	r2, [pc, #304]	@ (80044f0 <HAL_GPIO_Init+0x31c>)
 80043c0:	4293      	cmp	r3, r2
 80043c2:	d101      	bne.n	80043c8 <HAL_GPIO_Init+0x1f4>
 80043c4:	2307      	movs	r3, #7
 80043c6:	e00e      	b.n	80043e6 <HAL_GPIO_Init+0x212>
 80043c8:	2308      	movs	r3, #8
 80043ca:	e00c      	b.n	80043e6 <HAL_GPIO_Init+0x212>
 80043cc:	2306      	movs	r3, #6
 80043ce:	e00a      	b.n	80043e6 <HAL_GPIO_Init+0x212>
 80043d0:	2305      	movs	r3, #5
 80043d2:	e008      	b.n	80043e6 <HAL_GPIO_Init+0x212>
 80043d4:	2304      	movs	r3, #4
 80043d6:	e006      	b.n	80043e6 <HAL_GPIO_Init+0x212>
 80043d8:	2303      	movs	r3, #3
 80043da:	e004      	b.n	80043e6 <HAL_GPIO_Init+0x212>
 80043dc:	2302      	movs	r3, #2
 80043de:	e002      	b.n	80043e6 <HAL_GPIO_Init+0x212>
 80043e0:	2301      	movs	r3, #1
 80043e2:	e000      	b.n	80043e6 <HAL_GPIO_Init+0x212>
 80043e4:	2300      	movs	r3, #0
 80043e6:	697a      	ldr	r2, [r7, #20]
 80043e8:	f002 0203 	and.w	r2, r2, #3
 80043ec:	0092      	lsls	r2, r2, #2
 80043ee:	4093      	lsls	r3, r2
 80043f0:	693a      	ldr	r2, [r7, #16]
 80043f2:	4313      	orrs	r3, r2
 80043f4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80043f6:	4937      	ldr	r1, [pc, #220]	@ (80044d4 <HAL_GPIO_Init+0x300>)
 80043f8:	697b      	ldr	r3, [r7, #20]
 80043fa:	089b      	lsrs	r3, r3, #2
 80043fc:	3302      	adds	r3, #2
 80043fe:	693a      	ldr	r2, [r7, #16]
 8004400:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004404:	4b3b      	ldr	r3, [pc, #236]	@ (80044f4 <HAL_GPIO_Init+0x320>)
 8004406:	689b      	ldr	r3, [r3, #8]
 8004408:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	43db      	mvns	r3, r3
 800440e:	693a      	ldr	r2, [r7, #16]
 8004410:	4013      	ands	r3, r2
 8004412:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004414:	683b      	ldr	r3, [r7, #0]
 8004416:	685b      	ldr	r3, [r3, #4]
 8004418:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800441c:	2b00      	cmp	r3, #0
 800441e:	d003      	beq.n	8004428 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8004420:	693a      	ldr	r2, [r7, #16]
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	4313      	orrs	r3, r2
 8004426:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004428:	4a32      	ldr	r2, [pc, #200]	@ (80044f4 <HAL_GPIO_Init+0x320>)
 800442a:	693b      	ldr	r3, [r7, #16]
 800442c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800442e:	4b31      	ldr	r3, [pc, #196]	@ (80044f4 <HAL_GPIO_Init+0x320>)
 8004430:	68db      	ldr	r3, [r3, #12]
 8004432:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	43db      	mvns	r3, r3
 8004438:	693a      	ldr	r2, [r7, #16]
 800443a:	4013      	ands	r3, r2
 800443c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800443e:	683b      	ldr	r3, [r7, #0]
 8004440:	685b      	ldr	r3, [r3, #4]
 8004442:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004446:	2b00      	cmp	r3, #0
 8004448:	d003      	beq.n	8004452 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 800444a:	693a      	ldr	r2, [r7, #16]
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	4313      	orrs	r3, r2
 8004450:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004452:	4a28      	ldr	r2, [pc, #160]	@ (80044f4 <HAL_GPIO_Init+0x320>)
 8004454:	693b      	ldr	r3, [r7, #16]
 8004456:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004458:	4b26      	ldr	r3, [pc, #152]	@ (80044f4 <HAL_GPIO_Init+0x320>)
 800445a:	685b      	ldr	r3, [r3, #4]
 800445c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	43db      	mvns	r3, r3
 8004462:	693a      	ldr	r2, [r7, #16]
 8004464:	4013      	ands	r3, r2
 8004466:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	685b      	ldr	r3, [r3, #4]
 800446c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004470:	2b00      	cmp	r3, #0
 8004472:	d003      	beq.n	800447c <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8004474:	693a      	ldr	r2, [r7, #16]
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	4313      	orrs	r3, r2
 800447a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800447c:	4a1d      	ldr	r2, [pc, #116]	@ (80044f4 <HAL_GPIO_Init+0x320>)
 800447e:	693b      	ldr	r3, [r7, #16]
 8004480:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8004482:	4b1c      	ldr	r3, [pc, #112]	@ (80044f4 <HAL_GPIO_Init+0x320>)
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	43db      	mvns	r3, r3
 800448c:	693a      	ldr	r2, [r7, #16]
 800448e:	4013      	ands	r3, r2
 8004490:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004492:	683b      	ldr	r3, [r7, #0]
 8004494:	685b      	ldr	r3, [r3, #4]
 8004496:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800449a:	2b00      	cmp	r3, #0
 800449c:	d003      	beq.n	80044a6 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 800449e:	693a      	ldr	r2, [r7, #16]
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	4313      	orrs	r3, r2
 80044a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80044a6:	4a13      	ldr	r2, [pc, #76]	@ (80044f4 <HAL_GPIO_Init+0x320>)
 80044a8:	693b      	ldr	r3, [r7, #16]
 80044aa:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80044ac:	697b      	ldr	r3, [r7, #20]
 80044ae:	3301      	adds	r3, #1
 80044b0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80044b2:	683b      	ldr	r3, [r7, #0]
 80044b4:	681a      	ldr	r2, [r3, #0]
 80044b6:	697b      	ldr	r3, [r7, #20]
 80044b8:	fa22 f303 	lsr.w	r3, r2, r3
 80044bc:	2b00      	cmp	r3, #0
 80044be:	f47f ae91 	bne.w	80041e4 <HAL_GPIO_Init+0x10>
  }
}
 80044c2:	bf00      	nop
 80044c4:	bf00      	nop
 80044c6:	371c      	adds	r7, #28
 80044c8:	46bd      	mov	sp, r7
 80044ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ce:	4770      	bx	lr
 80044d0:	40021000 	.word	0x40021000
 80044d4:	40010000 	.word	0x40010000
 80044d8:	48000400 	.word	0x48000400
 80044dc:	48000800 	.word	0x48000800
 80044e0:	48000c00 	.word	0x48000c00
 80044e4:	48001000 	.word	0x48001000
 80044e8:	48001400 	.word	0x48001400
 80044ec:	48001800 	.word	0x48001800
 80044f0:	48001c00 	.word	0x48001c00
 80044f4:	40010400 	.word	0x40010400

080044f8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80044f8:	b480      	push	{r7}
 80044fa:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80044fc:	4b0d      	ldr	r3, [pc, #52]	@ (8004534 <HAL_PWREx_GetVoltageRange+0x3c>)
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004504:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004508:	d102      	bne.n	8004510 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 800450a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800450e:	e00b      	b.n	8004528 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8004510:	4b08      	ldr	r3, [pc, #32]	@ (8004534 <HAL_PWREx_GetVoltageRange+0x3c>)
 8004512:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004516:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800451a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800451e:	d102      	bne.n	8004526 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8004520:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004524:	e000      	b.n	8004528 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8004526:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8004528:	4618      	mov	r0, r3
 800452a:	46bd      	mov	sp, r7
 800452c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004530:	4770      	bx	lr
 8004532:	bf00      	nop
 8004534:	40007000 	.word	0x40007000

08004538 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004538:	b480      	push	{r7}
 800453a:	b085      	sub	sp, #20
 800453c:	af00      	add	r7, sp, #0
 800453e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2b00      	cmp	r3, #0
 8004544:	d141      	bne.n	80045ca <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004546:	4b4b      	ldr	r3, [pc, #300]	@ (8004674 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800454e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004552:	d131      	bne.n	80045b8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004554:	4b47      	ldr	r3, [pc, #284]	@ (8004674 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004556:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800455a:	4a46      	ldr	r2, [pc, #280]	@ (8004674 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800455c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004560:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004564:	4b43      	ldr	r3, [pc, #268]	@ (8004674 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800456c:	4a41      	ldr	r2, [pc, #260]	@ (8004674 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800456e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004572:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8004574:	4b40      	ldr	r3, [pc, #256]	@ (8004678 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	2232      	movs	r2, #50	@ 0x32
 800457a:	fb02 f303 	mul.w	r3, r2, r3
 800457e:	4a3f      	ldr	r2, [pc, #252]	@ (800467c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004580:	fba2 2303 	umull	r2, r3, r2, r3
 8004584:	0c9b      	lsrs	r3, r3, #18
 8004586:	3301      	adds	r3, #1
 8004588:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800458a:	e002      	b.n	8004592 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	3b01      	subs	r3, #1
 8004590:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004592:	4b38      	ldr	r3, [pc, #224]	@ (8004674 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004594:	695b      	ldr	r3, [r3, #20]
 8004596:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800459a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800459e:	d102      	bne.n	80045a6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d1f2      	bne.n	800458c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80045a6:	4b33      	ldr	r3, [pc, #204]	@ (8004674 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80045a8:	695b      	ldr	r3, [r3, #20]
 80045aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80045ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80045b2:	d158      	bne.n	8004666 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80045b4:	2303      	movs	r3, #3
 80045b6:	e057      	b.n	8004668 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80045b8:	4b2e      	ldr	r3, [pc, #184]	@ (8004674 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80045ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80045be:	4a2d      	ldr	r2, [pc, #180]	@ (8004674 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80045c0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80045c4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80045c8:	e04d      	b.n	8004666 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80045d0:	d141      	bne.n	8004656 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80045d2:	4b28      	ldr	r3, [pc, #160]	@ (8004674 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80045da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80045de:	d131      	bne.n	8004644 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80045e0:	4b24      	ldr	r3, [pc, #144]	@ (8004674 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80045e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80045e6:	4a23      	ldr	r2, [pc, #140]	@ (8004674 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80045e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80045ec:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80045f0:	4b20      	ldr	r3, [pc, #128]	@ (8004674 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80045f8:	4a1e      	ldr	r2, [pc, #120]	@ (8004674 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80045fa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80045fe:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8004600:	4b1d      	ldr	r3, [pc, #116]	@ (8004678 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	2232      	movs	r2, #50	@ 0x32
 8004606:	fb02 f303 	mul.w	r3, r2, r3
 800460a:	4a1c      	ldr	r2, [pc, #112]	@ (800467c <HAL_PWREx_ControlVoltageScaling+0x144>)
 800460c:	fba2 2303 	umull	r2, r3, r2, r3
 8004610:	0c9b      	lsrs	r3, r3, #18
 8004612:	3301      	adds	r3, #1
 8004614:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004616:	e002      	b.n	800461e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	3b01      	subs	r3, #1
 800461c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800461e:	4b15      	ldr	r3, [pc, #84]	@ (8004674 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004620:	695b      	ldr	r3, [r3, #20]
 8004622:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004626:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800462a:	d102      	bne.n	8004632 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	2b00      	cmp	r3, #0
 8004630:	d1f2      	bne.n	8004618 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004632:	4b10      	ldr	r3, [pc, #64]	@ (8004674 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004634:	695b      	ldr	r3, [r3, #20]
 8004636:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800463a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800463e:	d112      	bne.n	8004666 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004640:	2303      	movs	r3, #3
 8004642:	e011      	b.n	8004668 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004644:	4b0b      	ldr	r3, [pc, #44]	@ (8004674 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004646:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800464a:	4a0a      	ldr	r2, [pc, #40]	@ (8004674 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800464c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004650:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004654:	e007      	b.n	8004666 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004656:	4b07      	ldr	r3, [pc, #28]	@ (8004674 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800465e:	4a05      	ldr	r2, [pc, #20]	@ (8004674 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004660:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004664:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004666:	2300      	movs	r3, #0
}
 8004668:	4618      	mov	r0, r3
 800466a:	3714      	adds	r7, #20
 800466c:	46bd      	mov	sp, r7
 800466e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004672:	4770      	bx	lr
 8004674:	40007000 	.word	0x40007000
 8004678:	20040000 	.word	0x20040000
 800467c:	431bde83 	.word	0x431bde83

08004680 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8004680:	b480      	push	{r7}
 8004682:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8004684:	4b05      	ldr	r3, [pc, #20]	@ (800469c <HAL_PWREx_EnableVddIO2+0x1c>)
 8004686:	685b      	ldr	r3, [r3, #4]
 8004688:	4a04      	ldr	r2, [pc, #16]	@ (800469c <HAL_PWREx_EnableVddIO2+0x1c>)
 800468a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800468e:	6053      	str	r3, [r2, #4]
}
 8004690:	bf00      	nop
 8004692:	46bd      	mov	sp, r7
 8004694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004698:	4770      	bx	lr
 800469a:	bf00      	nop
 800469c:	40007000 	.word	0x40007000

080046a0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80046a0:	b580      	push	{r7, lr}
 80046a2:	b088      	sub	sp, #32
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d102      	bne.n	80046b4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80046ae:	2301      	movs	r3, #1
 80046b0:	f000 bc08 	b.w	8004ec4 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80046b4:	4b96      	ldr	r3, [pc, #600]	@ (8004910 <HAL_RCC_OscConfig+0x270>)
 80046b6:	689b      	ldr	r3, [r3, #8]
 80046b8:	f003 030c 	and.w	r3, r3, #12
 80046bc:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80046be:	4b94      	ldr	r3, [pc, #592]	@ (8004910 <HAL_RCC_OscConfig+0x270>)
 80046c0:	68db      	ldr	r3, [r3, #12]
 80046c2:	f003 0303 	and.w	r3, r3, #3
 80046c6:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f003 0310 	and.w	r3, r3, #16
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	f000 80e4 	beq.w	800489e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80046d6:	69bb      	ldr	r3, [r7, #24]
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d007      	beq.n	80046ec <HAL_RCC_OscConfig+0x4c>
 80046dc:	69bb      	ldr	r3, [r7, #24]
 80046de:	2b0c      	cmp	r3, #12
 80046e0:	f040 808b 	bne.w	80047fa <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80046e4:	697b      	ldr	r3, [r7, #20]
 80046e6:	2b01      	cmp	r3, #1
 80046e8:	f040 8087 	bne.w	80047fa <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80046ec:	4b88      	ldr	r3, [pc, #544]	@ (8004910 <HAL_RCC_OscConfig+0x270>)
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f003 0302 	and.w	r3, r3, #2
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d005      	beq.n	8004704 <HAL_RCC_OscConfig+0x64>
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	699b      	ldr	r3, [r3, #24]
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d101      	bne.n	8004704 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8004700:	2301      	movs	r3, #1
 8004702:	e3df      	b.n	8004ec4 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	6a1a      	ldr	r2, [r3, #32]
 8004708:	4b81      	ldr	r3, [pc, #516]	@ (8004910 <HAL_RCC_OscConfig+0x270>)
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f003 0308 	and.w	r3, r3, #8
 8004710:	2b00      	cmp	r3, #0
 8004712:	d004      	beq.n	800471e <HAL_RCC_OscConfig+0x7e>
 8004714:	4b7e      	ldr	r3, [pc, #504]	@ (8004910 <HAL_RCC_OscConfig+0x270>)
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800471c:	e005      	b.n	800472a <HAL_RCC_OscConfig+0x8a>
 800471e:	4b7c      	ldr	r3, [pc, #496]	@ (8004910 <HAL_RCC_OscConfig+0x270>)
 8004720:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004724:	091b      	lsrs	r3, r3, #4
 8004726:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800472a:	4293      	cmp	r3, r2
 800472c:	d223      	bcs.n	8004776 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6a1b      	ldr	r3, [r3, #32]
 8004732:	4618      	mov	r0, r3
 8004734:	f000 fdcc 	bl	80052d0 <RCC_SetFlashLatencyFromMSIRange>
 8004738:	4603      	mov	r3, r0
 800473a:	2b00      	cmp	r3, #0
 800473c:	d001      	beq.n	8004742 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800473e:	2301      	movs	r3, #1
 8004740:	e3c0      	b.n	8004ec4 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004742:	4b73      	ldr	r3, [pc, #460]	@ (8004910 <HAL_RCC_OscConfig+0x270>)
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	4a72      	ldr	r2, [pc, #456]	@ (8004910 <HAL_RCC_OscConfig+0x270>)
 8004748:	f043 0308 	orr.w	r3, r3, #8
 800474c:	6013      	str	r3, [r2, #0]
 800474e:	4b70      	ldr	r3, [pc, #448]	@ (8004910 <HAL_RCC_OscConfig+0x270>)
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6a1b      	ldr	r3, [r3, #32]
 800475a:	496d      	ldr	r1, [pc, #436]	@ (8004910 <HAL_RCC_OscConfig+0x270>)
 800475c:	4313      	orrs	r3, r2
 800475e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004760:	4b6b      	ldr	r3, [pc, #428]	@ (8004910 <HAL_RCC_OscConfig+0x270>)
 8004762:	685b      	ldr	r3, [r3, #4]
 8004764:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	69db      	ldr	r3, [r3, #28]
 800476c:	021b      	lsls	r3, r3, #8
 800476e:	4968      	ldr	r1, [pc, #416]	@ (8004910 <HAL_RCC_OscConfig+0x270>)
 8004770:	4313      	orrs	r3, r2
 8004772:	604b      	str	r3, [r1, #4]
 8004774:	e025      	b.n	80047c2 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004776:	4b66      	ldr	r3, [pc, #408]	@ (8004910 <HAL_RCC_OscConfig+0x270>)
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	4a65      	ldr	r2, [pc, #404]	@ (8004910 <HAL_RCC_OscConfig+0x270>)
 800477c:	f043 0308 	orr.w	r3, r3, #8
 8004780:	6013      	str	r3, [r2, #0]
 8004782:	4b63      	ldr	r3, [pc, #396]	@ (8004910 <HAL_RCC_OscConfig+0x270>)
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6a1b      	ldr	r3, [r3, #32]
 800478e:	4960      	ldr	r1, [pc, #384]	@ (8004910 <HAL_RCC_OscConfig+0x270>)
 8004790:	4313      	orrs	r3, r2
 8004792:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004794:	4b5e      	ldr	r3, [pc, #376]	@ (8004910 <HAL_RCC_OscConfig+0x270>)
 8004796:	685b      	ldr	r3, [r3, #4]
 8004798:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	69db      	ldr	r3, [r3, #28]
 80047a0:	021b      	lsls	r3, r3, #8
 80047a2:	495b      	ldr	r1, [pc, #364]	@ (8004910 <HAL_RCC_OscConfig+0x270>)
 80047a4:	4313      	orrs	r3, r2
 80047a6:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80047a8:	69bb      	ldr	r3, [r7, #24]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d109      	bne.n	80047c2 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6a1b      	ldr	r3, [r3, #32]
 80047b2:	4618      	mov	r0, r3
 80047b4:	f000 fd8c 	bl	80052d0 <RCC_SetFlashLatencyFromMSIRange>
 80047b8:	4603      	mov	r3, r0
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d001      	beq.n	80047c2 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80047be:	2301      	movs	r3, #1
 80047c0:	e380      	b.n	8004ec4 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80047c2:	f000 fcc1 	bl	8005148 <HAL_RCC_GetSysClockFreq>
 80047c6:	4602      	mov	r2, r0
 80047c8:	4b51      	ldr	r3, [pc, #324]	@ (8004910 <HAL_RCC_OscConfig+0x270>)
 80047ca:	689b      	ldr	r3, [r3, #8]
 80047cc:	091b      	lsrs	r3, r3, #4
 80047ce:	f003 030f 	and.w	r3, r3, #15
 80047d2:	4950      	ldr	r1, [pc, #320]	@ (8004914 <HAL_RCC_OscConfig+0x274>)
 80047d4:	5ccb      	ldrb	r3, [r1, r3]
 80047d6:	f003 031f 	and.w	r3, r3, #31
 80047da:	fa22 f303 	lsr.w	r3, r2, r3
 80047de:	4a4e      	ldr	r2, [pc, #312]	@ (8004918 <HAL_RCC_OscConfig+0x278>)
 80047e0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80047e2:	4b4e      	ldr	r3, [pc, #312]	@ (800491c <HAL_RCC_OscConfig+0x27c>)
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	4618      	mov	r0, r3
 80047e8:	f7fd fd6c 	bl	80022c4 <HAL_InitTick>
 80047ec:	4603      	mov	r3, r0
 80047ee:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80047f0:	7bfb      	ldrb	r3, [r7, #15]
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d052      	beq.n	800489c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80047f6:	7bfb      	ldrb	r3, [r7, #15]
 80047f8:	e364      	b.n	8004ec4 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	699b      	ldr	r3, [r3, #24]
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d032      	beq.n	8004868 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004802:	4b43      	ldr	r3, [pc, #268]	@ (8004910 <HAL_RCC_OscConfig+0x270>)
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	4a42      	ldr	r2, [pc, #264]	@ (8004910 <HAL_RCC_OscConfig+0x270>)
 8004808:	f043 0301 	orr.w	r3, r3, #1
 800480c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800480e:	f7fd fda9 	bl	8002364 <HAL_GetTick>
 8004812:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004814:	e008      	b.n	8004828 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004816:	f7fd fda5 	bl	8002364 <HAL_GetTick>
 800481a:	4602      	mov	r2, r0
 800481c:	693b      	ldr	r3, [r7, #16]
 800481e:	1ad3      	subs	r3, r2, r3
 8004820:	2b02      	cmp	r3, #2
 8004822:	d901      	bls.n	8004828 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8004824:	2303      	movs	r3, #3
 8004826:	e34d      	b.n	8004ec4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004828:	4b39      	ldr	r3, [pc, #228]	@ (8004910 <HAL_RCC_OscConfig+0x270>)
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f003 0302 	and.w	r3, r3, #2
 8004830:	2b00      	cmp	r3, #0
 8004832:	d0f0      	beq.n	8004816 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004834:	4b36      	ldr	r3, [pc, #216]	@ (8004910 <HAL_RCC_OscConfig+0x270>)
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	4a35      	ldr	r2, [pc, #212]	@ (8004910 <HAL_RCC_OscConfig+0x270>)
 800483a:	f043 0308 	orr.w	r3, r3, #8
 800483e:	6013      	str	r3, [r2, #0]
 8004840:	4b33      	ldr	r3, [pc, #204]	@ (8004910 <HAL_RCC_OscConfig+0x270>)
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6a1b      	ldr	r3, [r3, #32]
 800484c:	4930      	ldr	r1, [pc, #192]	@ (8004910 <HAL_RCC_OscConfig+0x270>)
 800484e:	4313      	orrs	r3, r2
 8004850:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004852:	4b2f      	ldr	r3, [pc, #188]	@ (8004910 <HAL_RCC_OscConfig+0x270>)
 8004854:	685b      	ldr	r3, [r3, #4]
 8004856:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	69db      	ldr	r3, [r3, #28]
 800485e:	021b      	lsls	r3, r3, #8
 8004860:	492b      	ldr	r1, [pc, #172]	@ (8004910 <HAL_RCC_OscConfig+0x270>)
 8004862:	4313      	orrs	r3, r2
 8004864:	604b      	str	r3, [r1, #4]
 8004866:	e01a      	b.n	800489e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004868:	4b29      	ldr	r3, [pc, #164]	@ (8004910 <HAL_RCC_OscConfig+0x270>)
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	4a28      	ldr	r2, [pc, #160]	@ (8004910 <HAL_RCC_OscConfig+0x270>)
 800486e:	f023 0301 	bic.w	r3, r3, #1
 8004872:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004874:	f7fd fd76 	bl	8002364 <HAL_GetTick>
 8004878:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800487a:	e008      	b.n	800488e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800487c:	f7fd fd72 	bl	8002364 <HAL_GetTick>
 8004880:	4602      	mov	r2, r0
 8004882:	693b      	ldr	r3, [r7, #16]
 8004884:	1ad3      	subs	r3, r2, r3
 8004886:	2b02      	cmp	r3, #2
 8004888:	d901      	bls.n	800488e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800488a:	2303      	movs	r3, #3
 800488c:	e31a      	b.n	8004ec4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800488e:	4b20      	ldr	r3, [pc, #128]	@ (8004910 <HAL_RCC_OscConfig+0x270>)
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f003 0302 	and.w	r3, r3, #2
 8004896:	2b00      	cmp	r3, #0
 8004898:	d1f0      	bne.n	800487c <HAL_RCC_OscConfig+0x1dc>
 800489a:	e000      	b.n	800489e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800489c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f003 0301 	and.w	r3, r3, #1
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d073      	beq.n	8004992 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80048aa:	69bb      	ldr	r3, [r7, #24]
 80048ac:	2b08      	cmp	r3, #8
 80048ae:	d005      	beq.n	80048bc <HAL_RCC_OscConfig+0x21c>
 80048b0:	69bb      	ldr	r3, [r7, #24]
 80048b2:	2b0c      	cmp	r3, #12
 80048b4:	d10e      	bne.n	80048d4 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80048b6:	697b      	ldr	r3, [r7, #20]
 80048b8:	2b03      	cmp	r3, #3
 80048ba:	d10b      	bne.n	80048d4 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80048bc:	4b14      	ldr	r3, [pc, #80]	@ (8004910 <HAL_RCC_OscConfig+0x270>)
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d063      	beq.n	8004990 <HAL_RCC_OscConfig+0x2f0>
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	685b      	ldr	r3, [r3, #4]
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d15f      	bne.n	8004990 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80048d0:	2301      	movs	r3, #1
 80048d2:	e2f7      	b.n	8004ec4 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	685b      	ldr	r3, [r3, #4]
 80048d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80048dc:	d106      	bne.n	80048ec <HAL_RCC_OscConfig+0x24c>
 80048de:	4b0c      	ldr	r3, [pc, #48]	@ (8004910 <HAL_RCC_OscConfig+0x270>)
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	4a0b      	ldr	r2, [pc, #44]	@ (8004910 <HAL_RCC_OscConfig+0x270>)
 80048e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80048e8:	6013      	str	r3, [r2, #0]
 80048ea:	e025      	b.n	8004938 <HAL_RCC_OscConfig+0x298>
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	685b      	ldr	r3, [r3, #4]
 80048f0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80048f4:	d114      	bne.n	8004920 <HAL_RCC_OscConfig+0x280>
 80048f6:	4b06      	ldr	r3, [pc, #24]	@ (8004910 <HAL_RCC_OscConfig+0x270>)
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	4a05      	ldr	r2, [pc, #20]	@ (8004910 <HAL_RCC_OscConfig+0x270>)
 80048fc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004900:	6013      	str	r3, [r2, #0]
 8004902:	4b03      	ldr	r3, [pc, #12]	@ (8004910 <HAL_RCC_OscConfig+0x270>)
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	4a02      	ldr	r2, [pc, #8]	@ (8004910 <HAL_RCC_OscConfig+0x270>)
 8004908:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800490c:	6013      	str	r3, [r2, #0]
 800490e:	e013      	b.n	8004938 <HAL_RCC_OscConfig+0x298>
 8004910:	40021000 	.word	0x40021000
 8004914:	0800b0d0 	.word	0x0800b0d0
 8004918:	20040000 	.word	0x20040000
 800491c:	20040004 	.word	0x20040004
 8004920:	4ba0      	ldr	r3, [pc, #640]	@ (8004ba4 <HAL_RCC_OscConfig+0x504>)
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	4a9f      	ldr	r2, [pc, #636]	@ (8004ba4 <HAL_RCC_OscConfig+0x504>)
 8004926:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800492a:	6013      	str	r3, [r2, #0]
 800492c:	4b9d      	ldr	r3, [pc, #628]	@ (8004ba4 <HAL_RCC_OscConfig+0x504>)
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	4a9c      	ldr	r2, [pc, #624]	@ (8004ba4 <HAL_RCC_OscConfig+0x504>)
 8004932:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004936:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	685b      	ldr	r3, [r3, #4]
 800493c:	2b00      	cmp	r3, #0
 800493e:	d013      	beq.n	8004968 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004940:	f7fd fd10 	bl	8002364 <HAL_GetTick>
 8004944:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004946:	e008      	b.n	800495a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004948:	f7fd fd0c 	bl	8002364 <HAL_GetTick>
 800494c:	4602      	mov	r2, r0
 800494e:	693b      	ldr	r3, [r7, #16]
 8004950:	1ad3      	subs	r3, r2, r3
 8004952:	2b64      	cmp	r3, #100	@ 0x64
 8004954:	d901      	bls.n	800495a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004956:	2303      	movs	r3, #3
 8004958:	e2b4      	b.n	8004ec4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800495a:	4b92      	ldr	r3, [pc, #584]	@ (8004ba4 <HAL_RCC_OscConfig+0x504>)
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004962:	2b00      	cmp	r3, #0
 8004964:	d0f0      	beq.n	8004948 <HAL_RCC_OscConfig+0x2a8>
 8004966:	e014      	b.n	8004992 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004968:	f7fd fcfc 	bl	8002364 <HAL_GetTick>
 800496c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800496e:	e008      	b.n	8004982 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004970:	f7fd fcf8 	bl	8002364 <HAL_GetTick>
 8004974:	4602      	mov	r2, r0
 8004976:	693b      	ldr	r3, [r7, #16]
 8004978:	1ad3      	subs	r3, r2, r3
 800497a:	2b64      	cmp	r3, #100	@ 0x64
 800497c:	d901      	bls.n	8004982 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800497e:	2303      	movs	r3, #3
 8004980:	e2a0      	b.n	8004ec4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004982:	4b88      	ldr	r3, [pc, #544]	@ (8004ba4 <HAL_RCC_OscConfig+0x504>)
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800498a:	2b00      	cmp	r3, #0
 800498c:	d1f0      	bne.n	8004970 <HAL_RCC_OscConfig+0x2d0>
 800498e:	e000      	b.n	8004992 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004990:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f003 0302 	and.w	r3, r3, #2
 800499a:	2b00      	cmp	r3, #0
 800499c:	d060      	beq.n	8004a60 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800499e:	69bb      	ldr	r3, [r7, #24]
 80049a0:	2b04      	cmp	r3, #4
 80049a2:	d005      	beq.n	80049b0 <HAL_RCC_OscConfig+0x310>
 80049a4:	69bb      	ldr	r3, [r7, #24]
 80049a6:	2b0c      	cmp	r3, #12
 80049a8:	d119      	bne.n	80049de <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80049aa:	697b      	ldr	r3, [r7, #20]
 80049ac:	2b02      	cmp	r3, #2
 80049ae:	d116      	bne.n	80049de <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80049b0:	4b7c      	ldr	r3, [pc, #496]	@ (8004ba4 <HAL_RCC_OscConfig+0x504>)
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d005      	beq.n	80049c8 <HAL_RCC_OscConfig+0x328>
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	68db      	ldr	r3, [r3, #12]
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d101      	bne.n	80049c8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80049c4:	2301      	movs	r3, #1
 80049c6:	e27d      	b.n	8004ec4 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049c8:	4b76      	ldr	r3, [pc, #472]	@ (8004ba4 <HAL_RCC_OscConfig+0x504>)
 80049ca:	685b      	ldr	r3, [r3, #4]
 80049cc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	691b      	ldr	r3, [r3, #16]
 80049d4:	061b      	lsls	r3, r3, #24
 80049d6:	4973      	ldr	r1, [pc, #460]	@ (8004ba4 <HAL_RCC_OscConfig+0x504>)
 80049d8:	4313      	orrs	r3, r2
 80049da:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80049dc:	e040      	b.n	8004a60 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	68db      	ldr	r3, [r3, #12]
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d023      	beq.n	8004a2e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80049e6:	4b6f      	ldr	r3, [pc, #444]	@ (8004ba4 <HAL_RCC_OscConfig+0x504>)
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	4a6e      	ldr	r2, [pc, #440]	@ (8004ba4 <HAL_RCC_OscConfig+0x504>)
 80049ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80049f0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049f2:	f7fd fcb7 	bl	8002364 <HAL_GetTick>
 80049f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80049f8:	e008      	b.n	8004a0c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80049fa:	f7fd fcb3 	bl	8002364 <HAL_GetTick>
 80049fe:	4602      	mov	r2, r0
 8004a00:	693b      	ldr	r3, [r7, #16]
 8004a02:	1ad3      	subs	r3, r2, r3
 8004a04:	2b02      	cmp	r3, #2
 8004a06:	d901      	bls.n	8004a0c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004a08:	2303      	movs	r3, #3
 8004a0a:	e25b      	b.n	8004ec4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004a0c:	4b65      	ldr	r3, [pc, #404]	@ (8004ba4 <HAL_RCC_OscConfig+0x504>)
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d0f0      	beq.n	80049fa <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a18:	4b62      	ldr	r3, [pc, #392]	@ (8004ba4 <HAL_RCC_OscConfig+0x504>)
 8004a1a:	685b      	ldr	r3, [r3, #4]
 8004a1c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	691b      	ldr	r3, [r3, #16]
 8004a24:	061b      	lsls	r3, r3, #24
 8004a26:	495f      	ldr	r1, [pc, #380]	@ (8004ba4 <HAL_RCC_OscConfig+0x504>)
 8004a28:	4313      	orrs	r3, r2
 8004a2a:	604b      	str	r3, [r1, #4]
 8004a2c:	e018      	b.n	8004a60 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004a2e:	4b5d      	ldr	r3, [pc, #372]	@ (8004ba4 <HAL_RCC_OscConfig+0x504>)
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	4a5c      	ldr	r2, [pc, #368]	@ (8004ba4 <HAL_RCC_OscConfig+0x504>)
 8004a34:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004a38:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a3a:	f7fd fc93 	bl	8002364 <HAL_GetTick>
 8004a3e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004a40:	e008      	b.n	8004a54 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a42:	f7fd fc8f 	bl	8002364 <HAL_GetTick>
 8004a46:	4602      	mov	r2, r0
 8004a48:	693b      	ldr	r3, [r7, #16]
 8004a4a:	1ad3      	subs	r3, r2, r3
 8004a4c:	2b02      	cmp	r3, #2
 8004a4e:	d901      	bls.n	8004a54 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004a50:	2303      	movs	r3, #3
 8004a52:	e237      	b.n	8004ec4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004a54:	4b53      	ldr	r3, [pc, #332]	@ (8004ba4 <HAL_RCC_OscConfig+0x504>)
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d1f0      	bne.n	8004a42 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f003 0308 	and.w	r3, r3, #8
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d03c      	beq.n	8004ae6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	695b      	ldr	r3, [r3, #20]
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d01c      	beq.n	8004aae <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004a74:	4b4b      	ldr	r3, [pc, #300]	@ (8004ba4 <HAL_RCC_OscConfig+0x504>)
 8004a76:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004a7a:	4a4a      	ldr	r2, [pc, #296]	@ (8004ba4 <HAL_RCC_OscConfig+0x504>)
 8004a7c:	f043 0301 	orr.w	r3, r3, #1
 8004a80:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a84:	f7fd fc6e 	bl	8002364 <HAL_GetTick>
 8004a88:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004a8a:	e008      	b.n	8004a9e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004a8c:	f7fd fc6a 	bl	8002364 <HAL_GetTick>
 8004a90:	4602      	mov	r2, r0
 8004a92:	693b      	ldr	r3, [r7, #16]
 8004a94:	1ad3      	subs	r3, r2, r3
 8004a96:	2b02      	cmp	r3, #2
 8004a98:	d901      	bls.n	8004a9e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004a9a:	2303      	movs	r3, #3
 8004a9c:	e212      	b.n	8004ec4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004a9e:	4b41      	ldr	r3, [pc, #260]	@ (8004ba4 <HAL_RCC_OscConfig+0x504>)
 8004aa0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004aa4:	f003 0302 	and.w	r3, r3, #2
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d0ef      	beq.n	8004a8c <HAL_RCC_OscConfig+0x3ec>
 8004aac:	e01b      	b.n	8004ae6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004aae:	4b3d      	ldr	r3, [pc, #244]	@ (8004ba4 <HAL_RCC_OscConfig+0x504>)
 8004ab0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ab4:	4a3b      	ldr	r2, [pc, #236]	@ (8004ba4 <HAL_RCC_OscConfig+0x504>)
 8004ab6:	f023 0301 	bic.w	r3, r3, #1
 8004aba:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004abe:	f7fd fc51 	bl	8002364 <HAL_GetTick>
 8004ac2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004ac4:	e008      	b.n	8004ad8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ac6:	f7fd fc4d 	bl	8002364 <HAL_GetTick>
 8004aca:	4602      	mov	r2, r0
 8004acc:	693b      	ldr	r3, [r7, #16]
 8004ace:	1ad3      	subs	r3, r2, r3
 8004ad0:	2b02      	cmp	r3, #2
 8004ad2:	d901      	bls.n	8004ad8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004ad4:	2303      	movs	r3, #3
 8004ad6:	e1f5      	b.n	8004ec4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004ad8:	4b32      	ldr	r3, [pc, #200]	@ (8004ba4 <HAL_RCC_OscConfig+0x504>)
 8004ada:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ade:	f003 0302 	and.w	r3, r3, #2
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d1ef      	bne.n	8004ac6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f003 0304 	and.w	r3, r3, #4
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	f000 80a6 	beq.w	8004c40 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004af4:	2300      	movs	r3, #0
 8004af6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004af8:	4b2a      	ldr	r3, [pc, #168]	@ (8004ba4 <HAL_RCC_OscConfig+0x504>)
 8004afa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004afc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d10d      	bne.n	8004b20 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004b04:	4b27      	ldr	r3, [pc, #156]	@ (8004ba4 <HAL_RCC_OscConfig+0x504>)
 8004b06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b08:	4a26      	ldr	r2, [pc, #152]	@ (8004ba4 <HAL_RCC_OscConfig+0x504>)
 8004b0a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004b0e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004b10:	4b24      	ldr	r3, [pc, #144]	@ (8004ba4 <HAL_RCC_OscConfig+0x504>)
 8004b12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b14:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b18:	60bb      	str	r3, [r7, #8]
 8004b1a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004b1c:	2301      	movs	r3, #1
 8004b1e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004b20:	4b21      	ldr	r3, [pc, #132]	@ (8004ba8 <HAL_RCC_OscConfig+0x508>)
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d118      	bne.n	8004b5e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004b2c:	4b1e      	ldr	r3, [pc, #120]	@ (8004ba8 <HAL_RCC_OscConfig+0x508>)
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	4a1d      	ldr	r2, [pc, #116]	@ (8004ba8 <HAL_RCC_OscConfig+0x508>)
 8004b32:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b36:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004b38:	f7fd fc14 	bl	8002364 <HAL_GetTick>
 8004b3c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004b3e:	e008      	b.n	8004b52 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b40:	f7fd fc10 	bl	8002364 <HAL_GetTick>
 8004b44:	4602      	mov	r2, r0
 8004b46:	693b      	ldr	r3, [r7, #16]
 8004b48:	1ad3      	subs	r3, r2, r3
 8004b4a:	2b02      	cmp	r3, #2
 8004b4c:	d901      	bls.n	8004b52 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004b4e:	2303      	movs	r3, #3
 8004b50:	e1b8      	b.n	8004ec4 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004b52:	4b15      	ldr	r3, [pc, #84]	@ (8004ba8 <HAL_RCC_OscConfig+0x508>)
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d0f0      	beq.n	8004b40 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	689b      	ldr	r3, [r3, #8]
 8004b62:	2b01      	cmp	r3, #1
 8004b64:	d108      	bne.n	8004b78 <HAL_RCC_OscConfig+0x4d8>
 8004b66:	4b0f      	ldr	r3, [pc, #60]	@ (8004ba4 <HAL_RCC_OscConfig+0x504>)
 8004b68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b6c:	4a0d      	ldr	r2, [pc, #52]	@ (8004ba4 <HAL_RCC_OscConfig+0x504>)
 8004b6e:	f043 0301 	orr.w	r3, r3, #1
 8004b72:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004b76:	e029      	b.n	8004bcc <HAL_RCC_OscConfig+0x52c>
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	689b      	ldr	r3, [r3, #8]
 8004b7c:	2b05      	cmp	r3, #5
 8004b7e:	d115      	bne.n	8004bac <HAL_RCC_OscConfig+0x50c>
 8004b80:	4b08      	ldr	r3, [pc, #32]	@ (8004ba4 <HAL_RCC_OscConfig+0x504>)
 8004b82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b86:	4a07      	ldr	r2, [pc, #28]	@ (8004ba4 <HAL_RCC_OscConfig+0x504>)
 8004b88:	f043 0304 	orr.w	r3, r3, #4
 8004b8c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004b90:	4b04      	ldr	r3, [pc, #16]	@ (8004ba4 <HAL_RCC_OscConfig+0x504>)
 8004b92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b96:	4a03      	ldr	r2, [pc, #12]	@ (8004ba4 <HAL_RCC_OscConfig+0x504>)
 8004b98:	f043 0301 	orr.w	r3, r3, #1
 8004b9c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004ba0:	e014      	b.n	8004bcc <HAL_RCC_OscConfig+0x52c>
 8004ba2:	bf00      	nop
 8004ba4:	40021000 	.word	0x40021000
 8004ba8:	40007000 	.word	0x40007000
 8004bac:	4b9d      	ldr	r3, [pc, #628]	@ (8004e24 <HAL_RCC_OscConfig+0x784>)
 8004bae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bb2:	4a9c      	ldr	r2, [pc, #624]	@ (8004e24 <HAL_RCC_OscConfig+0x784>)
 8004bb4:	f023 0301 	bic.w	r3, r3, #1
 8004bb8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004bbc:	4b99      	ldr	r3, [pc, #612]	@ (8004e24 <HAL_RCC_OscConfig+0x784>)
 8004bbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bc2:	4a98      	ldr	r2, [pc, #608]	@ (8004e24 <HAL_RCC_OscConfig+0x784>)
 8004bc4:	f023 0304 	bic.w	r3, r3, #4
 8004bc8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	689b      	ldr	r3, [r3, #8]
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d016      	beq.n	8004c02 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bd4:	f7fd fbc6 	bl	8002364 <HAL_GetTick>
 8004bd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004bda:	e00a      	b.n	8004bf2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004bdc:	f7fd fbc2 	bl	8002364 <HAL_GetTick>
 8004be0:	4602      	mov	r2, r0
 8004be2:	693b      	ldr	r3, [r7, #16]
 8004be4:	1ad3      	subs	r3, r2, r3
 8004be6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004bea:	4293      	cmp	r3, r2
 8004bec:	d901      	bls.n	8004bf2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004bee:	2303      	movs	r3, #3
 8004bf0:	e168      	b.n	8004ec4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004bf2:	4b8c      	ldr	r3, [pc, #560]	@ (8004e24 <HAL_RCC_OscConfig+0x784>)
 8004bf4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bf8:	f003 0302 	and.w	r3, r3, #2
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d0ed      	beq.n	8004bdc <HAL_RCC_OscConfig+0x53c>
 8004c00:	e015      	b.n	8004c2e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c02:	f7fd fbaf 	bl	8002364 <HAL_GetTick>
 8004c06:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004c08:	e00a      	b.n	8004c20 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c0a:	f7fd fbab 	bl	8002364 <HAL_GetTick>
 8004c0e:	4602      	mov	r2, r0
 8004c10:	693b      	ldr	r3, [r7, #16]
 8004c12:	1ad3      	subs	r3, r2, r3
 8004c14:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c18:	4293      	cmp	r3, r2
 8004c1a:	d901      	bls.n	8004c20 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004c1c:	2303      	movs	r3, #3
 8004c1e:	e151      	b.n	8004ec4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004c20:	4b80      	ldr	r3, [pc, #512]	@ (8004e24 <HAL_RCC_OscConfig+0x784>)
 8004c22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c26:	f003 0302 	and.w	r3, r3, #2
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d1ed      	bne.n	8004c0a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004c2e:	7ffb      	ldrb	r3, [r7, #31]
 8004c30:	2b01      	cmp	r3, #1
 8004c32:	d105      	bne.n	8004c40 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004c34:	4b7b      	ldr	r3, [pc, #492]	@ (8004e24 <HAL_RCC_OscConfig+0x784>)
 8004c36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c38:	4a7a      	ldr	r2, [pc, #488]	@ (8004e24 <HAL_RCC_OscConfig+0x784>)
 8004c3a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004c3e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f003 0320 	and.w	r3, r3, #32
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d03c      	beq.n	8004cc6 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d01c      	beq.n	8004c8e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004c54:	4b73      	ldr	r3, [pc, #460]	@ (8004e24 <HAL_RCC_OscConfig+0x784>)
 8004c56:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004c5a:	4a72      	ldr	r2, [pc, #456]	@ (8004e24 <HAL_RCC_OscConfig+0x784>)
 8004c5c:	f043 0301 	orr.w	r3, r3, #1
 8004c60:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c64:	f7fd fb7e 	bl	8002364 <HAL_GetTick>
 8004c68:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004c6a:	e008      	b.n	8004c7e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004c6c:	f7fd fb7a 	bl	8002364 <HAL_GetTick>
 8004c70:	4602      	mov	r2, r0
 8004c72:	693b      	ldr	r3, [r7, #16]
 8004c74:	1ad3      	subs	r3, r2, r3
 8004c76:	2b02      	cmp	r3, #2
 8004c78:	d901      	bls.n	8004c7e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8004c7a:	2303      	movs	r3, #3
 8004c7c:	e122      	b.n	8004ec4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004c7e:	4b69      	ldr	r3, [pc, #420]	@ (8004e24 <HAL_RCC_OscConfig+0x784>)
 8004c80:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004c84:	f003 0302 	and.w	r3, r3, #2
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d0ef      	beq.n	8004c6c <HAL_RCC_OscConfig+0x5cc>
 8004c8c:	e01b      	b.n	8004cc6 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004c8e:	4b65      	ldr	r3, [pc, #404]	@ (8004e24 <HAL_RCC_OscConfig+0x784>)
 8004c90:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004c94:	4a63      	ldr	r2, [pc, #396]	@ (8004e24 <HAL_RCC_OscConfig+0x784>)
 8004c96:	f023 0301 	bic.w	r3, r3, #1
 8004c9a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c9e:	f7fd fb61 	bl	8002364 <HAL_GetTick>
 8004ca2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004ca4:	e008      	b.n	8004cb8 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004ca6:	f7fd fb5d 	bl	8002364 <HAL_GetTick>
 8004caa:	4602      	mov	r2, r0
 8004cac:	693b      	ldr	r3, [r7, #16]
 8004cae:	1ad3      	subs	r3, r2, r3
 8004cb0:	2b02      	cmp	r3, #2
 8004cb2:	d901      	bls.n	8004cb8 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8004cb4:	2303      	movs	r3, #3
 8004cb6:	e105      	b.n	8004ec4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004cb8:	4b5a      	ldr	r3, [pc, #360]	@ (8004e24 <HAL_RCC_OscConfig+0x784>)
 8004cba:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004cbe:	f003 0302 	and.w	r3, r3, #2
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d1ef      	bne.n	8004ca6 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	f000 80f9 	beq.w	8004ec2 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cd4:	2b02      	cmp	r3, #2
 8004cd6:	f040 80cf 	bne.w	8004e78 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004cda:	4b52      	ldr	r3, [pc, #328]	@ (8004e24 <HAL_RCC_OscConfig+0x784>)
 8004cdc:	68db      	ldr	r3, [r3, #12]
 8004cde:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ce0:	697b      	ldr	r3, [r7, #20]
 8004ce2:	f003 0203 	and.w	r2, r3, #3
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cea:	429a      	cmp	r2, r3
 8004cec:	d12c      	bne.n	8004d48 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004cee:	697b      	ldr	r3, [r7, #20]
 8004cf0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cf8:	3b01      	subs	r3, #1
 8004cfa:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004cfc:	429a      	cmp	r2, r3
 8004cfe:	d123      	bne.n	8004d48 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004d00:	697b      	ldr	r3, [r7, #20]
 8004d02:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d0a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004d0c:	429a      	cmp	r2, r3
 8004d0e:	d11b      	bne.n	8004d48 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004d10:	697b      	ldr	r3, [r7, #20]
 8004d12:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d1a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004d1c:	429a      	cmp	r2, r3
 8004d1e:	d113      	bne.n	8004d48 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004d20:	697b      	ldr	r3, [r7, #20]
 8004d22:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d2a:	085b      	lsrs	r3, r3, #1
 8004d2c:	3b01      	subs	r3, #1
 8004d2e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004d30:	429a      	cmp	r2, r3
 8004d32:	d109      	bne.n	8004d48 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004d34:	697b      	ldr	r3, [r7, #20]
 8004d36:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d3e:	085b      	lsrs	r3, r3, #1
 8004d40:	3b01      	subs	r3, #1
 8004d42:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004d44:	429a      	cmp	r2, r3
 8004d46:	d071      	beq.n	8004e2c <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004d48:	69bb      	ldr	r3, [r7, #24]
 8004d4a:	2b0c      	cmp	r3, #12
 8004d4c:	d068      	beq.n	8004e20 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004d4e:	4b35      	ldr	r3, [pc, #212]	@ (8004e24 <HAL_RCC_OscConfig+0x784>)
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d105      	bne.n	8004d66 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004d5a:	4b32      	ldr	r3, [pc, #200]	@ (8004e24 <HAL_RCC_OscConfig+0x784>)
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d001      	beq.n	8004d6a <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8004d66:	2301      	movs	r3, #1
 8004d68:	e0ac      	b.n	8004ec4 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004d6a:	4b2e      	ldr	r3, [pc, #184]	@ (8004e24 <HAL_RCC_OscConfig+0x784>)
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	4a2d      	ldr	r2, [pc, #180]	@ (8004e24 <HAL_RCC_OscConfig+0x784>)
 8004d70:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004d74:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004d76:	f7fd faf5 	bl	8002364 <HAL_GetTick>
 8004d7a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004d7c:	e008      	b.n	8004d90 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d7e:	f7fd faf1 	bl	8002364 <HAL_GetTick>
 8004d82:	4602      	mov	r2, r0
 8004d84:	693b      	ldr	r3, [r7, #16]
 8004d86:	1ad3      	subs	r3, r2, r3
 8004d88:	2b02      	cmp	r3, #2
 8004d8a:	d901      	bls.n	8004d90 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8004d8c:	2303      	movs	r3, #3
 8004d8e:	e099      	b.n	8004ec4 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004d90:	4b24      	ldr	r3, [pc, #144]	@ (8004e24 <HAL_RCC_OscConfig+0x784>)
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d1f0      	bne.n	8004d7e <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004d9c:	4b21      	ldr	r3, [pc, #132]	@ (8004e24 <HAL_RCC_OscConfig+0x784>)
 8004d9e:	68da      	ldr	r2, [r3, #12]
 8004da0:	4b21      	ldr	r3, [pc, #132]	@ (8004e28 <HAL_RCC_OscConfig+0x788>)
 8004da2:	4013      	ands	r3, r2
 8004da4:	687a      	ldr	r2, [r7, #4]
 8004da6:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004da8:	687a      	ldr	r2, [r7, #4]
 8004daa:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004dac:	3a01      	subs	r2, #1
 8004dae:	0112      	lsls	r2, r2, #4
 8004db0:	4311      	orrs	r1, r2
 8004db2:	687a      	ldr	r2, [r7, #4]
 8004db4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004db6:	0212      	lsls	r2, r2, #8
 8004db8:	4311      	orrs	r1, r2
 8004dba:	687a      	ldr	r2, [r7, #4]
 8004dbc:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004dbe:	0852      	lsrs	r2, r2, #1
 8004dc0:	3a01      	subs	r2, #1
 8004dc2:	0552      	lsls	r2, r2, #21
 8004dc4:	4311      	orrs	r1, r2
 8004dc6:	687a      	ldr	r2, [r7, #4]
 8004dc8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004dca:	0852      	lsrs	r2, r2, #1
 8004dcc:	3a01      	subs	r2, #1
 8004dce:	0652      	lsls	r2, r2, #25
 8004dd0:	4311      	orrs	r1, r2
 8004dd2:	687a      	ldr	r2, [r7, #4]
 8004dd4:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004dd6:	06d2      	lsls	r2, r2, #27
 8004dd8:	430a      	orrs	r2, r1
 8004dda:	4912      	ldr	r1, [pc, #72]	@ (8004e24 <HAL_RCC_OscConfig+0x784>)
 8004ddc:	4313      	orrs	r3, r2
 8004dde:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004de0:	4b10      	ldr	r3, [pc, #64]	@ (8004e24 <HAL_RCC_OscConfig+0x784>)
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	4a0f      	ldr	r2, [pc, #60]	@ (8004e24 <HAL_RCC_OscConfig+0x784>)
 8004de6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004dea:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004dec:	4b0d      	ldr	r3, [pc, #52]	@ (8004e24 <HAL_RCC_OscConfig+0x784>)
 8004dee:	68db      	ldr	r3, [r3, #12]
 8004df0:	4a0c      	ldr	r2, [pc, #48]	@ (8004e24 <HAL_RCC_OscConfig+0x784>)
 8004df2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004df6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004df8:	f7fd fab4 	bl	8002364 <HAL_GetTick>
 8004dfc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004dfe:	e008      	b.n	8004e12 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e00:	f7fd fab0 	bl	8002364 <HAL_GetTick>
 8004e04:	4602      	mov	r2, r0
 8004e06:	693b      	ldr	r3, [r7, #16]
 8004e08:	1ad3      	subs	r3, r2, r3
 8004e0a:	2b02      	cmp	r3, #2
 8004e0c:	d901      	bls.n	8004e12 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8004e0e:	2303      	movs	r3, #3
 8004e10:	e058      	b.n	8004ec4 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e12:	4b04      	ldr	r3, [pc, #16]	@ (8004e24 <HAL_RCC_OscConfig+0x784>)
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d0f0      	beq.n	8004e00 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004e1e:	e050      	b.n	8004ec2 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004e20:	2301      	movs	r3, #1
 8004e22:	e04f      	b.n	8004ec4 <HAL_RCC_OscConfig+0x824>
 8004e24:	40021000 	.word	0x40021000
 8004e28:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e2c:	4b27      	ldr	r3, [pc, #156]	@ (8004ecc <HAL_RCC_OscConfig+0x82c>)
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d144      	bne.n	8004ec2 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004e38:	4b24      	ldr	r3, [pc, #144]	@ (8004ecc <HAL_RCC_OscConfig+0x82c>)
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	4a23      	ldr	r2, [pc, #140]	@ (8004ecc <HAL_RCC_OscConfig+0x82c>)
 8004e3e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004e42:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004e44:	4b21      	ldr	r3, [pc, #132]	@ (8004ecc <HAL_RCC_OscConfig+0x82c>)
 8004e46:	68db      	ldr	r3, [r3, #12]
 8004e48:	4a20      	ldr	r2, [pc, #128]	@ (8004ecc <HAL_RCC_OscConfig+0x82c>)
 8004e4a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004e4e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004e50:	f7fd fa88 	bl	8002364 <HAL_GetTick>
 8004e54:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e56:	e008      	b.n	8004e6a <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e58:	f7fd fa84 	bl	8002364 <HAL_GetTick>
 8004e5c:	4602      	mov	r2, r0
 8004e5e:	693b      	ldr	r3, [r7, #16]
 8004e60:	1ad3      	subs	r3, r2, r3
 8004e62:	2b02      	cmp	r3, #2
 8004e64:	d901      	bls.n	8004e6a <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8004e66:	2303      	movs	r3, #3
 8004e68:	e02c      	b.n	8004ec4 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e6a:	4b18      	ldr	r3, [pc, #96]	@ (8004ecc <HAL_RCC_OscConfig+0x82c>)
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d0f0      	beq.n	8004e58 <HAL_RCC_OscConfig+0x7b8>
 8004e76:	e024      	b.n	8004ec2 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004e78:	69bb      	ldr	r3, [r7, #24]
 8004e7a:	2b0c      	cmp	r3, #12
 8004e7c:	d01f      	beq.n	8004ebe <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e7e:	4b13      	ldr	r3, [pc, #76]	@ (8004ecc <HAL_RCC_OscConfig+0x82c>)
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	4a12      	ldr	r2, [pc, #72]	@ (8004ecc <HAL_RCC_OscConfig+0x82c>)
 8004e84:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004e88:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e8a:	f7fd fa6b 	bl	8002364 <HAL_GetTick>
 8004e8e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004e90:	e008      	b.n	8004ea4 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e92:	f7fd fa67 	bl	8002364 <HAL_GetTick>
 8004e96:	4602      	mov	r2, r0
 8004e98:	693b      	ldr	r3, [r7, #16]
 8004e9a:	1ad3      	subs	r3, r2, r3
 8004e9c:	2b02      	cmp	r3, #2
 8004e9e:	d901      	bls.n	8004ea4 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8004ea0:	2303      	movs	r3, #3
 8004ea2:	e00f      	b.n	8004ec4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004ea4:	4b09      	ldr	r3, [pc, #36]	@ (8004ecc <HAL_RCC_OscConfig+0x82c>)
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d1f0      	bne.n	8004e92 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004eb0:	4b06      	ldr	r3, [pc, #24]	@ (8004ecc <HAL_RCC_OscConfig+0x82c>)
 8004eb2:	68da      	ldr	r2, [r3, #12]
 8004eb4:	4905      	ldr	r1, [pc, #20]	@ (8004ecc <HAL_RCC_OscConfig+0x82c>)
 8004eb6:	4b06      	ldr	r3, [pc, #24]	@ (8004ed0 <HAL_RCC_OscConfig+0x830>)
 8004eb8:	4013      	ands	r3, r2
 8004eba:	60cb      	str	r3, [r1, #12]
 8004ebc:	e001      	b.n	8004ec2 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004ebe:	2301      	movs	r3, #1
 8004ec0:	e000      	b.n	8004ec4 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8004ec2:	2300      	movs	r3, #0
}
 8004ec4:	4618      	mov	r0, r3
 8004ec6:	3720      	adds	r7, #32
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	bd80      	pop	{r7, pc}
 8004ecc:	40021000 	.word	0x40021000
 8004ed0:	feeefffc 	.word	0xfeeefffc

08004ed4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004ed4:	b580      	push	{r7, lr}
 8004ed6:	b086      	sub	sp, #24
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	6078      	str	r0, [r7, #4]
 8004edc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004ede:	2300      	movs	r3, #0
 8004ee0:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d101      	bne.n	8004eec <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004ee8:	2301      	movs	r3, #1
 8004eea:	e11d      	b.n	8005128 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004eec:	4b90      	ldr	r3, [pc, #576]	@ (8005130 <HAL_RCC_ClockConfig+0x25c>)
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f003 030f 	and.w	r3, r3, #15
 8004ef4:	683a      	ldr	r2, [r7, #0]
 8004ef6:	429a      	cmp	r2, r3
 8004ef8:	d910      	bls.n	8004f1c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004efa:	4b8d      	ldr	r3, [pc, #564]	@ (8005130 <HAL_RCC_ClockConfig+0x25c>)
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f023 020f 	bic.w	r2, r3, #15
 8004f02:	498b      	ldr	r1, [pc, #556]	@ (8005130 <HAL_RCC_ClockConfig+0x25c>)
 8004f04:	683b      	ldr	r3, [r7, #0]
 8004f06:	4313      	orrs	r3, r2
 8004f08:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f0a:	4b89      	ldr	r3, [pc, #548]	@ (8005130 <HAL_RCC_ClockConfig+0x25c>)
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	f003 030f 	and.w	r3, r3, #15
 8004f12:	683a      	ldr	r2, [r7, #0]
 8004f14:	429a      	cmp	r2, r3
 8004f16:	d001      	beq.n	8004f1c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004f18:	2301      	movs	r3, #1
 8004f1a:	e105      	b.n	8005128 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f003 0302 	and.w	r3, r3, #2
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d010      	beq.n	8004f4a <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	689a      	ldr	r2, [r3, #8]
 8004f2c:	4b81      	ldr	r3, [pc, #516]	@ (8005134 <HAL_RCC_ClockConfig+0x260>)
 8004f2e:	689b      	ldr	r3, [r3, #8]
 8004f30:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004f34:	429a      	cmp	r2, r3
 8004f36:	d908      	bls.n	8004f4a <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f38:	4b7e      	ldr	r3, [pc, #504]	@ (8005134 <HAL_RCC_ClockConfig+0x260>)
 8004f3a:	689b      	ldr	r3, [r3, #8]
 8004f3c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	689b      	ldr	r3, [r3, #8]
 8004f44:	497b      	ldr	r1, [pc, #492]	@ (8005134 <HAL_RCC_ClockConfig+0x260>)
 8004f46:	4313      	orrs	r3, r2
 8004f48:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f003 0301 	and.w	r3, r3, #1
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d079      	beq.n	800504a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	685b      	ldr	r3, [r3, #4]
 8004f5a:	2b03      	cmp	r3, #3
 8004f5c:	d11e      	bne.n	8004f9c <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f5e:	4b75      	ldr	r3, [pc, #468]	@ (8005134 <HAL_RCC_ClockConfig+0x260>)
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d101      	bne.n	8004f6e <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8004f6a:	2301      	movs	r3, #1
 8004f6c:	e0dc      	b.n	8005128 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8004f6e:	f000 fa09 	bl	8005384 <RCC_GetSysClockFreqFromPLLSource>
 8004f72:	4603      	mov	r3, r0
 8004f74:	4a70      	ldr	r2, [pc, #448]	@ (8005138 <HAL_RCC_ClockConfig+0x264>)
 8004f76:	4293      	cmp	r3, r2
 8004f78:	d946      	bls.n	8005008 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8004f7a:	4b6e      	ldr	r3, [pc, #440]	@ (8005134 <HAL_RCC_ClockConfig+0x260>)
 8004f7c:	689b      	ldr	r3, [r3, #8]
 8004f7e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d140      	bne.n	8005008 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004f86:	4b6b      	ldr	r3, [pc, #428]	@ (8005134 <HAL_RCC_ClockConfig+0x260>)
 8004f88:	689b      	ldr	r3, [r3, #8]
 8004f8a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004f8e:	4a69      	ldr	r2, [pc, #420]	@ (8005134 <HAL_RCC_ClockConfig+0x260>)
 8004f90:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004f94:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004f96:	2380      	movs	r3, #128	@ 0x80
 8004f98:	617b      	str	r3, [r7, #20]
 8004f9a:	e035      	b.n	8005008 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	685b      	ldr	r3, [r3, #4]
 8004fa0:	2b02      	cmp	r3, #2
 8004fa2:	d107      	bne.n	8004fb4 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004fa4:	4b63      	ldr	r3, [pc, #396]	@ (8005134 <HAL_RCC_ClockConfig+0x260>)
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d115      	bne.n	8004fdc <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004fb0:	2301      	movs	r3, #1
 8004fb2:	e0b9      	b.n	8005128 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	685b      	ldr	r3, [r3, #4]
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d107      	bne.n	8004fcc <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004fbc:	4b5d      	ldr	r3, [pc, #372]	@ (8005134 <HAL_RCC_ClockConfig+0x260>)
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	f003 0302 	and.w	r3, r3, #2
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d109      	bne.n	8004fdc <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004fc8:	2301      	movs	r3, #1
 8004fca:	e0ad      	b.n	8005128 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004fcc:	4b59      	ldr	r3, [pc, #356]	@ (8005134 <HAL_RCC_ClockConfig+0x260>)
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d101      	bne.n	8004fdc <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004fd8:	2301      	movs	r3, #1
 8004fda:	e0a5      	b.n	8005128 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8004fdc:	f000 f8b4 	bl	8005148 <HAL_RCC_GetSysClockFreq>
 8004fe0:	4603      	mov	r3, r0
 8004fe2:	4a55      	ldr	r2, [pc, #340]	@ (8005138 <HAL_RCC_ClockConfig+0x264>)
 8004fe4:	4293      	cmp	r3, r2
 8004fe6:	d90f      	bls.n	8005008 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8004fe8:	4b52      	ldr	r3, [pc, #328]	@ (8005134 <HAL_RCC_ClockConfig+0x260>)
 8004fea:	689b      	ldr	r3, [r3, #8]
 8004fec:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d109      	bne.n	8005008 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004ff4:	4b4f      	ldr	r3, [pc, #316]	@ (8005134 <HAL_RCC_ClockConfig+0x260>)
 8004ff6:	689b      	ldr	r3, [r3, #8]
 8004ff8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004ffc:	4a4d      	ldr	r2, [pc, #308]	@ (8005134 <HAL_RCC_ClockConfig+0x260>)
 8004ffe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005002:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005004:	2380      	movs	r3, #128	@ 0x80
 8005006:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005008:	4b4a      	ldr	r3, [pc, #296]	@ (8005134 <HAL_RCC_ClockConfig+0x260>)
 800500a:	689b      	ldr	r3, [r3, #8]
 800500c:	f023 0203 	bic.w	r2, r3, #3
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	685b      	ldr	r3, [r3, #4]
 8005014:	4947      	ldr	r1, [pc, #284]	@ (8005134 <HAL_RCC_ClockConfig+0x260>)
 8005016:	4313      	orrs	r3, r2
 8005018:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800501a:	f7fd f9a3 	bl	8002364 <HAL_GetTick>
 800501e:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005020:	e00a      	b.n	8005038 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005022:	f7fd f99f 	bl	8002364 <HAL_GetTick>
 8005026:	4602      	mov	r2, r0
 8005028:	693b      	ldr	r3, [r7, #16]
 800502a:	1ad3      	subs	r3, r2, r3
 800502c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005030:	4293      	cmp	r3, r2
 8005032:	d901      	bls.n	8005038 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8005034:	2303      	movs	r3, #3
 8005036:	e077      	b.n	8005128 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005038:	4b3e      	ldr	r3, [pc, #248]	@ (8005134 <HAL_RCC_ClockConfig+0x260>)
 800503a:	689b      	ldr	r3, [r3, #8]
 800503c:	f003 020c 	and.w	r2, r3, #12
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	685b      	ldr	r3, [r3, #4]
 8005044:	009b      	lsls	r3, r3, #2
 8005046:	429a      	cmp	r2, r3
 8005048:	d1eb      	bne.n	8005022 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 800504a:	697b      	ldr	r3, [r7, #20]
 800504c:	2b80      	cmp	r3, #128	@ 0x80
 800504e:	d105      	bne.n	800505c <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005050:	4b38      	ldr	r3, [pc, #224]	@ (8005134 <HAL_RCC_ClockConfig+0x260>)
 8005052:	689b      	ldr	r3, [r3, #8]
 8005054:	4a37      	ldr	r2, [pc, #220]	@ (8005134 <HAL_RCC_ClockConfig+0x260>)
 8005056:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800505a:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	f003 0302 	and.w	r3, r3, #2
 8005064:	2b00      	cmp	r3, #0
 8005066:	d010      	beq.n	800508a <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	689a      	ldr	r2, [r3, #8]
 800506c:	4b31      	ldr	r3, [pc, #196]	@ (8005134 <HAL_RCC_ClockConfig+0x260>)
 800506e:	689b      	ldr	r3, [r3, #8]
 8005070:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005074:	429a      	cmp	r2, r3
 8005076:	d208      	bcs.n	800508a <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005078:	4b2e      	ldr	r3, [pc, #184]	@ (8005134 <HAL_RCC_ClockConfig+0x260>)
 800507a:	689b      	ldr	r3, [r3, #8]
 800507c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	689b      	ldr	r3, [r3, #8]
 8005084:	492b      	ldr	r1, [pc, #172]	@ (8005134 <HAL_RCC_ClockConfig+0x260>)
 8005086:	4313      	orrs	r3, r2
 8005088:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800508a:	4b29      	ldr	r3, [pc, #164]	@ (8005130 <HAL_RCC_ClockConfig+0x25c>)
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f003 030f 	and.w	r3, r3, #15
 8005092:	683a      	ldr	r2, [r7, #0]
 8005094:	429a      	cmp	r2, r3
 8005096:	d210      	bcs.n	80050ba <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005098:	4b25      	ldr	r3, [pc, #148]	@ (8005130 <HAL_RCC_ClockConfig+0x25c>)
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f023 020f 	bic.w	r2, r3, #15
 80050a0:	4923      	ldr	r1, [pc, #140]	@ (8005130 <HAL_RCC_ClockConfig+0x25c>)
 80050a2:	683b      	ldr	r3, [r7, #0]
 80050a4:	4313      	orrs	r3, r2
 80050a6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80050a8:	4b21      	ldr	r3, [pc, #132]	@ (8005130 <HAL_RCC_ClockConfig+0x25c>)
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f003 030f 	and.w	r3, r3, #15
 80050b0:	683a      	ldr	r2, [r7, #0]
 80050b2:	429a      	cmp	r2, r3
 80050b4:	d001      	beq.n	80050ba <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 80050b6:	2301      	movs	r3, #1
 80050b8:	e036      	b.n	8005128 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f003 0304 	and.w	r3, r3, #4
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d008      	beq.n	80050d8 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80050c6:	4b1b      	ldr	r3, [pc, #108]	@ (8005134 <HAL_RCC_ClockConfig+0x260>)
 80050c8:	689b      	ldr	r3, [r3, #8]
 80050ca:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	68db      	ldr	r3, [r3, #12]
 80050d2:	4918      	ldr	r1, [pc, #96]	@ (8005134 <HAL_RCC_ClockConfig+0x260>)
 80050d4:	4313      	orrs	r3, r2
 80050d6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f003 0308 	and.w	r3, r3, #8
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d009      	beq.n	80050f8 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80050e4:	4b13      	ldr	r3, [pc, #76]	@ (8005134 <HAL_RCC_ClockConfig+0x260>)
 80050e6:	689b      	ldr	r3, [r3, #8]
 80050e8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	691b      	ldr	r3, [r3, #16]
 80050f0:	00db      	lsls	r3, r3, #3
 80050f2:	4910      	ldr	r1, [pc, #64]	@ (8005134 <HAL_RCC_ClockConfig+0x260>)
 80050f4:	4313      	orrs	r3, r2
 80050f6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80050f8:	f000 f826 	bl	8005148 <HAL_RCC_GetSysClockFreq>
 80050fc:	4602      	mov	r2, r0
 80050fe:	4b0d      	ldr	r3, [pc, #52]	@ (8005134 <HAL_RCC_ClockConfig+0x260>)
 8005100:	689b      	ldr	r3, [r3, #8]
 8005102:	091b      	lsrs	r3, r3, #4
 8005104:	f003 030f 	and.w	r3, r3, #15
 8005108:	490c      	ldr	r1, [pc, #48]	@ (800513c <HAL_RCC_ClockConfig+0x268>)
 800510a:	5ccb      	ldrb	r3, [r1, r3]
 800510c:	f003 031f 	and.w	r3, r3, #31
 8005110:	fa22 f303 	lsr.w	r3, r2, r3
 8005114:	4a0a      	ldr	r2, [pc, #40]	@ (8005140 <HAL_RCC_ClockConfig+0x26c>)
 8005116:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005118:	4b0a      	ldr	r3, [pc, #40]	@ (8005144 <HAL_RCC_ClockConfig+0x270>)
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	4618      	mov	r0, r3
 800511e:	f7fd f8d1 	bl	80022c4 <HAL_InitTick>
 8005122:	4603      	mov	r3, r0
 8005124:	73fb      	strb	r3, [r7, #15]

  return status;
 8005126:	7bfb      	ldrb	r3, [r7, #15]
}
 8005128:	4618      	mov	r0, r3
 800512a:	3718      	adds	r7, #24
 800512c:	46bd      	mov	sp, r7
 800512e:	bd80      	pop	{r7, pc}
 8005130:	40022000 	.word	0x40022000
 8005134:	40021000 	.word	0x40021000
 8005138:	04c4b400 	.word	0x04c4b400
 800513c:	0800b0d0 	.word	0x0800b0d0
 8005140:	20040000 	.word	0x20040000
 8005144:	20040004 	.word	0x20040004

08005148 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005148:	b480      	push	{r7}
 800514a:	b089      	sub	sp, #36	@ 0x24
 800514c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800514e:	2300      	movs	r3, #0
 8005150:	61fb      	str	r3, [r7, #28]
 8005152:	2300      	movs	r3, #0
 8005154:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005156:	4b3e      	ldr	r3, [pc, #248]	@ (8005250 <HAL_RCC_GetSysClockFreq+0x108>)
 8005158:	689b      	ldr	r3, [r3, #8]
 800515a:	f003 030c 	and.w	r3, r3, #12
 800515e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005160:	4b3b      	ldr	r3, [pc, #236]	@ (8005250 <HAL_RCC_GetSysClockFreq+0x108>)
 8005162:	68db      	ldr	r3, [r3, #12]
 8005164:	f003 0303 	and.w	r3, r3, #3
 8005168:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800516a:	693b      	ldr	r3, [r7, #16]
 800516c:	2b00      	cmp	r3, #0
 800516e:	d005      	beq.n	800517c <HAL_RCC_GetSysClockFreq+0x34>
 8005170:	693b      	ldr	r3, [r7, #16]
 8005172:	2b0c      	cmp	r3, #12
 8005174:	d121      	bne.n	80051ba <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	2b01      	cmp	r3, #1
 800517a:	d11e      	bne.n	80051ba <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800517c:	4b34      	ldr	r3, [pc, #208]	@ (8005250 <HAL_RCC_GetSysClockFreq+0x108>)
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	f003 0308 	and.w	r3, r3, #8
 8005184:	2b00      	cmp	r3, #0
 8005186:	d107      	bne.n	8005198 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005188:	4b31      	ldr	r3, [pc, #196]	@ (8005250 <HAL_RCC_GetSysClockFreq+0x108>)
 800518a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800518e:	0a1b      	lsrs	r3, r3, #8
 8005190:	f003 030f 	and.w	r3, r3, #15
 8005194:	61fb      	str	r3, [r7, #28]
 8005196:	e005      	b.n	80051a4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005198:	4b2d      	ldr	r3, [pc, #180]	@ (8005250 <HAL_RCC_GetSysClockFreq+0x108>)
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	091b      	lsrs	r3, r3, #4
 800519e:	f003 030f 	and.w	r3, r3, #15
 80051a2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80051a4:	4a2b      	ldr	r2, [pc, #172]	@ (8005254 <HAL_RCC_GetSysClockFreq+0x10c>)
 80051a6:	69fb      	ldr	r3, [r7, #28]
 80051a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80051ac:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80051ae:	693b      	ldr	r3, [r7, #16]
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d10d      	bne.n	80051d0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80051b4:	69fb      	ldr	r3, [r7, #28]
 80051b6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80051b8:	e00a      	b.n	80051d0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80051ba:	693b      	ldr	r3, [r7, #16]
 80051bc:	2b04      	cmp	r3, #4
 80051be:	d102      	bne.n	80051c6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80051c0:	4b25      	ldr	r3, [pc, #148]	@ (8005258 <HAL_RCC_GetSysClockFreq+0x110>)
 80051c2:	61bb      	str	r3, [r7, #24]
 80051c4:	e004      	b.n	80051d0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80051c6:	693b      	ldr	r3, [r7, #16]
 80051c8:	2b08      	cmp	r3, #8
 80051ca:	d101      	bne.n	80051d0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80051cc:	4b23      	ldr	r3, [pc, #140]	@ (800525c <HAL_RCC_GetSysClockFreq+0x114>)
 80051ce:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80051d0:	693b      	ldr	r3, [r7, #16]
 80051d2:	2b0c      	cmp	r3, #12
 80051d4:	d134      	bne.n	8005240 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80051d6:	4b1e      	ldr	r3, [pc, #120]	@ (8005250 <HAL_RCC_GetSysClockFreq+0x108>)
 80051d8:	68db      	ldr	r3, [r3, #12]
 80051da:	f003 0303 	and.w	r3, r3, #3
 80051de:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80051e0:	68bb      	ldr	r3, [r7, #8]
 80051e2:	2b02      	cmp	r3, #2
 80051e4:	d003      	beq.n	80051ee <HAL_RCC_GetSysClockFreq+0xa6>
 80051e6:	68bb      	ldr	r3, [r7, #8]
 80051e8:	2b03      	cmp	r3, #3
 80051ea:	d003      	beq.n	80051f4 <HAL_RCC_GetSysClockFreq+0xac>
 80051ec:	e005      	b.n	80051fa <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80051ee:	4b1a      	ldr	r3, [pc, #104]	@ (8005258 <HAL_RCC_GetSysClockFreq+0x110>)
 80051f0:	617b      	str	r3, [r7, #20]
      break;
 80051f2:	e005      	b.n	8005200 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80051f4:	4b19      	ldr	r3, [pc, #100]	@ (800525c <HAL_RCC_GetSysClockFreq+0x114>)
 80051f6:	617b      	str	r3, [r7, #20]
      break;
 80051f8:	e002      	b.n	8005200 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80051fa:	69fb      	ldr	r3, [r7, #28]
 80051fc:	617b      	str	r3, [r7, #20]
      break;
 80051fe:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005200:	4b13      	ldr	r3, [pc, #76]	@ (8005250 <HAL_RCC_GetSysClockFreq+0x108>)
 8005202:	68db      	ldr	r3, [r3, #12]
 8005204:	091b      	lsrs	r3, r3, #4
 8005206:	f003 030f 	and.w	r3, r3, #15
 800520a:	3301      	adds	r3, #1
 800520c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800520e:	4b10      	ldr	r3, [pc, #64]	@ (8005250 <HAL_RCC_GetSysClockFreq+0x108>)
 8005210:	68db      	ldr	r3, [r3, #12]
 8005212:	0a1b      	lsrs	r3, r3, #8
 8005214:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005218:	697a      	ldr	r2, [r7, #20]
 800521a:	fb03 f202 	mul.w	r2, r3, r2
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	fbb2 f3f3 	udiv	r3, r2, r3
 8005224:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005226:	4b0a      	ldr	r3, [pc, #40]	@ (8005250 <HAL_RCC_GetSysClockFreq+0x108>)
 8005228:	68db      	ldr	r3, [r3, #12]
 800522a:	0e5b      	lsrs	r3, r3, #25
 800522c:	f003 0303 	and.w	r3, r3, #3
 8005230:	3301      	adds	r3, #1
 8005232:	005b      	lsls	r3, r3, #1
 8005234:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005236:	697a      	ldr	r2, [r7, #20]
 8005238:	683b      	ldr	r3, [r7, #0]
 800523a:	fbb2 f3f3 	udiv	r3, r2, r3
 800523e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005240:	69bb      	ldr	r3, [r7, #24]
}
 8005242:	4618      	mov	r0, r3
 8005244:	3724      	adds	r7, #36	@ 0x24
 8005246:	46bd      	mov	sp, r7
 8005248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524c:	4770      	bx	lr
 800524e:	bf00      	nop
 8005250:	40021000 	.word	0x40021000
 8005254:	0800b0e8 	.word	0x0800b0e8
 8005258:	00f42400 	.word	0x00f42400
 800525c:	007a1200 	.word	0x007a1200

08005260 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005260:	b480      	push	{r7}
 8005262:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005264:	4b03      	ldr	r3, [pc, #12]	@ (8005274 <HAL_RCC_GetHCLKFreq+0x14>)
 8005266:	681b      	ldr	r3, [r3, #0]
}
 8005268:	4618      	mov	r0, r3
 800526a:	46bd      	mov	sp, r7
 800526c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005270:	4770      	bx	lr
 8005272:	bf00      	nop
 8005274:	20040000 	.word	0x20040000

08005278 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005278:	b580      	push	{r7, lr}
 800527a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800527c:	f7ff fff0 	bl	8005260 <HAL_RCC_GetHCLKFreq>
 8005280:	4602      	mov	r2, r0
 8005282:	4b06      	ldr	r3, [pc, #24]	@ (800529c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005284:	689b      	ldr	r3, [r3, #8]
 8005286:	0a1b      	lsrs	r3, r3, #8
 8005288:	f003 0307 	and.w	r3, r3, #7
 800528c:	4904      	ldr	r1, [pc, #16]	@ (80052a0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800528e:	5ccb      	ldrb	r3, [r1, r3]
 8005290:	f003 031f 	and.w	r3, r3, #31
 8005294:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005298:	4618      	mov	r0, r3
 800529a:	bd80      	pop	{r7, pc}
 800529c:	40021000 	.word	0x40021000
 80052a0:	0800b0e0 	.word	0x0800b0e0

080052a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80052a4:	b580      	push	{r7, lr}
 80052a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80052a8:	f7ff ffda 	bl	8005260 <HAL_RCC_GetHCLKFreq>
 80052ac:	4602      	mov	r2, r0
 80052ae:	4b06      	ldr	r3, [pc, #24]	@ (80052c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80052b0:	689b      	ldr	r3, [r3, #8]
 80052b2:	0adb      	lsrs	r3, r3, #11
 80052b4:	f003 0307 	and.w	r3, r3, #7
 80052b8:	4904      	ldr	r1, [pc, #16]	@ (80052cc <HAL_RCC_GetPCLK2Freq+0x28>)
 80052ba:	5ccb      	ldrb	r3, [r1, r3]
 80052bc:	f003 031f 	and.w	r3, r3, #31
 80052c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80052c4:	4618      	mov	r0, r3
 80052c6:	bd80      	pop	{r7, pc}
 80052c8:	40021000 	.word	0x40021000
 80052cc:	0800b0e0 	.word	0x0800b0e0

080052d0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80052d0:	b580      	push	{r7, lr}
 80052d2:	b086      	sub	sp, #24
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80052d8:	2300      	movs	r3, #0
 80052da:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80052dc:	4b27      	ldr	r3, [pc, #156]	@ (800537c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80052de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d003      	beq.n	80052f0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80052e8:	f7ff f906 	bl	80044f8 <HAL_PWREx_GetVoltageRange>
 80052ec:	6178      	str	r0, [r7, #20]
 80052ee:	e014      	b.n	800531a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80052f0:	4b22      	ldr	r3, [pc, #136]	@ (800537c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80052f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052f4:	4a21      	ldr	r2, [pc, #132]	@ (800537c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80052f6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80052fa:	6593      	str	r3, [r2, #88]	@ 0x58
 80052fc:	4b1f      	ldr	r3, [pc, #124]	@ (800537c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80052fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005300:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005304:	60fb      	str	r3, [r7, #12]
 8005306:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005308:	f7ff f8f6 	bl	80044f8 <HAL_PWREx_GetVoltageRange>
 800530c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800530e:	4b1b      	ldr	r3, [pc, #108]	@ (800537c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005310:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005312:	4a1a      	ldr	r2, [pc, #104]	@ (800537c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005314:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005318:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800531a:	697b      	ldr	r3, [r7, #20]
 800531c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005320:	d10b      	bne.n	800533a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	2b80      	cmp	r3, #128	@ 0x80
 8005326:	d913      	bls.n	8005350 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2ba0      	cmp	r3, #160	@ 0xa0
 800532c:	d902      	bls.n	8005334 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800532e:	2302      	movs	r3, #2
 8005330:	613b      	str	r3, [r7, #16]
 8005332:	e00d      	b.n	8005350 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005334:	2301      	movs	r3, #1
 8005336:	613b      	str	r3, [r7, #16]
 8005338:	e00a      	b.n	8005350 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	2b7f      	cmp	r3, #127	@ 0x7f
 800533e:	d902      	bls.n	8005346 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8005340:	2302      	movs	r3, #2
 8005342:	613b      	str	r3, [r7, #16]
 8005344:	e004      	b.n	8005350 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	2b70      	cmp	r3, #112	@ 0x70
 800534a:	d101      	bne.n	8005350 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800534c:	2301      	movs	r3, #1
 800534e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005350:	4b0b      	ldr	r3, [pc, #44]	@ (8005380 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f023 020f 	bic.w	r2, r3, #15
 8005358:	4909      	ldr	r1, [pc, #36]	@ (8005380 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800535a:	693b      	ldr	r3, [r7, #16]
 800535c:	4313      	orrs	r3, r2
 800535e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005360:	4b07      	ldr	r3, [pc, #28]	@ (8005380 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f003 030f 	and.w	r3, r3, #15
 8005368:	693a      	ldr	r2, [r7, #16]
 800536a:	429a      	cmp	r2, r3
 800536c:	d001      	beq.n	8005372 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 800536e:	2301      	movs	r3, #1
 8005370:	e000      	b.n	8005374 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8005372:	2300      	movs	r3, #0
}
 8005374:	4618      	mov	r0, r3
 8005376:	3718      	adds	r7, #24
 8005378:	46bd      	mov	sp, r7
 800537a:	bd80      	pop	{r7, pc}
 800537c:	40021000 	.word	0x40021000
 8005380:	40022000 	.word	0x40022000

08005384 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005384:	b480      	push	{r7}
 8005386:	b087      	sub	sp, #28
 8005388:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800538a:	4b2d      	ldr	r3, [pc, #180]	@ (8005440 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800538c:	68db      	ldr	r3, [r3, #12]
 800538e:	f003 0303 	and.w	r3, r3, #3
 8005392:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	2b03      	cmp	r3, #3
 8005398:	d00b      	beq.n	80053b2 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	2b03      	cmp	r3, #3
 800539e:	d825      	bhi.n	80053ec <RCC_GetSysClockFreqFromPLLSource+0x68>
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	2b01      	cmp	r3, #1
 80053a4:	d008      	beq.n	80053b8 <RCC_GetSysClockFreqFromPLLSource+0x34>
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	2b02      	cmp	r3, #2
 80053aa:	d11f      	bne.n	80053ec <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 80053ac:	4b25      	ldr	r3, [pc, #148]	@ (8005444 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80053ae:	613b      	str	r3, [r7, #16]
    break;
 80053b0:	e01f      	b.n	80053f2 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 80053b2:	4b25      	ldr	r3, [pc, #148]	@ (8005448 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 80053b4:	613b      	str	r3, [r7, #16]
    break;
 80053b6:	e01c      	b.n	80053f2 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80053b8:	4b21      	ldr	r3, [pc, #132]	@ (8005440 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f003 0308 	and.w	r3, r3, #8
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d107      	bne.n	80053d4 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80053c4:	4b1e      	ldr	r3, [pc, #120]	@ (8005440 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80053c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80053ca:	0a1b      	lsrs	r3, r3, #8
 80053cc:	f003 030f 	and.w	r3, r3, #15
 80053d0:	617b      	str	r3, [r7, #20]
 80053d2:	e005      	b.n	80053e0 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80053d4:	4b1a      	ldr	r3, [pc, #104]	@ (8005440 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	091b      	lsrs	r3, r3, #4
 80053da:	f003 030f 	and.w	r3, r3, #15
 80053de:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 80053e0:	4a1a      	ldr	r2, [pc, #104]	@ (800544c <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 80053e2:	697b      	ldr	r3, [r7, #20]
 80053e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80053e8:	613b      	str	r3, [r7, #16]
    break;
 80053ea:	e002      	b.n	80053f2 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 80053ec:	2300      	movs	r3, #0
 80053ee:	613b      	str	r3, [r7, #16]
    break;
 80053f0:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80053f2:	4b13      	ldr	r3, [pc, #76]	@ (8005440 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80053f4:	68db      	ldr	r3, [r3, #12]
 80053f6:	091b      	lsrs	r3, r3, #4
 80053f8:	f003 030f 	and.w	r3, r3, #15
 80053fc:	3301      	adds	r3, #1
 80053fe:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005400:	4b0f      	ldr	r3, [pc, #60]	@ (8005440 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005402:	68db      	ldr	r3, [r3, #12]
 8005404:	0a1b      	lsrs	r3, r3, #8
 8005406:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800540a:	693a      	ldr	r2, [r7, #16]
 800540c:	fb03 f202 	mul.w	r2, r3, r2
 8005410:	68bb      	ldr	r3, [r7, #8]
 8005412:	fbb2 f3f3 	udiv	r3, r2, r3
 8005416:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005418:	4b09      	ldr	r3, [pc, #36]	@ (8005440 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800541a:	68db      	ldr	r3, [r3, #12]
 800541c:	0e5b      	lsrs	r3, r3, #25
 800541e:	f003 0303 	and.w	r3, r3, #3
 8005422:	3301      	adds	r3, #1
 8005424:	005b      	lsls	r3, r3, #1
 8005426:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8005428:	693a      	ldr	r2, [r7, #16]
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005430:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8005432:	683b      	ldr	r3, [r7, #0]
}
 8005434:	4618      	mov	r0, r3
 8005436:	371c      	adds	r7, #28
 8005438:	46bd      	mov	sp, r7
 800543a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800543e:	4770      	bx	lr
 8005440:	40021000 	.word	0x40021000
 8005444:	00f42400 	.word	0x00f42400
 8005448:	007a1200 	.word	0x007a1200
 800544c:	0800b0e8 	.word	0x0800b0e8

08005450 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005450:	b580      	push	{r7, lr}
 8005452:	b086      	sub	sp, #24
 8005454:	af00      	add	r7, sp, #0
 8005456:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005458:	2300      	movs	r3, #0
 800545a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800545c:	2300      	movs	r3, #0
 800545e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005468:	2b00      	cmp	r3, #0
 800546a:	d040      	beq.n	80054ee <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005470:	2b80      	cmp	r3, #128	@ 0x80
 8005472:	d02a      	beq.n	80054ca <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005474:	2b80      	cmp	r3, #128	@ 0x80
 8005476:	d825      	bhi.n	80054c4 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005478:	2b60      	cmp	r3, #96	@ 0x60
 800547a:	d026      	beq.n	80054ca <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800547c:	2b60      	cmp	r3, #96	@ 0x60
 800547e:	d821      	bhi.n	80054c4 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005480:	2b40      	cmp	r3, #64	@ 0x40
 8005482:	d006      	beq.n	8005492 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8005484:	2b40      	cmp	r3, #64	@ 0x40
 8005486:	d81d      	bhi.n	80054c4 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005488:	2b00      	cmp	r3, #0
 800548a:	d009      	beq.n	80054a0 <HAL_RCCEx_PeriphCLKConfig+0x50>
 800548c:	2b20      	cmp	r3, #32
 800548e:	d010      	beq.n	80054b2 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8005490:	e018      	b.n	80054c4 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005492:	4b89      	ldr	r3, [pc, #548]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005494:	68db      	ldr	r3, [r3, #12]
 8005496:	4a88      	ldr	r2, [pc, #544]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005498:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800549c:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800549e:	e015      	b.n	80054cc <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	3304      	adds	r3, #4
 80054a4:	2100      	movs	r1, #0
 80054a6:	4618      	mov	r0, r3
 80054a8:	f000 fb02 	bl	8005ab0 <RCCEx_PLLSAI1_Config>
 80054ac:	4603      	mov	r3, r0
 80054ae:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80054b0:	e00c      	b.n	80054cc <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	3320      	adds	r3, #32
 80054b6:	2100      	movs	r1, #0
 80054b8:	4618      	mov	r0, r3
 80054ba:	f000 fbed 	bl	8005c98 <RCCEx_PLLSAI2_Config>
 80054be:	4603      	mov	r3, r0
 80054c0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80054c2:	e003      	b.n	80054cc <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80054c4:	2301      	movs	r3, #1
 80054c6:	74fb      	strb	r3, [r7, #19]
      break;
 80054c8:	e000      	b.n	80054cc <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 80054ca:	bf00      	nop
    }

    if(ret == HAL_OK)
 80054cc:	7cfb      	ldrb	r3, [r7, #19]
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d10b      	bne.n	80054ea <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80054d2:	4b79      	ldr	r3, [pc, #484]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80054d4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80054d8:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80054e0:	4975      	ldr	r1, [pc, #468]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80054e2:	4313      	orrs	r3, r2
 80054e4:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 80054e8:	e001      	b.n	80054ee <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054ea:	7cfb      	ldrb	r3, [r7, #19]
 80054ec:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d047      	beq.n	800558a <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80054fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005502:	d030      	beq.n	8005566 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8005504:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005508:	d82a      	bhi.n	8005560 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800550a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800550e:	d02a      	beq.n	8005566 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8005510:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005514:	d824      	bhi.n	8005560 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005516:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800551a:	d008      	beq.n	800552e <HAL_RCCEx_PeriphCLKConfig+0xde>
 800551c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005520:	d81e      	bhi.n	8005560 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005522:	2b00      	cmp	r3, #0
 8005524:	d00a      	beq.n	800553c <HAL_RCCEx_PeriphCLKConfig+0xec>
 8005526:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800552a:	d010      	beq.n	800554e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800552c:	e018      	b.n	8005560 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800552e:	4b62      	ldr	r3, [pc, #392]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005530:	68db      	ldr	r3, [r3, #12]
 8005532:	4a61      	ldr	r2, [pc, #388]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005534:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005538:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800553a:	e015      	b.n	8005568 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	3304      	adds	r3, #4
 8005540:	2100      	movs	r1, #0
 8005542:	4618      	mov	r0, r3
 8005544:	f000 fab4 	bl	8005ab0 <RCCEx_PLLSAI1_Config>
 8005548:	4603      	mov	r3, r0
 800554a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800554c:	e00c      	b.n	8005568 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	3320      	adds	r3, #32
 8005552:	2100      	movs	r1, #0
 8005554:	4618      	mov	r0, r3
 8005556:	f000 fb9f 	bl	8005c98 <RCCEx_PLLSAI2_Config>
 800555a:	4603      	mov	r3, r0
 800555c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800555e:	e003      	b.n	8005568 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005560:	2301      	movs	r3, #1
 8005562:	74fb      	strb	r3, [r7, #19]
      break;
 8005564:	e000      	b.n	8005568 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8005566:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005568:	7cfb      	ldrb	r3, [r7, #19]
 800556a:	2b00      	cmp	r3, #0
 800556c:	d10b      	bne.n	8005586 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800556e:	4b52      	ldr	r3, [pc, #328]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005570:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005574:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800557c:	494e      	ldr	r1, [pc, #312]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800557e:	4313      	orrs	r3, r2
 8005580:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8005584:	e001      	b.n	800558a <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005586:	7cfb      	ldrb	r3, [r7, #19]
 8005588:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005592:	2b00      	cmp	r3, #0
 8005594:	f000 809f 	beq.w	80056d6 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005598:	2300      	movs	r3, #0
 800559a:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800559c:	4b46      	ldr	r3, [pc, #280]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800559e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d101      	bne.n	80055ac <HAL_RCCEx_PeriphCLKConfig+0x15c>
 80055a8:	2301      	movs	r3, #1
 80055aa:	e000      	b.n	80055ae <HAL_RCCEx_PeriphCLKConfig+0x15e>
 80055ac:	2300      	movs	r3, #0
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d00d      	beq.n	80055ce <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80055b2:	4b41      	ldr	r3, [pc, #260]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80055b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055b6:	4a40      	ldr	r2, [pc, #256]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80055b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80055bc:	6593      	str	r3, [r2, #88]	@ 0x58
 80055be:	4b3e      	ldr	r3, [pc, #248]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80055c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80055c6:	60bb      	str	r3, [r7, #8]
 80055c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80055ca:	2301      	movs	r3, #1
 80055cc:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80055ce:	4b3b      	ldr	r3, [pc, #236]	@ (80056bc <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	4a3a      	ldr	r2, [pc, #232]	@ (80056bc <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80055d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80055d8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80055da:	f7fc fec3 	bl	8002364 <HAL_GetTick>
 80055de:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80055e0:	e009      	b.n	80055f6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80055e2:	f7fc febf 	bl	8002364 <HAL_GetTick>
 80055e6:	4602      	mov	r2, r0
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	1ad3      	subs	r3, r2, r3
 80055ec:	2b02      	cmp	r3, #2
 80055ee:	d902      	bls.n	80055f6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 80055f0:	2303      	movs	r3, #3
 80055f2:	74fb      	strb	r3, [r7, #19]
        break;
 80055f4:	e005      	b.n	8005602 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80055f6:	4b31      	ldr	r3, [pc, #196]	@ (80056bc <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d0ef      	beq.n	80055e2 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8005602:	7cfb      	ldrb	r3, [r7, #19]
 8005604:	2b00      	cmp	r3, #0
 8005606:	d15b      	bne.n	80056c0 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005608:	4b2b      	ldr	r3, [pc, #172]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800560a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800560e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005612:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005614:	697b      	ldr	r3, [r7, #20]
 8005616:	2b00      	cmp	r3, #0
 8005618:	d01f      	beq.n	800565a <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005620:	697a      	ldr	r2, [r7, #20]
 8005622:	429a      	cmp	r2, r3
 8005624:	d019      	beq.n	800565a <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005626:	4b24      	ldr	r3, [pc, #144]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005628:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800562c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005630:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005632:	4b21      	ldr	r3, [pc, #132]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005634:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005638:	4a1f      	ldr	r2, [pc, #124]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800563a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800563e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005642:	4b1d      	ldr	r3, [pc, #116]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005644:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005648:	4a1b      	ldr	r2, [pc, #108]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800564a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800564e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005652:	4a19      	ldr	r2, [pc, #100]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005654:	697b      	ldr	r3, [r7, #20]
 8005656:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800565a:	697b      	ldr	r3, [r7, #20]
 800565c:	f003 0301 	and.w	r3, r3, #1
 8005660:	2b00      	cmp	r3, #0
 8005662:	d016      	beq.n	8005692 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005664:	f7fc fe7e 	bl	8002364 <HAL_GetTick>
 8005668:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800566a:	e00b      	b.n	8005684 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800566c:	f7fc fe7a 	bl	8002364 <HAL_GetTick>
 8005670:	4602      	mov	r2, r0
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	1ad3      	subs	r3, r2, r3
 8005676:	f241 3288 	movw	r2, #5000	@ 0x1388
 800567a:	4293      	cmp	r3, r2
 800567c:	d902      	bls.n	8005684 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 800567e:	2303      	movs	r3, #3
 8005680:	74fb      	strb	r3, [r7, #19]
            break;
 8005682:	e006      	b.n	8005692 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005684:	4b0c      	ldr	r3, [pc, #48]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005686:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800568a:	f003 0302 	and.w	r3, r3, #2
 800568e:	2b00      	cmp	r3, #0
 8005690:	d0ec      	beq.n	800566c <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8005692:	7cfb      	ldrb	r3, [r7, #19]
 8005694:	2b00      	cmp	r3, #0
 8005696:	d10c      	bne.n	80056b2 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005698:	4b07      	ldr	r3, [pc, #28]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800569a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800569e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80056a8:	4903      	ldr	r1, [pc, #12]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80056aa:	4313      	orrs	r3, r2
 80056ac:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80056b0:	e008      	b.n	80056c4 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80056b2:	7cfb      	ldrb	r3, [r7, #19]
 80056b4:	74bb      	strb	r3, [r7, #18]
 80056b6:	e005      	b.n	80056c4 <HAL_RCCEx_PeriphCLKConfig+0x274>
 80056b8:	40021000 	.word	0x40021000
 80056bc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056c0:	7cfb      	ldrb	r3, [r7, #19]
 80056c2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80056c4:	7c7b      	ldrb	r3, [r7, #17]
 80056c6:	2b01      	cmp	r3, #1
 80056c8:	d105      	bne.n	80056d6 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80056ca:	4ba0      	ldr	r3, [pc, #640]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80056cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056ce:	4a9f      	ldr	r2, [pc, #636]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80056d0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80056d4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f003 0301 	and.w	r3, r3, #1
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d00a      	beq.n	80056f8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80056e2:	4b9a      	ldr	r3, [pc, #616]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80056e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056e8:	f023 0203 	bic.w	r2, r3, #3
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056f0:	4996      	ldr	r1, [pc, #600]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80056f2:	4313      	orrs	r3, r2
 80056f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f003 0302 	and.w	r3, r3, #2
 8005700:	2b00      	cmp	r3, #0
 8005702:	d00a      	beq.n	800571a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005704:	4b91      	ldr	r3, [pc, #580]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005706:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800570a:	f023 020c 	bic.w	r2, r3, #12
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005712:	498e      	ldr	r1, [pc, #568]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005714:	4313      	orrs	r3, r2
 8005716:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f003 0304 	and.w	r3, r3, #4
 8005722:	2b00      	cmp	r3, #0
 8005724:	d00a      	beq.n	800573c <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005726:	4b89      	ldr	r3, [pc, #548]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005728:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800572c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005734:	4985      	ldr	r1, [pc, #532]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005736:	4313      	orrs	r3, r2
 8005738:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	f003 0308 	and.w	r3, r3, #8
 8005744:	2b00      	cmp	r3, #0
 8005746:	d00a      	beq.n	800575e <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005748:	4b80      	ldr	r3, [pc, #512]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800574a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800574e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005756:	497d      	ldr	r1, [pc, #500]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005758:	4313      	orrs	r3, r2
 800575a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f003 0310 	and.w	r3, r3, #16
 8005766:	2b00      	cmp	r3, #0
 8005768:	d00a      	beq.n	8005780 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800576a:	4b78      	ldr	r3, [pc, #480]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800576c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005770:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005778:	4974      	ldr	r1, [pc, #464]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800577a:	4313      	orrs	r3, r2
 800577c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f003 0320 	and.w	r3, r3, #32
 8005788:	2b00      	cmp	r3, #0
 800578a:	d00a      	beq.n	80057a2 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800578c:	4b6f      	ldr	r3, [pc, #444]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800578e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005792:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800579a:	496c      	ldr	r1, [pc, #432]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800579c:	4313      	orrs	r3, r2
 800579e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d00a      	beq.n	80057c4 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80057ae:	4b67      	ldr	r3, [pc, #412]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80057b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057b4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80057bc:	4963      	ldr	r1, [pc, #396]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80057be:	4313      	orrs	r3, r2
 80057c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d00a      	beq.n	80057e6 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80057d0:	4b5e      	ldr	r3, [pc, #376]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80057d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057d6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80057de:	495b      	ldr	r1, [pc, #364]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80057e0:	4313      	orrs	r3, r2
 80057e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d00a      	beq.n	8005808 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80057f2:	4b56      	ldr	r3, [pc, #344]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80057f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057f8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005800:	4952      	ldr	r1, [pc, #328]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005802:	4313      	orrs	r3, r2
 8005804:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005810:	2b00      	cmp	r3, #0
 8005812:	d00a      	beq.n	800582a <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005814:	4b4d      	ldr	r3, [pc, #308]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005816:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800581a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005822:	494a      	ldr	r1, [pc, #296]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005824:	4313      	orrs	r3, r2
 8005826:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005832:	2b00      	cmp	r3, #0
 8005834:	d00a      	beq.n	800584c <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005836:	4b45      	ldr	r3, [pc, #276]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005838:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800583c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005844:	4941      	ldr	r1, [pc, #260]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005846:	4313      	orrs	r3, r2
 8005848:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005854:	2b00      	cmp	r3, #0
 8005856:	d00a      	beq.n	800586e <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005858:	4b3c      	ldr	r3, [pc, #240]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800585a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800585e:	f023 0203 	bic.w	r2, r3, #3
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005866:	4939      	ldr	r1, [pc, #228]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005868:	4313      	orrs	r3, r2
 800586a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005876:	2b00      	cmp	r3, #0
 8005878:	d028      	beq.n	80058cc <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800587a:	4b34      	ldr	r3, [pc, #208]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800587c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005880:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005888:	4930      	ldr	r1, [pc, #192]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800588a:	4313      	orrs	r3, r2
 800588c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005894:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005898:	d106      	bne.n	80058a8 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800589a:	4b2c      	ldr	r3, [pc, #176]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800589c:	68db      	ldr	r3, [r3, #12]
 800589e:	4a2b      	ldr	r2, [pc, #172]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80058a0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80058a4:	60d3      	str	r3, [r2, #12]
 80058a6:	e011      	b.n	80058cc <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80058ac:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80058b0:	d10c      	bne.n	80058cc <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	3304      	adds	r3, #4
 80058b6:	2101      	movs	r1, #1
 80058b8:	4618      	mov	r0, r3
 80058ba:	f000 f8f9 	bl	8005ab0 <RCCEx_PLLSAI1_Config>
 80058be:	4603      	mov	r3, r0
 80058c0:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80058c2:	7cfb      	ldrb	r3, [r7, #19]
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d001      	beq.n	80058cc <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 80058c8:	7cfb      	ldrb	r3, [r7, #19]
 80058ca:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d04d      	beq.n	8005974 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80058dc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80058e0:	d108      	bne.n	80058f4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 80058e2:	4b1a      	ldr	r3, [pc, #104]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80058e4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80058e8:	4a18      	ldr	r2, [pc, #96]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80058ea:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80058ee:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80058f2:	e012      	b.n	800591a <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80058f4:	4b15      	ldr	r3, [pc, #84]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80058f6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80058fa:	4a14      	ldr	r2, [pc, #80]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80058fc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005900:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8005904:	4b11      	ldr	r3, [pc, #68]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005906:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800590a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005912:	490e      	ldr	r1, [pc, #56]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005914:	4313      	orrs	r3, r2
 8005916:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800591e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005922:	d106      	bne.n	8005932 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005924:	4b09      	ldr	r3, [pc, #36]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005926:	68db      	ldr	r3, [r3, #12]
 8005928:	4a08      	ldr	r2, [pc, #32]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800592a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800592e:	60d3      	str	r3, [r2, #12]
 8005930:	e020      	b.n	8005974 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005936:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800593a:	d109      	bne.n	8005950 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800593c:	4b03      	ldr	r3, [pc, #12]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800593e:	68db      	ldr	r3, [r3, #12]
 8005940:	4a02      	ldr	r2, [pc, #8]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005942:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005946:	60d3      	str	r3, [r2, #12]
 8005948:	e014      	b.n	8005974 <HAL_RCCEx_PeriphCLKConfig+0x524>
 800594a:	bf00      	nop
 800594c:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005954:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005958:	d10c      	bne.n	8005974 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	3304      	adds	r3, #4
 800595e:	2101      	movs	r1, #1
 8005960:	4618      	mov	r0, r3
 8005962:	f000 f8a5 	bl	8005ab0 <RCCEx_PLLSAI1_Config>
 8005966:	4603      	mov	r3, r0
 8005968:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800596a:	7cfb      	ldrb	r3, [r7, #19]
 800596c:	2b00      	cmp	r3, #0
 800596e:	d001      	beq.n	8005974 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8005970:	7cfb      	ldrb	r3, [r7, #19]
 8005972:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800597c:	2b00      	cmp	r3, #0
 800597e:	d028      	beq.n	80059d2 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005980:	4b4a      	ldr	r3, [pc, #296]	@ (8005aac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005982:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005986:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800598e:	4947      	ldr	r1, [pc, #284]	@ (8005aac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005990:	4313      	orrs	r3, r2
 8005992:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800599a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800599e:	d106      	bne.n	80059ae <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80059a0:	4b42      	ldr	r3, [pc, #264]	@ (8005aac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80059a2:	68db      	ldr	r3, [r3, #12]
 80059a4:	4a41      	ldr	r2, [pc, #260]	@ (8005aac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80059a6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80059aa:	60d3      	str	r3, [r2, #12]
 80059ac:	e011      	b.n	80059d2 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80059b2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80059b6:	d10c      	bne.n	80059d2 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	3304      	adds	r3, #4
 80059bc:	2101      	movs	r1, #1
 80059be:	4618      	mov	r0, r3
 80059c0:	f000 f876 	bl	8005ab0 <RCCEx_PLLSAI1_Config>
 80059c4:	4603      	mov	r3, r0
 80059c6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80059c8:	7cfb      	ldrb	r3, [r7, #19]
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d001      	beq.n	80059d2 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 80059ce:	7cfb      	ldrb	r3, [r7, #19]
 80059d0:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d01e      	beq.n	8005a1c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80059de:	4b33      	ldr	r3, [pc, #204]	@ (8005aac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80059e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059e4:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80059ee:	492f      	ldr	r1, [pc, #188]	@ (8005aac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80059f0:	4313      	orrs	r3, r2
 80059f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80059fc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005a00:	d10c      	bne.n	8005a1c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	3304      	adds	r3, #4
 8005a06:	2102      	movs	r1, #2
 8005a08:	4618      	mov	r0, r3
 8005a0a:	f000 f851 	bl	8005ab0 <RCCEx_PLLSAI1_Config>
 8005a0e:	4603      	mov	r3, r0
 8005a10:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005a12:	7cfb      	ldrb	r3, [r7, #19]
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d001      	beq.n	8005a1c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8005a18:	7cfb      	ldrb	r3, [r7, #19]
 8005a1a:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d00b      	beq.n	8005a40 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005a28:	4b20      	ldr	r3, [pc, #128]	@ (8005aac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005a2a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005a2e:	f023 0204 	bic.w	r2, r3, #4
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005a38:	491c      	ldr	r1, [pc, #112]	@ (8005aac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005a3a:	4313      	orrs	r3, r2
 8005a3c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d00b      	beq.n	8005a64 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8005a4c:	4b17      	ldr	r3, [pc, #92]	@ (8005aac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005a4e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005a52:	f023 0218 	bic.w	r2, r3, #24
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a5c:	4913      	ldr	r1, [pc, #76]	@ (8005aac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005a5e:	4313      	orrs	r3, r2
 8005a60:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d017      	beq.n	8005aa0 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8005a70:	4b0e      	ldr	r3, [pc, #56]	@ (8005aac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005a72:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005a76:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005a80:	490a      	ldr	r1, [pc, #40]	@ (8005aac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005a82:	4313      	orrs	r3, r2
 8005a84:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005a8e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005a92:	d105      	bne.n	8005aa0 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005a94:	4b05      	ldr	r3, [pc, #20]	@ (8005aac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005a96:	68db      	ldr	r3, [r3, #12]
 8005a98:	4a04      	ldr	r2, [pc, #16]	@ (8005aac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005a9a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005a9e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005aa0:	7cbb      	ldrb	r3, [r7, #18]
}
 8005aa2:	4618      	mov	r0, r3
 8005aa4:	3718      	adds	r7, #24
 8005aa6:	46bd      	mov	sp, r7
 8005aa8:	bd80      	pop	{r7, pc}
 8005aaa:	bf00      	nop
 8005aac:	40021000 	.word	0x40021000

08005ab0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005ab0:	b580      	push	{r7, lr}
 8005ab2:	b084      	sub	sp, #16
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	6078      	str	r0, [r7, #4]
 8005ab8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005aba:	2300      	movs	r3, #0
 8005abc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005abe:	4b72      	ldr	r3, [pc, #456]	@ (8005c88 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005ac0:	68db      	ldr	r3, [r3, #12]
 8005ac2:	f003 0303 	and.w	r3, r3, #3
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d00e      	beq.n	8005ae8 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005aca:	4b6f      	ldr	r3, [pc, #444]	@ (8005c88 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005acc:	68db      	ldr	r3, [r3, #12]
 8005ace:	f003 0203 	and.w	r2, r3, #3
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	429a      	cmp	r2, r3
 8005ad8:	d103      	bne.n	8005ae2 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
       ||
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d142      	bne.n	8005b68 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8005ae2:	2301      	movs	r3, #1
 8005ae4:	73fb      	strb	r3, [r7, #15]
 8005ae6:	e03f      	b.n	8005b68 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	2b03      	cmp	r3, #3
 8005aee:	d018      	beq.n	8005b22 <RCCEx_PLLSAI1_Config+0x72>
 8005af0:	2b03      	cmp	r3, #3
 8005af2:	d825      	bhi.n	8005b40 <RCCEx_PLLSAI1_Config+0x90>
 8005af4:	2b01      	cmp	r3, #1
 8005af6:	d002      	beq.n	8005afe <RCCEx_PLLSAI1_Config+0x4e>
 8005af8:	2b02      	cmp	r3, #2
 8005afa:	d009      	beq.n	8005b10 <RCCEx_PLLSAI1_Config+0x60>
 8005afc:	e020      	b.n	8005b40 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005afe:	4b62      	ldr	r3, [pc, #392]	@ (8005c88 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	f003 0302 	and.w	r3, r3, #2
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d11d      	bne.n	8005b46 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8005b0a:	2301      	movs	r3, #1
 8005b0c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005b0e:	e01a      	b.n	8005b46 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005b10:	4b5d      	ldr	r3, [pc, #372]	@ (8005c88 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d116      	bne.n	8005b4a <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8005b1c:	2301      	movs	r3, #1
 8005b1e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005b20:	e013      	b.n	8005b4a <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005b22:	4b59      	ldr	r3, [pc, #356]	@ (8005c88 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d10f      	bne.n	8005b4e <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005b2e:	4b56      	ldr	r3, [pc, #344]	@ (8005c88 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d109      	bne.n	8005b4e <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8005b3a:	2301      	movs	r3, #1
 8005b3c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005b3e:	e006      	b.n	8005b4e <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8005b40:	2301      	movs	r3, #1
 8005b42:	73fb      	strb	r3, [r7, #15]
      break;
 8005b44:	e004      	b.n	8005b50 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8005b46:	bf00      	nop
 8005b48:	e002      	b.n	8005b50 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8005b4a:	bf00      	nop
 8005b4c:	e000      	b.n	8005b50 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8005b4e:	bf00      	nop
    }

    if(status == HAL_OK)
 8005b50:	7bfb      	ldrb	r3, [r7, #15]
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d108      	bne.n	8005b68 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8005b56:	4b4c      	ldr	r3, [pc, #304]	@ (8005c88 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005b58:	68db      	ldr	r3, [r3, #12]
 8005b5a:	f023 0203 	bic.w	r2, r3, #3
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	4949      	ldr	r1, [pc, #292]	@ (8005c88 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005b64:	4313      	orrs	r3, r2
 8005b66:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8005b68:	7bfb      	ldrb	r3, [r7, #15]
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	f040 8086 	bne.w	8005c7c <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005b70:	4b45      	ldr	r3, [pc, #276]	@ (8005c88 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	4a44      	ldr	r2, [pc, #272]	@ (8005c88 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005b76:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005b7a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005b7c:	f7fc fbf2 	bl	8002364 <HAL_GetTick>
 8005b80:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005b82:	e009      	b.n	8005b98 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005b84:	f7fc fbee 	bl	8002364 <HAL_GetTick>
 8005b88:	4602      	mov	r2, r0
 8005b8a:	68bb      	ldr	r3, [r7, #8]
 8005b8c:	1ad3      	subs	r3, r2, r3
 8005b8e:	2b02      	cmp	r3, #2
 8005b90:	d902      	bls.n	8005b98 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8005b92:	2303      	movs	r3, #3
 8005b94:	73fb      	strb	r3, [r7, #15]
        break;
 8005b96:	e005      	b.n	8005ba4 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005b98:	4b3b      	ldr	r3, [pc, #236]	@ (8005c88 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d1ef      	bne.n	8005b84 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8005ba4:	7bfb      	ldrb	r3, [r7, #15]
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d168      	bne.n	8005c7c <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005baa:	683b      	ldr	r3, [r7, #0]
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d113      	bne.n	8005bd8 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005bb0:	4b35      	ldr	r3, [pc, #212]	@ (8005c88 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005bb2:	691a      	ldr	r2, [r3, #16]
 8005bb4:	4b35      	ldr	r3, [pc, #212]	@ (8005c8c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005bb6:	4013      	ands	r3, r2
 8005bb8:	687a      	ldr	r2, [r7, #4]
 8005bba:	6892      	ldr	r2, [r2, #8]
 8005bbc:	0211      	lsls	r1, r2, #8
 8005bbe:	687a      	ldr	r2, [r7, #4]
 8005bc0:	68d2      	ldr	r2, [r2, #12]
 8005bc2:	06d2      	lsls	r2, r2, #27
 8005bc4:	4311      	orrs	r1, r2
 8005bc6:	687a      	ldr	r2, [r7, #4]
 8005bc8:	6852      	ldr	r2, [r2, #4]
 8005bca:	3a01      	subs	r2, #1
 8005bcc:	0112      	lsls	r2, r2, #4
 8005bce:	430a      	orrs	r2, r1
 8005bd0:	492d      	ldr	r1, [pc, #180]	@ (8005c88 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005bd2:	4313      	orrs	r3, r2
 8005bd4:	610b      	str	r3, [r1, #16]
 8005bd6:	e02d      	b.n	8005c34 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005bd8:	683b      	ldr	r3, [r7, #0]
 8005bda:	2b01      	cmp	r3, #1
 8005bdc:	d115      	bne.n	8005c0a <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005bde:	4b2a      	ldr	r3, [pc, #168]	@ (8005c88 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005be0:	691a      	ldr	r2, [r3, #16]
 8005be2:	4b2b      	ldr	r3, [pc, #172]	@ (8005c90 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005be4:	4013      	ands	r3, r2
 8005be6:	687a      	ldr	r2, [r7, #4]
 8005be8:	6892      	ldr	r2, [r2, #8]
 8005bea:	0211      	lsls	r1, r2, #8
 8005bec:	687a      	ldr	r2, [r7, #4]
 8005bee:	6912      	ldr	r2, [r2, #16]
 8005bf0:	0852      	lsrs	r2, r2, #1
 8005bf2:	3a01      	subs	r2, #1
 8005bf4:	0552      	lsls	r2, r2, #21
 8005bf6:	4311      	orrs	r1, r2
 8005bf8:	687a      	ldr	r2, [r7, #4]
 8005bfa:	6852      	ldr	r2, [r2, #4]
 8005bfc:	3a01      	subs	r2, #1
 8005bfe:	0112      	lsls	r2, r2, #4
 8005c00:	430a      	orrs	r2, r1
 8005c02:	4921      	ldr	r1, [pc, #132]	@ (8005c88 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005c04:	4313      	orrs	r3, r2
 8005c06:	610b      	str	r3, [r1, #16]
 8005c08:	e014      	b.n	8005c34 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005c0a:	4b1f      	ldr	r3, [pc, #124]	@ (8005c88 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005c0c:	691a      	ldr	r2, [r3, #16]
 8005c0e:	4b21      	ldr	r3, [pc, #132]	@ (8005c94 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c10:	4013      	ands	r3, r2
 8005c12:	687a      	ldr	r2, [r7, #4]
 8005c14:	6892      	ldr	r2, [r2, #8]
 8005c16:	0211      	lsls	r1, r2, #8
 8005c18:	687a      	ldr	r2, [r7, #4]
 8005c1a:	6952      	ldr	r2, [r2, #20]
 8005c1c:	0852      	lsrs	r2, r2, #1
 8005c1e:	3a01      	subs	r2, #1
 8005c20:	0652      	lsls	r2, r2, #25
 8005c22:	4311      	orrs	r1, r2
 8005c24:	687a      	ldr	r2, [r7, #4]
 8005c26:	6852      	ldr	r2, [r2, #4]
 8005c28:	3a01      	subs	r2, #1
 8005c2a:	0112      	lsls	r2, r2, #4
 8005c2c:	430a      	orrs	r2, r1
 8005c2e:	4916      	ldr	r1, [pc, #88]	@ (8005c88 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005c30:	4313      	orrs	r3, r2
 8005c32:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005c34:	4b14      	ldr	r3, [pc, #80]	@ (8005c88 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	4a13      	ldr	r2, [pc, #76]	@ (8005c88 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005c3a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005c3e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c40:	f7fc fb90 	bl	8002364 <HAL_GetTick>
 8005c44:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005c46:	e009      	b.n	8005c5c <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005c48:	f7fc fb8c 	bl	8002364 <HAL_GetTick>
 8005c4c:	4602      	mov	r2, r0
 8005c4e:	68bb      	ldr	r3, [r7, #8]
 8005c50:	1ad3      	subs	r3, r2, r3
 8005c52:	2b02      	cmp	r3, #2
 8005c54:	d902      	bls.n	8005c5c <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8005c56:	2303      	movs	r3, #3
 8005c58:	73fb      	strb	r3, [r7, #15]
          break;
 8005c5a:	e005      	b.n	8005c68 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005c5c:	4b0a      	ldr	r3, [pc, #40]	@ (8005c88 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d0ef      	beq.n	8005c48 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8005c68:	7bfb      	ldrb	r3, [r7, #15]
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d106      	bne.n	8005c7c <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005c6e:	4b06      	ldr	r3, [pc, #24]	@ (8005c88 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005c70:	691a      	ldr	r2, [r3, #16]
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	699b      	ldr	r3, [r3, #24]
 8005c76:	4904      	ldr	r1, [pc, #16]	@ (8005c88 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005c78:	4313      	orrs	r3, r2
 8005c7a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005c7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c7e:	4618      	mov	r0, r3
 8005c80:	3710      	adds	r7, #16
 8005c82:	46bd      	mov	sp, r7
 8005c84:	bd80      	pop	{r7, pc}
 8005c86:	bf00      	nop
 8005c88:	40021000 	.word	0x40021000
 8005c8c:	07ff800f 	.word	0x07ff800f
 8005c90:	ff9f800f 	.word	0xff9f800f
 8005c94:	f9ff800f 	.word	0xf9ff800f

08005c98 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005c98:	b580      	push	{r7, lr}
 8005c9a:	b084      	sub	sp, #16
 8005c9c:	af00      	add	r7, sp, #0
 8005c9e:	6078      	str	r0, [r7, #4]
 8005ca0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005ca2:	2300      	movs	r3, #0
 8005ca4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005ca6:	4b72      	ldr	r3, [pc, #456]	@ (8005e70 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005ca8:	68db      	ldr	r3, [r3, #12]
 8005caa:	f003 0303 	and.w	r3, r3, #3
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d00e      	beq.n	8005cd0 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005cb2:	4b6f      	ldr	r3, [pc, #444]	@ (8005e70 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005cb4:	68db      	ldr	r3, [r3, #12]
 8005cb6:	f003 0203 	and.w	r2, r3, #3
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	429a      	cmp	r2, r3
 8005cc0:	d103      	bne.n	8005cca <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
       ||
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d142      	bne.n	8005d50 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8005cca:	2301      	movs	r3, #1
 8005ccc:	73fb      	strb	r3, [r7, #15]
 8005cce:	e03f      	b.n	8005d50 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	2b03      	cmp	r3, #3
 8005cd6:	d018      	beq.n	8005d0a <RCCEx_PLLSAI2_Config+0x72>
 8005cd8:	2b03      	cmp	r3, #3
 8005cda:	d825      	bhi.n	8005d28 <RCCEx_PLLSAI2_Config+0x90>
 8005cdc:	2b01      	cmp	r3, #1
 8005cde:	d002      	beq.n	8005ce6 <RCCEx_PLLSAI2_Config+0x4e>
 8005ce0:	2b02      	cmp	r3, #2
 8005ce2:	d009      	beq.n	8005cf8 <RCCEx_PLLSAI2_Config+0x60>
 8005ce4:	e020      	b.n	8005d28 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005ce6:	4b62      	ldr	r3, [pc, #392]	@ (8005e70 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	f003 0302 	and.w	r3, r3, #2
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d11d      	bne.n	8005d2e <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8005cf2:	2301      	movs	r3, #1
 8005cf4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005cf6:	e01a      	b.n	8005d2e <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005cf8:	4b5d      	ldr	r3, [pc, #372]	@ (8005e70 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d116      	bne.n	8005d32 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8005d04:	2301      	movs	r3, #1
 8005d06:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005d08:	e013      	b.n	8005d32 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005d0a:	4b59      	ldr	r3, [pc, #356]	@ (8005e70 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d10f      	bne.n	8005d36 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005d16:	4b56      	ldr	r3, [pc, #344]	@ (8005e70 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d109      	bne.n	8005d36 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8005d22:	2301      	movs	r3, #1
 8005d24:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005d26:	e006      	b.n	8005d36 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8005d28:	2301      	movs	r3, #1
 8005d2a:	73fb      	strb	r3, [r7, #15]
      break;
 8005d2c:	e004      	b.n	8005d38 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8005d2e:	bf00      	nop
 8005d30:	e002      	b.n	8005d38 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8005d32:	bf00      	nop
 8005d34:	e000      	b.n	8005d38 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8005d36:	bf00      	nop
    }

    if(status == HAL_OK)
 8005d38:	7bfb      	ldrb	r3, [r7, #15]
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d108      	bne.n	8005d50 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8005d3e:	4b4c      	ldr	r3, [pc, #304]	@ (8005e70 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005d40:	68db      	ldr	r3, [r3, #12]
 8005d42:	f023 0203 	bic.w	r2, r3, #3
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	4949      	ldr	r1, [pc, #292]	@ (8005e70 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005d4c:	4313      	orrs	r3, r2
 8005d4e:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8005d50:	7bfb      	ldrb	r3, [r7, #15]
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	f040 8086 	bne.w	8005e64 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005d58:	4b45      	ldr	r3, [pc, #276]	@ (8005e70 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	4a44      	ldr	r2, [pc, #272]	@ (8005e70 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005d5e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005d62:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005d64:	f7fc fafe 	bl	8002364 <HAL_GetTick>
 8005d68:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005d6a:	e009      	b.n	8005d80 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005d6c:	f7fc fafa 	bl	8002364 <HAL_GetTick>
 8005d70:	4602      	mov	r2, r0
 8005d72:	68bb      	ldr	r3, [r7, #8]
 8005d74:	1ad3      	subs	r3, r2, r3
 8005d76:	2b02      	cmp	r3, #2
 8005d78:	d902      	bls.n	8005d80 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8005d7a:	2303      	movs	r3, #3
 8005d7c:	73fb      	strb	r3, [r7, #15]
        break;
 8005d7e:	e005      	b.n	8005d8c <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005d80:	4b3b      	ldr	r3, [pc, #236]	@ (8005e70 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d1ef      	bne.n	8005d6c <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8005d8c:	7bfb      	ldrb	r3, [r7, #15]
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d168      	bne.n	8005e64 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005d92:	683b      	ldr	r3, [r7, #0]
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d113      	bne.n	8005dc0 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005d98:	4b35      	ldr	r3, [pc, #212]	@ (8005e70 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005d9a:	695a      	ldr	r2, [r3, #20]
 8005d9c:	4b35      	ldr	r3, [pc, #212]	@ (8005e74 <RCCEx_PLLSAI2_Config+0x1dc>)
 8005d9e:	4013      	ands	r3, r2
 8005da0:	687a      	ldr	r2, [r7, #4]
 8005da2:	6892      	ldr	r2, [r2, #8]
 8005da4:	0211      	lsls	r1, r2, #8
 8005da6:	687a      	ldr	r2, [r7, #4]
 8005da8:	68d2      	ldr	r2, [r2, #12]
 8005daa:	06d2      	lsls	r2, r2, #27
 8005dac:	4311      	orrs	r1, r2
 8005dae:	687a      	ldr	r2, [r7, #4]
 8005db0:	6852      	ldr	r2, [r2, #4]
 8005db2:	3a01      	subs	r2, #1
 8005db4:	0112      	lsls	r2, r2, #4
 8005db6:	430a      	orrs	r2, r1
 8005db8:	492d      	ldr	r1, [pc, #180]	@ (8005e70 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005dba:	4313      	orrs	r3, r2
 8005dbc:	614b      	str	r3, [r1, #20]
 8005dbe:	e02d      	b.n	8005e1c <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8005dc0:	683b      	ldr	r3, [r7, #0]
 8005dc2:	2b01      	cmp	r3, #1
 8005dc4:	d115      	bne.n	8005df2 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005dc6:	4b2a      	ldr	r3, [pc, #168]	@ (8005e70 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005dc8:	695a      	ldr	r2, [r3, #20]
 8005dca:	4b2b      	ldr	r3, [pc, #172]	@ (8005e78 <RCCEx_PLLSAI2_Config+0x1e0>)
 8005dcc:	4013      	ands	r3, r2
 8005dce:	687a      	ldr	r2, [r7, #4]
 8005dd0:	6892      	ldr	r2, [r2, #8]
 8005dd2:	0211      	lsls	r1, r2, #8
 8005dd4:	687a      	ldr	r2, [r7, #4]
 8005dd6:	6912      	ldr	r2, [r2, #16]
 8005dd8:	0852      	lsrs	r2, r2, #1
 8005dda:	3a01      	subs	r2, #1
 8005ddc:	0552      	lsls	r2, r2, #21
 8005dde:	4311      	orrs	r1, r2
 8005de0:	687a      	ldr	r2, [r7, #4]
 8005de2:	6852      	ldr	r2, [r2, #4]
 8005de4:	3a01      	subs	r2, #1
 8005de6:	0112      	lsls	r2, r2, #4
 8005de8:	430a      	orrs	r2, r1
 8005dea:	4921      	ldr	r1, [pc, #132]	@ (8005e70 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005dec:	4313      	orrs	r3, r2
 8005dee:	614b      	str	r3, [r1, #20]
 8005df0:	e014      	b.n	8005e1c <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005df2:	4b1f      	ldr	r3, [pc, #124]	@ (8005e70 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005df4:	695a      	ldr	r2, [r3, #20]
 8005df6:	4b21      	ldr	r3, [pc, #132]	@ (8005e7c <RCCEx_PLLSAI2_Config+0x1e4>)
 8005df8:	4013      	ands	r3, r2
 8005dfa:	687a      	ldr	r2, [r7, #4]
 8005dfc:	6892      	ldr	r2, [r2, #8]
 8005dfe:	0211      	lsls	r1, r2, #8
 8005e00:	687a      	ldr	r2, [r7, #4]
 8005e02:	6952      	ldr	r2, [r2, #20]
 8005e04:	0852      	lsrs	r2, r2, #1
 8005e06:	3a01      	subs	r2, #1
 8005e08:	0652      	lsls	r2, r2, #25
 8005e0a:	4311      	orrs	r1, r2
 8005e0c:	687a      	ldr	r2, [r7, #4]
 8005e0e:	6852      	ldr	r2, [r2, #4]
 8005e10:	3a01      	subs	r2, #1
 8005e12:	0112      	lsls	r2, r2, #4
 8005e14:	430a      	orrs	r2, r1
 8005e16:	4916      	ldr	r1, [pc, #88]	@ (8005e70 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005e18:	4313      	orrs	r3, r2
 8005e1a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005e1c:	4b14      	ldr	r3, [pc, #80]	@ (8005e70 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	4a13      	ldr	r2, [pc, #76]	@ (8005e70 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005e22:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005e26:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e28:	f7fc fa9c 	bl	8002364 <HAL_GetTick>
 8005e2c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005e2e:	e009      	b.n	8005e44 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005e30:	f7fc fa98 	bl	8002364 <HAL_GetTick>
 8005e34:	4602      	mov	r2, r0
 8005e36:	68bb      	ldr	r3, [r7, #8]
 8005e38:	1ad3      	subs	r3, r2, r3
 8005e3a:	2b02      	cmp	r3, #2
 8005e3c:	d902      	bls.n	8005e44 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8005e3e:	2303      	movs	r3, #3
 8005e40:	73fb      	strb	r3, [r7, #15]
          break;
 8005e42:	e005      	b.n	8005e50 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005e44:	4b0a      	ldr	r3, [pc, #40]	@ (8005e70 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d0ef      	beq.n	8005e30 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8005e50:	7bfb      	ldrb	r3, [r7, #15]
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d106      	bne.n	8005e64 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005e56:	4b06      	ldr	r3, [pc, #24]	@ (8005e70 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005e58:	695a      	ldr	r2, [r3, #20]
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	699b      	ldr	r3, [r3, #24]
 8005e5e:	4904      	ldr	r1, [pc, #16]	@ (8005e70 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005e60:	4313      	orrs	r3, r2
 8005e62:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005e64:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e66:	4618      	mov	r0, r3
 8005e68:	3710      	adds	r7, #16
 8005e6a:	46bd      	mov	sp, r7
 8005e6c:	bd80      	pop	{r7, pc}
 8005e6e:	bf00      	nop
 8005e70:	40021000 	.word	0x40021000
 8005e74:	07ff800f 	.word	0x07ff800f
 8005e78:	ff9f800f 	.word	0xff9f800f
 8005e7c:	f9ff800f 	.word	0xf9ff800f

08005e80 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005e80:	b580      	push	{r7, lr}
 8005e82:	b082      	sub	sp, #8
 8005e84:	af00      	add	r7, sp, #0
 8005e86:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d101      	bne.n	8005e92 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005e8e:	2301      	movs	r3, #1
 8005e90:	e049      	b.n	8005f26 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005e98:	b2db      	uxtb	r3, r3
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d106      	bne.n	8005eac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	2200      	movs	r2, #0
 8005ea2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005ea6:	6878      	ldr	r0, [r7, #4]
 8005ea8:	f7fc f84e 	bl	8001f48 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	2202      	movs	r2, #2
 8005eb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681a      	ldr	r2, [r3, #0]
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	3304      	adds	r3, #4
 8005ebc:	4619      	mov	r1, r3
 8005ebe:	4610      	mov	r0, r2
 8005ec0:	f000 f968 	bl	8006194 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2201      	movs	r2, #1
 8005ec8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2201      	movs	r2, #1
 8005ed0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2201      	movs	r2, #1
 8005ed8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	2201      	movs	r2, #1
 8005ee0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	2201      	movs	r2, #1
 8005ee8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	2201      	movs	r2, #1
 8005ef0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	2201      	movs	r2, #1
 8005ef8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2201      	movs	r2, #1
 8005f00:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	2201      	movs	r2, #1
 8005f08:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	2201      	movs	r2, #1
 8005f10:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	2201      	movs	r2, #1
 8005f18:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	2201      	movs	r2, #1
 8005f20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005f24:	2300      	movs	r3, #0
}
 8005f26:	4618      	mov	r0, r3
 8005f28:	3708      	adds	r7, #8
 8005f2a:	46bd      	mov	sp, r7
 8005f2c:	bd80      	pop	{r7, pc}
	...

08005f30 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005f30:	b480      	push	{r7}
 8005f32:	b085      	sub	sp, #20
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005f3e:	b2db      	uxtb	r3, r3
 8005f40:	2b01      	cmp	r3, #1
 8005f42:	d001      	beq.n	8005f48 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005f44:	2301      	movs	r3, #1
 8005f46:	e047      	b.n	8005fd8 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2202      	movs	r2, #2
 8005f4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	4a23      	ldr	r2, [pc, #140]	@ (8005fe4 <HAL_TIM_Base_Start+0xb4>)
 8005f56:	4293      	cmp	r3, r2
 8005f58:	d01d      	beq.n	8005f96 <HAL_TIM_Base_Start+0x66>
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f62:	d018      	beq.n	8005f96 <HAL_TIM_Base_Start+0x66>
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	4a1f      	ldr	r2, [pc, #124]	@ (8005fe8 <HAL_TIM_Base_Start+0xb8>)
 8005f6a:	4293      	cmp	r3, r2
 8005f6c:	d013      	beq.n	8005f96 <HAL_TIM_Base_Start+0x66>
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	4a1e      	ldr	r2, [pc, #120]	@ (8005fec <HAL_TIM_Base_Start+0xbc>)
 8005f74:	4293      	cmp	r3, r2
 8005f76:	d00e      	beq.n	8005f96 <HAL_TIM_Base_Start+0x66>
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	4a1c      	ldr	r2, [pc, #112]	@ (8005ff0 <HAL_TIM_Base_Start+0xc0>)
 8005f7e:	4293      	cmp	r3, r2
 8005f80:	d009      	beq.n	8005f96 <HAL_TIM_Base_Start+0x66>
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	4a1b      	ldr	r2, [pc, #108]	@ (8005ff4 <HAL_TIM_Base_Start+0xc4>)
 8005f88:	4293      	cmp	r3, r2
 8005f8a:	d004      	beq.n	8005f96 <HAL_TIM_Base_Start+0x66>
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	4a19      	ldr	r2, [pc, #100]	@ (8005ff8 <HAL_TIM_Base_Start+0xc8>)
 8005f92:	4293      	cmp	r3, r2
 8005f94:	d115      	bne.n	8005fc2 <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	689a      	ldr	r2, [r3, #8]
 8005f9c:	4b17      	ldr	r3, [pc, #92]	@ (8005ffc <HAL_TIM_Base_Start+0xcc>)
 8005f9e:	4013      	ands	r3, r2
 8005fa0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	2b06      	cmp	r3, #6
 8005fa6:	d015      	beq.n	8005fd4 <HAL_TIM_Base_Start+0xa4>
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005fae:	d011      	beq.n	8005fd4 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	681a      	ldr	r2, [r3, #0]
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	f042 0201 	orr.w	r2, r2, #1
 8005fbe:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fc0:	e008      	b.n	8005fd4 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	681a      	ldr	r2, [r3, #0]
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	f042 0201 	orr.w	r2, r2, #1
 8005fd0:	601a      	str	r2, [r3, #0]
 8005fd2:	e000      	b.n	8005fd6 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fd4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005fd6:	2300      	movs	r3, #0
}
 8005fd8:	4618      	mov	r0, r3
 8005fda:	3714      	adds	r7, #20
 8005fdc:	46bd      	mov	sp, r7
 8005fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe2:	4770      	bx	lr
 8005fe4:	40012c00 	.word	0x40012c00
 8005fe8:	40000400 	.word	0x40000400
 8005fec:	40000800 	.word	0x40000800
 8005ff0:	40000c00 	.word	0x40000c00
 8005ff4:	40013400 	.word	0x40013400
 8005ff8:	40014000 	.word	0x40014000
 8005ffc:	00010007 	.word	0x00010007

08006000 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006000:	b580      	push	{r7, lr}
 8006002:	b084      	sub	sp, #16
 8006004:	af00      	add	r7, sp, #0
 8006006:	6078      	str	r0, [r7, #4]
 8006008:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800600a:	2300      	movs	r3, #0
 800600c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006014:	2b01      	cmp	r3, #1
 8006016:	d101      	bne.n	800601c <HAL_TIM_ConfigClockSource+0x1c>
 8006018:	2302      	movs	r3, #2
 800601a:	e0b6      	b.n	800618a <HAL_TIM_ConfigClockSource+0x18a>
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	2201      	movs	r2, #1
 8006020:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	2202      	movs	r2, #2
 8006028:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	689b      	ldr	r3, [r3, #8]
 8006032:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006034:	68bb      	ldr	r3, [r7, #8]
 8006036:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800603a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800603e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006040:	68bb      	ldr	r3, [r7, #8]
 8006042:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006046:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	68ba      	ldr	r2, [r7, #8]
 800604e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006050:	683b      	ldr	r3, [r7, #0]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006058:	d03e      	beq.n	80060d8 <HAL_TIM_ConfigClockSource+0xd8>
 800605a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800605e:	f200 8087 	bhi.w	8006170 <HAL_TIM_ConfigClockSource+0x170>
 8006062:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006066:	f000 8086 	beq.w	8006176 <HAL_TIM_ConfigClockSource+0x176>
 800606a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800606e:	d87f      	bhi.n	8006170 <HAL_TIM_ConfigClockSource+0x170>
 8006070:	2b70      	cmp	r3, #112	@ 0x70
 8006072:	d01a      	beq.n	80060aa <HAL_TIM_ConfigClockSource+0xaa>
 8006074:	2b70      	cmp	r3, #112	@ 0x70
 8006076:	d87b      	bhi.n	8006170 <HAL_TIM_ConfigClockSource+0x170>
 8006078:	2b60      	cmp	r3, #96	@ 0x60
 800607a:	d050      	beq.n	800611e <HAL_TIM_ConfigClockSource+0x11e>
 800607c:	2b60      	cmp	r3, #96	@ 0x60
 800607e:	d877      	bhi.n	8006170 <HAL_TIM_ConfigClockSource+0x170>
 8006080:	2b50      	cmp	r3, #80	@ 0x50
 8006082:	d03c      	beq.n	80060fe <HAL_TIM_ConfigClockSource+0xfe>
 8006084:	2b50      	cmp	r3, #80	@ 0x50
 8006086:	d873      	bhi.n	8006170 <HAL_TIM_ConfigClockSource+0x170>
 8006088:	2b40      	cmp	r3, #64	@ 0x40
 800608a:	d058      	beq.n	800613e <HAL_TIM_ConfigClockSource+0x13e>
 800608c:	2b40      	cmp	r3, #64	@ 0x40
 800608e:	d86f      	bhi.n	8006170 <HAL_TIM_ConfigClockSource+0x170>
 8006090:	2b30      	cmp	r3, #48	@ 0x30
 8006092:	d064      	beq.n	800615e <HAL_TIM_ConfigClockSource+0x15e>
 8006094:	2b30      	cmp	r3, #48	@ 0x30
 8006096:	d86b      	bhi.n	8006170 <HAL_TIM_ConfigClockSource+0x170>
 8006098:	2b20      	cmp	r3, #32
 800609a:	d060      	beq.n	800615e <HAL_TIM_ConfigClockSource+0x15e>
 800609c:	2b20      	cmp	r3, #32
 800609e:	d867      	bhi.n	8006170 <HAL_TIM_ConfigClockSource+0x170>
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d05c      	beq.n	800615e <HAL_TIM_ConfigClockSource+0x15e>
 80060a4:	2b10      	cmp	r3, #16
 80060a6:	d05a      	beq.n	800615e <HAL_TIM_ConfigClockSource+0x15e>
 80060a8:	e062      	b.n	8006170 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80060ae:	683b      	ldr	r3, [r7, #0]
 80060b0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80060b2:	683b      	ldr	r3, [r7, #0]
 80060b4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80060b6:	683b      	ldr	r3, [r7, #0]
 80060b8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80060ba:	f000 f98b 	bl	80063d4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	689b      	ldr	r3, [r3, #8]
 80060c4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80060c6:	68bb      	ldr	r3, [r7, #8]
 80060c8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80060cc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	68ba      	ldr	r2, [r7, #8]
 80060d4:	609a      	str	r2, [r3, #8]
      break;
 80060d6:	e04f      	b.n	8006178 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80060dc:	683b      	ldr	r3, [r7, #0]
 80060de:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80060e0:	683b      	ldr	r3, [r7, #0]
 80060e2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80060e4:	683b      	ldr	r3, [r7, #0]
 80060e6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80060e8:	f000 f974 	bl	80063d4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	689a      	ldr	r2, [r3, #8]
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80060fa:	609a      	str	r2, [r3, #8]
      break;
 80060fc:	e03c      	b.n	8006178 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006102:	683b      	ldr	r3, [r7, #0]
 8006104:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006106:	683b      	ldr	r3, [r7, #0]
 8006108:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800610a:	461a      	mov	r2, r3
 800610c:	f000 f8e8 	bl	80062e0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	2150      	movs	r1, #80	@ 0x50
 8006116:	4618      	mov	r0, r3
 8006118:	f000 f941 	bl	800639e <TIM_ITRx_SetConfig>
      break;
 800611c:	e02c      	b.n	8006178 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006122:	683b      	ldr	r3, [r7, #0]
 8006124:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006126:	683b      	ldr	r3, [r7, #0]
 8006128:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800612a:	461a      	mov	r2, r3
 800612c:	f000 f907 	bl	800633e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	2160      	movs	r1, #96	@ 0x60
 8006136:	4618      	mov	r0, r3
 8006138:	f000 f931 	bl	800639e <TIM_ITRx_SetConfig>
      break;
 800613c:	e01c      	b.n	8006178 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006142:	683b      	ldr	r3, [r7, #0]
 8006144:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006146:	683b      	ldr	r3, [r7, #0]
 8006148:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800614a:	461a      	mov	r2, r3
 800614c:	f000 f8c8 	bl	80062e0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	2140      	movs	r1, #64	@ 0x40
 8006156:	4618      	mov	r0, r3
 8006158:	f000 f921 	bl	800639e <TIM_ITRx_SetConfig>
      break;
 800615c:	e00c      	b.n	8006178 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681a      	ldr	r2, [r3, #0]
 8006162:	683b      	ldr	r3, [r7, #0]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	4619      	mov	r1, r3
 8006168:	4610      	mov	r0, r2
 800616a:	f000 f918 	bl	800639e <TIM_ITRx_SetConfig>
      break;
 800616e:	e003      	b.n	8006178 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8006170:	2301      	movs	r3, #1
 8006172:	73fb      	strb	r3, [r7, #15]
      break;
 8006174:	e000      	b.n	8006178 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8006176:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2201      	movs	r2, #1
 800617c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2200      	movs	r2, #0
 8006184:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006188:	7bfb      	ldrb	r3, [r7, #15]
}
 800618a:	4618      	mov	r0, r3
 800618c:	3710      	adds	r7, #16
 800618e:	46bd      	mov	sp, r7
 8006190:	bd80      	pop	{r7, pc}
	...

08006194 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006194:	b480      	push	{r7}
 8006196:	b085      	sub	sp, #20
 8006198:	af00      	add	r7, sp, #0
 800619a:	6078      	str	r0, [r7, #4]
 800619c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	4a46      	ldr	r2, [pc, #280]	@ (80062c0 <TIM_Base_SetConfig+0x12c>)
 80061a8:	4293      	cmp	r3, r2
 80061aa:	d013      	beq.n	80061d4 <TIM_Base_SetConfig+0x40>
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80061b2:	d00f      	beq.n	80061d4 <TIM_Base_SetConfig+0x40>
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	4a43      	ldr	r2, [pc, #268]	@ (80062c4 <TIM_Base_SetConfig+0x130>)
 80061b8:	4293      	cmp	r3, r2
 80061ba:	d00b      	beq.n	80061d4 <TIM_Base_SetConfig+0x40>
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	4a42      	ldr	r2, [pc, #264]	@ (80062c8 <TIM_Base_SetConfig+0x134>)
 80061c0:	4293      	cmp	r3, r2
 80061c2:	d007      	beq.n	80061d4 <TIM_Base_SetConfig+0x40>
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	4a41      	ldr	r2, [pc, #260]	@ (80062cc <TIM_Base_SetConfig+0x138>)
 80061c8:	4293      	cmp	r3, r2
 80061ca:	d003      	beq.n	80061d4 <TIM_Base_SetConfig+0x40>
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	4a40      	ldr	r2, [pc, #256]	@ (80062d0 <TIM_Base_SetConfig+0x13c>)
 80061d0:	4293      	cmp	r3, r2
 80061d2:	d108      	bne.n	80061e6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80061da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80061dc:	683b      	ldr	r3, [r7, #0]
 80061de:	685b      	ldr	r3, [r3, #4]
 80061e0:	68fa      	ldr	r2, [r7, #12]
 80061e2:	4313      	orrs	r3, r2
 80061e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	4a35      	ldr	r2, [pc, #212]	@ (80062c0 <TIM_Base_SetConfig+0x12c>)
 80061ea:	4293      	cmp	r3, r2
 80061ec:	d01f      	beq.n	800622e <TIM_Base_SetConfig+0x9a>
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80061f4:	d01b      	beq.n	800622e <TIM_Base_SetConfig+0x9a>
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	4a32      	ldr	r2, [pc, #200]	@ (80062c4 <TIM_Base_SetConfig+0x130>)
 80061fa:	4293      	cmp	r3, r2
 80061fc:	d017      	beq.n	800622e <TIM_Base_SetConfig+0x9a>
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	4a31      	ldr	r2, [pc, #196]	@ (80062c8 <TIM_Base_SetConfig+0x134>)
 8006202:	4293      	cmp	r3, r2
 8006204:	d013      	beq.n	800622e <TIM_Base_SetConfig+0x9a>
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	4a30      	ldr	r2, [pc, #192]	@ (80062cc <TIM_Base_SetConfig+0x138>)
 800620a:	4293      	cmp	r3, r2
 800620c:	d00f      	beq.n	800622e <TIM_Base_SetConfig+0x9a>
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	4a2f      	ldr	r2, [pc, #188]	@ (80062d0 <TIM_Base_SetConfig+0x13c>)
 8006212:	4293      	cmp	r3, r2
 8006214:	d00b      	beq.n	800622e <TIM_Base_SetConfig+0x9a>
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	4a2e      	ldr	r2, [pc, #184]	@ (80062d4 <TIM_Base_SetConfig+0x140>)
 800621a:	4293      	cmp	r3, r2
 800621c:	d007      	beq.n	800622e <TIM_Base_SetConfig+0x9a>
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	4a2d      	ldr	r2, [pc, #180]	@ (80062d8 <TIM_Base_SetConfig+0x144>)
 8006222:	4293      	cmp	r3, r2
 8006224:	d003      	beq.n	800622e <TIM_Base_SetConfig+0x9a>
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	4a2c      	ldr	r2, [pc, #176]	@ (80062dc <TIM_Base_SetConfig+0x148>)
 800622a:	4293      	cmp	r3, r2
 800622c:	d108      	bne.n	8006240 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006234:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006236:	683b      	ldr	r3, [r7, #0]
 8006238:	68db      	ldr	r3, [r3, #12]
 800623a:	68fa      	ldr	r2, [r7, #12]
 800623c:	4313      	orrs	r3, r2
 800623e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006246:	683b      	ldr	r3, [r7, #0]
 8006248:	695b      	ldr	r3, [r3, #20]
 800624a:	4313      	orrs	r3, r2
 800624c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	68fa      	ldr	r2, [r7, #12]
 8006252:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006254:	683b      	ldr	r3, [r7, #0]
 8006256:	689a      	ldr	r2, [r3, #8]
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800625c:	683b      	ldr	r3, [r7, #0]
 800625e:	681a      	ldr	r2, [r3, #0]
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	4a16      	ldr	r2, [pc, #88]	@ (80062c0 <TIM_Base_SetConfig+0x12c>)
 8006268:	4293      	cmp	r3, r2
 800626a:	d00f      	beq.n	800628c <TIM_Base_SetConfig+0xf8>
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	4a18      	ldr	r2, [pc, #96]	@ (80062d0 <TIM_Base_SetConfig+0x13c>)
 8006270:	4293      	cmp	r3, r2
 8006272:	d00b      	beq.n	800628c <TIM_Base_SetConfig+0xf8>
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	4a17      	ldr	r2, [pc, #92]	@ (80062d4 <TIM_Base_SetConfig+0x140>)
 8006278:	4293      	cmp	r3, r2
 800627a:	d007      	beq.n	800628c <TIM_Base_SetConfig+0xf8>
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	4a16      	ldr	r2, [pc, #88]	@ (80062d8 <TIM_Base_SetConfig+0x144>)
 8006280:	4293      	cmp	r3, r2
 8006282:	d003      	beq.n	800628c <TIM_Base_SetConfig+0xf8>
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	4a15      	ldr	r2, [pc, #84]	@ (80062dc <TIM_Base_SetConfig+0x148>)
 8006288:	4293      	cmp	r3, r2
 800628a:	d103      	bne.n	8006294 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800628c:	683b      	ldr	r3, [r7, #0]
 800628e:	691a      	ldr	r2, [r3, #16]
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2201      	movs	r2, #1
 8006298:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	691b      	ldr	r3, [r3, #16]
 800629e:	f003 0301 	and.w	r3, r3, #1
 80062a2:	2b01      	cmp	r3, #1
 80062a4:	d105      	bne.n	80062b2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	691b      	ldr	r3, [r3, #16]
 80062aa:	f023 0201 	bic.w	r2, r3, #1
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	611a      	str	r2, [r3, #16]
  }
}
 80062b2:	bf00      	nop
 80062b4:	3714      	adds	r7, #20
 80062b6:	46bd      	mov	sp, r7
 80062b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062bc:	4770      	bx	lr
 80062be:	bf00      	nop
 80062c0:	40012c00 	.word	0x40012c00
 80062c4:	40000400 	.word	0x40000400
 80062c8:	40000800 	.word	0x40000800
 80062cc:	40000c00 	.word	0x40000c00
 80062d0:	40013400 	.word	0x40013400
 80062d4:	40014000 	.word	0x40014000
 80062d8:	40014400 	.word	0x40014400
 80062dc:	40014800 	.word	0x40014800

080062e0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80062e0:	b480      	push	{r7}
 80062e2:	b087      	sub	sp, #28
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	60f8      	str	r0, [r7, #12]
 80062e8:	60b9      	str	r1, [r7, #8]
 80062ea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	6a1b      	ldr	r3, [r3, #32]
 80062f0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	6a1b      	ldr	r3, [r3, #32]
 80062f6:	f023 0201 	bic.w	r2, r3, #1
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	699b      	ldr	r3, [r3, #24]
 8006302:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006304:	693b      	ldr	r3, [r7, #16]
 8006306:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800630a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	011b      	lsls	r3, r3, #4
 8006310:	693a      	ldr	r2, [r7, #16]
 8006312:	4313      	orrs	r3, r2
 8006314:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006316:	697b      	ldr	r3, [r7, #20]
 8006318:	f023 030a 	bic.w	r3, r3, #10
 800631c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800631e:	697a      	ldr	r2, [r7, #20]
 8006320:	68bb      	ldr	r3, [r7, #8]
 8006322:	4313      	orrs	r3, r2
 8006324:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	693a      	ldr	r2, [r7, #16]
 800632a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	697a      	ldr	r2, [r7, #20]
 8006330:	621a      	str	r2, [r3, #32]
}
 8006332:	bf00      	nop
 8006334:	371c      	adds	r7, #28
 8006336:	46bd      	mov	sp, r7
 8006338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800633c:	4770      	bx	lr

0800633e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800633e:	b480      	push	{r7}
 8006340:	b087      	sub	sp, #28
 8006342:	af00      	add	r7, sp, #0
 8006344:	60f8      	str	r0, [r7, #12]
 8006346:	60b9      	str	r1, [r7, #8]
 8006348:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	6a1b      	ldr	r3, [r3, #32]
 800634e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	6a1b      	ldr	r3, [r3, #32]
 8006354:	f023 0210 	bic.w	r2, r3, #16
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	699b      	ldr	r3, [r3, #24]
 8006360:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006362:	693b      	ldr	r3, [r7, #16]
 8006364:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006368:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	031b      	lsls	r3, r3, #12
 800636e:	693a      	ldr	r2, [r7, #16]
 8006370:	4313      	orrs	r3, r2
 8006372:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006374:	697b      	ldr	r3, [r7, #20]
 8006376:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800637a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800637c:	68bb      	ldr	r3, [r7, #8]
 800637e:	011b      	lsls	r3, r3, #4
 8006380:	697a      	ldr	r2, [r7, #20]
 8006382:	4313      	orrs	r3, r2
 8006384:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	693a      	ldr	r2, [r7, #16]
 800638a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	697a      	ldr	r2, [r7, #20]
 8006390:	621a      	str	r2, [r3, #32]
}
 8006392:	bf00      	nop
 8006394:	371c      	adds	r7, #28
 8006396:	46bd      	mov	sp, r7
 8006398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800639c:	4770      	bx	lr

0800639e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800639e:	b480      	push	{r7}
 80063a0:	b085      	sub	sp, #20
 80063a2:	af00      	add	r7, sp, #0
 80063a4:	6078      	str	r0, [r7, #4]
 80063a6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	689b      	ldr	r3, [r3, #8]
 80063ac:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80063b4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80063b6:	683a      	ldr	r2, [r7, #0]
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	4313      	orrs	r3, r2
 80063bc:	f043 0307 	orr.w	r3, r3, #7
 80063c0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	68fa      	ldr	r2, [r7, #12]
 80063c6:	609a      	str	r2, [r3, #8]
}
 80063c8:	bf00      	nop
 80063ca:	3714      	adds	r7, #20
 80063cc:	46bd      	mov	sp, r7
 80063ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d2:	4770      	bx	lr

080063d4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80063d4:	b480      	push	{r7}
 80063d6:	b087      	sub	sp, #28
 80063d8:	af00      	add	r7, sp, #0
 80063da:	60f8      	str	r0, [r7, #12]
 80063dc:	60b9      	str	r1, [r7, #8]
 80063de:	607a      	str	r2, [r7, #4]
 80063e0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	689b      	ldr	r3, [r3, #8]
 80063e6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80063e8:	697b      	ldr	r3, [r7, #20]
 80063ea:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80063ee:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80063f0:	683b      	ldr	r3, [r7, #0]
 80063f2:	021a      	lsls	r2, r3, #8
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	431a      	orrs	r2, r3
 80063f8:	68bb      	ldr	r3, [r7, #8]
 80063fa:	4313      	orrs	r3, r2
 80063fc:	697a      	ldr	r2, [r7, #20]
 80063fe:	4313      	orrs	r3, r2
 8006400:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	697a      	ldr	r2, [r7, #20]
 8006406:	609a      	str	r2, [r3, #8]
}
 8006408:	bf00      	nop
 800640a:	371c      	adds	r7, #28
 800640c:	46bd      	mov	sp, r7
 800640e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006412:	4770      	bx	lr

08006414 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006414:	b480      	push	{r7}
 8006416:	b085      	sub	sp, #20
 8006418:	af00      	add	r7, sp, #0
 800641a:	6078      	str	r0, [r7, #4]
 800641c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006424:	2b01      	cmp	r3, #1
 8006426:	d101      	bne.n	800642c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006428:	2302      	movs	r3, #2
 800642a:	e068      	b.n	80064fe <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	2201      	movs	r2, #1
 8006430:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	2202      	movs	r2, #2
 8006438:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	685b      	ldr	r3, [r3, #4]
 8006442:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	689b      	ldr	r3, [r3, #8]
 800644a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	4a2e      	ldr	r2, [pc, #184]	@ (800650c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006452:	4293      	cmp	r3, r2
 8006454:	d004      	beq.n	8006460 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	4a2d      	ldr	r2, [pc, #180]	@ (8006510 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800645c:	4293      	cmp	r3, r2
 800645e:	d108      	bne.n	8006472 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006466:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006468:	683b      	ldr	r3, [r7, #0]
 800646a:	685b      	ldr	r3, [r3, #4]
 800646c:	68fa      	ldr	r2, [r7, #12]
 800646e:	4313      	orrs	r3, r2
 8006470:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006478:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800647a:	683b      	ldr	r3, [r7, #0]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	68fa      	ldr	r2, [r7, #12]
 8006480:	4313      	orrs	r3, r2
 8006482:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	68fa      	ldr	r2, [r7, #12]
 800648a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	4a1e      	ldr	r2, [pc, #120]	@ (800650c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006492:	4293      	cmp	r3, r2
 8006494:	d01d      	beq.n	80064d2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800649e:	d018      	beq.n	80064d2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	4a1b      	ldr	r2, [pc, #108]	@ (8006514 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80064a6:	4293      	cmp	r3, r2
 80064a8:	d013      	beq.n	80064d2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	4a1a      	ldr	r2, [pc, #104]	@ (8006518 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80064b0:	4293      	cmp	r3, r2
 80064b2:	d00e      	beq.n	80064d2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	4a18      	ldr	r2, [pc, #96]	@ (800651c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80064ba:	4293      	cmp	r3, r2
 80064bc:	d009      	beq.n	80064d2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	4a13      	ldr	r2, [pc, #76]	@ (8006510 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80064c4:	4293      	cmp	r3, r2
 80064c6:	d004      	beq.n	80064d2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	4a14      	ldr	r2, [pc, #80]	@ (8006520 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80064ce:	4293      	cmp	r3, r2
 80064d0:	d10c      	bne.n	80064ec <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80064d2:	68bb      	ldr	r3, [r7, #8]
 80064d4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80064d8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80064da:	683b      	ldr	r3, [r7, #0]
 80064dc:	689b      	ldr	r3, [r3, #8]
 80064de:	68ba      	ldr	r2, [r7, #8]
 80064e0:	4313      	orrs	r3, r2
 80064e2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	68ba      	ldr	r2, [r7, #8]
 80064ea:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	2201      	movs	r2, #1
 80064f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	2200      	movs	r2, #0
 80064f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80064fc:	2300      	movs	r3, #0
}
 80064fe:	4618      	mov	r0, r3
 8006500:	3714      	adds	r7, #20
 8006502:	46bd      	mov	sp, r7
 8006504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006508:	4770      	bx	lr
 800650a:	bf00      	nop
 800650c:	40012c00 	.word	0x40012c00
 8006510:	40013400 	.word	0x40013400
 8006514:	40000400 	.word	0x40000400
 8006518:	40000800 	.word	0x40000800
 800651c:	40000c00 	.word	0x40000c00
 8006520:	40014000 	.word	0x40014000

08006524 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006524:	b580      	push	{r7, lr}
 8006526:	b082      	sub	sp, #8
 8006528:	af00      	add	r7, sp, #0
 800652a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	2b00      	cmp	r3, #0
 8006530:	d101      	bne.n	8006536 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006532:	2301      	movs	r3, #1
 8006534:	e042      	b.n	80065bc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800653c:	2b00      	cmp	r3, #0
 800653e:	d106      	bne.n	800654e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	2200      	movs	r2, #0
 8006544:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006548:	6878      	ldr	r0, [r7, #4]
 800654a:	f7fb fc29 	bl	8001da0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	2224      	movs	r2, #36	@ 0x24
 8006552:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	681a      	ldr	r2, [r3, #0]
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	f022 0201 	bic.w	r2, r2, #1
 8006564:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800656a:	2b00      	cmp	r3, #0
 800656c:	d002      	beq.n	8006574 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800656e:	6878      	ldr	r0, [r7, #4]
 8006570:	f000 fc1e 	bl	8006db0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006574:	6878      	ldr	r0, [r7, #4]
 8006576:	f000 f91f 	bl	80067b8 <UART_SetConfig>
 800657a:	4603      	mov	r3, r0
 800657c:	2b01      	cmp	r3, #1
 800657e:	d101      	bne.n	8006584 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006580:	2301      	movs	r3, #1
 8006582:	e01b      	b.n	80065bc <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	685a      	ldr	r2, [r3, #4]
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006592:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	689a      	ldr	r2, [r3, #8]
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80065a2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	681a      	ldr	r2, [r3, #0]
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	f042 0201 	orr.w	r2, r2, #1
 80065b2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80065b4:	6878      	ldr	r0, [r7, #4]
 80065b6:	f000 fc9d 	bl	8006ef4 <UART_CheckIdleState>
 80065ba:	4603      	mov	r3, r0
}
 80065bc:	4618      	mov	r0, r3
 80065be:	3708      	adds	r7, #8
 80065c0:	46bd      	mov	sp, r7
 80065c2:	bd80      	pop	{r7, pc}

080065c4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80065c4:	b580      	push	{r7, lr}
 80065c6:	b08a      	sub	sp, #40	@ 0x28
 80065c8:	af02      	add	r7, sp, #8
 80065ca:	60f8      	str	r0, [r7, #12]
 80065cc:	60b9      	str	r1, [r7, #8]
 80065ce:	603b      	str	r3, [r7, #0]
 80065d0:	4613      	mov	r3, r2
 80065d2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065da:	2b20      	cmp	r3, #32
 80065dc:	d17b      	bne.n	80066d6 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80065de:	68bb      	ldr	r3, [r7, #8]
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d002      	beq.n	80065ea <HAL_UART_Transmit+0x26>
 80065e4:	88fb      	ldrh	r3, [r7, #6]
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d101      	bne.n	80065ee <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80065ea:	2301      	movs	r3, #1
 80065ec:	e074      	b.n	80066d8 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	2200      	movs	r2, #0
 80065f2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	2221      	movs	r2, #33	@ 0x21
 80065fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80065fe:	f7fb feb1 	bl	8002364 <HAL_GetTick>
 8006602:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	88fa      	ldrh	r2, [r7, #6]
 8006608:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	88fa      	ldrh	r2, [r7, #6]
 8006610:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	689b      	ldr	r3, [r3, #8]
 8006618:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800661c:	d108      	bne.n	8006630 <HAL_UART_Transmit+0x6c>
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	691b      	ldr	r3, [r3, #16]
 8006622:	2b00      	cmp	r3, #0
 8006624:	d104      	bne.n	8006630 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006626:	2300      	movs	r3, #0
 8006628:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800662a:	68bb      	ldr	r3, [r7, #8]
 800662c:	61bb      	str	r3, [r7, #24]
 800662e:	e003      	b.n	8006638 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006630:	68bb      	ldr	r3, [r7, #8]
 8006632:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006634:	2300      	movs	r3, #0
 8006636:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006638:	e030      	b.n	800669c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800663a:	683b      	ldr	r3, [r7, #0]
 800663c:	9300      	str	r3, [sp, #0]
 800663e:	697b      	ldr	r3, [r7, #20]
 8006640:	2200      	movs	r2, #0
 8006642:	2180      	movs	r1, #128	@ 0x80
 8006644:	68f8      	ldr	r0, [r7, #12]
 8006646:	f000 fcff 	bl	8007048 <UART_WaitOnFlagUntilTimeout>
 800664a:	4603      	mov	r3, r0
 800664c:	2b00      	cmp	r3, #0
 800664e:	d005      	beq.n	800665c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	2220      	movs	r2, #32
 8006654:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8006658:	2303      	movs	r3, #3
 800665a:	e03d      	b.n	80066d8 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800665c:	69fb      	ldr	r3, [r7, #28]
 800665e:	2b00      	cmp	r3, #0
 8006660:	d10b      	bne.n	800667a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006662:	69bb      	ldr	r3, [r7, #24]
 8006664:	881a      	ldrh	r2, [r3, #0]
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800666e:	b292      	uxth	r2, r2
 8006670:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006672:	69bb      	ldr	r3, [r7, #24]
 8006674:	3302      	adds	r3, #2
 8006676:	61bb      	str	r3, [r7, #24]
 8006678:	e007      	b.n	800668a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800667a:	69fb      	ldr	r3, [r7, #28]
 800667c:	781a      	ldrb	r2, [r3, #0]
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006684:	69fb      	ldr	r3, [r7, #28]
 8006686:	3301      	adds	r3, #1
 8006688:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006690:	b29b      	uxth	r3, r3
 8006692:	3b01      	subs	r3, #1
 8006694:	b29a      	uxth	r2, r3
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80066a2:	b29b      	uxth	r3, r3
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d1c8      	bne.n	800663a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80066a8:	683b      	ldr	r3, [r7, #0]
 80066aa:	9300      	str	r3, [sp, #0]
 80066ac:	697b      	ldr	r3, [r7, #20]
 80066ae:	2200      	movs	r2, #0
 80066b0:	2140      	movs	r1, #64	@ 0x40
 80066b2:	68f8      	ldr	r0, [r7, #12]
 80066b4:	f000 fcc8 	bl	8007048 <UART_WaitOnFlagUntilTimeout>
 80066b8:	4603      	mov	r3, r0
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d005      	beq.n	80066ca <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	2220      	movs	r2, #32
 80066c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80066c6:	2303      	movs	r3, #3
 80066c8:	e006      	b.n	80066d8 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	2220      	movs	r2, #32
 80066ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80066d2:	2300      	movs	r3, #0
 80066d4:	e000      	b.n	80066d8 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80066d6:	2302      	movs	r3, #2
  }
}
 80066d8:	4618      	mov	r0, r3
 80066da:	3720      	adds	r7, #32
 80066dc:	46bd      	mov	sp, r7
 80066de:	bd80      	pop	{r7, pc}

080066e0 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80066e0:	b580      	push	{r7, lr}
 80066e2:	b08a      	sub	sp, #40	@ 0x28
 80066e4:	af00      	add	r7, sp, #0
 80066e6:	60f8      	str	r0, [r7, #12]
 80066e8:	60b9      	str	r1, [r7, #8]
 80066ea:	4613      	mov	r3, r2
 80066ec:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80066f4:	2b20      	cmp	r3, #32
 80066f6:	d137      	bne.n	8006768 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80066f8:	68bb      	ldr	r3, [r7, #8]
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d002      	beq.n	8006704 <HAL_UART_Receive_DMA+0x24>
 80066fe:	88fb      	ldrh	r3, [r7, #6]
 8006700:	2b00      	cmp	r3, #0
 8006702:	d101      	bne.n	8006708 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8006704:	2301      	movs	r3, #1
 8006706:	e030      	b.n	800676a <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	2200      	movs	r2, #0
 800670c:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	4a18      	ldr	r2, [pc, #96]	@ (8006774 <HAL_UART_Receive_DMA+0x94>)
 8006714:	4293      	cmp	r3, r2
 8006716:	d01f      	beq.n	8006758 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	685b      	ldr	r3, [r3, #4]
 800671e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006722:	2b00      	cmp	r3, #0
 8006724:	d018      	beq.n	8006758 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800672c:	697b      	ldr	r3, [r7, #20]
 800672e:	e853 3f00 	ldrex	r3, [r3]
 8006732:	613b      	str	r3, [r7, #16]
   return(result);
 8006734:	693b      	ldr	r3, [r7, #16]
 8006736:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800673a:	627b      	str	r3, [r7, #36]	@ 0x24
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	461a      	mov	r2, r3
 8006742:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006744:	623b      	str	r3, [r7, #32]
 8006746:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006748:	69f9      	ldr	r1, [r7, #28]
 800674a:	6a3a      	ldr	r2, [r7, #32]
 800674c:	e841 2300 	strex	r3, r2, [r1]
 8006750:	61bb      	str	r3, [r7, #24]
   return(result);
 8006752:	69bb      	ldr	r3, [r7, #24]
 8006754:	2b00      	cmp	r3, #0
 8006756:	d1e6      	bne.n	8006726 <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8006758:	88fb      	ldrh	r3, [r7, #6]
 800675a:	461a      	mov	r2, r3
 800675c:	68b9      	ldr	r1, [r7, #8]
 800675e:	68f8      	ldr	r0, [r7, #12]
 8006760:	f000 fce0 	bl	8007124 <UART_Start_Receive_DMA>
 8006764:	4603      	mov	r3, r0
 8006766:	e000      	b.n	800676a <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006768:	2302      	movs	r3, #2
  }
}
 800676a:	4618      	mov	r0, r3
 800676c:	3728      	adds	r7, #40	@ 0x28
 800676e:	46bd      	mov	sp, r7
 8006770:	bd80      	pop	{r7, pc}
 8006772:	bf00      	nop
 8006774:	40008000 	.word	0x40008000

08006778 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006778:	b480      	push	{r7}
 800677a:	b083      	sub	sp, #12
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8006780:	bf00      	nop
 8006782:	370c      	adds	r7, #12
 8006784:	46bd      	mov	sp, r7
 8006786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800678a:	4770      	bx	lr

0800678c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800678c:	b480      	push	{r7}
 800678e:	b083      	sub	sp, #12
 8006790:	af00      	add	r7, sp, #0
 8006792:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006794:	bf00      	nop
 8006796:	370c      	adds	r7, #12
 8006798:	46bd      	mov	sp, r7
 800679a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800679e:	4770      	bx	lr

080067a0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80067a0:	b480      	push	{r7}
 80067a2:	b083      	sub	sp, #12
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	6078      	str	r0, [r7, #4]
 80067a8:	460b      	mov	r3, r1
 80067aa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80067ac:	bf00      	nop
 80067ae:	370c      	adds	r7, #12
 80067b0:	46bd      	mov	sp, r7
 80067b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b6:	4770      	bx	lr

080067b8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80067b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80067bc:	b08c      	sub	sp, #48	@ 0x30
 80067be:	af00      	add	r7, sp, #0
 80067c0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80067c2:	2300      	movs	r3, #0
 80067c4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80067c8:	697b      	ldr	r3, [r7, #20]
 80067ca:	689a      	ldr	r2, [r3, #8]
 80067cc:	697b      	ldr	r3, [r7, #20]
 80067ce:	691b      	ldr	r3, [r3, #16]
 80067d0:	431a      	orrs	r2, r3
 80067d2:	697b      	ldr	r3, [r7, #20]
 80067d4:	695b      	ldr	r3, [r3, #20]
 80067d6:	431a      	orrs	r2, r3
 80067d8:	697b      	ldr	r3, [r7, #20]
 80067da:	69db      	ldr	r3, [r3, #28]
 80067dc:	4313      	orrs	r3, r2
 80067de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80067e0:	697b      	ldr	r3, [r7, #20]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	681a      	ldr	r2, [r3, #0]
 80067e6:	4baa      	ldr	r3, [pc, #680]	@ (8006a90 <UART_SetConfig+0x2d8>)
 80067e8:	4013      	ands	r3, r2
 80067ea:	697a      	ldr	r2, [r7, #20]
 80067ec:	6812      	ldr	r2, [r2, #0]
 80067ee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80067f0:	430b      	orrs	r3, r1
 80067f2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80067f4:	697b      	ldr	r3, [r7, #20]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	685b      	ldr	r3, [r3, #4]
 80067fa:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80067fe:	697b      	ldr	r3, [r7, #20]
 8006800:	68da      	ldr	r2, [r3, #12]
 8006802:	697b      	ldr	r3, [r7, #20]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	430a      	orrs	r2, r1
 8006808:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800680a:	697b      	ldr	r3, [r7, #20]
 800680c:	699b      	ldr	r3, [r3, #24]
 800680e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006810:	697b      	ldr	r3, [r7, #20]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	4a9f      	ldr	r2, [pc, #636]	@ (8006a94 <UART_SetConfig+0x2dc>)
 8006816:	4293      	cmp	r3, r2
 8006818:	d004      	beq.n	8006824 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800681a:	697b      	ldr	r3, [r7, #20]
 800681c:	6a1b      	ldr	r3, [r3, #32]
 800681e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006820:	4313      	orrs	r3, r2
 8006822:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006824:	697b      	ldr	r3, [r7, #20]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	689b      	ldr	r3, [r3, #8]
 800682a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800682e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8006832:	697a      	ldr	r2, [r7, #20]
 8006834:	6812      	ldr	r2, [r2, #0]
 8006836:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006838:	430b      	orrs	r3, r1
 800683a:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800683c:	697b      	ldr	r3, [r7, #20]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006842:	f023 010f 	bic.w	r1, r3, #15
 8006846:	697b      	ldr	r3, [r7, #20]
 8006848:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800684a:	697b      	ldr	r3, [r7, #20]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	430a      	orrs	r2, r1
 8006850:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006852:	697b      	ldr	r3, [r7, #20]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	4a90      	ldr	r2, [pc, #576]	@ (8006a98 <UART_SetConfig+0x2e0>)
 8006858:	4293      	cmp	r3, r2
 800685a:	d125      	bne.n	80068a8 <UART_SetConfig+0xf0>
 800685c:	4b8f      	ldr	r3, [pc, #572]	@ (8006a9c <UART_SetConfig+0x2e4>)
 800685e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006862:	f003 0303 	and.w	r3, r3, #3
 8006866:	2b03      	cmp	r3, #3
 8006868:	d81a      	bhi.n	80068a0 <UART_SetConfig+0xe8>
 800686a:	a201      	add	r2, pc, #4	@ (adr r2, 8006870 <UART_SetConfig+0xb8>)
 800686c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006870:	08006881 	.word	0x08006881
 8006874:	08006891 	.word	0x08006891
 8006878:	08006889 	.word	0x08006889
 800687c:	08006899 	.word	0x08006899
 8006880:	2301      	movs	r3, #1
 8006882:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006886:	e116      	b.n	8006ab6 <UART_SetConfig+0x2fe>
 8006888:	2302      	movs	r3, #2
 800688a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800688e:	e112      	b.n	8006ab6 <UART_SetConfig+0x2fe>
 8006890:	2304      	movs	r3, #4
 8006892:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006896:	e10e      	b.n	8006ab6 <UART_SetConfig+0x2fe>
 8006898:	2308      	movs	r3, #8
 800689a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800689e:	e10a      	b.n	8006ab6 <UART_SetConfig+0x2fe>
 80068a0:	2310      	movs	r3, #16
 80068a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80068a6:	e106      	b.n	8006ab6 <UART_SetConfig+0x2fe>
 80068a8:	697b      	ldr	r3, [r7, #20]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	4a7c      	ldr	r2, [pc, #496]	@ (8006aa0 <UART_SetConfig+0x2e8>)
 80068ae:	4293      	cmp	r3, r2
 80068b0:	d138      	bne.n	8006924 <UART_SetConfig+0x16c>
 80068b2:	4b7a      	ldr	r3, [pc, #488]	@ (8006a9c <UART_SetConfig+0x2e4>)
 80068b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80068b8:	f003 030c 	and.w	r3, r3, #12
 80068bc:	2b0c      	cmp	r3, #12
 80068be:	d82d      	bhi.n	800691c <UART_SetConfig+0x164>
 80068c0:	a201      	add	r2, pc, #4	@ (adr r2, 80068c8 <UART_SetConfig+0x110>)
 80068c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068c6:	bf00      	nop
 80068c8:	080068fd 	.word	0x080068fd
 80068cc:	0800691d 	.word	0x0800691d
 80068d0:	0800691d 	.word	0x0800691d
 80068d4:	0800691d 	.word	0x0800691d
 80068d8:	0800690d 	.word	0x0800690d
 80068dc:	0800691d 	.word	0x0800691d
 80068e0:	0800691d 	.word	0x0800691d
 80068e4:	0800691d 	.word	0x0800691d
 80068e8:	08006905 	.word	0x08006905
 80068ec:	0800691d 	.word	0x0800691d
 80068f0:	0800691d 	.word	0x0800691d
 80068f4:	0800691d 	.word	0x0800691d
 80068f8:	08006915 	.word	0x08006915
 80068fc:	2300      	movs	r3, #0
 80068fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006902:	e0d8      	b.n	8006ab6 <UART_SetConfig+0x2fe>
 8006904:	2302      	movs	r3, #2
 8006906:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800690a:	e0d4      	b.n	8006ab6 <UART_SetConfig+0x2fe>
 800690c:	2304      	movs	r3, #4
 800690e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006912:	e0d0      	b.n	8006ab6 <UART_SetConfig+0x2fe>
 8006914:	2308      	movs	r3, #8
 8006916:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800691a:	e0cc      	b.n	8006ab6 <UART_SetConfig+0x2fe>
 800691c:	2310      	movs	r3, #16
 800691e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006922:	e0c8      	b.n	8006ab6 <UART_SetConfig+0x2fe>
 8006924:	697b      	ldr	r3, [r7, #20]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	4a5e      	ldr	r2, [pc, #376]	@ (8006aa4 <UART_SetConfig+0x2ec>)
 800692a:	4293      	cmp	r3, r2
 800692c:	d125      	bne.n	800697a <UART_SetConfig+0x1c2>
 800692e:	4b5b      	ldr	r3, [pc, #364]	@ (8006a9c <UART_SetConfig+0x2e4>)
 8006930:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006934:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006938:	2b30      	cmp	r3, #48	@ 0x30
 800693a:	d016      	beq.n	800696a <UART_SetConfig+0x1b2>
 800693c:	2b30      	cmp	r3, #48	@ 0x30
 800693e:	d818      	bhi.n	8006972 <UART_SetConfig+0x1ba>
 8006940:	2b20      	cmp	r3, #32
 8006942:	d00a      	beq.n	800695a <UART_SetConfig+0x1a2>
 8006944:	2b20      	cmp	r3, #32
 8006946:	d814      	bhi.n	8006972 <UART_SetConfig+0x1ba>
 8006948:	2b00      	cmp	r3, #0
 800694a:	d002      	beq.n	8006952 <UART_SetConfig+0x19a>
 800694c:	2b10      	cmp	r3, #16
 800694e:	d008      	beq.n	8006962 <UART_SetConfig+0x1aa>
 8006950:	e00f      	b.n	8006972 <UART_SetConfig+0x1ba>
 8006952:	2300      	movs	r3, #0
 8006954:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006958:	e0ad      	b.n	8006ab6 <UART_SetConfig+0x2fe>
 800695a:	2302      	movs	r3, #2
 800695c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006960:	e0a9      	b.n	8006ab6 <UART_SetConfig+0x2fe>
 8006962:	2304      	movs	r3, #4
 8006964:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006968:	e0a5      	b.n	8006ab6 <UART_SetConfig+0x2fe>
 800696a:	2308      	movs	r3, #8
 800696c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006970:	e0a1      	b.n	8006ab6 <UART_SetConfig+0x2fe>
 8006972:	2310      	movs	r3, #16
 8006974:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006978:	e09d      	b.n	8006ab6 <UART_SetConfig+0x2fe>
 800697a:	697b      	ldr	r3, [r7, #20]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	4a4a      	ldr	r2, [pc, #296]	@ (8006aa8 <UART_SetConfig+0x2f0>)
 8006980:	4293      	cmp	r3, r2
 8006982:	d125      	bne.n	80069d0 <UART_SetConfig+0x218>
 8006984:	4b45      	ldr	r3, [pc, #276]	@ (8006a9c <UART_SetConfig+0x2e4>)
 8006986:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800698a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800698e:	2bc0      	cmp	r3, #192	@ 0xc0
 8006990:	d016      	beq.n	80069c0 <UART_SetConfig+0x208>
 8006992:	2bc0      	cmp	r3, #192	@ 0xc0
 8006994:	d818      	bhi.n	80069c8 <UART_SetConfig+0x210>
 8006996:	2b80      	cmp	r3, #128	@ 0x80
 8006998:	d00a      	beq.n	80069b0 <UART_SetConfig+0x1f8>
 800699a:	2b80      	cmp	r3, #128	@ 0x80
 800699c:	d814      	bhi.n	80069c8 <UART_SetConfig+0x210>
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d002      	beq.n	80069a8 <UART_SetConfig+0x1f0>
 80069a2:	2b40      	cmp	r3, #64	@ 0x40
 80069a4:	d008      	beq.n	80069b8 <UART_SetConfig+0x200>
 80069a6:	e00f      	b.n	80069c8 <UART_SetConfig+0x210>
 80069a8:	2300      	movs	r3, #0
 80069aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80069ae:	e082      	b.n	8006ab6 <UART_SetConfig+0x2fe>
 80069b0:	2302      	movs	r3, #2
 80069b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80069b6:	e07e      	b.n	8006ab6 <UART_SetConfig+0x2fe>
 80069b8:	2304      	movs	r3, #4
 80069ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80069be:	e07a      	b.n	8006ab6 <UART_SetConfig+0x2fe>
 80069c0:	2308      	movs	r3, #8
 80069c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80069c6:	e076      	b.n	8006ab6 <UART_SetConfig+0x2fe>
 80069c8:	2310      	movs	r3, #16
 80069ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80069ce:	e072      	b.n	8006ab6 <UART_SetConfig+0x2fe>
 80069d0:	697b      	ldr	r3, [r7, #20]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	4a35      	ldr	r2, [pc, #212]	@ (8006aac <UART_SetConfig+0x2f4>)
 80069d6:	4293      	cmp	r3, r2
 80069d8:	d12a      	bne.n	8006a30 <UART_SetConfig+0x278>
 80069da:	4b30      	ldr	r3, [pc, #192]	@ (8006a9c <UART_SetConfig+0x2e4>)
 80069dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80069e0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80069e4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80069e8:	d01a      	beq.n	8006a20 <UART_SetConfig+0x268>
 80069ea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80069ee:	d81b      	bhi.n	8006a28 <UART_SetConfig+0x270>
 80069f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80069f4:	d00c      	beq.n	8006a10 <UART_SetConfig+0x258>
 80069f6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80069fa:	d815      	bhi.n	8006a28 <UART_SetConfig+0x270>
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d003      	beq.n	8006a08 <UART_SetConfig+0x250>
 8006a00:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006a04:	d008      	beq.n	8006a18 <UART_SetConfig+0x260>
 8006a06:	e00f      	b.n	8006a28 <UART_SetConfig+0x270>
 8006a08:	2300      	movs	r3, #0
 8006a0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006a0e:	e052      	b.n	8006ab6 <UART_SetConfig+0x2fe>
 8006a10:	2302      	movs	r3, #2
 8006a12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006a16:	e04e      	b.n	8006ab6 <UART_SetConfig+0x2fe>
 8006a18:	2304      	movs	r3, #4
 8006a1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006a1e:	e04a      	b.n	8006ab6 <UART_SetConfig+0x2fe>
 8006a20:	2308      	movs	r3, #8
 8006a22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006a26:	e046      	b.n	8006ab6 <UART_SetConfig+0x2fe>
 8006a28:	2310      	movs	r3, #16
 8006a2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006a2e:	e042      	b.n	8006ab6 <UART_SetConfig+0x2fe>
 8006a30:	697b      	ldr	r3, [r7, #20]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	4a17      	ldr	r2, [pc, #92]	@ (8006a94 <UART_SetConfig+0x2dc>)
 8006a36:	4293      	cmp	r3, r2
 8006a38:	d13a      	bne.n	8006ab0 <UART_SetConfig+0x2f8>
 8006a3a:	4b18      	ldr	r3, [pc, #96]	@ (8006a9c <UART_SetConfig+0x2e4>)
 8006a3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a40:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006a44:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006a48:	d01a      	beq.n	8006a80 <UART_SetConfig+0x2c8>
 8006a4a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006a4e:	d81b      	bhi.n	8006a88 <UART_SetConfig+0x2d0>
 8006a50:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006a54:	d00c      	beq.n	8006a70 <UART_SetConfig+0x2b8>
 8006a56:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006a5a:	d815      	bhi.n	8006a88 <UART_SetConfig+0x2d0>
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d003      	beq.n	8006a68 <UART_SetConfig+0x2b0>
 8006a60:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006a64:	d008      	beq.n	8006a78 <UART_SetConfig+0x2c0>
 8006a66:	e00f      	b.n	8006a88 <UART_SetConfig+0x2d0>
 8006a68:	2300      	movs	r3, #0
 8006a6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006a6e:	e022      	b.n	8006ab6 <UART_SetConfig+0x2fe>
 8006a70:	2302      	movs	r3, #2
 8006a72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006a76:	e01e      	b.n	8006ab6 <UART_SetConfig+0x2fe>
 8006a78:	2304      	movs	r3, #4
 8006a7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006a7e:	e01a      	b.n	8006ab6 <UART_SetConfig+0x2fe>
 8006a80:	2308      	movs	r3, #8
 8006a82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006a86:	e016      	b.n	8006ab6 <UART_SetConfig+0x2fe>
 8006a88:	2310      	movs	r3, #16
 8006a8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006a8e:	e012      	b.n	8006ab6 <UART_SetConfig+0x2fe>
 8006a90:	cfff69f3 	.word	0xcfff69f3
 8006a94:	40008000 	.word	0x40008000
 8006a98:	40013800 	.word	0x40013800
 8006a9c:	40021000 	.word	0x40021000
 8006aa0:	40004400 	.word	0x40004400
 8006aa4:	40004800 	.word	0x40004800
 8006aa8:	40004c00 	.word	0x40004c00
 8006aac:	40005000 	.word	0x40005000
 8006ab0:	2310      	movs	r3, #16
 8006ab2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006ab6:	697b      	ldr	r3, [r7, #20]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	4aae      	ldr	r2, [pc, #696]	@ (8006d74 <UART_SetConfig+0x5bc>)
 8006abc:	4293      	cmp	r3, r2
 8006abe:	f040 8097 	bne.w	8006bf0 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006ac2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006ac6:	2b08      	cmp	r3, #8
 8006ac8:	d823      	bhi.n	8006b12 <UART_SetConfig+0x35a>
 8006aca:	a201      	add	r2, pc, #4	@ (adr r2, 8006ad0 <UART_SetConfig+0x318>)
 8006acc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ad0:	08006af5 	.word	0x08006af5
 8006ad4:	08006b13 	.word	0x08006b13
 8006ad8:	08006afd 	.word	0x08006afd
 8006adc:	08006b13 	.word	0x08006b13
 8006ae0:	08006b03 	.word	0x08006b03
 8006ae4:	08006b13 	.word	0x08006b13
 8006ae8:	08006b13 	.word	0x08006b13
 8006aec:	08006b13 	.word	0x08006b13
 8006af0:	08006b0b 	.word	0x08006b0b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006af4:	f7fe fbc0 	bl	8005278 <HAL_RCC_GetPCLK1Freq>
 8006af8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006afa:	e010      	b.n	8006b1e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006afc:	4b9e      	ldr	r3, [pc, #632]	@ (8006d78 <UART_SetConfig+0x5c0>)
 8006afe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006b00:	e00d      	b.n	8006b1e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006b02:	f7fe fb21 	bl	8005148 <HAL_RCC_GetSysClockFreq>
 8006b06:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006b08:	e009      	b.n	8006b1e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006b0a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006b0e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006b10:	e005      	b.n	8006b1e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8006b12:	2300      	movs	r3, #0
 8006b14:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006b16:	2301      	movs	r3, #1
 8006b18:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006b1c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006b1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	f000 8130 	beq.w	8006d86 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006b26:	697b      	ldr	r3, [r7, #20]
 8006b28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b2a:	4a94      	ldr	r2, [pc, #592]	@ (8006d7c <UART_SetConfig+0x5c4>)
 8006b2c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006b30:	461a      	mov	r2, r3
 8006b32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b34:	fbb3 f3f2 	udiv	r3, r3, r2
 8006b38:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006b3a:	697b      	ldr	r3, [r7, #20]
 8006b3c:	685a      	ldr	r2, [r3, #4]
 8006b3e:	4613      	mov	r3, r2
 8006b40:	005b      	lsls	r3, r3, #1
 8006b42:	4413      	add	r3, r2
 8006b44:	69ba      	ldr	r2, [r7, #24]
 8006b46:	429a      	cmp	r2, r3
 8006b48:	d305      	bcc.n	8006b56 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006b4a:	697b      	ldr	r3, [r7, #20]
 8006b4c:	685b      	ldr	r3, [r3, #4]
 8006b4e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006b50:	69ba      	ldr	r2, [r7, #24]
 8006b52:	429a      	cmp	r2, r3
 8006b54:	d903      	bls.n	8006b5e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8006b56:	2301      	movs	r3, #1
 8006b58:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006b5c:	e113      	b.n	8006d86 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006b5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b60:	2200      	movs	r2, #0
 8006b62:	60bb      	str	r3, [r7, #8]
 8006b64:	60fa      	str	r2, [r7, #12]
 8006b66:	697b      	ldr	r3, [r7, #20]
 8006b68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b6a:	4a84      	ldr	r2, [pc, #528]	@ (8006d7c <UART_SetConfig+0x5c4>)
 8006b6c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006b70:	b29b      	uxth	r3, r3
 8006b72:	2200      	movs	r2, #0
 8006b74:	603b      	str	r3, [r7, #0]
 8006b76:	607a      	str	r2, [r7, #4]
 8006b78:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006b7c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006b80:	f7fa f82a 	bl	8000bd8 <__aeabi_uldivmod>
 8006b84:	4602      	mov	r2, r0
 8006b86:	460b      	mov	r3, r1
 8006b88:	4610      	mov	r0, r2
 8006b8a:	4619      	mov	r1, r3
 8006b8c:	f04f 0200 	mov.w	r2, #0
 8006b90:	f04f 0300 	mov.w	r3, #0
 8006b94:	020b      	lsls	r3, r1, #8
 8006b96:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006b9a:	0202      	lsls	r2, r0, #8
 8006b9c:	6979      	ldr	r1, [r7, #20]
 8006b9e:	6849      	ldr	r1, [r1, #4]
 8006ba0:	0849      	lsrs	r1, r1, #1
 8006ba2:	2000      	movs	r0, #0
 8006ba4:	460c      	mov	r4, r1
 8006ba6:	4605      	mov	r5, r0
 8006ba8:	eb12 0804 	adds.w	r8, r2, r4
 8006bac:	eb43 0905 	adc.w	r9, r3, r5
 8006bb0:	697b      	ldr	r3, [r7, #20]
 8006bb2:	685b      	ldr	r3, [r3, #4]
 8006bb4:	2200      	movs	r2, #0
 8006bb6:	469a      	mov	sl, r3
 8006bb8:	4693      	mov	fp, r2
 8006bba:	4652      	mov	r2, sl
 8006bbc:	465b      	mov	r3, fp
 8006bbe:	4640      	mov	r0, r8
 8006bc0:	4649      	mov	r1, r9
 8006bc2:	f7fa f809 	bl	8000bd8 <__aeabi_uldivmod>
 8006bc6:	4602      	mov	r2, r0
 8006bc8:	460b      	mov	r3, r1
 8006bca:	4613      	mov	r3, r2
 8006bcc:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006bce:	6a3b      	ldr	r3, [r7, #32]
 8006bd0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006bd4:	d308      	bcc.n	8006be8 <UART_SetConfig+0x430>
 8006bd6:	6a3b      	ldr	r3, [r7, #32]
 8006bd8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006bdc:	d204      	bcs.n	8006be8 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8006bde:	697b      	ldr	r3, [r7, #20]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	6a3a      	ldr	r2, [r7, #32]
 8006be4:	60da      	str	r2, [r3, #12]
 8006be6:	e0ce      	b.n	8006d86 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8006be8:	2301      	movs	r3, #1
 8006bea:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006bee:	e0ca      	b.n	8006d86 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006bf0:	697b      	ldr	r3, [r7, #20]
 8006bf2:	69db      	ldr	r3, [r3, #28]
 8006bf4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006bf8:	d166      	bne.n	8006cc8 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8006bfa:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006bfe:	2b08      	cmp	r3, #8
 8006c00:	d827      	bhi.n	8006c52 <UART_SetConfig+0x49a>
 8006c02:	a201      	add	r2, pc, #4	@ (adr r2, 8006c08 <UART_SetConfig+0x450>)
 8006c04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c08:	08006c2d 	.word	0x08006c2d
 8006c0c:	08006c35 	.word	0x08006c35
 8006c10:	08006c3d 	.word	0x08006c3d
 8006c14:	08006c53 	.word	0x08006c53
 8006c18:	08006c43 	.word	0x08006c43
 8006c1c:	08006c53 	.word	0x08006c53
 8006c20:	08006c53 	.word	0x08006c53
 8006c24:	08006c53 	.word	0x08006c53
 8006c28:	08006c4b 	.word	0x08006c4b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006c2c:	f7fe fb24 	bl	8005278 <HAL_RCC_GetPCLK1Freq>
 8006c30:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006c32:	e014      	b.n	8006c5e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006c34:	f7fe fb36 	bl	80052a4 <HAL_RCC_GetPCLK2Freq>
 8006c38:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006c3a:	e010      	b.n	8006c5e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006c3c:	4b4e      	ldr	r3, [pc, #312]	@ (8006d78 <UART_SetConfig+0x5c0>)
 8006c3e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006c40:	e00d      	b.n	8006c5e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006c42:	f7fe fa81 	bl	8005148 <HAL_RCC_GetSysClockFreq>
 8006c46:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006c48:	e009      	b.n	8006c5e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006c4a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006c4e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006c50:	e005      	b.n	8006c5e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8006c52:	2300      	movs	r3, #0
 8006c54:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006c56:	2301      	movs	r3, #1
 8006c58:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006c5c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006c5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	f000 8090 	beq.w	8006d86 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006c66:	697b      	ldr	r3, [r7, #20]
 8006c68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c6a:	4a44      	ldr	r2, [pc, #272]	@ (8006d7c <UART_SetConfig+0x5c4>)
 8006c6c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006c70:	461a      	mov	r2, r3
 8006c72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c74:	fbb3 f3f2 	udiv	r3, r3, r2
 8006c78:	005a      	lsls	r2, r3, #1
 8006c7a:	697b      	ldr	r3, [r7, #20]
 8006c7c:	685b      	ldr	r3, [r3, #4]
 8006c7e:	085b      	lsrs	r3, r3, #1
 8006c80:	441a      	add	r2, r3
 8006c82:	697b      	ldr	r3, [r7, #20]
 8006c84:	685b      	ldr	r3, [r3, #4]
 8006c86:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c8a:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006c8c:	6a3b      	ldr	r3, [r7, #32]
 8006c8e:	2b0f      	cmp	r3, #15
 8006c90:	d916      	bls.n	8006cc0 <UART_SetConfig+0x508>
 8006c92:	6a3b      	ldr	r3, [r7, #32]
 8006c94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006c98:	d212      	bcs.n	8006cc0 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006c9a:	6a3b      	ldr	r3, [r7, #32]
 8006c9c:	b29b      	uxth	r3, r3
 8006c9e:	f023 030f 	bic.w	r3, r3, #15
 8006ca2:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006ca4:	6a3b      	ldr	r3, [r7, #32]
 8006ca6:	085b      	lsrs	r3, r3, #1
 8006ca8:	b29b      	uxth	r3, r3
 8006caa:	f003 0307 	and.w	r3, r3, #7
 8006cae:	b29a      	uxth	r2, r3
 8006cb0:	8bfb      	ldrh	r3, [r7, #30]
 8006cb2:	4313      	orrs	r3, r2
 8006cb4:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8006cb6:	697b      	ldr	r3, [r7, #20]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	8bfa      	ldrh	r2, [r7, #30]
 8006cbc:	60da      	str	r2, [r3, #12]
 8006cbe:	e062      	b.n	8006d86 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8006cc0:	2301      	movs	r3, #1
 8006cc2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006cc6:	e05e      	b.n	8006d86 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006cc8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006ccc:	2b08      	cmp	r3, #8
 8006cce:	d828      	bhi.n	8006d22 <UART_SetConfig+0x56a>
 8006cd0:	a201      	add	r2, pc, #4	@ (adr r2, 8006cd8 <UART_SetConfig+0x520>)
 8006cd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cd6:	bf00      	nop
 8006cd8:	08006cfd 	.word	0x08006cfd
 8006cdc:	08006d05 	.word	0x08006d05
 8006ce0:	08006d0d 	.word	0x08006d0d
 8006ce4:	08006d23 	.word	0x08006d23
 8006ce8:	08006d13 	.word	0x08006d13
 8006cec:	08006d23 	.word	0x08006d23
 8006cf0:	08006d23 	.word	0x08006d23
 8006cf4:	08006d23 	.word	0x08006d23
 8006cf8:	08006d1b 	.word	0x08006d1b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006cfc:	f7fe fabc 	bl	8005278 <HAL_RCC_GetPCLK1Freq>
 8006d00:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006d02:	e014      	b.n	8006d2e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006d04:	f7fe face 	bl	80052a4 <HAL_RCC_GetPCLK2Freq>
 8006d08:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006d0a:	e010      	b.n	8006d2e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006d0c:	4b1a      	ldr	r3, [pc, #104]	@ (8006d78 <UART_SetConfig+0x5c0>)
 8006d0e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006d10:	e00d      	b.n	8006d2e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006d12:	f7fe fa19 	bl	8005148 <HAL_RCC_GetSysClockFreq>
 8006d16:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006d18:	e009      	b.n	8006d2e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006d1a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006d1e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006d20:	e005      	b.n	8006d2e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8006d22:	2300      	movs	r3, #0
 8006d24:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006d26:	2301      	movs	r3, #1
 8006d28:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006d2c:	bf00      	nop
    }

    if (pclk != 0U)
 8006d2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d028      	beq.n	8006d86 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006d34:	697b      	ldr	r3, [r7, #20]
 8006d36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d38:	4a10      	ldr	r2, [pc, #64]	@ (8006d7c <UART_SetConfig+0x5c4>)
 8006d3a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006d3e:	461a      	mov	r2, r3
 8006d40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d42:	fbb3 f2f2 	udiv	r2, r3, r2
 8006d46:	697b      	ldr	r3, [r7, #20]
 8006d48:	685b      	ldr	r3, [r3, #4]
 8006d4a:	085b      	lsrs	r3, r3, #1
 8006d4c:	441a      	add	r2, r3
 8006d4e:	697b      	ldr	r3, [r7, #20]
 8006d50:	685b      	ldr	r3, [r3, #4]
 8006d52:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d56:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006d58:	6a3b      	ldr	r3, [r7, #32]
 8006d5a:	2b0f      	cmp	r3, #15
 8006d5c:	d910      	bls.n	8006d80 <UART_SetConfig+0x5c8>
 8006d5e:	6a3b      	ldr	r3, [r7, #32]
 8006d60:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006d64:	d20c      	bcs.n	8006d80 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006d66:	6a3b      	ldr	r3, [r7, #32]
 8006d68:	b29a      	uxth	r2, r3
 8006d6a:	697b      	ldr	r3, [r7, #20]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	60da      	str	r2, [r3, #12]
 8006d70:	e009      	b.n	8006d86 <UART_SetConfig+0x5ce>
 8006d72:	bf00      	nop
 8006d74:	40008000 	.word	0x40008000
 8006d78:	00f42400 	.word	0x00f42400
 8006d7c:	0800b118 	.word	0x0800b118
      }
      else
      {
        ret = HAL_ERROR;
 8006d80:	2301      	movs	r3, #1
 8006d82:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006d86:	697b      	ldr	r3, [r7, #20]
 8006d88:	2201      	movs	r2, #1
 8006d8a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006d8e:	697b      	ldr	r3, [r7, #20]
 8006d90:	2201      	movs	r2, #1
 8006d92:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006d96:	697b      	ldr	r3, [r7, #20]
 8006d98:	2200      	movs	r2, #0
 8006d9a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006d9c:	697b      	ldr	r3, [r7, #20]
 8006d9e:	2200      	movs	r2, #0
 8006da0:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006da2:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8006da6:	4618      	mov	r0, r3
 8006da8:	3730      	adds	r7, #48	@ 0x30
 8006daa:	46bd      	mov	sp, r7
 8006dac:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08006db0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006db0:	b480      	push	{r7}
 8006db2:	b083      	sub	sp, #12
 8006db4:	af00      	add	r7, sp, #0
 8006db6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dbc:	f003 0308 	and.w	r3, r3, #8
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d00a      	beq.n	8006dda <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	685b      	ldr	r3, [r3, #4]
 8006dca:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	430a      	orrs	r2, r1
 8006dd8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dde:	f003 0301 	and.w	r3, r3, #1
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d00a      	beq.n	8006dfc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	685b      	ldr	r3, [r3, #4]
 8006dec:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	430a      	orrs	r2, r1
 8006dfa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e00:	f003 0302 	and.w	r3, r3, #2
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d00a      	beq.n	8006e1e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	685b      	ldr	r3, [r3, #4]
 8006e0e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	430a      	orrs	r2, r1
 8006e1c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e22:	f003 0304 	and.w	r3, r3, #4
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d00a      	beq.n	8006e40 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	685b      	ldr	r3, [r3, #4]
 8006e30:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	430a      	orrs	r2, r1
 8006e3e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e44:	f003 0310 	and.w	r3, r3, #16
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d00a      	beq.n	8006e62 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	689b      	ldr	r3, [r3, #8]
 8006e52:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	430a      	orrs	r2, r1
 8006e60:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e66:	f003 0320 	and.w	r3, r3, #32
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d00a      	beq.n	8006e84 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	689b      	ldr	r3, [r3, #8]
 8006e74:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	430a      	orrs	r2, r1
 8006e82:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d01a      	beq.n	8006ec6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	685b      	ldr	r3, [r3, #4]
 8006e96:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	430a      	orrs	r2, r1
 8006ea4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006eaa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006eae:	d10a      	bne.n	8006ec6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	685b      	ldr	r3, [r3, #4]
 8006eb6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	430a      	orrs	r2, r1
 8006ec4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006eca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d00a      	beq.n	8006ee8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	685b      	ldr	r3, [r3, #4]
 8006ed8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	430a      	orrs	r2, r1
 8006ee6:	605a      	str	r2, [r3, #4]
  }
}
 8006ee8:	bf00      	nop
 8006eea:	370c      	adds	r7, #12
 8006eec:	46bd      	mov	sp, r7
 8006eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef2:	4770      	bx	lr

08006ef4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006ef4:	b580      	push	{r7, lr}
 8006ef6:	b098      	sub	sp, #96	@ 0x60
 8006ef8:	af02      	add	r7, sp, #8
 8006efa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	2200      	movs	r2, #0
 8006f00:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006f04:	f7fb fa2e 	bl	8002364 <HAL_GetTick>
 8006f08:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	f003 0308 	and.w	r3, r3, #8
 8006f14:	2b08      	cmp	r3, #8
 8006f16:	d12f      	bne.n	8006f78 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006f18:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006f1c:	9300      	str	r3, [sp, #0]
 8006f1e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006f20:	2200      	movs	r2, #0
 8006f22:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006f26:	6878      	ldr	r0, [r7, #4]
 8006f28:	f000 f88e 	bl	8007048 <UART_WaitOnFlagUntilTimeout>
 8006f2c:	4603      	mov	r3, r0
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d022      	beq.n	8006f78 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f3a:	e853 3f00 	ldrex	r3, [r3]
 8006f3e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006f40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f42:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006f46:	653b      	str	r3, [r7, #80]	@ 0x50
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	461a      	mov	r2, r3
 8006f4e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006f50:	647b      	str	r3, [r7, #68]	@ 0x44
 8006f52:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f54:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006f56:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006f58:	e841 2300 	strex	r3, r2, [r1]
 8006f5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006f5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d1e6      	bne.n	8006f32 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	2220      	movs	r2, #32
 8006f68:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	2200      	movs	r2, #0
 8006f70:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006f74:	2303      	movs	r3, #3
 8006f76:	e063      	b.n	8007040 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	f003 0304 	and.w	r3, r3, #4
 8006f82:	2b04      	cmp	r3, #4
 8006f84:	d149      	bne.n	800701a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006f86:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006f8a:	9300      	str	r3, [sp, #0]
 8006f8c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006f8e:	2200      	movs	r2, #0
 8006f90:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006f94:	6878      	ldr	r0, [r7, #4]
 8006f96:	f000 f857 	bl	8007048 <UART_WaitOnFlagUntilTimeout>
 8006f9a:	4603      	mov	r3, r0
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d03c      	beq.n	800701a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fa8:	e853 3f00 	ldrex	r3, [r3]
 8006fac:	623b      	str	r3, [r7, #32]
   return(result);
 8006fae:	6a3b      	ldr	r3, [r7, #32]
 8006fb0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006fb4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	461a      	mov	r2, r3
 8006fbc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006fbe:	633b      	str	r3, [r7, #48]	@ 0x30
 8006fc0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fc2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006fc4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006fc6:	e841 2300 	strex	r3, r2, [r1]
 8006fca:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006fcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d1e6      	bne.n	8006fa0 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	3308      	adds	r3, #8
 8006fd8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fda:	693b      	ldr	r3, [r7, #16]
 8006fdc:	e853 3f00 	ldrex	r3, [r3]
 8006fe0:	60fb      	str	r3, [r7, #12]
   return(result);
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	f023 0301 	bic.w	r3, r3, #1
 8006fe8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	3308      	adds	r3, #8
 8006ff0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006ff2:	61fa      	str	r2, [r7, #28]
 8006ff4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ff6:	69b9      	ldr	r1, [r7, #24]
 8006ff8:	69fa      	ldr	r2, [r7, #28]
 8006ffa:	e841 2300 	strex	r3, r2, [r1]
 8006ffe:	617b      	str	r3, [r7, #20]
   return(result);
 8007000:	697b      	ldr	r3, [r7, #20]
 8007002:	2b00      	cmp	r3, #0
 8007004:	d1e5      	bne.n	8006fd2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	2220      	movs	r2, #32
 800700a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	2200      	movs	r2, #0
 8007012:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007016:	2303      	movs	r3, #3
 8007018:	e012      	b.n	8007040 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	2220      	movs	r2, #32
 800701e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	2220      	movs	r2, #32
 8007026:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	2200      	movs	r2, #0
 800702e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	2200      	movs	r2, #0
 8007034:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	2200      	movs	r2, #0
 800703a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800703e:	2300      	movs	r3, #0
}
 8007040:	4618      	mov	r0, r3
 8007042:	3758      	adds	r7, #88	@ 0x58
 8007044:	46bd      	mov	sp, r7
 8007046:	bd80      	pop	{r7, pc}

08007048 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007048:	b580      	push	{r7, lr}
 800704a:	b084      	sub	sp, #16
 800704c:	af00      	add	r7, sp, #0
 800704e:	60f8      	str	r0, [r7, #12]
 8007050:	60b9      	str	r1, [r7, #8]
 8007052:	603b      	str	r3, [r7, #0]
 8007054:	4613      	mov	r3, r2
 8007056:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007058:	e04f      	b.n	80070fa <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800705a:	69bb      	ldr	r3, [r7, #24]
 800705c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007060:	d04b      	beq.n	80070fa <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007062:	f7fb f97f 	bl	8002364 <HAL_GetTick>
 8007066:	4602      	mov	r2, r0
 8007068:	683b      	ldr	r3, [r7, #0]
 800706a:	1ad3      	subs	r3, r2, r3
 800706c:	69ba      	ldr	r2, [r7, #24]
 800706e:	429a      	cmp	r2, r3
 8007070:	d302      	bcc.n	8007078 <UART_WaitOnFlagUntilTimeout+0x30>
 8007072:	69bb      	ldr	r3, [r7, #24]
 8007074:	2b00      	cmp	r3, #0
 8007076:	d101      	bne.n	800707c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007078:	2303      	movs	r3, #3
 800707a:	e04e      	b.n	800711a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	f003 0304 	and.w	r3, r3, #4
 8007086:	2b00      	cmp	r3, #0
 8007088:	d037      	beq.n	80070fa <UART_WaitOnFlagUntilTimeout+0xb2>
 800708a:	68bb      	ldr	r3, [r7, #8]
 800708c:	2b80      	cmp	r3, #128	@ 0x80
 800708e:	d034      	beq.n	80070fa <UART_WaitOnFlagUntilTimeout+0xb2>
 8007090:	68bb      	ldr	r3, [r7, #8]
 8007092:	2b40      	cmp	r3, #64	@ 0x40
 8007094:	d031      	beq.n	80070fa <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	69db      	ldr	r3, [r3, #28]
 800709c:	f003 0308 	and.w	r3, r3, #8
 80070a0:	2b08      	cmp	r3, #8
 80070a2:	d110      	bne.n	80070c6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	2208      	movs	r2, #8
 80070aa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80070ac:	68f8      	ldr	r0, [r7, #12]
 80070ae:	f000 f920 	bl	80072f2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	2208      	movs	r2, #8
 80070b6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	2200      	movs	r2, #0
 80070be:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80070c2:	2301      	movs	r3, #1
 80070c4:	e029      	b.n	800711a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	69db      	ldr	r3, [r3, #28]
 80070cc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80070d0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80070d4:	d111      	bne.n	80070fa <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80070de:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80070e0:	68f8      	ldr	r0, [r7, #12]
 80070e2:	f000 f906 	bl	80072f2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	2220      	movs	r2, #32
 80070ea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	2200      	movs	r2, #0
 80070f2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80070f6:	2303      	movs	r3, #3
 80070f8:	e00f      	b.n	800711a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	69da      	ldr	r2, [r3, #28]
 8007100:	68bb      	ldr	r3, [r7, #8]
 8007102:	4013      	ands	r3, r2
 8007104:	68ba      	ldr	r2, [r7, #8]
 8007106:	429a      	cmp	r2, r3
 8007108:	bf0c      	ite	eq
 800710a:	2301      	moveq	r3, #1
 800710c:	2300      	movne	r3, #0
 800710e:	b2db      	uxtb	r3, r3
 8007110:	461a      	mov	r2, r3
 8007112:	79fb      	ldrb	r3, [r7, #7]
 8007114:	429a      	cmp	r2, r3
 8007116:	d0a0      	beq.n	800705a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007118:	2300      	movs	r3, #0
}
 800711a:	4618      	mov	r0, r3
 800711c:	3710      	adds	r7, #16
 800711e:	46bd      	mov	sp, r7
 8007120:	bd80      	pop	{r7, pc}
	...

08007124 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007124:	b580      	push	{r7, lr}
 8007126:	b096      	sub	sp, #88	@ 0x58
 8007128:	af00      	add	r7, sp, #0
 800712a:	60f8      	str	r0, [r7, #12]
 800712c:	60b9      	str	r1, [r7, #8]
 800712e:	4613      	mov	r3, r2
 8007130:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	68ba      	ldr	r2, [r7, #8]
 8007136:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	88fa      	ldrh	r2, [r7, #6]
 800713c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	2200      	movs	r2, #0
 8007144:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	2222      	movs	r2, #34	@ 0x22
 800714c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007156:	2b00      	cmp	r3, #0
 8007158:	d02d      	beq.n	80071b6 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007160:	4a40      	ldr	r2, [pc, #256]	@ (8007264 <UART_Start_Receive_DMA+0x140>)
 8007162:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800716a:	4a3f      	ldr	r2, [pc, #252]	@ (8007268 <UART_Start_Receive_DMA+0x144>)
 800716c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007174:	4a3d      	ldr	r2, [pc, #244]	@ (800726c <UART_Start_Receive_DMA+0x148>)
 8007176:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800717e:	2200      	movs	r2, #0
 8007180:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	3324      	adds	r3, #36	@ 0x24
 800718e:	4619      	mov	r1, r3
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007194:	461a      	mov	r2, r3
 8007196:	88fb      	ldrh	r3, [r7, #6]
 8007198:	f7fc fe52 	bl	8003e40 <HAL_DMA_Start_IT>
 800719c:	4603      	mov	r3, r0
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d009      	beq.n	80071b6 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	2210      	movs	r2, #16
 80071a6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	2220      	movs	r2, #32
 80071ae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 80071b2:	2301      	movs	r3, #1
 80071b4:	e051      	b.n	800725a <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	691b      	ldr	r3, [r3, #16]
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d018      	beq.n	80071f0 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80071c6:	e853 3f00 	ldrex	r3, [r3]
 80071ca:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80071cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071ce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80071d2:	657b      	str	r3, [r7, #84]	@ 0x54
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	461a      	mov	r2, r3
 80071da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80071dc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80071de:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071e0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80071e2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80071e4:	e841 2300 	strex	r3, r2, [r1]
 80071e8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80071ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d1e6      	bne.n	80071be <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	3308      	adds	r3, #8
 80071f6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071fa:	e853 3f00 	ldrex	r3, [r3]
 80071fe:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007200:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007202:	f043 0301 	orr.w	r3, r3, #1
 8007206:	653b      	str	r3, [r7, #80]	@ 0x50
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	3308      	adds	r3, #8
 800720e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007210:	637a      	str	r2, [r7, #52]	@ 0x34
 8007212:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007214:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007216:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007218:	e841 2300 	strex	r3, r2, [r1]
 800721c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800721e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007220:	2b00      	cmp	r3, #0
 8007222:	d1e5      	bne.n	80071f0 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	3308      	adds	r3, #8
 800722a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800722c:	697b      	ldr	r3, [r7, #20]
 800722e:	e853 3f00 	ldrex	r3, [r3]
 8007232:	613b      	str	r3, [r7, #16]
   return(result);
 8007234:	693b      	ldr	r3, [r7, #16]
 8007236:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800723a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	3308      	adds	r3, #8
 8007242:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007244:	623a      	str	r2, [r7, #32]
 8007246:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007248:	69f9      	ldr	r1, [r7, #28]
 800724a:	6a3a      	ldr	r2, [r7, #32]
 800724c:	e841 2300 	strex	r3, r2, [r1]
 8007250:	61bb      	str	r3, [r7, #24]
   return(result);
 8007252:	69bb      	ldr	r3, [r7, #24]
 8007254:	2b00      	cmp	r3, #0
 8007256:	d1e5      	bne.n	8007224 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8007258:	2300      	movs	r3, #0
}
 800725a:	4618      	mov	r0, r3
 800725c:	3758      	adds	r7, #88	@ 0x58
 800725e:	46bd      	mov	sp, r7
 8007260:	bd80      	pop	{r7, pc}
 8007262:	bf00      	nop
 8007264:	080073bf 	.word	0x080073bf
 8007268:	080074eb 	.word	0x080074eb
 800726c:	08007529 	.word	0x08007529

08007270 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007270:	b480      	push	{r7}
 8007272:	b08f      	sub	sp, #60	@ 0x3c
 8007274:	af00      	add	r7, sp, #0
 8007276:	6078      	str	r0, [r7, #4]
#if defined(USART_CR1_FIFOEN)
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800727e:	6a3b      	ldr	r3, [r7, #32]
 8007280:	e853 3f00 	ldrex	r3, [r3]
 8007284:	61fb      	str	r3, [r7, #28]
   return(result);
 8007286:	69fb      	ldr	r3, [r7, #28]
 8007288:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800728c:	637b      	str	r3, [r7, #52]	@ 0x34
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	461a      	mov	r2, r3
 8007294:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007296:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007298:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800729a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800729c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800729e:	e841 2300 	strex	r3, r2, [r1]
 80072a2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80072a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d1e6      	bne.n	8007278 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	3308      	adds	r3, #8
 80072b0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	e853 3f00 	ldrex	r3, [r3]
 80072b8:	60bb      	str	r3, [r7, #8]
   return(result);
 80072ba:	68bb      	ldr	r3, [r7, #8]
 80072bc:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80072c0:	633b      	str	r3, [r7, #48]	@ 0x30
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	3308      	adds	r3, #8
 80072c8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80072ca:	61ba      	str	r2, [r7, #24]
 80072cc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072ce:	6979      	ldr	r1, [r7, #20]
 80072d0:	69ba      	ldr	r2, [r7, #24]
 80072d2:	e841 2300 	strex	r3, r2, [r1]
 80072d6:	613b      	str	r3, [r7, #16]
   return(result);
 80072d8:	693b      	ldr	r3, [r7, #16]
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d1e5      	bne.n	80072aa <UART_EndTxTransfer+0x3a>
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	2220      	movs	r2, #32
 80072e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 80072e6:	bf00      	nop
 80072e8:	373c      	adds	r7, #60	@ 0x3c
 80072ea:	46bd      	mov	sp, r7
 80072ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f0:	4770      	bx	lr

080072f2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80072f2:	b480      	push	{r7}
 80072f4:	b095      	sub	sp, #84	@ 0x54
 80072f6:	af00      	add	r7, sp, #0
 80072f8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007300:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007302:	e853 3f00 	ldrex	r3, [r3]
 8007306:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007308:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800730a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800730e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	461a      	mov	r2, r3
 8007316:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007318:	643b      	str	r3, [r7, #64]	@ 0x40
 800731a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800731c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800731e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007320:	e841 2300 	strex	r3, r2, [r1]
 8007324:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007326:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007328:	2b00      	cmp	r3, #0
 800732a:	d1e6      	bne.n	80072fa <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	3308      	adds	r3, #8
 8007332:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007334:	6a3b      	ldr	r3, [r7, #32]
 8007336:	e853 3f00 	ldrex	r3, [r3]
 800733a:	61fb      	str	r3, [r7, #28]
   return(result);
 800733c:	69fb      	ldr	r3, [r7, #28]
 800733e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007342:	f023 0301 	bic.w	r3, r3, #1
 8007346:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	3308      	adds	r3, #8
 800734e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007350:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007352:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007354:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007356:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007358:	e841 2300 	strex	r3, r2, [r1]
 800735c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800735e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007360:	2b00      	cmp	r3, #0
 8007362:	d1e3      	bne.n	800732c <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007368:	2b01      	cmp	r3, #1
 800736a:	d118      	bne.n	800739e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	e853 3f00 	ldrex	r3, [r3]
 8007378:	60bb      	str	r3, [r7, #8]
   return(result);
 800737a:	68bb      	ldr	r3, [r7, #8]
 800737c:	f023 0310 	bic.w	r3, r3, #16
 8007380:	647b      	str	r3, [r7, #68]	@ 0x44
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	461a      	mov	r2, r3
 8007388:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800738a:	61bb      	str	r3, [r7, #24]
 800738c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800738e:	6979      	ldr	r1, [r7, #20]
 8007390:	69ba      	ldr	r2, [r7, #24]
 8007392:	e841 2300 	strex	r3, r2, [r1]
 8007396:	613b      	str	r3, [r7, #16]
   return(result);
 8007398:	693b      	ldr	r3, [r7, #16]
 800739a:	2b00      	cmp	r3, #0
 800739c:	d1e6      	bne.n	800736c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	2220      	movs	r2, #32
 80073a2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	2200      	movs	r2, #0
 80073aa:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	2200      	movs	r2, #0
 80073b0:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80073b2:	bf00      	nop
 80073b4:	3754      	adds	r7, #84	@ 0x54
 80073b6:	46bd      	mov	sp, r7
 80073b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073bc:	4770      	bx	lr

080073be <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80073be:	b580      	push	{r7, lr}
 80073c0:	b09c      	sub	sp, #112	@ 0x70
 80073c2:	af00      	add	r7, sp, #0
 80073c4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073ca:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	f003 0320 	and.w	r3, r3, #32
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d171      	bne.n	80074be <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 80073da:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80073dc:	2200      	movs	r2, #0
 80073de:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80073e2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80073ea:	e853 3f00 	ldrex	r3, [r3]
 80073ee:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80073f0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80073f2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80073f6:	66bb      	str	r3, [r7, #104]	@ 0x68
 80073f8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	461a      	mov	r2, r3
 80073fe:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007400:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007402:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007404:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007406:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007408:	e841 2300 	strex	r3, r2, [r1]
 800740c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800740e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007410:	2b00      	cmp	r3, #0
 8007412:	d1e6      	bne.n	80073e2 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007414:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	3308      	adds	r3, #8
 800741a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800741c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800741e:	e853 3f00 	ldrex	r3, [r3]
 8007422:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007424:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007426:	f023 0301 	bic.w	r3, r3, #1
 800742a:	667b      	str	r3, [r7, #100]	@ 0x64
 800742c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	3308      	adds	r3, #8
 8007432:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007434:	647a      	str	r2, [r7, #68]	@ 0x44
 8007436:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007438:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800743a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800743c:	e841 2300 	strex	r3, r2, [r1]
 8007440:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007442:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007444:	2b00      	cmp	r3, #0
 8007446:	d1e5      	bne.n	8007414 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007448:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	3308      	adds	r3, #8
 800744e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007450:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007452:	e853 3f00 	ldrex	r3, [r3]
 8007456:	623b      	str	r3, [r7, #32]
   return(result);
 8007458:	6a3b      	ldr	r3, [r7, #32]
 800745a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800745e:	663b      	str	r3, [r7, #96]	@ 0x60
 8007460:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	3308      	adds	r3, #8
 8007466:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007468:	633a      	str	r2, [r7, #48]	@ 0x30
 800746a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800746c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800746e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007470:	e841 2300 	strex	r3, r2, [r1]
 8007474:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007476:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007478:	2b00      	cmp	r3, #0
 800747a:	d1e5      	bne.n	8007448 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800747c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800747e:	2220      	movs	r2, #32
 8007480:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007484:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007486:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007488:	2b01      	cmp	r3, #1
 800748a:	d118      	bne.n	80074be <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800748c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007492:	693b      	ldr	r3, [r7, #16]
 8007494:	e853 3f00 	ldrex	r3, [r3]
 8007498:	60fb      	str	r3, [r7, #12]
   return(result);
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	f023 0310 	bic.w	r3, r3, #16
 80074a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80074a2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	461a      	mov	r2, r3
 80074a8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80074aa:	61fb      	str	r3, [r7, #28]
 80074ac:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074ae:	69b9      	ldr	r1, [r7, #24]
 80074b0:	69fa      	ldr	r2, [r7, #28]
 80074b2:	e841 2300 	strex	r3, r2, [r1]
 80074b6:	617b      	str	r3, [r7, #20]
   return(result);
 80074b8:	697b      	ldr	r3, [r7, #20]
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d1e6      	bne.n	800748c <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80074be:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80074c0:	2200      	movs	r2, #0
 80074c2:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80074c4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80074c6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80074c8:	2b01      	cmp	r3, #1
 80074ca:	d107      	bne.n	80074dc <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80074cc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80074ce:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80074d2:	4619      	mov	r1, r3
 80074d4:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80074d6:	f7ff f963 	bl	80067a0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80074da:	e002      	b.n	80074e2 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80074dc:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80074de:	f7f9 fd11 	bl	8000f04 <HAL_UART_RxCpltCallback>
}
 80074e2:	bf00      	nop
 80074e4:	3770      	adds	r7, #112	@ 0x70
 80074e6:	46bd      	mov	sp, r7
 80074e8:	bd80      	pop	{r7, pc}

080074ea <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80074ea:	b580      	push	{r7, lr}
 80074ec:	b084      	sub	sp, #16
 80074ee:	af00      	add	r7, sp, #0
 80074f0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074f6:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	2201      	movs	r2, #1
 80074fc:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007502:	2b01      	cmp	r3, #1
 8007504:	d109      	bne.n	800751a <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800750c:	085b      	lsrs	r3, r3, #1
 800750e:	b29b      	uxth	r3, r3
 8007510:	4619      	mov	r1, r3
 8007512:	68f8      	ldr	r0, [r7, #12]
 8007514:	f7ff f944 	bl	80067a0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007518:	e002      	b.n	8007520 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800751a:	68f8      	ldr	r0, [r7, #12]
 800751c:	f7ff f92c 	bl	8006778 <HAL_UART_RxHalfCpltCallback>
}
 8007520:	bf00      	nop
 8007522:	3710      	adds	r7, #16
 8007524:	46bd      	mov	sp, r7
 8007526:	bd80      	pop	{r7, pc}

08007528 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007528:	b580      	push	{r7, lr}
 800752a:	b086      	sub	sp, #24
 800752c:	af00      	add	r7, sp, #0
 800752e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007534:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8007536:	697b      	ldr	r3, [r7, #20]
 8007538:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800753c:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800753e:	697b      	ldr	r3, [r7, #20]
 8007540:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007544:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8007546:	697b      	ldr	r3, [r7, #20]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	689b      	ldr	r3, [r3, #8]
 800754c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007550:	2b80      	cmp	r3, #128	@ 0x80
 8007552:	d109      	bne.n	8007568 <UART_DMAError+0x40>
 8007554:	693b      	ldr	r3, [r7, #16]
 8007556:	2b21      	cmp	r3, #33	@ 0x21
 8007558:	d106      	bne.n	8007568 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800755a:	697b      	ldr	r3, [r7, #20]
 800755c:	2200      	movs	r2, #0
 800755e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8007562:	6978      	ldr	r0, [r7, #20]
 8007564:	f7ff fe84 	bl	8007270 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8007568:	697b      	ldr	r3, [r7, #20]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	689b      	ldr	r3, [r3, #8]
 800756e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007572:	2b40      	cmp	r3, #64	@ 0x40
 8007574:	d109      	bne.n	800758a <UART_DMAError+0x62>
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	2b22      	cmp	r3, #34	@ 0x22
 800757a:	d106      	bne.n	800758a <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800757c:	697b      	ldr	r3, [r7, #20]
 800757e:	2200      	movs	r2, #0
 8007580:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8007584:	6978      	ldr	r0, [r7, #20]
 8007586:	f7ff feb4 	bl	80072f2 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800758a:	697b      	ldr	r3, [r7, #20]
 800758c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007590:	f043 0210 	orr.w	r2, r3, #16
 8007594:	697b      	ldr	r3, [r7, #20]
 8007596:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800759a:	6978      	ldr	r0, [r7, #20]
 800759c:	f7ff f8f6 	bl	800678c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80075a0:	bf00      	nop
 80075a2:	3718      	adds	r7, #24
 80075a4:	46bd      	mov	sp, r7
 80075a6:	bd80      	pop	{r7, pc}

080075a8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80075a8:	b480      	push	{r7}
 80075aa:	b085      	sub	sp, #20
 80075ac:	af00      	add	r7, sp, #0
 80075ae:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80075b6:	2b01      	cmp	r3, #1
 80075b8:	d101      	bne.n	80075be <HAL_UARTEx_DisableFifoMode+0x16>
 80075ba:	2302      	movs	r3, #2
 80075bc:	e027      	b.n	800760e <HAL_UARTEx_DisableFifoMode+0x66>
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	2201      	movs	r2, #1
 80075c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	2224      	movs	r2, #36	@ 0x24
 80075ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	681a      	ldr	r2, [r3, #0]
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	f022 0201 	bic.w	r2, r2, #1
 80075e4:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80075ec:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	2200      	movs	r2, #0
 80075f2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	68fa      	ldr	r2, [r7, #12]
 80075fa:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	2220      	movs	r2, #32
 8007600:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	2200      	movs	r2, #0
 8007608:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800760c:	2300      	movs	r3, #0
}
 800760e:	4618      	mov	r0, r3
 8007610:	3714      	adds	r7, #20
 8007612:	46bd      	mov	sp, r7
 8007614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007618:	4770      	bx	lr

0800761a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800761a:	b580      	push	{r7, lr}
 800761c:	b084      	sub	sp, #16
 800761e:	af00      	add	r7, sp, #0
 8007620:	6078      	str	r0, [r7, #4]
 8007622:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800762a:	2b01      	cmp	r3, #1
 800762c:	d101      	bne.n	8007632 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800762e:	2302      	movs	r3, #2
 8007630:	e02d      	b.n	800768e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	2201      	movs	r2, #1
 8007636:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	2224      	movs	r2, #36	@ 0x24
 800763e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	681a      	ldr	r2, [r3, #0]
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	f022 0201 	bic.w	r2, r2, #1
 8007658:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	689b      	ldr	r3, [r3, #8]
 8007660:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	683a      	ldr	r2, [r7, #0]
 800766a:	430a      	orrs	r2, r1
 800766c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800766e:	6878      	ldr	r0, [r7, #4]
 8007670:	f000 f850 	bl	8007714 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	68fa      	ldr	r2, [r7, #12]
 800767a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	2220      	movs	r2, #32
 8007680:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	2200      	movs	r2, #0
 8007688:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800768c:	2300      	movs	r3, #0
}
 800768e:	4618      	mov	r0, r3
 8007690:	3710      	adds	r7, #16
 8007692:	46bd      	mov	sp, r7
 8007694:	bd80      	pop	{r7, pc}

08007696 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007696:	b580      	push	{r7, lr}
 8007698:	b084      	sub	sp, #16
 800769a:	af00      	add	r7, sp, #0
 800769c:	6078      	str	r0, [r7, #4]
 800769e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80076a6:	2b01      	cmp	r3, #1
 80076a8:	d101      	bne.n	80076ae <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80076aa:	2302      	movs	r3, #2
 80076ac:	e02d      	b.n	800770a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	2201      	movs	r2, #1
 80076b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	2224      	movs	r2, #36	@ 0x24
 80076ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	681a      	ldr	r2, [r3, #0]
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	f022 0201 	bic.w	r2, r2, #1
 80076d4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	689b      	ldr	r3, [r3, #8]
 80076dc:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	683a      	ldr	r2, [r7, #0]
 80076e6:	430a      	orrs	r2, r1
 80076e8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80076ea:	6878      	ldr	r0, [r7, #4]
 80076ec:	f000 f812 	bl	8007714 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	68fa      	ldr	r2, [r7, #12]
 80076f6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	2220      	movs	r2, #32
 80076fc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	2200      	movs	r2, #0
 8007704:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007708:	2300      	movs	r3, #0
}
 800770a:	4618      	mov	r0, r3
 800770c:	3710      	adds	r7, #16
 800770e:	46bd      	mov	sp, r7
 8007710:	bd80      	pop	{r7, pc}
	...

08007714 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007714:	b480      	push	{r7}
 8007716:	b085      	sub	sp, #20
 8007718:	af00      	add	r7, sp, #0
 800771a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007720:	2b00      	cmp	r3, #0
 8007722:	d108      	bne.n	8007736 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	2201      	movs	r2, #1
 8007728:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	2201      	movs	r2, #1
 8007730:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007734:	e031      	b.n	800779a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007736:	2308      	movs	r3, #8
 8007738:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800773a:	2308      	movs	r3, #8
 800773c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	689b      	ldr	r3, [r3, #8]
 8007744:	0e5b      	lsrs	r3, r3, #25
 8007746:	b2db      	uxtb	r3, r3
 8007748:	f003 0307 	and.w	r3, r3, #7
 800774c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	689b      	ldr	r3, [r3, #8]
 8007754:	0f5b      	lsrs	r3, r3, #29
 8007756:	b2db      	uxtb	r3, r3
 8007758:	f003 0307 	and.w	r3, r3, #7
 800775c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800775e:	7bbb      	ldrb	r3, [r7, #14]
 8007760:	7b3a      	ldrb	r2, [r7, #12]
 8007762:	4911      	ldr	r1, [pc, #68]	@ (80077a8 <UARTEx_SetNbDataToProcess+0x94>)
 8007764:	5c8a      	ldrb	r2, [r1, r2]
 8007766:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800776a:	7b3a      	ldrb	r2, [r7, #12]
 800776c:	490f      	ldr	r1, [pc, #60]	@ (80077ac <UARTEx_SetNbDataToProcess+0x98>)
 800776e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007770:	fb93 f3f2 	sdiv	r3, r3, r2
 8007774:	b29a      	uxth	r2, r3
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800777c:	7bfb      	ldrb	r3, [r7, #15]
 800777e:	7b7a      	ldrb	r2, [r7, #13]
 8007780:	4909      	ldr	r1, [pc, #36]	@ (80077a8 <UARTEx_SetNbDataToProcess+0x94>)
 8007782:	5c8a      	ldrb	r2, [r1, r2]
 8007784:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007788:	7b7a      	ldrb	r2, [r7, #13]
 800778a:	4908      	ldr	r1, [pc, #32]	@ (80077ac <UARTEx_SetNbDataToProcess+0x98>)
 800778c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800778e:	fb93 f3f2 	sdiv	r3, r3, r2
 8007792:	b29a      	uxth	r2, r3
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800779a:	bf00      	nop
 800779c:	3714      	adds	r7, #20
 800779e:	46bd      	mov	sp, r7
 80077a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a4:	4770      	bx	lr
 80077a6:	bf00      	nop
 80077a8:	0800b130 	.word	0x0800b130
 80077ac:	0800b138 	.word	0x0800b138

080077b0 <arm_fir_init_f32>:
 80077b0:	b538      	push	{r3, r4, r5, lr}
 80077b2:	9c04      	ldr	r4, [sp, #16]
 80077b4:	6082      	str	r2, [r0, #8]
 80077b6:	f104 4480 	add.w	r4, r4, #1073741824	@ 0x40000000
 80077ba:	3c01      	subs	r4, #1
 80077bc:	440c      	add	r4, r1
 80077be:	8001      	strh	r1, [r0, #0]
 80077c0:	4605      	mov	r5, r0
 80077c2:	00a2      	lsls	r2, r4, #2
 80077c4:	4618      	mov	r0, r3
 80077c6:	2100      	movs	r1, #0
 80077c8:	f000 ffdd 	bl	8008786 <memset>
 80077cc:	6068      	str	r0, [r5, #4]
 80077ce:	bd38      	pop	{r3, r4, r5, pc}

080077d0 <arm_fir_f32>:
 80077d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077d4:	ed2d 8b10 	vpush	{d8-d15}
 80077d8:	b08b      	sub	sp, #44	@ 0x2c
 80077da:	f8b0 8000 	ldrh.w	r8, [r0]
 80077de:	9003      	str	r0, [sp, #12]
 80077e0:	e9d0 9001 	ldrd	r9, r0, [r0, #4]
 80077e4:	461e      	mov	r6, r3
 80077e6:	9304      	str	r3, [sp, #16]
 80077e8:	f108 4380 	add.w	r3, r8, #1073741824	@ 0x40000000
 80077ec:	3b01      	subs	r3, #1
 80077ee:	eb09 0583 	add.w	r5, r9, r3, lsl #2
 80077f2:	08f3      	lsrs	r3, r6, #3
 80077f4:	9002      	str	r0, [sp, #8]
 80077f6:	9500      	str	r5, [sp, #0]
 80077f8:	9301      	str	r3, [sp, #4]
 80077fa:	f000 81f1 	beq.w	8007be0 <arm_fir_f32+0x410>
 80077fe:	ea4f 04d8 	mov.w	r4, r8, lsr #3
 8007802:	f100 0620 	add.w	r6, r0, #32
 8007806:	9405      	str	r4, [sp, #20]
 8007808:	0164      	lsls	r4, r4, #5
 800780a:	4420      	add	r0, r4
 800780c:	f008 0a07 	and.w	sl, r8, #7
 8007810:	9607      	str	r6, [sp, #28]
 8007812:	9006      	str	r0, [sp, #24]
 8007814:	469c      	mov	ip, r3
 8007816:	4650      	mov	r0, sl
 8007818:	4623      	mov	r3, r4
 800781a:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800781e:	f8cd 8020 	str.w	r8, [sp, #32]
 8007822:	1937      	adds	r7, r6, r4
 8007824:	f109 0b1c 	add.w	fp, r9, #28
 8007828:	f8dd e014 	ldr.w	lr, [sp, #20]
 800782c:	9209      	str	r2, [sp, #36]	@ 0x24
 800782e:	f8cd 9014 	str.w	r9, [sp, #20]
 8007832:	f101 0620 	add.w	r6, r1, #32
 8007836:	f8dd 9018 	ldr.w	r9, [sp, #24]
 800783a:	9106      	str	r1, [sp, #24]
 800783c:	3520      	adds	r5, #32
 800783e:	f102 0420 	add.w	r4, r2, #32
 8007842:	4698      	mov	r8, r3
 8007844:	f856 3c20 	ldr.w	r3, [r6, #-32]
 8007848:	f845 3c20 	str.w	r3, [r5, #-32]
 800784c:	f856 3c1c 	ldr.w	r3, [r6, #-28]
 8007850:	f845 3c1c 	str.w	r3, [r5, #-28]
 8007854:	f856 3c18 	ldr.w	r3, [r6, #-24]
 8007858:	f845 3c18 	str.w	r3, [r5, #-24]
 800785c:	f856 3c14 	ldr.w	r3, [r6, #-20]
 8007860:	f845 3c14 	str.w	r3, [r5, #-20]
 8007864:	f856 3c10 	ldr.w	r3, [r6, #-16]
 8007868:	f845 3c10 	str.w	r3, [r5, #-16]
 800786c:	f856 3c0c 	ldr.w	r3, [r6, #-12]
 8007870:	f845 3c0c 	str.w	r3, [r5, #-12]
 8007874:	f856 3c08 	ldr.w	r3, [r6, #-8]
 8007878:	f845 3c08 	str.w	r3, [r5, #-8]
 800787c:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8007880:	f845 3c04 	str.w	r3, [r5, #-4]
 8007884:	ed1b 2a07 	vldr	s4, [fp, #-28]	@ 0xffffffe4
 8007888:	ed5b 1a06 	vldr	s3, [fp, #-24]	@ 0xffffffe8
 800788c:	ed1b 1a05 	vldr	s2, [fp, #-20]	@ 0xffffffec
 8007890:	ed5b 0a04 	vldr	s1, [fp, #-16]
 8007894:	ed1b 0a03 	vldr	s0, [fp, #-12]
 8007898:	ed1b 8a02 	vldr	s16, [fp, #-8]
 800789c:	ed5b 8a01 	vldr	s17, [fp, #-4]
 80078a0:	eddf 6af5 	vldr	s13, [pc, #980]	@ 8007c78 <arm_fir_f32+0x4a8>
 80078a4:	465a      	mov	r2, fp
 80078a6:	f1be 0f00 	cmp.w	lr, #0
 80078aa:	f000 81fe 	beq.w	8007caa <arm_fir_f32+0x4da>
 80078ae:	f10b 0120 	add.w	r1, fp, #32
 80078b2:	eef0 ba66 	vmov.f32	s23, s13
 80078b6:	eeb0 6a66 	vmov.f32	s12, s13
 80078ba:	eeb0 9a66 	vmov.f32	s18, s13
 80078be:	eef0 9a66 	vmov.f32	s19, s13
 80078c2:	eeb0 aa66 	vmov.f32	s20, s13
 80078c6:	eef0 aa66 	vmov.f32	s21, s13
 80078ca:	eeb0 ba66 	vmov.f32	s22, s13
 80078ce:	460a      	mov	r2, r1
 80078d0:	4653      	mov	r3, sl
 80078d2:	ed13 7a08 	vldr	s14, [r3, #-32]	@ 0xffffffe0
 80078d6:	ed52 4a08 	vldr	s9, [r2, #-32]	@ 0xffffffe0
 80078da:	ed53 ea07 	vldr	s29, [r3, #-28]	@ 0xffffffe4
 80078de:	ed13 ea06 	vldr	s28, [r3, #-24]	@ 0xffffffe8
 80078e2:	ed53 da05 	vldr	s27, [r3, #-20]	@ 0xffffffec
 80078e6:	ed53 ca04 	vldr	s25, [r3, #-16]
 80078ea:	ed53 2a03 	vldr	s5, [r3, #-12]
 80078ee:	ed13 4a02 	vldr	s8, [r3, #-8]
 80078f2:	ed13 5a01 	vldr	s10, [r3, #-4]
 80078f6:	ee67 fa02 	vmul.f32	s31, s14, s4
 80078fa:	ee27 da21 	vmul.f32	s26, s14, s3
 80078fe:	ed12 2a07 	vldr	s4, [r2, #-28]	@ 0xffffffe4
 8007902:	ee27 ca01 	vmul.f32	s24, s14, s2
 8007906:	ee27 3a20 	vmul.f32	s6, s14, s1
 800790a:	ee67 3a00 	vmul.f32	s7, s14, s0
 800790e:	ee67 5a08 	vmul.f32	s11, s14, s16
 8007912:	ee27 fa28 	vmul.f32	s30, s14, s17
 8007916:	ee67 7a24 	vmul.f32	s15, s14, s9
 800791a:	ee3f ba8b 	vadd.f32	s22, s31, s22
 800791e:	ee7d aa2a 	vadd.f32	s21, s26, s21
 8007922:	ee6e faa1 	vmul.f32	s31, s29, s3
 8007926:	ee2e da81 	vmul.f32	s26, s29, s2
 800792a:	ed52 1a06 	vldr	s3, [r2, #-24]	@ 0xffffffe8
 800792e:	ee3c aa0a 	vadd.f32	s20, s24, s20
 8007932:	ee73 9a29 	vadd.f32	s19, s6, s19
 8007936:	ee2e caa0 	vmul.f32	s24, s29, s1
 800793a:	ee2e 3a80 	vmul.f32	s6, s29, s0
 800793e:	ee33 9a89 	vadd.f32	s18, s7, s18
 8007942:	ee35 6a86 	vadd.f32	s12, s11, s12
 8007946:	ee6e 3a88 	vmul.f32	s7, s29, s16
 800794a:	ee6e 5aa8 	vmul.f32	s11, s29, s17
 800794e:	ee7f ba2b 	vadd.f32	s23, s30, s23
 8007952:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007956:	ee24 faae 	vmul.f32	s30, s9, s29
 800795a:	ee6e ea82 	vmul.f32	s29, s29, s4
 800795e:	ee2e 7a01 	vmul.f32	s14, s28, s2
 8007962:	ee3f ba8b 	vadd.f32	s22, s31, s22
 8007966:	ed12 1a05 	vldr	s2, [r2, #-20]	@ 0xffffffec
 800796a:	ee7d aa2a 	vadd.f32	s21, s26, s21
 800796e:	ee3c aa0a 	vadd.f32	s20, s24, s20
 8007972:	ee2e da20 	vmul.f32	s26, s28, s1
 8007976:	ee2e ca00 	vmul.f32	s24, s28, s0
 800797a:	ee73 9a29 	vadd.f32	s19, s6, s19
 800797e:	ee33 9a89 	vadd.f32	s18, s7, s18
 8007982:	ee2e 3a08 	vmul.f32	s6, s28, s16
 8007986:	ee6e 3a28 	vmul.f32	s7, s28, s17
 800798a:	ee35 6a86 	vadd.f32	s12, s11, s12
 800798e:	ee7f ba2b 	vadd.f32	s23, s30, s23
 8007992:	ee64 5a8e 	vmul.f32	s11, s9, s28
 8007996:	ee22 fa0e 	vmul.f32	s30, s4, s28
 800799a:	ee7e 7aa7 	vadd.f32	s15, s29, s15
 800799e:	ee2e ea21 	vmul.f32	s28, s28, s3
 80079a2:	ee6d 6aa0 	vmul.f32	s13, s27, s1
 80079a6:	ee7d aa2a 	vadd.f32	s21, s26, s21
 80079aa:	ed52 0a04 	vldr	s1, [r2, #-16]
 80079ae:	ee2d da80 	vmul.f32	s26, s27, s0
 80079b2:	ee37 ba0b 	vadd.f32	s22, s14, s22
 80079b6:	ee3c aa0a 	vadd.f32	s20, s24, s20
 80079ba:	ee73 9a29 	vadd.f32	s19, s6, s19
 80079be:	ee2d ca88 	vmul.f32	s24, s27, s16
 80079c2:	ee2d 3aa8 	vmul.f32	s6, s27, s17
 80079c6:	ee33 9a89 	vadd.f32	s18, s7, s18
 80079ca:	ee35 6a86 	vadd.f32	s12, s11, s12
 80079ce:	ee64 3aad 	vmul.f32	s7, s9, s27
 80079d2:	ee62 5a2d 	vmul.f32	s11, s4, s27
 80079d6:	ee7f ba2b 	vadd.f32	s23, s30, s23
 80079da:	ee7e 7a27 	vadd.f32	s15, s28, s15
 80079de:	ee21 faad 	vmul.f32	s30, s3, s27
 80079e2:	ee6d da81 	vmul.f32	s27, s27, s2
 80079e6:	ee6c fa80 	vmul.f32	s31, s25, s0
 80079ea:	ee36 ba8b 	vadd.f32	s22, s13, s22
 80079ee:	ed12 0a03 	vldr	s0, [r2, #-12]
 80079f2:	ee3d da2a 	vadd.f32	s26, s26, s21
 80079f6:	ee3c aa0a 	vadd.f32	s20, s24, s20
 80079fa:	ee6c aa88 	vmul.f32	s21, s25, s16
 80079fe:	ee2c caa8 	vmul.f32	s24, s25, s17
 8007a02:	ee73 9a29 	vadd.f32	s19, s6, s19
 8007a06:	ee33 9a89 	vadd.f32	s18, s7, s18
 8007a0a:	ee24 3aac 	vmul.f32	s6, s9, s25
 8007a0e:	ee62 3a2c 	vmul.f32	s7, s4, s25
 8007a12:	ee35 6a86 	vadd.f32	s12, s11, s12
 8007a16:	ee7f ba2b 	vadd.f32	s23, s30, s23
 8007a1a:	ee61 5aac 	vmul.f32	s11, s3, s25
 8007a1e:	ee21 fa2c 	vmul.f32	s30, s2, s25
 8007a22:	ee7d 7aa7 	vadd.f32	s15, s27, s15
 8007a26:	ee6c caa0 	vmul.f32	s25, s25, s1
 8007a2a:	ee62 ea88 	vmul.f32	s29, s5, s16
 8007a2e:	ee3a da8d 	vadd.f32	s26, s21, s26
 8007a32:	ed12 8a02 	vldr	s16, [r2, #-8]
 8007a36:	ee62 aaa8 	vmul.f32	s21, s5, s17
 8007a3a:	ee3f ba8b 	vadd.f32	s22, s31, s22
 8007a3e:	ee3c aa0a 	vadd.f32	s20, s24, s20
 8007a42:	ee73 9a29 	vadd.f32	s19, s6, s19
 8007a46:	ee24 caa2 	vmul.f32	s24, s9, s5
 8007a4a:	ee22 3a22 	vmul.f32	s6, s4, s5
 8007a4e:	ee33 9a89 	vadd.f32	s18, s7, s18
 8007a52:	ee35 6a86 	vadd.f32	s12, s11, s12
 8007a56:	ee61 3aa2 	vmul.f32	s7, s3, s5
 8007a5a:	ee61 5a22 	vmul.f32	s11, s2, s5
 8007a5e:	ee7f ba2b 	vadd.f32	s23, s30, s23
 8007a62:	ee7c 7aa7 	vadd.f32	s15, s25, s15
 8007a66:	ee20 faa2 	vmul.f32	s30, s1, s5
 8007a6a:	ee62 2a80 	vmul.f32	s5, s5, s0
 8007a6e:	ee7e fa8b 	vadd.f32	s31, s29, s22
 8007a72:	ee72 7aa7 	vadd.f32	s15, s5, s15
 8007a76:	ee24 ba28 	vmul.f32	s22, s8, s17
 8007a7a:	ee7a aa8d 	vadd.f32	s21, s21, s26
 8007a7e:	ee3c aa0a 	vadd.f32	s20, s24, s20
 8007a82:	ee24 da84 	vmul.f32	s26, s9, s8
 8007a86:	ee22 ca04 	vmul.f32	s24, s4, s8
 8007a8a:	ee73 9a29 	vadd.f32	s19, s6, s19
 8007a8e:	ee33 9a89 	vadd.f32	s18, s7, s18
 8007a92:	ee21 3a84 	vmul.f32	s6, s3, s8
 8007a96:	ee61 3a04 	vmul.f32	s7, s2, s8
 8007a9a:	ee35 6a86 	vadd.f32	s12, s11, s12
 8007a9e:	ee7f ba2b 	vadd.f32	s23, s30, s23
 8007aa2:	ee60 5a84 	vmul.f32	s11, s1, s8
 8007aa6:	ee20 7a04 	vmul.f32	s14, s0, s8
 8007aaa:	ee64 6a08 	vmul.f32	s13, s8, s16
 8007aae:	ed52 8a01 	vldr	s17, [r2, #-4]
 8007ab2:	ee73 9a29 	vadd.f32	s19, s6, s19
 8007ab6:	ee33 9a89 	vadd.f32	s18, s7, s18
 8007aba:	ee35 6a86 	vadd.f32	s12, s11, s12
 8007abe:	ee37 7a2b 	vadd.f32	s14, s14, s23
 8007ac2:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8007ac6:	ee3b ba2f 	vadd.f32	s22, s22, s31
 8007aca:	ee64 4a85 	vmul.f32	s9, s9, s10
 8007ace:	ee7d aa2a 	vadd.f32	s21, s26, s21
 8007ad2:	ee22 4a05 	vmul.f32	s8, s4, s10
 8007ad6:	ee3c aa0a 	vadd.f32	s20, s24, s20
 8007ada:	ee61 2a85 	vmul.f32	s5, s3, s10
 8007ade:	ee21 3a05 	vmul.f32	s6, s2, s10
 8007ae2:	ee60 3a85 	vmul.f32	s7, s1, s10
 8007ae6:	ee60 5a05 	vmul.f32	s11, s0, s10
 8007aea:	ee68 ba05 	vmul.f32	s23, s16, s10
 8007aee:	ee65 7a28 	vmul.f32	s15, s10, s17
 8007af2:	3320      	adds	r3, #32
 8007af4:	429f      	cmp	r7, r3
 8007af6:	ee34 ba8b 	vadd.f32	s22, s9, s22
 8007afa:	ee74 aa2a 	vadd.f32	s21, s8, s21
 8007afe:	ee32 aa8a 	vadd.f32	s20, s5, s20
 8007b02:	ee73 9a29 	vadd.f32	s19, s6, s19
 8007b06:	ee33 9a89 	vadd.f32	s18, s7, s18
 8007b0a:	ee35 6a86 	vadd.f32	s12, s11, s12
 8007b0e:	ee7b ba87 	vadd.f32	s23, s23, s14
 8007b12:	ee77 6aa6 	vadd.f32	s13, s15, s13
 8007b16:	f102 0220 	add.w	r2, r2, #32
 8007b1a:	f47f aeda 	bne.w	80078d2 <arm_fir_f32+0x102>
 8007b1e:	eb0b 0208 	add.w	r2, fp, r8
 8007b22:	46cb      	mov	fp, r9
 8007b24:	b3a0      	cbz	r0, 8007b90 <arm_fir_f32+0x3c0>
 8007b26:	4603      	mov	r3, r0
 8007b28:	ecfb 7a01 	vldmia	fp!, {s15}
 8007b2c:	ecf2 5a01 	vldmia	r2!, {s11}
 8007b30:	ee27 2a82 	vmul.f32	s4, s15, s4
 8007b34:	ee67 2aa1 	vmul.f32	s5, s15, s3
 8007b38:	ee27 3a81 	vmul.f32	s6, s15, s2
 8007b3c:	ee67 3aa0 	vmul.f32	s7, s15, s1
 8007b40:	ee27 4a80 	vmul.f32	s8, s15, s0
 8007b44:	ee67 4a88 	vmul.f32	s9, s15, s16
 8007b48:	ee27 5aa8 	vmul.f32	s10, s15, s17
 8007b4c:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8007b50:	3b01      	subs	r3, #1
 8007b52:	ee3b ba02 	vadd.f32	s22, s22, s4
 8007b56:	ee7a aaa2 	vadd.f32	s21, s21, s5
 8007b5a:	eeb0 2a61 	vmov.f32	s4, s3
 8007b5e:	ee3a aa03 	vadd.f32	s20, s20, s6
 8007b62:	eef0 1a41 	vmov.f32	s3, s2
 8007b66:	ee79 9aa3 	vadd.f32	s19, s19, s7
 8007b6a:	eeb0 1a60 	vmov.f32	s2, s1
 8007b6e:	ee39 9a04 	vadd.f32	s18, s18, s8
 8007b72:	eef0 0a40 	vmov.f32	s1, s0
 8007b76:	ee36 6a24 	vadd.f32	s12, s12, s9
 8007b7a:	eeb0 0a48 	vmov.f32	s0, s16
 8007b7e:	ee7b ba85 	vadd.f32	s23, s23, s10
 8007b82:	eeb0 8a68 	vmov.f32	s16, s17
 8007b86:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8007b8a:	eef0 8a65 	vmov.f32	s17, s11
 8007b8e:	d1cb      	bne.n	8007b28 <arm_fir_f32+0x358>
 8007b90:	f1bc 0c01 	subs.w	ip, ip, #1
 8007b94:	ed04 ba08 	vstr	s22, [r4, #-32]	@ 0xffffffe0
 8007b98:	ed44 aa07 	vstr	s21, [r4, #-28]	@ 0xffffffe4
 8007b9c:	ed04 aa06 	vstr	s20, [r4, #-24]	@ 0xffffffe8
 8007ba0:	ed44 9a05 	vstr	s19, [r4, #-20]	@ 0xffffffec
 8007ba4:	ed04 9a04 	vstr	s18, [r4, #-16]
 8007ba8:	ed04 6a03 	vstr	s12, [r4, #-12]
 8007bac:	ed44 ba02 	vstr	s23, [r4, #-8]
 8007bb0:	ed44 6a01 	vstr	s13, [r4, #-4]
 8007bb4:	f106 0620 	add.w	r6, r6, #32
 8007bb8:	f105 0520 	add.w	r5, r5, #32
 8007bbc:	f104 0420 	add.w	r4, r4, #32
 8007bc0:	468b      	mov	fp, r1
 8007bc2:	f47f ae3f 	bne.w	8007844 <arm_fir_f32+0x74>
 8007bc6:	9b01      	ldr	r3, [sp, #4]
 8007bc8:	9800      	ldr	r0, [sp, #0]
 8007bca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007bcc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007bd0:	e9dd 9105 	ldrd	r9, r1, [sp, #20]
 8007bd4:	015b      	lsls	r3, r3, #5
 8007bd6:	4418      	add	r0, r3
 8007bd8:	4419      	add	r1, r3
 8007bda:	441a      	add	r2, r3
 8007bdc:	4499      	add	r9, r3
 8007bde:	9000      	str	r0, [sp, #0]
 8007be0:	9b04      	ldr	r3, [sp, #16]
 8007be2:	f013 0707 	ands.w	r7, r3, #7
 8007be6:	d020      	beq.n	8007c2a <arm_fir_f32+0x45a>
 8007be8:	00bf      	lsls	r7, r7, #2
 8007bea:	9e00      	ldr	r6, [sp, #0]
 8007bec:	f8dd e008 	ldr.w	lr, [sp, #8]
 8007bf0:	eb01 0c07 	add.w	ip, r1, r7
 8007bf4:	464d      	mov	r5, r9
 8007bf6:	f851 3b04 	ldr.w	r3, [r1], #4
 8007bfa:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8007c78 <arm_fir_f32+0x4a8>
 8007bfe:	f846 3b04 	str.w	r3, [r6], #4
 8007c02:	4674      	mov	r4, lr
 8007c04:	4643      	mov	r3, r8
 8007c06:	4628      	mov	r0, r5
 8007c08:	ecf0 7a01 	vldmia	r0!, {s15}
 8007c0c:	ecf4 6a01 	vldmia	r4!, {s13}
 8007c10:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8007c14:	3b01      	subs	r3, #1
 8007c16:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007c1a:	d1f5      	bne.n	8007c08 <arm_fir_f32+0x438>
 8007c1c:	4561      	cmp	r1, ip
 8007c1e:	eca2 7a01 	vstmia	r2!, {s14}
 8007c22:	f105 0504 	add.w	r5, r5, #4
 8007c26:	d1e6      	bne.n	8007bf6 <arm_fir_f32+0x426>
 8007c28:	44b9      	add	r9, r7
 8007c2a:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8007c2e:	9b03      	ldr	r3, [sp, #12]
 8007c30:	ea5f 0498 	movs.w	r4, r8, lsr #2
 8007c34:	685d      	ldr	r5, [r3, #4]
 8007c36:	d021      	beq.n	8007c7c <arm_fir_f32+0x4ac>
 8007c38:	f109 0210 	add.w	r2, r9, #16
 8007c3c:	f105 0310 	add.w	r3, r5, #16
 8007c40:	4621      	mov	r1, r4
 8007c42:	f852 0c10 	ldr.w	r0, [r2, #-16]
 8007c46:	f843 0c10 	str.w	r0, [r3, #-16]
 8007c4a:	f852 0c0c 	ldr.w	r0, [r2, #-12]
 8007c4e:	f843 0c0c 	str.w	r0, [r3, #-12]
 8007c52:	f852 0c08 	ldr.w	r0, [r2, #-8]
 8007c56:	f843 0c08 	str.w	r0, [r3, #-8]
 8007c5a:	f852 0c04 	ldr.w	r0, [r2, #-4]
 8007c5e:	f843 0c04 	str.w	r0, [r3, #-4]
 8007c62:	3901      	subs	r1, #1
 8007c64:	f102 0210 	add.w	r2, r2, #16
 8007c68:	f103 0310 	add.w	r3, r3, #16
 8007c6c:	d1e9      	bne.n	8007c42 <arm_fir_f32+0x472>
 8007c6e:	0124      	lsls	r4, r4, #4
 8007c70:	44a1      	add	r9, r4
 8007c72:	4425      	add	r5, r4
 8007c74:	e002      	b.n	8007c7c <arm_fir_f32+0x4ac>
 8007c76:	bf00      	nop
 8007c78:	00000000 	.word	0x00000000
 8007c7c:	f018 0803 	ands.w	r8, r8, #3
 8007c80:	d00e      	beq.n	8007ca0 <arm_fir_f32+0x4d0>
 8007c82:	f8d9 3000 	ldr.w	r3, [r9]
 8007c86:	602b      	str	r3, [r5, #0]
 8007c88:	f1b8 0801 	subs.w	r8, r8, #1
 8007c8c:	d008      	beq.n	8007ca0 <arm_fir_f32+0x4d0>
 8007c8e:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8007c92:	606b      	str	r3, [r5, #4]
 8007c94:	f1b8 0f01 	cmp.w	r8, #1
 8007c98:	bf1c      	itt	ne
 8007c9a:	f8d9 3008 	ldrne.w	r3, [r9, #8]
 8007c9e:	60ab      	strne	r3, [r5, #8]
 8007ca0:	b00b      	add	sp, #44	@ 0x2c
 8007ca2:	ecbd 8b10 	vpop	{d8-d15}
 8007ca6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007caa:	eef0 ba66 	vmov.f32	s23, s13
 8007cae:	eeb0 6a66 	vmov.f32	s12, s13
 8007cb2:	eeb0 9a66 	vmov.f32	s18, s13
 8007cb6:	eef0 9a66 	vmov.f32	s19, s13
 8007cba:	eeb0 aa66 	vmov.f32	s20, s13
 8007cbe:	eef0 aa66 	vmov.f32	s21, s13
 8007cc2:	eeb0 ba66 	vmov.f32	s22, s13
 8007cc6:	f8dd b008 	ldr.w	fp, [sp, #8]
 8007cca:	f102 0120 	add.w	r1, r2, #32
 8007cce:	e729      	b.n	8007b24 <arm_fir_f32+0x354>

08007cd0 <__cvt>:
 8007cd0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007cd4:	ec57 6b10 	vmov	r6, r7, d0
 8007cd8:	2f00      	cmp	r7, #0
 8007cda:	460c      	mov	r4, r1
 8007cdc:	4619      	mov	r1, r3
 8007cde:	463b      	mov	r3, r7
 8007ce0:	bfbb      	ittet	lt
 8007ce2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8007ce6:	461f      	movlt	r7, r3
 8007ce8:	2300      	movge	r3, #0
 8007cea:	232d      	movlt	r3, #45	@ 0x2d
 8007cec:	700b      	strb	r3, [r1, #0]
 8007cee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007cf0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8007cf4:	4691      	mov	r9, r2
 8007cf6:	f023 0820 	bic.w	r8, r3, #32
 8007cfa:	bfbc      	itt	lt
 8007cfc:	4632      	movlt	r2, r6
 8007cfe:	4616      	movlt	r6, r2
 8007d00:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007d04:	d005      	beq.n	8007d12 <__cvt+0x42>
 8007d06:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007d0a:	d100      	bne.n	8007d0e <__cvt+0x3e>
 8007d0c:	3401      	adds	r4, #1
 8007d0e:	2102      	movs	r1, #2
 8007d10:	e000      	b.n	8007d14 <__cvt+0x44>
 8007d12:	2103      	movs	r1, #3
 8007d14:	ab03      	add	r3, sp, #12
 8007d16:	9301      	str	r3, [sp, #4]
 8007d18:	ab02      	add	r3, sp, #8
 8007d1a:	9300      	str	r3, [sp, #0]
 8007d1c:	ec47 6b10 	vmov	d0, r6, r7
 8007d20:	4653      	mov	r3, sl
 8007d22:	4622      	mov	r2, r4
 8007d24:	f000 fe38 	bl	8008998 <_dtoa_r>
 8007d28:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007d2c:	4605      	mov	r5, r0
 8007d2e:	d119      	bne.n	8007d64 <__cvt+0x94>
 8007d30:	f019 0f01 	tst.w	r9, #1
 8007d34:	d00e      	beq.n	8007d54 <__cvt+0x84>
 8007d36:	eb00 0904 	add.w	r9, r0, r4
 8007d3a:	2200      	movs	r2, #0
 8007d3c:	2300      	movs	r3, #0
 8007d3e:	4630      	mov	r0, r6
 8007d40:	4639      	mov	r1, r7
 8007d42:	f7f8 fed9 	bl	8000af8 <__aeabi_dcmpeq>
 8007d46:	b108      	cbz	r0, 8007d4c <__cvt+0x7c>
 8007d48:	f8cd 900c 	str.w	r9, [sp, #12]
 8007d4c:	2230      	movs	r2, #48	@ 0x30
 8007d4e:	9b03      	ldr	r3, [sp, #12]
 8007d50:	454b      	cmp	r3, r9
 8007d52:	d31e      	bcc.n	8007d92 <__cvt+0xc2>
 8007d54:	9b03      	ldr	r3, [sp, #12]
 8007d56:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007d58:	1b5b      	subs	r3, r3, r5
 8007d5a:	4628      	mov	r0, r5
 8007d5c:	6013      	str	r3, [r2, #0]
 8007d5e:	b004      	add	sp, #16
 8007d60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d64:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007d68:	eb00 0904 	add.w	r9, r0, r4
 8007d6c:	d1e5      	bne.n	8007d3a <__cvt+0x6a>
 8007d6e:	7803      	ldrb	r3, [r0, #0]
 8007d70:	2b30      	cmp	r3, #48	@ 0x30
 8007d72:	d10a      	bne.n	8007d8a <__cvt+0xba>
 8007d74:	2200      	movs	r2, #0
 8007d76:	2300      	movs	r3, #0
 8007d78:	4630      	mov	r0, r6
 8007d7a:	4639      	mov	r1, r7
 8007d7c:	f7f8 febc 	bl	8000af8 <__aeabi_dcmpeq>
 8007d80:	b918      	cbnz	r0, 8007d8a <__cvt+0xba>
 8007d82:	f1c4 0401 	rsb	r4, r4, #1
 8007d86:	f8ca 4000 	str.w	r4, [sl]
 8007d8a:	f8da 3000 	ldr.w	r3, [sl]
 8007d8e:	4499      	add	r9, r3
 8007d90:	e7d3      	b.n	8007d3a <__cvt+0x6a>
 8007d92:	1c59      	adds	r1, r3, #1
 8007d94:	9103      	str	r1, [sp, #12]
 8007d96:	701a      	strb	r2, [r3, #0]
 8007d98:	e7d9      	b.n	8007d4e <__cvt+0x7e>

08007d9a <__exponent>:
 8007d9a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007d9c:	2900      	cmp	r1, #0
 8007d9e:	bfba      	itte	lt
 8007da0:	4249      	neglt	r1, r1
 8007da2:	232d      	movlt	r3, #45	@ 0x2d
 8007da4:	232b      	movge	r3, #43	@ 0x2b
 8007da6:	2909      	cmp	r1, #9
 8007da8:	7002      	strb	r2, [r0, #0]
 8007daa:	7043      	strb	r3, [r0, #1]
 8007dac:	dd29      	ble.n	8007e02 <__exponent+0x68>
 8007dae:	f10d 0307 	add.w	r3, sp, #7
 8007db2:	461d      	mov	r5, r3
 8007db4:	270a      	movs	r7, #10
 8007db6:	461a      	mov	r2, r3
 8007db8:	fbb1 f6f7 	udiv	r6, r1, r7
 8007dbc:	fb07 1416 	mls	r4, r7, r6, r1
 8007dc0:	3430      	adds	r4, #48	@ 0x30
 8007dc2:	f802 4c01 	strb.w	r4, [r2, #-1]
 8007dc6:	460c      	mov	r4, r1
 8007dc8:	2c63      	cmp	r4, #99	@ 0x63
 8007dca:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8007dce:	4631      	mov	r1, r6
 8007dd0:	dcf1      	bgt.n	8007db6 <__exponent+0x1c>
 8007dd2:	3130      	adds	r1, #48	@ 0x30
 8007dd4:	1e94      	subs	r4, r2, #2
 8007dd6:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007dda:	1c41      	adds	r1, r0, #1
 8007ddc:	4623      	mov	r3, r4
 8007dde:	42ab      	cmp	r3, r5
 8007de0:	d30a      	bcc.n	8007df8 <__exponent+0x5e>
 8007de2:	f10d 0309 	add.w	r3, sp, #9
 8007de6:	1a9b      	subs	r3, r3, r2
 8007de8:	42ac      	cmp	r4, r5
 8007dea:	bf88      	it	hi
 8007dec:	2300      	movhi	r3, #0
 8007dee:	3302      	adds	r3, #2
 8007df0:	4403      	add	r3, r0
 8007df2:	1a18      	subs	r0, r3, r0
 8007df4:	b003      	add	sp, #12
 8007df6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007df8:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007dfc:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007e00:	e7ed      	b.n	8007dde <__exponent+0x44>
 8007e02:	2330      	movs	r3, #48	@ 0x30
 8007e04:	3130      	adds	r1, #48	@ 0x30
 8007e06:	7083      	strb	r3, [r0, #2]
 8007e08:	70c1      	strb	r1, [r0, #3]
 8007e0a:	1d03      	adds	r3, r0, #4
 8007e0c:	e7f1      	b.n	8007df2 <__exponent+0x58>
	...

08007e10 <_printf_float>:
 8007e10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e14:	b08d      	sub	sp, #52	@ 0x34
 8007e16:	460c      	mov	r4, r1
 8007e18:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007e1c:	4616      	mov	r6, r2
 8007e1e:	461f      	mov	r7, r3
 8007e20:	4605      	mov	r5, r0
 8007e22:	f000 fcb9 	bl	8008798 <_localeconv_r>
 8007e26:	6803      	ldr	r3, [r0, #0]
 8007e28:	9304      	str	r3, [sp, #16]
 8007e2a:	4618      	mov	r0, r3
 8007e2c:	f7f8 fa38 	bl	80002a0 <strlen>
 8007e30:	2300      	movs	r3, #0
 8007e32:	930a      	str	r3, [sp, #40]	@ 0x28
 8007e34:	f8d8 3000 	ldr.w	r3, [r8]
 8007e38:	9005      	str	r0, [sp, #20]
 8007e3a:	3307      	adds	r3, #7
 8007e3c:	f023 0307 	bic.w	r3, r3, #7
 8007e40:	f103 0208 	add.w	r2, r3, #8
 8007e44:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007e48:	f8d4 b000 	ldr.w	fp, [r4]
 8007e4c:	f8c8 2000 	str.w	r2, [r8]
 8007e50:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007e54:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007e58:	9307      	str	r3, [sp, #28]
 8007e5a:	f8cd 8018 	str.w	r8, [sp, #24]
 8007e5e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8007e62:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007e66:	4b9c      	ldr	r3, [pc, #624]	@ (80080d8 <_printf_float+0x2c8>)
 8007e68:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007e6c:	f7f8 fe76 	bl	8000b5c <__aeabi_dcmpun>
 8007e70:	bb70      	cbnz	r0, 8007ed0 <_printf_float+0xc0>
 8007e72:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007e76:	4b98      	ldr	r3, [pc, #608]	@ (80080d8 <_printf_float+0x2c8>)
 8007e78:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007e7c:	f7f8 fe50 	bl	8000b20 <__aeabi_dcmple>
 8007e80:	bb30      	cbnz	r0, 8007ed0 <_printf_float+0xc0>
 8007e82:	2200      	movs	r2, #0
 8007e84:	2300      	movs	r3, #0
 8007e86:	4640      	mov	r0, r8
 8007e88:	4649      	mov	r1, r9
 8007e8a:	f7f8 fe3f 	bl	8000b0c <__aeabi_dcmplt>
 8007e8e:	b110      	cbz	r0, 8007e96 <_printf_float+0x86>
 8007e90:	232d      	movs	r3, #45	@ 0x2d
 8007e92:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007e96:	4a91      	ldr	r2, [pc, #580]	@ (80080dc <_printf_float+0x2cc>)
 8007e98:	4b91      	ldr	r3, [pc, #580]	@ (80080e0 <_printf_float+0x2d0>)
 8007e9a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007e9e:	bf8c      	ite	hi
 8007ea0:	4690      	movhi	r8, r2
 8007ea2:	4698      	movls	r8, r3
 8007ea4:	2303      	movs	r3, #3
 8007ea6:	6123      	str	r3, [r4, #16]
 8007ea8:	f02b 0304 	bic.w	r3, fp, #4
 8007eac:	6023      	str	r3, [r4, #0]
 8007eae:	f04f 0900 	mov.w	r9, #0
 8007eb2:	9700      	str	r7, [sp, #0]
 8007eb4:	4633      	mov	r3, r6
 8007eb6:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007eb8:	4621      	mov	r1, r4
 8007eba:	4628      	mov	r0, r5
 8007ebc:	f000 f9d2 	bl	8008264 <_printf_common>
 8007ec0:	3001      	adds	r0, #1
 8007ec2:	f040 808d 	bne.w	8007fe0 <_printf_float+0x1d0>
 8007ec6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007eca:	b00d      	add	sp, #52	@ 0x34
 8007ecc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ed0:	4642      	mov	r2, r8
 8007ed2:	464b      	mov	r3, r9
 8007ed4:	4640      	mov	r0, r8
 8007ed6:	4649      	mov	r1, r9
 8007ed8:	f7f8 fe40 	bl	8000b5c <__aeabi_dcmpun>
 8007edc:	b140      	cbz	r0, 8007ef0 <_printf_float+0xe0>
 8007ede:	464b      	mov	r3, r9
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	bfbc      	itt	lt
 8007ee4:	232d      	movlt	r3, #45	@ 0x2d
 8007ee6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007eea:	4a7e      	ldr	r2, [pc, #504]	@ (80080e4 <_printf_float+0x2d4>)
 8007eec:	4b7e      	ldr	r3, [pc, #504]	@ (80080e8 <_printf_float+0x2d8>)
 8007eee:	e7d4      	b.n	8007e9a <_printf_float+0x8a>
 8007ef0:	6863      	ldr	r3, [r4, #4]
 8007ef2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8007ef6:	9206      	str	r2, [sp, #24]
 8007ef8:	1c5a      	adds	r2, r3, #1
 8007efa:	d13b      	bne.n	8007f74 <_printf_float+0x164>
 8007efc:	2306      	movs	r3, #6
 8007efe:	6063      	str	r3, [r4, #4]
 8007f00:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8007f04:	2300      	movs	r3, #0
 8007f06:	6022      	str	r2, [r4, #0]
 8007f08:	9303      	str	r3, [sp, #12]
 8007f0a:	ab0a      	add	r3, sp, #40	@ 0x28
 8007f0c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8007f10:	ab09      	add	r3, sp, #36	@ 0x24
 8007f12:	9300      	str	r3, [sp, #0]
 8007f14:	6861      	ldr	r1, [r4, #4]
 8007f16:	ec49 8b10 	vmov	d0, r8, r9
 8007f1a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007f1e:	4628      	mov	r0, r5
 8007f20:	f7ff fed6 	bl	8007cd0 <__cvt>
 8007f24:	9b06      	ldr	r3, [sp, #24]
 8007f26:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007f28:	2b47      	cmp	r3, #71	@ 0x47
 8007f2a:	4680      	mov	r8, r0
 8007f2c:	d129      	bne.n	8007f82 <_printf_float+0x172>
 8007f2e:	1cc8      	adds	r0, r1, #3
 8007f30:	db02      	blt.n	8007f38 <_printf_float+0x128>
 8007f32:	6863      	ldr	r3, [r4, #4]
 8007f34:	4299      	cmp	r1, r3
 8007f36:	dd41      	ble.n	8007fbc <_printf_float+0x1ac>
 8007f38:	f1aa 0a02 	sub.w	sl, sl, #2
 8007f3c:	fa5f fa8a 	uxtb.w	sl, sl
 8007f40:	3901      	subs	r1, #1
 8007f42:	4652      	mov	r2, sl
 8007f44:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007f48:	9109      	str	r1, [sp, #36]	@ 0x24
 8007f4a:	f7ff ff26 	bl	8007d9a <__exponent>
 8007f4e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007f50:	1813      	adds	r3, r2, r0
 8007f52:	2a01      	cmp	r2, #1
 8007f54:	4681      	mov	r9, r0
 8007f56:	6123      	str	r3, [r4, #16]
 8007f58:	dc02      	bgt.n	8007f60 <_printf_float+0x150>
 8007f5a:	6822      	ldr	r2, [r4, #0]
 8007f5c:	07d2      	lsls	r2, r2, #31
 8007f5e:	d501      	bpl.n	8007f64 <_printf_float+0x154>
 8007f60:	3301      	adds	r3, #1
 8007f62:	6123      	str	r3, [r4, #16]
 8007f64:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d0a2      	beq.n	8007eb2 <_printf_float+0xa2>
 8007f6c:	232d      	movs	r3, #45	@ 0x2d
 8007f6e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007f72:	e79e      	b.n	8007eb2 <_printf_float+0xa2>
 8007f74:	9a06      	ldr	r2, [sp, #24]
 8007f76:	2a47      	cmp	r2, #71	@ 0x47
 8007f78:	d1c2      	bne.n	8007f00 <_printf_float+0xf0>
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d1c0      	bne.n	8007f00 <_printf_float+0xf0>
 8007f7e:	2301      	movs	r3, #1
 8007f80:	e7bd      	b.n	8007efe <_printf_float+0xee>
 8007f82:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007f86:	d9db      	bls.n	8007f40 <_printf_float+0x130>
 8007f88:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007f8c:	d118      	bne.n	8007fc0 <_printf_float+0x1b0>
 8007f8e:	2900      	cmp	r1, #0
 8007f90:	6863      	ldr	r3, [r4, #4]
 8007f92:	dd0b      	ble.n	8007fac <_printf_float+0x19c>
 8007f94:	6121      	str	r1, [r4, #16]
 8007f96:	b913      	cbnz	r3, 8007f9e <_printf_float+0x18e>
 8007f98:	6822      	ldr	r2, [r4, #0]
 8007f9a:	07d0      	lsls	r0, r2, #31
 8007f9c:	d502      	bpl.n	8007fa4 <_printf_float+0x194>
 8007f9e:	3301      	adds	r3, #1
 8007fa0:	440b      	add	r3, r1
 8007fa2:	6123      	str	r3, [r4, #16]
 8007fa4:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007fa6:	f04f 0900 	mov.w	r9, #0
 8007faa:	e7db      	b.n	8007f64 <_printf_float+0x154>
 8007fac:	b913      	cbnz	r3, 8007fb4 <_printf_float+0x1a4>
 8007fae:	6822      	ldr	r2, [r4, #0]
 8007fb0:	07d2      	lsls	r2, r2, #31
 8007fb2:	d501      	bpl.n	8007fb8 <_printf_float+0x1a8>
 8007fb4:	3302      	adds	r3, #2
 8007fb6:	e7f4      	b.n	8007fa2 <_printf_float+0x192>
 8007fb8:	2301      	movs	r3, #1
 8007fba:	e7f2      	b.n	8007fa2 <_printf_float+0x192>
 8007fbc:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007fc0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007fc2:	4299      	cmp	r1, r3
 8007fc4:	db05      	blt.n	8007fd2 <_printf_float+0x1c2>
 8007fc6:	6823      	ldr	r3, [r4, #0]
 8007fc8:	6121      	str	r1, [r4, #16]
 8007fca:	07d8      	lsls	r0, r3, #31
 8007fcc:	d5ea      	bpl.n	8007fa4 <_printf_float+0x194>
 8007fce:	1c4b      	adds	r3, r1, #1
 8007fd0:	e7e7      	b.n	8007fa2 <_printf_float+0x192>
 8007fd2:	2900      	cmp	r1, #0
 8007fd4:	bfd4      	ite	le
 8007fd6:	f1c1 0202 	rsble	r2, r1, #2
 8007fda:	2201      	movgt	r2, #1
 8007fdc:	4413      	add	r3, r2
 8007fde:	e7e0      	b.n	8007fa2 <_printf_float+0x192>
 8007fe0:	6823      	ldr	r3, [r4, #0]
 8007fe2:	055a      	lsls	r2, r3, #21
 8007fe4:	d407      	bmi.n	8007ff6 <_printf_float+0x1e6>
 8007fe6:	6923      	ldr	r3, [r4, #16]
 8007fe8:	4642      	mov	r2, r8
 8007fea:	4631      	mov	r1, r6
 8007fec:	4628      	mov	r0, r5
 8007fee:	47b8      	blx	r7
 8007ff0:	3001      	adds	r0, #1
 8007ff2:	d12b      	bne.n	800804c <_printf_float+0x23c>
 8007ff4:	e767      	b.n	8007ec6 <_printf_float+0xb6>
 8007ff6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007ffa:	f240 80dd 	bls.w	80081b8 <_printf_float+0x3a8>
 8007ffe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008002:	2200      	movs	r2, #0
 8008004:	2300      	movs	r3, #0
 8008006:	f7f8 fd77 	bl	8000af8 <__aeabi_dcmpeq>
 800800a:	2800      	cmp	r0, #0
 800800c:	d033      	beq.n	8008076 <_printf_float+0x266>
 800800e:	4a37      	ldr	r2, [pc, #220]	@ (80080ec <_printf_float+0x2dc>)
 8008010:	2301      	movs	r3, #1
 8008012:	4631      	mov	r1, r6
 8008014:	4628      	mov	r0, r5
 8008016:	47b8      	blx	r7
 8008018:	3001      	adds	r0, #1
 800801a:	f43f af54 	beq.w	8007ec6 <_printf_float+0xb6>
 800801e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8008022:	4543      	cmp	r3, r8
 8008024:	db02      	blt.n	800802c <_printf_float+0x21c>
 8008026:	6823      	ldr	r3, [r4, #0]
 8008028:	07d8      	lsls	r0, r3, #31
 800802a:	d50f      	bpl.n	800804c <_printf_float+0x23c>
 800802c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008030:	4631      	mov	r1, r6
 8008032:	4628      	mov	r0, r5
 8008034:	47b8      	blx	r7
 8008036:	3001      	adds	r0, #1
 8008038:	f43f af45 	beq.w	8007ec6 <_printf_float+0xb6>
 800803c:	f04f 0900 	mov.w	r9, #0
 8008040:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8008044:	f104 0a1a 	add.w	sl, r4, #26
 8008048:	45c8      	cmp	r8, r9
 800804a:	dc09      	bgt.n	8008060 <_printf_float+0x250>
 800804c:	6823      	ldr	r3, [r4, #0]
 800804e:	079b      	lsls	r3, r3, #30
 8008050:	f100 8103 	bmi.w	800825a <_printf_float+0x44a>
 8008054:	68e0      	ldr	r0, [r4, #12]
 8008056:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008058:	4298      	cmp	r0, r3
 800805a:	bfb8      	it	lt
 800805c:	4618      	movlt	r0, r3
 800805e:	e734      	b.n	8007eca <_printf_float+0xba>
 8008060:	2301      	movs	r3, #1
 8008062:	4652      	mov	r2, sl
 8008064:	4631      	mov	r1, r6
 8008066:	4628      	mov	r0, r5
 8008068:	47b8      	blx	r7
 800806a:	3001      	adds	r0, #1
 800806c:	f43f af2b 	beq.w	8007ec6 <_printf_float+0xb6>
 8008070:	f109 0901 	add.w	r9, r9, #1
 8008074:	e7e8      	b.n	8008048 <_printf_float+0x238>
 8008076:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008078:	2b00      	cmp	r3, #0
 800807a:	dc39      	bgt.n	80080f0 <_printf_float+0x2e0>
 800807c:	4a1b      	ldr	r2, [pc, #108]	@ (80080ec <_printf_float+0x2dc>)
 800807e:	2301      	movs	r3, #1
 8008080:	4631      	mov	r1, r6
 8008082:	4628      	mov	r0, r5
 8008084:	47b8      	blx	r7
 8008086:	3001      	adds	r0, #1
 8008088:	f43f af1d 	beq.w	8007ec6 <_printf_float+0xb6>
 800808c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8008090:	ea59 0303 	orrs.w	r3, r9, r3
 8008094:	d102      	bne.n	800809c <_printf_float+0x28c>
 8008096:	6823      	ldr	r3, [r4, #0]
 8008098:	07d9      	lsls	r1, r3, #31
 800809a:	d5d7      	bpl.n	800804c <_printf_float+0x23c>
 800809c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80080a0:	4631      	mov	r1, r6
 80080a2:	4628      	mov	r0, r5
 80080a4:	47b8      	blx	r7
 80080a6:	3001      	adds	r0, #1
 80080a8:	f43f af0d 	beq.w	8007ec6 <_printf_float+0xb6>
 80080ac:	f04f 0a00 	mov.w	sl, #0
 80080b0:	f104 0b1a 	add.w	fp, r4, #26
 80080b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80080b6:	425b      	negs	r3, r3
 80080b8:	4553      	cmp	r3, sl
 80080ba:	dc01      	bgt.n	80080c0 <_printf_float+0x2b0>
 80080bc:	464b      	mov	r3, r9
 80080be:	e793      	b.n	8007fe8 <_printf_float+0x1d8>
 80080c0:	2301      	movs	r3, #1
 80080c2:	465a      	mov	r2, fp
 80080c4:	4631      	mov	r1, r6
 80080c6:	4628      	mov	r0, r5
 80080c8:	47b8      	blx	r7
 80080ca:	3001      	adds	r0, #1
 80080cc:	f43f aefb 	beq.w	8007ec6 <_printf_float+0xb6>
 80080d0:	f10a 0a01 	add.w	sl, sl, #1
 80080d4:	e7ee      	b.n	80080b4 <_printf_float+0x2a4>
 80080d6:	bf00      	nop
 80080d8:	7fefffff 	.word	0x7fefffff
 80080dc:	0800b144 	.word	0x0800b144
 80080e0:	0800b140 	.word	0x0800b140
 80080e4:	0800b14c 	.word	0x0800b14c
 80080e8:	0800b148 	.word	0x0800b148
 80080ec:	0800b150 	.word	0x0800b150
 80080f0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80080f2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80080f6:	4553      	cmp	r3, sl
 80080f8:	bfa8      	it	ge
 80080fa:	4653      	movge	r3, sl
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	4699      	mov	r9, r3
 8008100:	dc36      	bgt.n	8008170 <_printf_float+0x360>
 8008102:	f04f 0b00 	mov.w	fp, #0
 8008106:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800810a:	f104 021a 	add.w	r2, r4, #26
 800810e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008110:	9306      	str	r3, [sp, #24]
 8008112:	eba3 0309 	sub.w	r3, r3, r9
 8008116:	455b      	cmp	r3, fp
 8008118:	dc31      	bgt.n	800817e <_printf_float+0x36e>
 800811a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800811c:	459a      	cmp	sl, r3
 800811e:	dc3a      	bgt.n	8008196 <_printf_float+0x386>
 8008120:	6823      	ldr	r3, [r4, #0]
 8008122:	07da      	lsls	r2, r3, #31
 8008124:	d437      	bmi.n	8008196 <_printf_float+0x386>
 8008126:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008128:	ebaa 0903 	sub.w	r9, sl, r3
 800812c:	9b06      	ldr	r3, [sp, #24]
 800812e:	ebaa 0303 	sub.w	r3, sl, r3
 8008132:	4599      	cmp	r9, r3
 8008134:	bfa8      	it	ge
 8008136:	4699      	movge	r9, r3
 8008138:	f1b9 0f00 	cmp.w	r9, #0
 800813c:	dc33      	bgt.n	80081a6 <_printf_float+0x396>
 800813e:	f04f 0800 	mov.w	r8, #0
 8008142:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008146:	f104 0b1a 	add.w	fp, r4, #26
 800814a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800814c:	ebaa 0303 	sub.w	r3, sl, r3
 8008150:	eba3 0309 	sub.w	r3, r3, r9
 8008154:	4543      	cmp	r3, r8
 8008156:	f77f af79 	ble.w	800804c <_printf_float+0x23c>
 800815a:	2301      	movs	r3, #1
 800815c:	465a      	mov	r2, fp
 800815e:	4631      	mov	r1, r6
 8008160:	4628      	mov	r0, r5
 8008162:	47b8      	blx	r7
 8008164:	3001      	adds	r0, #1
 8008166:	f43f aeae 	beq.w	8007ec6 <_printf_float+0xb6>
 800816a:	f108 0801 	add.w	r8, r8, #1
 800816e:	e7ec      	b.n	800814a <_printf_float+0x33a>
 8008170:	4642      	mov	r2, r8
 8008172:	4631      	mov	r1, r6
 8008174:	4628      	mov	r0, r5
 8008176:	47b8      	blx	r7
 8008178:	3001      	adds	r0, #1
 800817a:	d1c2      	bne.n	8008102 <_printf_float+0x2f2>
 800817c:	e6a3      	b.n	8007ec6 <_printf_float+0xb6>
 800817e:	2301      	movs	r3, #1
 8008180:	4631      	mov	r1, r6
 8008182:	4628      	mov	r0, r5
 8008184:	9206      	str	r2, [sp, #24]
 8008186:	47b8      	blx	r7
 8008188:	3001      	adds	r0, #1
 800818a:	f43f ae9c 	beq.w	8007ec6 <_printf_float+0xb6>
 800818e:	9a06      	ldr	r2, [sp, #24]
 8008190:	f10b 0b01 	add.w	fp, fp, #1
 8008194:	e7bb      	b.n	800810e <_printf_float+0x2fe>
 8008196:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800819a:	4631      	mov	r1, r6
 800819c:	4628      	mov	r0, r5
 800819e:	47b8      	blx	r7
 80081a0:	3001      	adds	r0, #1
 80081a2:	d1c0      	bne.n	8008126 <_printf_float+0x316>
 80081a4:	e68f      	b.n	8007ec6 <_printf_float+0xb6>
 80081a6:	9a06      	ldr	r2, [sp, #24]
 80081a8:	464b      	mov	r3, r9
 80081aa:	4442      	add	r2, r8
 80081ac:	4631      	mov	r1, r6
 80081ae:	4628      	mov	r0, r5
 80081b0:	47b8      	blx	r7
 80081b2:	3001      	adds	r0, #1
 80081b4:	d1c3      	bne.n	800813e <_printf_float+0x32e>
 80081b6:	e686      	b.n	8007ec6 <_printf_float+0xb6>
 80081b8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80081bc:	f1ba 0f01 	cmp.w	sl, #1
 80081c0:	dc01      	bgt.n	80081c6 <_printf_float+0x3b6>
 80081c2:	07db      	lsls	r3, r3, #31
 80081c4:	d536      	bpl.n	8008234 <_printf_float+0x424>
 80081c6:	2301      	movs	r3, #1
 80081c8:	4642      	mov	r2, r8
 80081ca:	4631      	mov	r1, r6
 80081cc:	4628      	mov	r0, r5
 80081ce:	47b8      	blx	r7
 80081d0:	3001      	adds	r0, #1
 80081d2:	f43f ae78 	beq.w	8007ec6 <_printf_float+0xb6>
 80081d6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80081da:	4631      	mov	r1, r6
 80081dc:	4628      	mov	r0, r5
 80081de:	47b8      	blx	r7
 80081e0:	3001      	adds	r0, #1
 80081e2:	f43f ae70 	beq.w	8007ec6 <_printf_float+0xb6>
 80081e6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80081ea:	2200      	movs	r2, #0
 80081ec:	2300      	movs	r3, #0
 80081ee:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 80081f2:	f7f8 fc81 	bl	8000af8 <__aeabi_dcmpeq>
 80081f6:	b9c0      	cbnz	r0, 800822a <_printf_float+0x41a>
 80081f8:	4653      	mov	r3, sl
 80081fa:	f108 0201 	add.w	r2, r8, #1
 80081fe:	4631      	mov	r1, r6
 8008200:	4628      	mov	r0, r5
 8008202:	47b8      	blx	r7
 8008204:	3001      	adds	r0, #1
 8008206:	d10c      	bne.n	8008222 <_printf_float+0x412>
 8008208:	e65d      	b.n	8007ec6 <_printf_float+0xb6>
 800820a:	2301      	movs	r3, #1
 800820c:	465a      	mov	r2, fp
 800820e:	4631      	mov	r1, r6
 8008210:	4628      	mov	r0, r5
 8008212:	47b8      	blx	r7
 8008214:	3001      	adds	r0, #1
 8008216:	f43f ae56 	beq.w	8007ec6 <_printf_float+0xb6>
 800821a:	f108 0801 	add.w	r8, r8, #1
 800821e:	45d0      	cmp	r8, sl
 8008220:	dbf3      	blt.n	800820a <_printf_float+0x3fa>
 8008222:	464b      	mov	r3, r9
 8008224:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008228:	e6df      	b.n	8007fea <_printf_float+0x1da>
 800822a:	f04f 0800 	mov.w	r8, #0
 800822e:	f104 0b1a 	add.w	fp, r4, #26
 8008232:	e7f4      	b.n	800821e <_printf_float+0x40e>
 8008234:	2301      	movs	r3, #1
 8008236:	4642      	mov	r2, r8
 8008238:	e7e1      	b.n	80081fe <_printf_float+0x3ee>
 800823a:	2301      	movs	r3, #1
 800823c:	464a      	mov	r2, r9
 800823e:	4631      	mov	r1, r6
 8008240:	4628      	mov	r0, r5
 8008242:	47b8      	blx	r7
 8008244:	3001      	adds	r0, #1
 8008246:	f43f ae3e 	beq.w	8007ec6 <_printf_float+0xb6>
 800824a:	f108 0801 	add.w	r8, r8, #1
 800824e:	68e3      	ldr	r3, [r4, #12]
 8008250:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008252:	1a5b      	subs	r3, r3, r1
 8008254:	4543      	cmp	r3, r8
 8008256:	dcf0      	bgt.n	800823a <_printf_float+0x42a>
 8008258:	e6fc      	b.n	8008054 <_printf_float+0x244>
 800825a:	f04f 0800 	mov.w	r8, #0
 800825e:	f104 0919 	add.w	r9, r4, #25
 8008262:	e7f4      	b.n	800824e <_printf_float+0x43e>

08008264 <_printf_common>:
 8008264:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008268:	4616      	mov	r6, r2
 800826a:	4698      	mov	r8, r3
 800826c:	688a      	ldr	r2, [r1, #8]
 800826e:	690b      	ldr	r3, [r1, #16]
 8008270:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008274:	4293      	cmp	r3, r2
 8008276:	bfb8      	it	lt
 8008278:	4613      	movlt	r3, r2
 800827a:	6033      	str	r3, [r6, #0]
 800827c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008280:	4607      	mov	r7, r0
 8008282:	460c      	mov	r4, r1
 8008284:	b10a      	cbz	r2, 800828a <_printf_common+0x26>
 8008286:	3301      	adds	r3, #1
 8008288:	6033      	str	r3, [r6, #0]
 800828a:	6823      	ldr	r3, [r4, #0]
 800828c:	0699      	lsls	r1, r3, #26
 800828e:	bf42      	ittt	mi
 8008290:	6833      	ldrmi	r3, [r6, #0]
 8008292:	3302      	addmi	r3, #2
 8008294:	6033      	strmi	r3, [r6, #0]
 8008296:	6825      	ldr	r5, [r4, #0]
 8008298:	f015 0506 	ands.w	r5, r5, #6
 800829c:	d106      	bne.n	80082ac <_printf_common+0x48>
 800829e:	f104 0a19 	add.w	sl, r4, #25
 80082a2:	68e3      	ldr	r3, [r4, #12]
 80082a4:	6832      	ldr	r2, [r6, #0]
 80082a6:	1a9b      	subs	r3, r3, r2
 80082a8:	42ab      	cmp	r3, r5
 80082aa:	dc26      	bgt.n	80082fa <_printf_common+0x96>
 80082ac:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80082b0:	6822      	ldr	r2, [r4, #0]
 80082b2:	3b00      	subs	r3, #0
 80082b4:	bf18      	it	ne
 80082b6:	2301      	movne	r3, #1
 80082b8:	0692      	lsls	r2, r2, #26
 80082ba:	d42b      	bmi.n	8008314 <_printf_common+0xb0>
 80082bc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80082c0:	4641      	mov	r1, r8
 80082c2:	4638      	mov	r0, r7
 80082c4:	47c8      	blx	r9
 80082c6:	3001      	adds	r0, #1
 80082c8:	d01e      	beq.n	8008308 <_printf_common+0xa4>
 80082ca:	6823      	ldr	r3, [r4, #0]
 80082cc:	6922      	ldr	r2, [r4, #16]
 80082ce:	f003 0306 	and.w	r3, r3, #6
 80082d2:	2b04      	cmp	r3, #4
 80082d4:	bf02      	ittt	eq
 80082d6:	68e5      	ldreq	r5, [r4, #12]
 80082d8:	6833      	ldreq	r3, [r6, #0]
 80082da:	1aed      	subeq	r5, r5, r3
 80082dc:	68a3      	ldr	r3, [r4, #8]
 80082de:	bf0c      	ite	eq
 80082e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80082e4:	2500      	movne	r5, #0
 80082e6:	4293      	cmp	r3, r2
 80082e8:	bfc4      	itt	gt
 80082ea:	1a9b      	subgt	r3, r3, r2
 80082ec:	18ed      	addgt	r5, r5, r3
 80082ee:	2600      	movs	r6, #0
 80082f0:	341a      	adds	r4, #26
 80082f2:	42b5      	cmp	r5, r6
 80082f4:	d11a      	bne.n	800832c <_printf_common+0xc8>
 80082f6:	2000      	movs	r0, #0
 80082f8:	e008      	b.n	800830c <_printf_common+0xa8>
 80082fa:	2301      	movs	r3, #1
 80082fc:	4652      	mov	r2, sl
 80082fe:	4641      	mov	r1, r8
 8008300:	4638      	mov	r0, r7
 8008302:	47c8      	blx	r9
 8008304:	3001      	adds	r0, #1
 8008306:	d103      	bne.n	8008310 <_printf_common+0xac>
 8008308:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800830c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008310:	3501      	adds	r5, #1
 8008312:	e7c6      	b.n	80082a2 <_printf_common+0x3e>
 8008314:	18e1      	adds	r1, r4, r3
 8008316:	1c5a      	adds	r2, r3, #1
 8008318:	2030      	movs	r0, #48	@ 0x30
 800831a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800831e:	4422      	add	r2, r4
 8008320:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008324:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008328:	3302      	adds	r3, #2
 800832a:	e7c7      	b.n	80082bc <_printf_common+0x58>
 800832c:	2301      	movs	r3, #1
 800832e:	4622      	mov	r2, r4
 8008330:	4641      	mov	r1, r8
 8008332:	4638      	mov	r0, r7
 8008334:	47c8      	blx	r9
 8008336:	3001      	adds	r0, #1
 8008338:	d0e6      	beq.n	8008308 <_printf_common+0xa4>
 800833a:	3601      	adds	r6, #1
 800833c:	e7d9      	b.n	80082f2 <_printf_common+0x8e>
	...

08008340 <_printf_i>:
 8008340:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008344:	7e0f      	ldrb	r7, [r1, #24]
 8008346:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008348:	2f78      	cmp	r7, #120	@ 0x78
 800834a:	4691      	mov	r9, r2
 800834c:	4680      	mov	r8, r0
 800834e:	460c      	mov	r4, r1
 8008350:	469a      	mov	sl, r3
 8008352:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008356:	d807      	bhi.n	8008368 <_printf_i+0x28>
 8008358:	2f62      	cmp	r7, #98	@ 0x62
 800835a:	d80a      	bhi.n	8008372 <_printf_i+0x32>
 800835c:	2f00      	cmp	r7, #0
 800835e:	f000 80d1 	beq.w	8008504 <_printf_i+0x1c4>
 8008362:	2f58      	cmp	r7, #88	@ 0x58
 8008364:	f000 80b8 	beq.w	80084d8 <_printf_i+0x198>
 8008368:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800836c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008370:	e03a      	b.n	80083e8 <_printf_i+0xa8>
 8008372:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008376:	2b15      	cmp	r3, #21
 8008378:	d8f6      	bhi.n	8008368 <_printf_i+0x28>
 800837a:	a101      	add	r1, pc, #4	@ (adr r1, 8008380 <_printf_i+0x40>)
 800837c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008380:	080083d9 	.word	0x080083d9
 8008384:	080083ed 	.word	0x080083ed
 8008388:	08008369 	.word	0x08008369
 800838c:	08008369 	.word	0x08008369
 8008390:	08008369 	.word	0x08008369
 8008394:	08008369 	.word	0x08008369
 8008398:	080083ed 	.word	0x080083ed
 800839c:	08008369 	.word	0x08008369
 80083a0:	08008369 	.word	0x08008369
 80083a4:	08008369 	.word	0x08008369
 80083a8:	08008369 	.word	0x08008369
 80083ac:	080084eb 	.word	0x080084eb
 80083b0:	08008417 	.word	0x08008417
 80083b4:	080084a5 	.word	0x080084a5
 80083b8:	08008369 	.word	0x08008369
 80083bc:	08008369 	.word	0x08008369
 80083c0:	0800850d 	.word	0x0800850d
 80083c4:	08008369 	.word	0x08008369
 80083c8:	08008417 	.word	0x08008417
 80083cc:	08008369 	.word	0x08008369
 80083d0:	08008369 	.word	0x08008369
 80083d4:	080084ad 	.word	0x080084ad
 80083d8:	6833      	ldr	r3, [r6, #0]
 80083da:	1d1a      	adds	r2, r3, #4
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	6032      	str	r2, [r6, #0]
 80083e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80083e4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80083e8:	2301      	movs	r3, #1
 80083ea:	e09c      	b.n	8008526 <_printf_i+0x1e6>
 80083ec:	6833      	ldr	r3, [r6, #0]
 80083ee:	6820      	ldr	r0, [r4, #0]
 80083f0:	1d19      	adds	r1, r3, #4
 80083f2:	6031      	str	r1, [r6, #0]
 80083f4:	0606      	lsls	r6, r0, #24
 80083f6:	d501      	bpl.n	80083fc <_printf_i+0xbc>
 80083f8:	681d      	ldr	r5, [r3, #0]
 80083fa:	e003      	b.n	8008404 <_printf_i+0xc4>
 80083fc:	0645      	lsls	r5, r0, #25
 80083fe:	d5fb      	bpl.n	80083f8 <_printf_i+0xb8>
 8008400:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008404:	2d00      	cmp	r5, #0
 8008406:	da03      	bge.n	8008410 <_printf_i+0xd0>
 8008408:	232d      	movs	r3, #45	@ 0x2d
 800840a:	426d      	negs	r5, r5
 800840c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008410:	4858      	ldr	r0, [pc, #352]	@ (8008574 <_printf_i+0x234>)
 8008412:	230a      	movs	r3, #10
 8008414:	e011      	b.n	800843a <_printf_i+0xfa>
 8008416:	6821      	ldr	r1, [r4, #0]
 8008418:	6833      	ldr	r3, [r6, #0]
 800841a:	0608      	lsls	r0, r1, #24
 800841c:	f853 5b04 	ldr.w	r5, [r3], #4
 8008420:	d402      	bmi.n	8008428 <_printf_i+0xe8>
 8008422:	0649      	lsls	r1, r1, #25
 8008424:	bf48      	it	mi
 8008426:	b2ad      	uxthmi	r5, r5
 8008428:	2f6f      	cmp	r7, #111	@ 0x6f
 800842a:	4852      	ldr	r0, [pc, #328]	@ (8008574 <_printf_i+0x234>)
 800842c:	6033      	str	r3, [r6, #0]
 800842e:	bf14      	ite	ne
 8008430:	230a      	movne	r3, #10
 8008432:	2308      	moveq	r3, #8
 8008434:	2100      	movs	r1, #0
 8008436:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800843a:	6866      	ldr	r6, [r4, #4]
 800843c:	60a6      	str	r6, [r4, #8]
 800843e:	2e00      	cmp	r6, #0
 8008440:	db05      	blt.n	800844e <_printf_i+0x10e>
 8008442:	6821      	ldr	r1, [r4, #0]
 8008444:	432e      	orrs	r6, r5
 8008446:	f021 0104 	bic.w	r1, r1, #4
 800844a:	6021      	str	r1, [r4, #0]
 800844c:	d04b      	beq.n	80084e6 <_printf_i+0x1a6>
 800844e:	4616      	mov	r6, r2
 8008450:	fbb5 f1f3 	udiv	r1, r5, r3
 8008454:	fb03 5711 	mls	r7, r3, r1, r5
 8008458:	5dc7      	ldrb	r7, [r0, r7]
 800845a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800845e:	462f      	mov	r7, r5
 8008460:	42bb      	cmp	r3, r7
 8008462:	460d      	mov	r5, r1
 8008464:	d9f4      	bls.n	8008450 <_printf_i+0x110>
 8008466:	2b08      	cmp	r3, #8
 8008468:	d10b      	bne.n	8008482 <_printf_i+0x142>
 800846a:	6823      	ldr	r3, [r4, #0]
 800846c:	07df      	lsls	r7, r3, #31
 800846e:	d508      	bpl.n	8008482 <_printf_i+0x142>
 8008470:	6923      	ldr	r3, [r4, #16]
 8008472:	6861      	ldr	r1, [r4, #4]
 8008474:	4299      	cmp	r1, r3
 8008476:	bfde      	ittt	le
 8008478:	2330      	movle	r3, #48	@ 0x30
 800847a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800847e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8008482:	1b92      	subs	r2, r2, r6
 8008484:	6122      	str	r2, [r4, #16]
 8008486:	f8cd a000 	str.w	sl, [sp]
 800848a:	464b      	mov	r3, r9
 800848c:	aa03      	add	r2, sp, #12
 800848e:	4621      	mov	r1, r4
 8008490:	4640      	mov	r0, r8
 8008492:	f7ff fee7 	bl	8008264 <_printf_common>
 8008496:	3001      	adds	r0, #1
 8008498:	d14a      	bne.n	8008530 <_printf_i+0x1f0>
 800849a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800849e:	b004      	add	sp, #16
 80084a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80084a4:	6823      	ldr	r3, [r4, #0]
 80084a6:	f043 0320 	orr.w	r3, r3, #32
 80084aa:	6023      	str	r3, [r4, #0]
 80084ac:	4832      	ldr	r0, [pc, #200]	@ (8008578 <_printf_i+0x238>)
 80084ae:	2778      	movs	r7, #120	@ 0x78
 80084b0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80084b4:	6823      	ldr	r3, [r4, #0]
 80084b6:	6831      	ldr	r1, [r6, #0]
 80084b8:	061f      	lsls	r7, r3, #24
 80084ba:	f851 5b04 	ldr.w	r5, [r1], #4
 80084be:	d402      	bmi.n	80084c6 <_printf_i+0x186>
 80084c0:	065f      	lsls	r7, r3, #25
 80084c2:	bf48      	it	mi
 80084c4:	b2ad      	uxthmi	r5, r5
 80084c6:	6031      	str	r1, [r6, #0]
 80084c8:	07d9      	lsls	r1, r3, #31
 80084ca:	bf44      	itt	mi
 80084cc:	f043 0320 	orrmi.w	r3, r3, #32
 80084d0:	6023      	strmi	r3, [r4, #0]
 80084d2:	b11d      	cbz	r5, 80084dc <_printf_i+0x19c>
 80084d4:	2310      	movs	r3, #16
 80084d6:	e7ad      	b.n	8008434 <_printf_i+0xf4>
 80084d8:	4826      	ldr	r0, [pc, #152]	@ (8008574 <_printf_i+0x234>)
 80084da:	e7e9      	b.n	80084b0 <_printf_i+0x170>
 80084dc:	6823      	ldr	r3, [r4, #0]
 80084de:	f023 0320 	bic.w	r3, r3, #32
 80084e2:	6023      	str	r3, [r4, #0]
 80084e4:	e7f6      	b.n	80084d4 <_printf_i+0x194>
 80084e6:	4616      	mov	r6, r2
 80084e8:	e7bd      	b.n	8008466 <_printf_i+0x126>
 80084ea:	6833      	ldr	r3, [r6, #0]
 80084ec:	6825      	ldr	r5, [r4, #0]
 80084ee:	6961      	ldr	r1, [r4, #20]
 80084f0:	1d18      	adds	r0, r3, #4
 80084f2:	6030      	str	r0, [r6, #0]
 80084f4:	062e      	lsls	r6, r5, #24
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	d501      	bpl.n	80084fe <_printf_i+0x1be>
 80084fa:	6019      	str	r1, [r3, #0]
 80084fc:	e002      	b.n	8008504 <_printf_i+0x1c4>
 80084fe:	0668      	lsls	r0, r5, #25
 8008500:	d5fb      	bpl.n	80084fa <_printf_i+0x1ba>
 8008502:	8019      	strh	r1, [r3, #0]
 8008504:	2300      	movs	r3, #0
 8008506:	6123      	str	r3, [r4, #16]
 8008508:	4616      	mov	r6, r2
 800850a:	e7bc      	b.n	8008486 <_printf_i+0x146>
 800850c:	6833      	ldr	r3, [r6, #0]
 800850e:	1d1a      	adds	r2, r3, #4
 8008510:	6032      	str	r2, [r6, #0]
 8008512:	681e      	ldr	r6, [r3, #0]
 8008514:	6862      	ldr	r2, [r4, #4]
 8008516:	2100      	movs	r1, #0
 8008518:	4630      	mov	r0, r6
 800851a:	f7f7 fe71 	bl	8000200 <memchr>
 800851e:	b108      	cbz	r0, 8008524 <_printf_i+0x1e4>
 8008520:	1b80      	subs	r0, r0, r6
 8008522:	6060      	str	r0, [r4, #4]
 8008524:	6863      	ldr	r3, [r4, #4]
 8008526:	6123      	str	r3, [r4, #16]
 8008528:	2300      	movs	r3, #0
 800852a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800852e:	e7aa      	b.n	8008486 <_printf_i+0x146>
 8008530:	6923      	ldr	r3, [r4, #16]
 8008532:	4632      	mov	r2, r6
 8008534:	4649      	mov	r1, r9
 8008536:	4640      	mov	r0, r8
 8008538:	47d0      	blx	sl
 800853a:	3001      	adds	r0, #1
 800853c:	d0ad      	beq.n	800849a <_printf_i+0x15a>
 800853e:	6823      	ldr	r3, [r4, #0]
 8008540:	079b      	lsls	r3, r3, #30
 8008542:	d413      	bmi.n	800856c <_printf_i+0x22c>
 8008544:	68e0      	ldr	r0, [r4, #12]
 8008546:	9b03      	ldr	r3, [sp, #12]
 8008548:	4298      	cmp	r0, r3
 800854a:	bfb8      	it	lt
 800854c:	4618      	movlt	r0, r3
 800854e:	e7a6      	b.n	800849e <_printf_i+0x15e>
 8008550:	2301      	movs	r3, #1
 8008552:	4632      	mov	r2, r6
 8008554:	4649      	mov	r1, r9
 8008556:	4640      	mov	r0, r8
 8008558:	47d0      	blx	sl
 800855a:	3001      	adds	r0, #1
 800855c:	d09d      	beq.n	800849a <_printf_i+0x15a>
 800855e:	3501      	adds	r5, #1
 8008560:	68e3      	ldr	r3, [r4, #12]
 8008562:	9903      	ldr	r1, [sp, #12]
 8008564:	1a5b      	subs	r3, r3, r1
 8008566:	42ab      	cmp	r3, r5
 8008568:	dcf2      	bgt.n	8008550 <_printf_i+0x210>
 800856a:	e7eb      	b.n	8008544 <_printf_i+0x204>
 800856c:	2500      	movs	r5, #0
 800856e:	f104 0619 	add.w	r6, r4, #25
 8008572:	e7f5      	b.n	8008560 <_printf_i+0x220>
 8008574:	0800b152 	.word	0x0800b152
 8008578:	0800b163 	.word	0x0800b163

0800857c <std>:
 800857c:	2300      	movs	r3, #0
 800857e:	b510      	push	{r4, lr}
 8008580:	4604      	mov	r4, r0
 8008582:	e9c0 3300 	strd	r3, r3, [r0]
 8008586:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800858a:	6083      	str	r3, [r0, #8]
 800858c:	8181      	strh	r1, [r0, #12]
 800858e:	6643      	str	r3, [r0, #100]	@ 0x64
 8008590:	81c2      	strh	r2, [r0, #14]
 8008592:	6183      	str	r3, [r0, #24]
 8008594:	4619      	mov	r1, r3
 8008596:	2208      	movs	r2, #8
 8008598:	305c      	adds	r0, #92	@ 0x5c
 800859a:	f000 f8f4 	bl	8008786 <memset>
 800859e:	4b0d      	ldr	r3, [pc, #52]	@ (80085d4 <std+0x58>)
 80085a0:	6263      	str	r3, [r4, #36]	@ 0x24
 80085a2:	4b0d      	ldr	r3, [pc, #52]	@ (80085d8 <std+0x5c>)
 80085a4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80085a6:	4b0d      	ldr	r3, [pc, #52]	@ (80085dc <std+0x60>)
 80085a8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80085aa:	4b0d      	ldr	r3, [pc, #52]	@ (80085e0 <std+0x64>)
 80085ac:	6323      	str	r3, [r4, #48]	@ 0x30
 80085ae:	4b0d      	ldr	r3, [pc, #52]	@ (80085e4 <std+0x68>)
 80085b0:	6224      	str	r4, [r4, #32]
 80085b2:	429c      	cmp	r4, r3
 80085b4:	d006      	beq.n	80085c4 <std+0x48>
 80085b6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80085ba:	4294      	cmp	r4, r2
 80085bc:	d002      	beq.n	80085c4 <std+0x48>
 80085be:	33d0      	adds	r3, #208	@ 0xd0
 80085c0:	429c      	cmp	r4, r3
 80085c2:	d105      	bne.n	80085d0 <std+0x54>
 80085c4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80085c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80085cc:	f000 b958 	b.w	8008880 <__retarget_lock_init_recursive>
 80085d0:	bd10      	pop	{r4, pc}
 80085d2:	bf00      	nop
 80085d4:	08008701 	.word	0x08008701
 80085d8:	08008723 	.word	0x08008723
 80085dc:	0800875b 	.word	0x0800875b
 80085e0:	0800877f 	.word	0x0800877f
 80085e4:	200481a8 	.word	0x200481a8

080085e8 <stdio_exit_handler>:
 80085e8:	4a02      	ldr	r2, [pc, #8]	@ (80085f4 <stdio_exit_handler+0xc>)
 80085ea:	4903      	ldr	r1, [pc, #12]	@ (80085f8 <stdio_exit_handler+0x10>)
 80085ec:	4803      	ldr	r0, [pc, #12]	@ (80085fc <stdio_exit_handler+0x14>)
 80085ee:	f000 b869 	b.w	80086c4 <_fwalk_sglue>
 80085f2:	bf00      	nop
 80085f4:	2004000c 	.word	0x2004000c
 80085f8:	08009f35 	.word	0x08009f35
 80085fc:	2004001c 	.word	0x2004001c

08008600 <cleanup_stdio>:
 8008600:	6841      	ldr	r1, [r0, #4]
 8008602:	4b0c      	ldr	r3, [pc, #48]	@ (8008634 <cleanup_stdio+0x34>)
 8008604:	4299      	cmp	r1, r3
 8008606:	b510      	push	{r4, lr}
 8008608:	4604      	mov	r4, r0
 800860a:	d001      	beq.n	8008610 <cleanup_stdio+0x10>
 800860c:	f001 fc92 	bl	8009f34 <_fflush_r>
 8008610:	68a1      	ldr	r1, [r4, #8]
 8008612:	4b09      	ldr	r3, [pc, #36]	@ (8008638 <cleanup_stdio+0x38>)
 8008614:	4299      	cmp	r1, r3
 8008616:	d002      	beq.n	800861e <cleanup_stdio+0x1e>
 8008618:	4620      	mov	r0, r4
 800861a:	f001 fc8b 	bl	8009f34 <_fflush_r>
 800861e:	68e1      	ldr	r1, [r4, #12]
 8008620:	4b06      	ldr	r3, [pc, #24]	@ (800863c <cleanup_stdio+0x3c>)
 8008622:	4299      	cmp	r1, r3
 8008624:	d004      	beq.n	8008630 <cleanup_stdio+0x30>
 8008626:	4620      	mov	r0, r4
 8008628:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800862c:	f001 bc82 	b.w	8009f34 <_fflush_r>
 8008630:	bd10      	pop	{r4, pc}
 8008632:	bf00      	nop
 8008634:	200481a8 	.word	0x200481a8
 8008638:	20048210 	.word	0x20048210
 800863c:	20048278 	.word	0x20048278

08008640 <global_stdio_init.part.0>:
 8008640:	b510      	push	{r4, lr}
 8008642:	4b0b      	ldr	r3, [pc, #44]	@ (8008670 <global_stdio_init.part.0+0x30>)
 8008644:	4c0b      	ldr	r4, [pc, #44]	@ (8008674 <global_stdio_init.part.0+0x34>)
 8008646:	4a0c      	ldr	r2, [pc, #48]	@ (8008678 <global_stdio_init.part.0+0x38>)
 8008648:	601a      	str	r2, [r3, #0]
 800864a:	4620      	mov	r0, r4
 800864c:	2200      	movs	r2, #0
 800864e:	2104      	movs	r1, #4
 8008650:	f7ff ff94 	bl	800857c <std>
 8008654:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008658:	2201      	movs	r2, #1
 800865a:	2109      	movs	r1, #9
 800865c:	f7ff ff8e 	bl	800857c <std>
 8008660:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008664:	2202      	movs	r2, #2
 8008666:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800866a:	2112      	movs	r1, #18
 800866c:	f7ff bf86 	b.w	800857c <std>
 8008670:	200482e0 	.word	0x200482e0
 8008674:	200481a8 	.word	0x200481a8
 8008678:	080085e9 	.word	0x080085e9

0800867c <__sfp_lock_acquire>:
 800867c:	4801      	ldr	r0, [pc, #4]	@ (8008684 <__sfp_lock_acquire+0x8>)
 800867e:	f000 b900 	b.w	8008882 <__retarget_lock_acquire_recursive>
 8008682:	bf00      	nop
 8008684:	200482e9 	.word	0x200482e9

08008688 <__sfp_lock_release>:
 8008688:	4801      	ldr	r0, [pc, #4]	@ (8008690 <__sfp_lock_release+0x8>)
 800868a:	f000 b8fb 	b.w	8008884 <__retarget_lock_release_recursive>
 800868e:	bf00      	nop
 8008690:	200482e9 	.word	0x200482e9

08008694 <__sinit>:
 8008694:	b510      	push	{r4, lr}
 8008696:	4604      	mov	r4, r0
 8008698:	f7ff fff0 	bl	800867c <__sfp_lock_acquire>
 800869c:	6a23      	ldr	r3, [r4, #32]
 800869e:	b11b      	cbz	r3, 80086a8 <__sinit+0x14>
 80086a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80086a4:	f7ff bff0 	b.w	8008688 <__sfp_lock_release>
 80086a8:	4b04      	ldr	r3, [pc, #16]	@ (80086bc <__sinit+0x28>)
 80086aa:	6223      	str	r3, [r4, #32]
 80086ac:	4b04      	ldr	r3, [pc, #16]	@ (80086c0 <__sinit+0x2c>)
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d1f5      	bne.n	80086a0 <__sinit+0xc>
 80086b4:	f7ff ffc4 	bl	8008640 <global_stdio_init.part.0>
 80086b8:	e7f2      	b.n	80086a0 <__sinit+0xc>
 80086ba:	bf00      	nop
 80086bc:	08008601 	.word	0x08008601
 80086c0:	200482e0 	.word	0x200482e0

080086c4 <_fwalk_sglue>:
 80086c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80086c8:	4607      	mov	r7, r0
 80086ca:	4688      	mov	r8, r1
 80086cc:	4614      	mov	r4, r2
 80086ce:	2600      	movs	r6, #0
 80086d0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80086d4:	f1b9 0901 	subs.w	r9, r9, #1
 80086d8:	d505      	bpl.n	80086e6 <_fwalk_sglue+0x22>
 80086da:	6824      	ldr	r4, [r4, #0]
 80086dc:	2c00      	cmp	r4, #0
 80086de:	d1f7      	bne.n	80086d0 <_fwalk_sglue+0xc>
 80086e0:	4630      	mov	r0, r6
 80086e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80086e6:	89ab      	ldrh	r3, [r5, #12]
 80086e8:	2b01      	cmp	r3, #1
 80086ea:	d907      	bls.n	80086fc <_fwalk_sglue+0x38>
 80086ec:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80086f0:	3301      	adds	r3, #1
 80086f2:	d003      	beq.n	80086fc <_fwalk_sglue+0x38>
 80086f4:	4629      	mov	r1, r5
 80086f6:	4638      	mov	r0, r7
 80086f8:	47c0      	blx	r8
 80086fa:	4306      	orrs	r6, r0
 80086fc:	3568      	adds	r5, #104	@ 0x68
 80086fe:	e7e9      	b.n	80086d4 <_fwalk_sglue+0x10>

08008700 <__sread>:
 8008700:	b510      	push	{r4, lr}
 8008702:	460c      	mov	r4, r1
 8008704:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008708:	f000 f86c 	bl	80087e4 <_read_r>
 800870c:	2800      	cmp	r0, #0
 800870e:	bfab      	itete	ge
 8008710:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008712:	89a3      	ldrhlt	r3, [r4, #12]
 8008714:	181b      	addge	r3, r3, r0
 8008716:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800871a:	bfac      	ite	ge
 800871c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800871e:	81a3      	strhlt	r3, [r4, #12]
 8008720:	bd10      	pop	{r4, pc}

08008722 <__swrite>:
 8008722:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008726:	461f      	mov	r7, r3
 8008728:	898b      	ldrh	r3, [r1, #12]
 800872a:	05db      	lsls	r3, r3, #23
 800872c:	4605      	mov	r5, r0
 800872e:	460c      	mov	r4, r1
 8008730:	4616      	mov	r6, r2
 8008732:	d505      	bpl.n	8008740 <__swrite+0x1e>
 8008734:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008738:	2302      	movs	r3, #2
 800873a:	2200      	movs	r2, #0
 800873c:	f000 f840 	bl	80087c0 <_lseek_r>
 8008740:	89a3      	ldrh	r3, [r4, #12]
 8008742:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008746:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800874a:	81a3      	strh	r3, [r4, #12]
 800874c:	4632      	mov	r2, r6
 800874e:	463b      	mov	r3, r7
 8008750:	4628      	mov	r0, r5
 8008752:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008756:	f000 b857 	b.w	8008808 <_write_r>

0800875a <__sseek>:
 800875a:	b510      	push	{r4, lr}
 800875c:	460c      	mov	r4, r1
 800875e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008762:	f000 f82d 	bl	80087c0 <_lseek_r>
 8008766:	1c43      	adds	r3, r0, #1
 8008768:	89a3      	ldrh	r3, [r4, #12]
 800876a:	bf15      	itete	ne
 800876c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800876e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008772:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008776:	81a3      	strheq	r3, [r4, #12]
 8008778:	bf18      	it	ne
 800877a:	81a3      	strhne	r3, [r4, #12]
 800877c:	bd10      	pop	{r4, pc}

0800877e <__sclose>:
 800877e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008782:	f000 b80d 	b.w	80087a0 <_close_r>

08008786 <memset>:
 8008786:	4402      	add	r2, r0
 8008788:	4603      	mov	r3, r0
 800878a:	4293      	cmp	r3, r2
 800878c:	d100      	bne.n	8008790 <memset+0xa>
 800878e:	4770      	bx	lr
 8008790:	f803 1b01 	strb.w	r1, [r3], #1
 8008794:	e7f9      	b.n	800878a <memset+0x4>
	...

08008798 <_localeconv_r>:
 8008798:	4800      	ldr	r0, [pc, #0]	@ (800879c <_localeconv_r+0x4>)
 800879a:	4770      	bx	lr
 800879c:	20040158 	.word	0x20040158

080087a0 <_close_r>:
 80087a0:	b538      	push	{r3, r4, r5, lr}
 80087a2:	4d06      	ldr	r5, [pc, #24]	@ (80087bc <_close_r+0x1c>)
 80087a4:	2300      	movs	r3, #0
 80087a6:	4604      	mov	r4, r0
 80087a8:	4608      	mov	r0, r1
 80087aa:	602b      	str	r3, [r5, #0]
 80087ac:	f7f9 fccc 	bl	8002148 <_close>
 80087b0:	1c43      	adds	r3, r0, #1
 80087b2:	d102      	bne.n	80087ba <_close_r+0x1a>
 80087b4:	682b      	ldr	r3, [r5, #0]
 80087b6:	b103      	cbz	r3, 80087ba <_close_r+0x1a>
 80087b8:	6023      	str	r3, [r4, #0]
 80087ba:	bd38      	pop	{r3, r4, r5, pc}
 80087bc:	200482e4 	.word	0x200482e4

080087c0 <_lseek_r>:
 80087c0:	b538      	push	{r3, r4, r5, lr}
 80087c2:	4d07      	ldr	r5, [pc, #28]	@ (80087e0 <_lseek_r+0x20>)
 80087c4:	4604      	mov	r4, r0
 80087c6:	4608      	mov	r0, r1
 80087c8:	4611      	mov	r1, r2
 80087ca:	2200      	movs	r2, #0
 80087cc:	602a      	str	r2, [r5, #0]
 80087ce:	461a      	mov	r2, r3
 80087d0:	f7f9 fce1 	bl	8002196 <_lseek>
 80087d4:	1c43      	adds	r3, r0, #1
 80087d6:	d102      	bne.n	80087de <_lseek_r+0x1e>
 80087d8:	682b      	ldr	r3, [r5, #0]
 80087da:	b103      	cbz	r3, 80087de <_lseek_r+0x1e>
 80087dc:	6023      	str	r3, [r4, #0]
 80087de:	bd38      	pop	{r3, r4, r5, pc}
 80087e0:	200482e4 	.word	0x200482e4

080087e4 <_read_r>:
 80087e4:	b538      	push	{r3, r4, r5, lr}
 80087e6:	4d07      	ldr	r5, [pc, #28]	@ (8008804 <_read_r+0x20>)
 80087e8:	4604      	mov	r4, r0
 80087ea:	4608      	mov	r0, r1
 80087ec:	4611      	mov	r1, r2
 80087ee:	2200      	movs	r2, #0
 80087f0:	602a      	str	r2, [r5, #0]
 80087f2:	461a      	mov	r2, r3
 80087f4:	f7f9 fc6f 	bl	80020d6 <_read>
 80087f8:	1c43      	adds	r3, r0, #1
 80087fa:	d102      	bne.n	8008802 <_read_r+0x1e>
 80087fc:	682b      	ldr	r3, [r5, #0]
 80087fe:	b103      	cbz	r3, 8008802 <_read_r+0x1e>
 8008800:	6023      	str	r3, [r4, #0]
 8008802:	bd38      	pop	{r3, r4, r5, pc}
 8008804:	200482e4 	.word	0x200482e4

08008808 <_write_r>:
 8008808:	b538      	push	{r3, r4, r5, lr}
 800880a:	4d07      	ldr	r5, [pc, #28]	@ (8008828 <_write_r+0x20>)
 800880c:	4604      	mov	r4, r0
 800880e:	4608      	mov	r0, r1
 8008810:	4611      	mov	r1, r2
 8008812:	2200      	movs	r2, #0
 8008814:	602a      	str	r2, [r5, #0]
 8008816:	461a      	mov	r2, r3
 8008818:	f7f9 fc7a 	bl	8002110 <_write>
 800881c:	1c43      	adds	r3, r0, #1
 800881e:	d102      	bne.n	8008826 <_write_r+0x1e>
 8008820:	682b      	ldr	r3, [r5, #0]
 8008822:	b103      	cbz	r3, 8008826 <_write_r+0x1e>
 8008824:	6023      	str	r3, [r4, #0]
 8008826:	bd38      	pop	{r3, r4, r5, pc}
 8008828:	200482e4 	.word	0x200482e4

0800882c <__errno>:
 800882c:	4b01      	ldr	r3, [pc, #4]	@ (8008834 <__errno+0x8>)
 800882e:	6818      	ldr	r0, [r3, #0]
 8008830:	4770      	bx	lr
 8008832:	bf00      	nop
 8008834:	20040018 	.word	0x20040018

08008838 <__libc_init_array>:
 8008838:	b570      	push	{r4, r5, r6, lr}
 800883a:	4d0d      	ldr	r5, [pc, #52]	@ (8008870 <__libc_init_array+0x38>)
 800883c:	4c0d      	ldr	r4, [pc, #52]	@ (8008874 <__libc_init_array+0x3c>)
 800883e:	1b64      	subs	r4, r4, r5
 8008840:	10a4      	asrs	r4, r4, #2
 8008842:	2600      	movs	r6, #0
 8008844:	42a6      	cmp	r6, r4
 8008846:	d109      	bne.n	800885c <__libc_init_array+0x24>
 8008848:	4d0b      	ldr	r5, [pc, #44]	@ (8008878 <__libc_init_array+0x40>)
 800884a:	4c0c      	ldr	r4, [pc, #48]	@ (800887c <__libc_init_array+0x44>)
 800884c:	f002 fc34 	bl	800b0b8 <_init>
 8008850:	1b64      	subs	r4, r4, r5
 8008852:	10a4      	asrs	r4, r4, #2
 8008854:	2600      	movs	r6, #0
 8008856:	42a6      	cmp	r6, r4
 8008858:	d105      	bne.n	8008866 <__libc_init_array+0x2e>
 800885a:	bd70      	pop	{r4, r5, r6, pc}
 800885c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008860:	4798      	blx	r3
 8008862:	3601      	adds	r6, #1
 8008864:	e7ee      	b.n	8008844 <__libc_init_array+0xc>
 8008866:	f855 3b04 	ldr.w	r3, [r5], #4
 800886a:	4798      	blx	r3
 800886c:	3601      	adds	r6, #1
 800886e:	e7f2      	b.n	8008856 <__libc_init_array+0x1e>
 8008870:	0800b88c 	.word	0x0800b88c
 8008874:	0800b88c 	.word	0x0800b88c
 8008878:	0800b88c 	.word	0x0800b88c
 800887c:	0800b890 	.word	0x0800b890

08008880 <__retarget_lock_init_recursive>:
 8008880:	4770      	bx	lr

08008882 <__retarget_lock_acquire_recursive>:
 8008882:	4770      	bx	lr

08008884 <__retarget_lock_release_recursive>:
 8008884:	4770      	bx	lr

08008886 <quorem>:
 8008886:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800888a:	6903      	ldr	r3, [r0, #16]
 800888c:	690c      	ldr	r4, [r1, #16]
 800888e:	42a3      	cmp	r3, r4
 8008890:	4607      	mov	r7, r0
 8008892:	db7e      	blt.n	8008992 <quorem+0x10c>
 8008894:	3c01      	subs	r4, #1
 8008896:	f101 0814 	add.w	r8, r1, #20
 800889a:	00a3      	lsls	r3, r4, #2
 800889c:	f100 0514 	add.w	r5, r0, #20
 80088a0:	9300      	str	r3, [sp, #0]
 80088a2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80088a6:	9301      	str	r3, [sp, #4]
 80088a8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80088ac:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80088b0:	3301      	adds	r3, #1
 80088b2:	429a      	cmp	r2, r3
 80088b4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80088b8:	fbb2 f6f3 	udiv	r6, r2, r3
 80088bc:	d32e      	bcc.n	800891c <quorem+0x96>
 80088be:	f04f 0a00 	mov.w	sl, #0
 80088c2:	46c4      	mov	ip, r8
 80088c4:	46ae      	mov	lr, r5
 80088c6:	46d3      	mov	fp, sl
 80088c8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80088cc:	b298      	uxth	r0, r3
 80088ce:	fb06 a000 	mla	r0, r6, r0, sl
 80088d2:	0c02      	lsrs	r2, r0, #16
 80088d4:	0c1b      	lsrs	r3, r3, #16
 80088d6:	fb06 2303 	mla	r3, r6, r3, r2
 80088da:	f8de 2000 	ldr.w	r2, [lr]
 80088de:	b280      	uxth	r0, r0
 80088e0:	b292      	uxth	r2, r2
 80088e2:	1a12      	subs	r2, r2, r0
 80088e4:	445a      	add	r2, fp
 80088e6:	f8de 0000 	ldr.w	r0, [lr]
 80088ea:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80088ee:	b29b      	uxth	r3, r3
 80088f0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80088f4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80088f8:	b292      	uxth	r2, r2
 80088fa:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80088fe:	45e1      	cmp	r9, ip
 8008900:	f84e 2b04 	str.w	r2, [lr], #4
 8008904:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008908:	d2de      	bcs.n	80088c8 <quorem+0x42>
 800890a:	9b00      	ldr	r3, [sp, #0]
 800890c:	58eb      	ldr	r3, [r5, r3]
 800890e:	b92b      	cbnz	r3, 800891c <quorem+0x96>
 8008910:	9b01      	ldr	r3, [sp, #4]
 8008912:	3b04      	subs	r3, #4
 8008914:	429d      	cmp	r5, r3
 8008916:	461a      	mov	r2, r3
 8008918:	d32f      	bcc.n	800897a <quorem+0xf4>
 800891a:	613c      	str	r4, [r7, #16]
 800891c:	4638      	mov	r0, r7
 800891e:	f001 f97d 	bl	8009c1c <__mcmp>
 8008922:	2800      	cmp	r0, #0
 8008924:	db25      	blt.n	8008972 <quorem+0xec>
 8008926:	4629      	mov	r1, r5
 8008928:	2000      	movs	r0, #0
 800892a:	f858 2b04 	ldr.w	r2, [r8], #4
 800892e:	f8d1 c000 	ldr.w	ip, [r1]
 8008932:	fa1f fe82 	uxth.w	lr, r2
 8008936:	fa1f f38c 	uxth.w	r3, ip
 800893a:	eba3 030e 	sub.w	r3, r3, lr
 800893e:	4403      	add	r3, r0
 8008940:	0c12      	lsrs	r2, r2, #16
 8008942:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008946:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800894a:	b29b      	uxth	r3, r3
 800894c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008950:	45c1      	cmp	r9, r8
 8008952:	f841 3b04 	str.w	r3, [r1], #4
 8008956:	ea4f 4022 	mov.w	r0, r2, asr #16
 800895a:	d2e6      	bcs.n	800892a <quorem+0xa4>
 800895c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008960:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008964:	b922      	cbnz	r2, 8008970 <quorem+0xea>
 8008966:	3b04      	subs	r3, #4
 8008968:	429d      	cmp	r5, r3
 800896a:	461a      	mov	r2, r3
 800896c:	d30b      	bcc.n	8008986 <quorem+0x100>
 800896e:	613c      	str	r4, [r7, #16]
 8008970:	3601      	adds	r6, #1
 8008972:	4630      	mov	r0, r6
 8008974:	b003      	add	sp, #12
 8008976:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800897a:	6812      	ldr	r2, [r2, #0]
 800897c:	3b04      	subs	r3, #4
 800897e:	2a00      	cmp	r2, #0
 8008980:	d1cb      	bne.n	800891a <quorem+0x94>
 8008982:	3c01      	subs	r4, #1
 8008984:	e7c6      	b.n	8008914 <quorem+0x8e>
 8008986:	6812      	ldr	r2, [r2, #0]
 8008988:	3b04      	subs	r3, #4
 800898a:	2a00      	cmp	r2, #0
 800898c:	d1ef      	bne.n	800896e <quorem+0xe8>
 800898e:	3c01      	subs	r4, #1
 8008990:	e7ea      	b.n	8008968 <quorem+0xe2>
 8008992:	2000      	movs	r0, #0
 8008994:	e7ee      	b.n	8008974 <quorem+0xee>
	...

08008998 <_dtoa_r>:
 8008998:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800899c:	69c7      	ldr	r7, [r0, #28]
 800899e:	b097      	sub	sp, #92	@ 0x5c
 80089a0:	ed8d 0b04 	vstr	d0, [sp, #16]
 80089a4:	ec55 4b10 	vmov	r4, r5, d0
 80089a8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80089aa:	9107      	str	r1, [sp, #28]
 80089ac:	4681      	mov	r9, r0
 80089ae:	920c      	str	r2, [sp, #48]	@ 0x30
 80089b0:	9311      	str	r3, [sp, #68]	@ 0x44
 80089b2:	b97f      	cbnz	r7, 80089d4 <_dtoa_r+0x3c>
 80089b4:	2010      	movs	r0, #16
 80089b6:	f000 fe09 	bl	80095cc <malloc>
 80089ba:	4602      	mov	r2, r0
 80089bc:	f8c9 001c 	str.w	r0, [r9, #28]
 80089c0:	b920      	cbnz	r0, 80089cc <_dtoa_r+0x34>
 80089c2:	4ba9      	ldr	r3, [pc, #676]	@ (8008c68 <_dtoa_r+0x2d0>)
 80089c4:	21ef      	movs	r1, #239	@ 0xef
 80089c6:	48a9      	ldr	r0, [pc, #676]	@ (8008c6c <_dtoa_r+0x2d4>)
 80089c8:	f001 fafa 	bl	8009fc0 <__assert_func>
 80089cc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80089d0:	6007      	str	r7, [r0, #0]
 80089d2:	60c7      	str	r7, [r0, #12]
 80089d4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80089d8:	6819      	ldr	r1, [r3, #0]
 80089da:	b159      	cbz	r1, 80089f4 <_dtoa_r+0x5c>
 80089dc:	685a      	ldr	r2, [r3, #4]
 80089de:	604a      	str	r2, [r1, #4]
 80089e0:	2301      	movs	r3, #1
 80089e2:	4093      	lsls	r3, r2
 80089e4:	608b      	str	r3, [r1, #8]
 80089e6:	4648      	mov	r0, r9
 80089e8:	f000 fee6 	bl	80097b8 <_Bfree>
 80089ec:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80089f0:	2200      	movs	r2, #0
 80089f2:	601a      	str	r2, [r3, #0]
 80089f4:	1e2b      	subs	r3, r5, #0
 80089f6:	bfb9      	ittee	lt
 80089f8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80089fc:	9305      	strlt	r3, [sp, #20]
 80089fe:	2300      	movge	r3, #0
 8008a00:	6033      	strge	r3, [r6, #0]
 8008a02:	9f05      	ldr	r7, [sp, #20]
 8008a04:	4b9a      	ldr	r3, [pc, #616]	@ (8008c70 <_dtoa_r+0x2d8>)
 8008a06:	bfbc      	itt	lt
 8008a08:	2201      	movlt	r2, #1
 8008a0a:	6032      	strlt	r2, [r6, #0]
 8008a0c:	43bb      	bics	r3, r7
 8008a0e:	d112      	bne.n	8008a36 <_dtoa_r+0x9e>
 8008a10:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008a12:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008a16:	6013      	str	r3, [r2, #0]
 8008a18:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008a1c:	4323      	orrs	r3, r4
 8008a1e:	f000 855a 	beq.w	80094d6 <_dtoa_r+0xb3e>
 8008a22:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008a24:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8008c84 <_dtoa_r+0x2ec>
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	f000 855c 	beq.w	80094e6 <_dtoa_r+0xb4e>
 8008a2e:	f10a 0303 	add.w	r3, sl, #3
 8008a32:	f000 bd56 	b.w	80094e2 <_dtoa_r+0xb4a>
 8008a36:	ed9d 7b04 	vldr	d7, [sp, #16]
 8008a3a:	2200      	movs	r2, #0
 8008a3c:	ec51 0b17 	vmov	r0, r1, d7
 8008a40:	2300      	movs	r3, #0
 8008a42:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8008a46:	f7f8 f857 	bl	8000af8 <__aeabi_dcmpeq>
 8008a4a:	4680      	mov	r8, r0
 8008a4c:	b158      	cbz	r0, 8008a66 <_dtoa_r+0xce>
 8008a4e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008a50:	2301      	movs	r3, #1
 8008a52:	6013      	str	r3, [r2, #0]
 8008a54:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008a56:	b113      	cbz	r3, 8008a5e <_dtoa_r+0xc6>
 8008a58:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008a5a:	4b86      	ldr	r3, [pc, #536]	@ (8008c74 <_dtoa_r+0x2dc>)
 8008a5c:	6013      	str	r3, [r2, #0]
 8008a5e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8008c88 <_dtoa_r+0x2f0>
 8008a62:	f000 bd40 	b.w	80094e6 <_dtoa_r+0xb4e>
 8008a66:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8008a6a:	aa14      	add	r2, sp, #80	@ 0x50
 8008a6c:	a915      	add	r1, sp, #84	@ 0x54
 8008a6e:	4648      	mov	r0, r9
 8008a70:	f001 f984 	bl	8009d7c <__d2b>
 8008a74:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008a78:	9002      	str	r0, [sp, #8]
 8008a7a:	2e00      	cmp	r6, #0
 8008a7c:	d078      	beq.n	8008b70 <_dtoa_r+0x1d8>
 8008a7e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008a80:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8008a84:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008a88:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008a8c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008a90:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008a94:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008a98:	4619      	mov	r1, r3
 8008a9a:	2200      	movs	r2, #0
 8008a9c:	4b76      	ldr	r3, [pc, #472]	@ (8008c78 <_dtoa_r+0x2e0>)
 8008a9e:	f7f7 fc0b 	bl	80002b8 <__aeabi_dsub>
 8008aa2:	a36b      	add	r3, pc, #428	@ (adr r3, 8008c50 <_dtoa_r+0x2b8>)
 8008aa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008aa8:	f7f7 fdbe 	bl	8000628 <__aeabi_dmul>
 8008aac:	a36a      	add	r3, pc, #424	@ (adr r3, 8008c58 <_dtoa_r+0x2c0>)
 8008aae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ab2:	f7f7 fc03 	bl	80002bc <__adddf3>
 8008ab6:	4604      	mov	r4, r0
 8008ab8:	4630      	mov	r0, r6
 8008aba:	460d      	mov	r5, r1
 8008abc:	f7f7 fd4a 	bl	8000554 <__aeabi_i2d>
 8008ac0:	a367      	add	r3, pc, #412	@ (adr r3, 8008c60 <_dtoa_r+0x2c8>)
 8008ac2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ac6:	f7f7 fdaf 	bl	8000628 <__aeabi_dmul>
 8008aca:	4602      	mov	r2, r0
 8008acc:	460b      	mov	r3, r1
 8008ace:	4620      	mov	r0, r4
 8008ad0:	4629      	mov	r1, r5
 8008ad2:	f7f7 fbf3 	bl	80002bc <__adddf3>
 8008ad6:	4604      	mov	r4, r0
 8008ad8:	460d      	mov	r5, r1
 8008ada:	f7f8 f855 	bl	8000b88 <__aeabi_d2iz>
 8008ade:	2200      	movs	r2, #0
 8008ae0:	4607      	mov	r7, r0
 8008ae2:	2300      	movs	r3, #0
 8008ae4:	4620      	mov	r0, r4
 8008ae6:	4629      	mov	r1, r5
 8008ae8:	f7f8 f810 	bl	8000b0c <__aeabi_dcmplt>
 8008aec:	b140      	cbz	r0, 8008b00 <_dtoa_r+0x168>
 8008aee:	4638      	mov	r0, r7
 8008af0:	f7f7 fd30 	bl	8000554 <__aeabi_i2d>
 8008af4:	4622      	mov	r2, r4
 8008af6:	462b      	mov	r3, r5
 8008af8:	f7f7 fffe 	bl	8000af8 <__aeabi_dcmpeq>
 8008afc:	b900      	cbnz	r0, 8008b00 <_dtoa_r+0x168>
 8008afe:	3f01      	subs	r7, #1
 8008b00:	2f16      	cmp	r7, #22
 8008b02:	d852      	bhi.n	8008baa <_dtoa_r+0x212>
 8008b04:	4b5d      	ldr	r3, [pc, #372]	@ (8008c7c <_dtoa_r+0x2e4>)
 8008b06:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008b0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b0e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008b12:	f7f7 fffb 	bl	8000b0c <__aeabi_dcmplt>
 8008b16:	2800      	cmp	r0, #0
 8008b18:	d049      	beq.n	8008bae <_dtoa_r+0x216>
 8008b1a:	3f01      	subs	r7, #1
 8008b1c:	2300      	movs	r3, #0
 8008b1e:	9310      	str	r3, [sp, #64]	@ 0x40
 8008b20:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008b22:	1b9b      	subs	r3, r3, r6
 8008b24:	1e5a      	subs	r2, r3, #1
 8008b26:	bf45      	ittet	mi
 8008b28:	f1c3 0301 	rsbmi	r3, r3, #1
 8008b2c:	9300      	strmi	r3, [sp, #0]
 8008b2e:	2300      	movpl	r3, #0
 8008b30:	2300      	movmi	r3, #0
 8008b32:	9206      	str	r2, [sp, #24]
 8008b34:	bf54      	ite	pl
 8008b36:	9300      	strpl	r3, [sp, #0]
 8008b38:	9306      	strmi	r3, [sp, #24]
 8008b3a:	2f00      	cmp	r7, #0
 8008b3c:	db39      	blt.n	8008bb2 <_dtoa_r+0x21a>
 8008b3e:	9b06      	ldr	r3, [sp, #24]
 8008b40:	970d      	str	r7, [sp, #52]	@ 0x34
 8008b42:	443b      	add	r3, r7
 8008b44:	9306      	str	r3, [sp, #24]
 8008b46:	2300      	movs	r3, #0
 8008b48:	9308      	str	r3, [sp, #32]
 8008b4a:	9b07      	ldr	r3, [sp, #28]
 8008b4c:	2b09      	cmp	r3, #9
 8008b4e:	d863      	bhi.n	8008c18 <_dtoa_r+0x280>
 8008b50:	2b05      	cmp	r3, #5
 8008b52:	bfc4      	itt	gt
 8008b54:	3b04      	subgt	r3, #4
 8008b56:	9307      	strgt	r3, [sp, #28]
 8008b58:	9b07      	ldr	r3, [sp, #28]
 8008b5a:	f1a3 0302 	sub.w	r3, r3, #2
 8008b5e:	bfcc      	ite	gt
 8008b60:	2400      	movgt	r4, #0
 8008b62:	2401      	movle	r4, #1
 8008b64:	2b03      	cmp	r3, #3
 8008b66:	d863      	bhi.n	8008c30 <_dtoa_r+0x298>
 8008b68:	e8df f003 	tbb	[pc, r3]
 8008b6c:	2b375452 	.word	0x2b375452
 8008b70:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8008b74:	441e      	add	r6, r3
 8008b76:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008b7a:	2b20      	cmp	r3, #32
 8008b7c:	bfc1      	itttt	gt
 8008b7e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008b82:	409f      	lslgt	r7, r3
 8008b84:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008b88:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008b8c:	bfd6      	itet	le
 8008b8e:	f1c3 0320 	rsble	r3, r3, #32
 8008b92:	ea47 0003 	orrgt.w	r0, r7, r3
 8008b96:	fa04 f003 	lslle.w	r0, r4, r3
 8008b9a:	f7f7 fccb 	bl	8000534 <__aeabi_ui2d>
 8008b9e:	2201      	movs	r2, #1
 8008ba0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008ba4:	3e01      	subs	r6, #1
 8008ba6:	9212      	str	r2, [sp, #72]	@ 0x48
 8008ba8:	e776      	b.n	8008a98 <_dtoa_r+0x100>
 8008baa:	2301      	movs	r3, #1
 8008bac:	e7b7      	b.n	8008b1e <_dtoa_r+0x186>
 8008bae:	9010      	str	r0, [sp, #64]	@ 0x40
 8008bb0:	e7b6      	b.n	8008b20 <_dtoa_r+0x188>
 8008bb2:	9b00      	ldr	r3, [sp, #0]
 8008bb4:	1bdb      	subs	r3, r3, r7
 8008bb6:	9300      	str	r3, [sp, #0]
 8008bb8:	427b      	negs	r3, r7
 8008bba:	9308      	str	r3, [sp, #32]
 8008bbc:	2300      	movs	r3, #0
 8008bbe:	930d      	str	r3, [sp, #52]	@ 0x34
 8008bc0:	e7c3      	b.n	8008b4a <_dtoa_r+0x1b2>
 8008bc2:	2301      	movs	r3, #1
 8008bc4:	9309      	str	r3, [sp, #36]	@ 0x24
 8008bc6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008bc8:	eb07 0b03 	add.w	fp, r7, r3
 8008bcc:	f10b 0301 	add.w	r3, fp, #1
 8008bd0:	2b01      	cmp	r3, #1
 8008bd2:	9303      	str	r3, [sp, #12]
 8008bd4:	bfb8      	it	lt
 8008bd6:	2301      	movlt	r3, #1
 8008bd8:	e006      	b.n	8008be8 <_dtoa_r+0x250>
 8008bda:	2301      	movs	r3, #1
 8008bdc:	9309      	str	r3, [sp, #36]	@ 0x24
 8008bde:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	dd28      	ble.n	8008c36 <_dtoa_r+0x29e>
 8008be4:	469b      	mov	fp, r3
 8008be6:	9303      	str	r3, [sp, #12]
 8008be8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8008bec:	2100      	movs	r1, #0
 8008bee:	2204      	movs	r2, #4
 8008bf0:	f102 0514 	add.w	r5, r2, #20
 8008bf4:	429d      	cmp	r5, r3
 8008bf6:	d926      	bls.n	8008c46 <_dtoa_r+0x2ae>
 8008bf8:	6041      	str	r1, [r0, #4]
 8008bfa:	4648      	mov	r0, r9
 8008bfc:	f000 fd9c 	bl	8009738 <_Balloc>
 8008c00:	4682      	mov	sl, r0
 8008c02:	2800      	cmp	r0, #0
 8008c04:	d142      	bne.n	8008c8c <_dtoa_r+0x2f4>
 8008c06:	4b1e      	ldr	r3, [pc, #120]	@ (8008c80 <_dtoa_r+0x2e8>)
 8008c08:	4602      	mov	r2, r0
 8008c0a:	f240 11af 	movw	r1, #431	@ 0x1af
 8008c0e:	e6da      	b.n	80089c6 <_dtoa_r+0x2e>
 8008c10:	2300      	movs	r3, #0
 8008c12:	e7e3      	b.n	8008bdc <_dtoa_r+0x244>
 8008c14:	2300      	movs	r3, #0
 8008c16:	e7d5      	b.n	8008bc4 <_dtoa_r+0x22c>
 8008c18:	2401      	movs	r4, #1
 8008c1a:	2300      	movs	r3, #0
 8008c1c:	9307      	str	r3, [sp, #28]
 8008c1e:	9409      	str	r4, [sp, #36]	@ 0x24
 8008c20:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 8008c24:	2200      	movs	r2, #0
 8008c26:	f8cd b00c 	str.w	fp, [sp, #12]
 8008c2a:	2312      	movs	r3, #18
 8008c2c:	920c      	str	r2, [sp, #48]	@ 0x30
 8008c2e:	e7db      	b.n	8008be8 <_dtoa_r+0x250>
 8008c30:	2301      	movs	r3, #1
 8008c32:	9309      	str	r3, [sp, #36]	@ 0x24
 8008c34:	e7f4      	b.n	8008c20 <_dtoa_r+0x288>
 8008c36:	f04f 0b01 	mov.w	fp, #1
 8008c3a:	f8cd b00c 	str.w	fp, [sp, #12]
 8008c3e:	465b      	mov	r3, fp
 8008c40:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8008c44:	e7d0      	b.n	8008be8 <_dtoa_r+0x250>
 8008c46:	3101      	adds	r1, #1
 8008c48:	0052      	lsls	r2, r2, #1
 8008c4a:	e7d1      	b.n	8008bf0 <_dtoa_r+0x258>
 8008c4c:	f3af 8000 	nop.w
 8008c50:	636f4361 	.word	0x636f4361
 8008c54:	3fd287a7 	.word	0x3fd287a7
 8008c58:	8b60c8b3 	.word	0x8b60c8b3
 8008c5c:	3fc68a28 	.word	0x3fc68a28
 8008c60:	509f79fb 	.word	0x509f79fb
 8008c64:	3fd34413 	.word	0x3fd34413
 8008c68:	0800b181 	.word	0x0800b181
 8008c6c:	0800b198 	.word	0x0800b198
 8008c70:	7ff00000 	.word	0x7ff00000
 8008c74:	0800b151 	.word	0x0800b151
 8008c78:	3ff80000 	.word	0x3ff80000
 8008c7c:	0800b2e8 	.word	0x0800b2e8
 8008c80:	0800b1f0 	.word	0x0800b1f0
 8008c84:	0800b17d 	.word	0x0800b17d
 8008c88:	0800b150 	.word	0x0800b150
 8008c8c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008c90:	6018      	str	r0, [r3, #0]
 8008c92:	9b03      	ldr	r3, [sp, #12]
 8008c94:	2b0e      	cmp	r3, #14
 8008c96:	f200 80a1 	bhi.w	8008ddc <_dtoa_r+0x444>
 8008c9a:	2c00      	cmp	r4, #0
 8008c9c:	f000 809e 	beq.w	8008ddc <_dtoa_r+0x444>
 8008ca0:	2f00      	cmp	r7, #0
 8008ca2:	dd33      	ble.n	8008d0c <_dtoa_r+0x374>
 8008ca4:	4b9c      	ldr	r3, [pc, #624]	@ (8008f18 <_dtoa_r+0x580>)
 8008ca6:	f007 020f 	and.w	r2, r7, #15
 8008caa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008cae:	ed93 7b00 	vldr	d7, [r3]
 8008cb2:	05f8      	lsls	r0, r7, #23
 8008cb4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8008cb8:	ea4f 1427 	mov.w	r4, r7, asr #4
 8008cbc:	d516      	bpl.n	8008cec <_dtoa_r+0x354>
 8008cbe:	4b97      	ldr	r3, [pc, #604]	@ (8008f1c <_dtoa_r+0x584>)
 8008cc0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008cc4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008cc8:	f7f7 fdd8 	bl	800087c <__aeabi_ddiv>
 8008ccc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008cd0:	f004 040f 	and.w	r4, r4, #15
 8008cd4:	2603      	movs	r6, #3
 8008cd6:	4d91      	ldr	r5, [pc, #580]	@ (8008f1c <_dtoa_r+0x584>)
 8008cd8:	b954      	cbnz	r4, 8008cf0 <_dtoa_r+0x358>
 8008cda:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008cde:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008ce2:	f7f7 fdcb 	bl	800087c <__aeabi_ddiv>
 8008ce6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008cea:	e028      	b.n	8008d3e <_dtoa_r+0x3a6>
 8008cec:	2602      	movs	r6, #2
 8008cee:	e7f2      	b.n	8008cd6 <_dtoa_r+0x33e>
 8008cf0:	07e1      	lsls	r1, r4, #31
 8008cf2:	d508      	bpl.n	8008d06 <_dtoa_r+0x36e>
 8008cf4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008cf8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008cfc:	f7f7 fc94 	bl	8000628 <__aeabi_dmul>
 8008d00:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008d04:	3601      	adds	r6, #1
 8008d06:	1064      	asrs	r4, r4, #1
 8008d08:	3508      	adds	r5, #8
 8008d0a:	e7e5      	b.n	8008cd8 <_dtoa_r+0x340>
 8008d0c:	f000 80af 	beq.w	8008e6e <_dtoa_r+0x4d6>
 8008d10:	427c      	negs	r4, r7
 8008d12:	4b81      	ldr	r3, [pc, #516]	@ (8008f18 <_dtoa_r+0x580>)
 8008d14:	4d81      	ldr	r5, [pc, #516]	@ (8008f1c <_dtoa_r+0x584>)
 8008d16:	f004 020f 	and.w	r2, r4, #15
 8008d1a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008d1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d22:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008d26:	f7f7 fc7f 	bl	8000628 <__aeabi_dmul>
 8008d2a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008d2e:	1124      	asrs	r4, r4, #4
 8008d30:	2300      	movs	r3, #0
 8008d32:	2602      	movs	r6, #2
 8008d34:	2c00      	cmp	r4, #0
 8008d36:	f040 808f 	bne.w	8008e58 <_dtoa_r+0x4c0>
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d1d3      	bne.n	8008ce6 <_dtoa_r+0x34e>
 8008d3e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008d40:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	f000 8094 	beq.w	8008e72 <_dtoa_r+0x4da>
 8008d4a:	4b75      	ldr	r3, [pc, #468]	@ (8008f20 <_dtoa_r+0x588>)
 8008d4c:	2200      	movs	r2, #0
 8008d4e:	4620      	mov	r0, r4
 8008d50:	4629      	mov	r1, r5
 8008d52:	f7f7 fedb 	bl	8000b0c <__aeabi_dcmplt>
 8008d56:	2800      	cmp	r0, #0
 8008d58:	f000 808b 	beq.w	8008e72 <_dtoa_r+0x4da>
 8008d5c:	9b03      	ldr	r3, [sp, #12]
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	f000 8087 	beq.w	8008e72 <_dtoa_r+0x4da>
 8008d64:	f1bb 0f00 	cmp.w	fp, #0
 8008d68:	dd34      	ble.n	8008dd4 <_dtoa_r+0x43c>
 8008d6a:	4620      	mov	r0, r4
 8008d6c:	4b6d      	ldr	r3, [pc, #436]	@ (8008f24 <_dtoa_r+0x58c>)
 8008d6e:	2200      	movs	r2, #0
 8008d70:	4629      	mov	r1, r5
 8008d72:	f7f7 fc59 	bl	8000628 <__aeabi_dmul>
 8008d76:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008d7a:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8008d7e:	3601      	adds	r6, #1
 8008d80:	465c      	mov	r4, fp
 8008d82:	4630      	mov	r0, r6
 8008d84:	f7f7 fbe6 	bl	8000554 <__aeabi_i2d>
 8008d88:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008d8c:	f7f7 fc4c 	bl	8000628 <__aeabi_dmul>
 8008d90:	4b65      	ldr	r3, [pc, #404]	@ (8008f28 <_dtoa_r+0x590>)
 8008d92:	2200      	movs	r2, #0
 8008d94:	f7f7 fa92 	bl	80002bc <__adddf3>
 8008d98:	4605      	mov	r5, r0
 8008d9a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8008d9e:	2c00      	cmp	r4, #0
 8008da0:	d16a      	bne.n	8008e78 <_dtoa_r+0x4e0>
 8008da2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008da6:	4b61      	ldr	r3, [pc, #388]	@ (8008f2c <_dtoa_r+0x594>)
 8008da8:	2200      	movs	r2, #0
 8008daa:	f7f7 fa85 	bl	80002b8 <__aeabi_dsub>
 8008dae:	4602      	mov	r2, r0
 8008db0:	460b      	mov	r3, r1
 8008db2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008db6:	462a      	mov	r2, r5
 8008db8:	4633      	mov	r3, r6
 8008dba:	f7f7 fec5 	bl	8000b48 <__aeabi_dcmpgt>
 8008dbe:	2800      	cmp	r0, #0
 8008dc0:	f040 8298 	bne.w	80092f4 <_dtoa_r+0x95c>
 8008dc4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008dc8:	462a      	mov	r2, r5
 8008dca:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008dce:	f7f7 fe9d 	bl	8000b0c <__aeabi_dcmplt>
 8008dd2:	bb38      	cbnz	r0, 8008e24 <_dtoa_r+0x48c>
 8008dd4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8008dd8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008ddc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	f2c0 8157 	blt.w	8009092 <_dtoa_r+0x6fa>
 8008de4:	2f0e      	cmp	r7, #14
 8008de6:	f300 8154 	bgt.w	8009092 <_dtoa_r+0x6fa>
 8008dea:	4b4b      	ldr	r3, [pc, #300]	@ (8008f18 <_dtoa_r+0x580>)
 8008dec:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008df0:	ed93 7b00 	vldr	d7, [r3]
 8008df4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	ed8d 7b00 	vstr	d7, [sp]
 8008dfc:	f280 80e5 	bge.w	8008fca <_dtoa_r+0x632>
 8008e00:	9b03      	ldr	r3, [sp, #12]
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	f300 80e1 	bgt.w	8008fca <_dtoa_r+0x632>
 8008e08:	d10c      	bne.n	8008e24 <_dtoa_r+0x48c>
 8008e0a:	4b48      	ldr	r3, [pc, #288]	@ (8008f2c <_dtoa_r+0x594>)
 8008e0c:	2200      	movs	r2, #0
 8008e0e:	ec51 0b17 	vmov	r0, r1, d7
 8008e12:	f7f7 fc09 	bl	8000628 <__aeabi_dmul>
 8008e16:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008e1a:	f7f7 fe8b 	bl	8000b34 <__aeabi_dcmpge>
 8008e1e:	2800      	cmp	r0, #0
 8008e20:	f000 8266 	beq.w	80092f0 <_dtoa_r+0x958>
 8008e24:	2400      	movs	r4, #0
 8008e26:	4625      	mov	r5, r4
 8008e28:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008e2a:	4656      	mov	r6, sl
 8008e2c:	ea6f 0803 	mvn.w	r8, r3
 8008e30:	2700      	movs	r7, #0
 8008e32:	4621      	mov	r1, r4
 8008e34:	4648      	mov	r0, r9
 8008e36:	f000 fcbf 	bl	80097b8 <_Bfree>
 8008e3a:	2d00      	cmp	r5, #0
 8008e3c:	f000 80bd 	beq.w	8008fba <_dtoa_r+0x622>
 8008e40:	b12f      	cbz	r7, 8008e4e <_dtoa_r+0x4b6>
 8008e42:	42af      	cmp	r7, r5
 8008e44:	d003      	beq.n	8008e4e <_dtoa_r+0x4b6>
 8008e46:	4639      	mov	r1, r7
 8008e48:	4648      	mov	r0, r9
 8008e4a:	f000 fcb5 	bl	80097b8 <_Bfree>
 8008e4e:	4629      	mov	r1, r5
 8008e50:	4648      	mov	r0, r9
 8008e52:	f000 fcb1 	bl	80097b8 <_Bfree>
 8008e56:	e0b0      	b.n	8008fba <_dtoa_r+0x622>
 8008e58:	07e2      	lsls	r2, r4, #31
 8008e5a:	d505      	bpl.n	8008e68 <_dtoa_r+0x4d0>
 8008e5c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008e60:	f7f7 fbe2 	bl	8000628 <__aeabi_dmul>
 8008e64:	3601      	adds	r6, #1
 8008e66:	2301      	movs	r3, #1
 8008e68:	1064      	asrs	r4, r4, #1
 8008e6a:	3508      	adds	r5, #8
 8008e6c:	e762      	b.n	8008d34 <_dtoa_r+0x39c>
 8008e6e:	2602      	movs	r6, #2
 8008e70:	e765      	b.n	8008d3e <_dtoa_r+0x3a6>
 8008e72:	9c03      	ldr	r4, [sp, #12]
 8008e74:	46b8      	mov	r8, r7
 8008e76:	e784      	b.n	8008d82 <_dtoa_r+0x3ea>
 8008e78:	4b27      	ldr	r3, [pc, #156]	@ (8008f18 <_dtoa_r+0x580>)
 8008e7a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008e7c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008e80:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008e84:	4454      	add	r4, sl
 8008e86:	2900      	cmp	r1, #0
 8008e88:	d054      	beq.n	8008f34 <_dtoa_r+0x59c>
 8008e8a:	4929      	ldr	r1, [pc, #164]	@ (8008f30 <_dtoa_r+0x598>)
 8008e8c:	2000      	movs	r0, #0
 8008e8e:	f7f7 fcf5 	bl	800087c <__aeabi_ddiv>
 8008e92:	4633      	mov	r3, r6
 8008e94:	462a      	mov	r2, r5
 8008e96:	f7f7 fa0f 	bl	80002b8 <__aeabi_dsub>
 8008e9a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008e9e:	4656      	mov	r6, sl
 8008ea0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008ea4:	f7f7 fe70 	bl	8000b88 <__aeabi_d2iz>
 8008ea8:	4605      	mov	r5, r0
 8008eaa:	f7f7 fb53 	bl	8000554 <__aeabi_i2d>
 8008eae:	4602      	mov	r2, r0
 8008eb0:	460b      	mov	r3, r1
 8008eb2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008eb6:	f7f7 f9ff 	bl	80002b8 <__aeabi_dsub>
 8008eba:	3530      	adds	r5, #48	@ 0x30
 8008ebc:	4602      	mov	r2, r0
 8008ebe:	460b      	mov	r3, r1
 8008ec0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008ec4:	f806 5b01 	strb.w	r5, [r6], #1
 8008ec8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008ecc:	f7f7 fe1e 	bl	8000b0c <__aeabi_dcmplt>
 8008ed0:	2800      	cmp	r0, #0
 8008ed2:	d172      	bne.n	8008fba <_dtoa_r+0x622>
 8008ed4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008ed8:	4911      	ldr	r1, [pc, #68]	@ (8008f20 <_dtoa_r+0x588>)
 8008eda:	2000      	movs	r0, #0
 8008edc:	f7f7 f9ec 	bl	80002b8 <__aeabi_dsub>
 8008ee0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008ee4:	f7f7 fe12 	bl	8000b0c <__aeabi_dcmplt>
 8008ee8:	2800      	cmp	r0, #0
 8008eea:	f040 80b4 	bne.w	8009056 <_dtoa_r+0x6be>
 8008eee:	42a6      	cmp	r6, r4
 8008ef0:	f43f af70 	beq.w	8008dd4 <_dtoa_r+0x43c>
 8008ef4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008ef8:	4b0a      	ldr	r3, [pc, #40]	@ (8008f24 <_dtoa_r+0x58c>)
 8008efa:	2200      	movs	r2, #0
 8008efc:	f7f7 fb94 	bl	8000628 <__aeabi_dmul>
 8008f00:	4b08      	ldr	r3, [pc, #32]	@ (8008f24 <_dtoa_r+0x58c>)
 8008f02:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008f06:	2200      	movs	r2, #0
 8008f08:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008f0c:	f7f7 fb8c 	bl	8000628 <__aeabi_dmul>
 8008f10:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008f14:	e7c4      	b.n	8008ea0 <_dtoa_r+0x508>
 8008f16:	bf00      	nop
 8008f18:	0800b2e8 	.word	0x0800b2e8
 8008f1c:	0800b2c0 	.word	0x0800b2c0
 8008f20:	3ff00000 	.word	0x3ff00000
 8008f24:	40240000 	.word	0x40240000
 8008f28:	401c0000 	.word	0x401c0000
 8008f2c:	40140000 	.word	0x40140000
 8008f30:	3fe00000 	.word	0x3fe00000
 8008f34:	4631      	mov	r1, r6
 8008f36:	4628      	mov	r0, r5
 8008f38:	f7f7 fb76 	bl	8000628 <__aeabi_dmul>
 8008f3c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008f40:	9413      	str	r4, [sp, #76]	@ 0x4c
 8008f42:	4656      	mov	r6, sl
 8008f44:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008f48:	f7f7 fe1e 	bl	8000b88 <__aeabi_d2iz>
 8008f4c:	4605      	mov	r5, r0
 8008f4e:	f7f7 fb01 	bl	8000554 <__aeabi_i2d>
 8008f52:	4602      	mov	r2, r0
 8008f54:	460b      	mov	r3, r1
 8008f56:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008f5a:	f7f7 f9ad 	bl	80002b8 <__aeabi_dsub>
 8008f5e:	3530      	adds	r5, #48	@ 0x30
 8008f60:	f806 5b01 	strb.w	r5, [r6], #1
 8008f64:	4602      	mov	r2, r0
 8008f66:	460b      	mov	r3, r1
 8008f68:	42a6      	cmp	r6, r4
 8008f6a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008f6e:	f04f 0200 	mov.w	r2, #0
 8008f72:	d124      	bne.n	8008fbe <_dtoa_r+0x626>
 8008f74:	4baf      	ldr	r3, [pc, #700]	@ (8009234 <_dtoa_r+0x89c>)
 8008f76:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008f7a:	f7f7 f99f 	bl	80002bc <__adddf3>
 8008f7e:	4602      	mov	r2, r0
 8008f80:	460b      	mov	r3, r1
 8008f82:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008f86:	f7f7 fddf 	bl	8000b48 <__aeabi_dcmpgt>
 8008f8a:	2800      	cmp	r0, #0
 8008f8c:	d163      	bne.n	8009056 <_dtoa_r+0x6be>
 8008f8e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008f92:	49a8      	ldr	r1, [pc, #672]	@ (8009234 <_dtoa_r+0x89c>)
 8008f94:	2000      	movs	r0, #0
 8008f96:	f7f7 f98f 	bl	80002b8 <__aeabi_dsub>
 8008f9a:	4602      	mov	r2, r0
 8008f9c:	460b      	mov	r3, r1
 8008f9e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008fa2:	f7f7 fdb3 	bl	8000b0c <__aeabi_dcmplt>
 8008fa6:	2800      	cmp	r0, #0
 8008fa8:	f43f af14 	beq.w	8008dd4 <_dtoa_r+0x43c>
 8008fac:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8008fae:	1e73      	subs	r3, r6, #1
 8008fb0:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008fb2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008fb6:	2b30      	cmp	r3, #48	@ 0x30
 8008fb8:	d0f8      	beq.n	8008fac <_dtoa_r+0x614>
 8008fba:	4647      	mov	r7, r8
 8008fbc:	e03b      	b.n	8009036 <_dtoa_r+0x69e>
 8008fbe:	4b9e      	ldr	r3, [pc, #632]	@ (8009238 <_dtoa_r+0x8a0>)
 8008fc0:	f7f7 fb32 	bl	8000628 <__aeabi_dmul>
 8008fc4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008fc8:	e7bc      	b.n	8008f44 <_dtoa_r+0x5ac>
 8008fca:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008fce:	4656      	mov	r6, sl
 8008fd0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008fd4:	4620      	mov	r0, r4
 8008fd6:	4629      	mov	r1, r5
 8008fd8:	f7f7 fc50 	bl	800087c <__aeabi_ddiv>
 8008fdc:	f7f7 fdd4 	bl	8000b88 <__aeabi_d2iz>
 8008fe0:	4680      	mov	r8, r0
 8008fe2:	f7f7 fab7 	bl	8000554 <__aeabi_i2d>
 8008fe6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008fea:	f7f7 fb1d 	bl	8000628 <__aeabi_dmul>
 8008fee:	4602      	mov	r2, r0
 8008ff0:	460b      	mov	r3, r1
 8008ff2:	4620      	mov	r0, r4
 8008ff4:	4629      	mov	r1, r5
 8008ff6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008ffa:	f7f7 f95d 	bl	80002b8 <__aeabi_dsub>
 8008ffe:	f806 4b01 	strb.w	r4, [r6], #1
 8009002:	9d03      	ldr	r5, [sp, #12]
 8009004:	eba6 040a 	sub.w	r4, r6, sl
 8009008:	42a5      	cmp	r5, r4
 800900a:	4602      	mov	r2, r0
 800900c:	460b      	mov	r3, r1
 800900e:	d133      	bne.n	8009078 <_dtoa_r+0x6e0>
 8009010:	f7f7 f954 	bl	80002bc <__adddf3>
 8009014:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009018:	4604      	mov	r4, r0
 800901a:	460d      	mov	r5, r1
 800901c:	f7f7 fd94 	bl	8000b48 <__aeabi_dcmpgt>
 8009020:	b9c0      	cbnz	r0, 8009054 <_dtoa_r+0x6bc>
 8009022:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009026:	4620      	mov	r0, r4
 8009028:	4629      	mov	r1, r5
 800902a:	f7f7 fd65 	bl	8000af8 <__aeabi_dcmpeq>
 800902e:	b110      	cbz	r0, 8009036 <_dtoa_r+0x69e>
 8009030:	f018 0f01 	tst.w	r8, #1
 8009034:	d10e      	bne.n	8009054 <_dtoa_r+0x6bc>
 8009036:	9902      	ldr	r1, [sp, #8]
 8009038:	4648      	mov	r0, r9
 800903a:	f000 fbbd 	bl	80097b8 <_Bfree>
 800903e:	2300      	movs	r3, #0
 8009040:	7033      	strb	r3, [r6, #0]
 8009042:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009044:	3701      	adds	r7, #1
 8009046:	601f      	str	r7, [r3, #0]
 8009048:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800904a:	2b00      	cmp	r3, #0
 800904c:	f000 824b 	beq.w	80094e6 <_dtoa_r+0xb4e>
 8009050:	601e      	str	r6, [r3, #0]
 8009052:	e248      	b.n	80094e6 <_dtoa_r+0xb4e>
 8009054:	46b8      	mov	r8, r7
 8009056:	4633      	mov	r3, r6
 8009058:	461e      	mov	r6, r3
 800905a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800905e:	2a39      	cmp	r2, #57	@ 0x39
 8009060:	d106      	bne.n	8009070 <_dtoa_r+0x6d8>
 8009062:	459a      	cmp	sl, r3
 8009064:	d1f8      	bne.n	8009058 <_dtoa_r+0x6c0>
 8009066:	2230      	movs	r2, #48	@ 0x30
 8009068:	f108 0801 	add.w	r8, r8, #1
 800906c:	f88a 2000 	strb.w	r2, [sl]
 8009070:	781a      	ldrb	r2, [r3, #0]
 8009072:	3201      	adds	r2, #1
 8009074:	701a      	strb	r2, [r3, #0]
 8009076:	e7a0      	b.n	8008fba <_dtoa_r+0x622>
 8009078:	4b6f      	ldr	r3, [pc, #444]	@ (8009238 <_dtoa_r+0x8a0>)
 800907a:	2200      	movs	r2, #0
 800907c:	f7f7 fad4 	bl	8000628 <__aeabi_dmul>
 8009080:	2200      	movs	r2, #0
 8009082:	2300      	movs	r3, #0
 8009084:	4604      	mov	r4, r0
 8009086:	460d      	mov	r5, r1
 8009088:	f7f7 fd36 	bl	8000af8 <__aeabi_dcmpeq>
 800908c:	2800      	cmp	r0, #0
 800908e:	d09f      	beq.n	8008fd0 <_dtoa_r+0x638>
 8009090:	e7d1      	b.n	8009036 <_dtoa_r+0x69e>
 8009092:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009094:	2a00      	cmp	r2, #0
 8009096:	f000 80ea 	beq.w	800926e <_dtoa_r+0x8d6>
 800909a:	9a07      	ldr	r2, [sp, #28]
 800909c:	2a01      	cmp	r2, #1
 800909e:	f300 80cd 	bgt.w	800923c <_dtoa_r+0x8a4>
 80090a2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80090a4:	2a00      	cmp	r2, #0
 80090a6:	f000 80c1 	beq.w	800922c <_dtoa_r+0x894>
 80090aa:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80090ae:	9c08      	ldr	r4, [sp, #32]
 80090b0:	9e00      	ldr	r6, [sp, #0]
 80090b2:	9a00      	ldr	r2, [sp, #0]
 80090b4:	441a      	add	r2, r3
 80090b6:	9200      	str	r2, [sp, #0]
 80090b8:	9a06      	ldr	r2, [sp, #24]
 80090ba:	2101      	movs	r1, #1
 80090bc:	441a      	add	r2, r3
 80090be:	4648      	mov	r0, r9
 80090c0:	9206      	str	r2, [sp, #24]
 80090c2:	f000 fc2d 	bl	8009920 <__i2b>
 80090c6:	4605      	mov	r5, r0
 80090c8:	b166      	cbz	r6, 80090e4 <_dtoa_r+0x74c>
 80090ca:	9b06      	ldr	r3, [sp, #24]
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	dd09      	ble.n	80090e4 <_dtoa_r+0x74c>
 80090d0:	42b3      	cmp	r3, r6
 80090d2:	9a00      	ldr	r2, [sp, #0]
 80090d4:	bfa8      	it	ge
 80090d6:	4633      	movge	r3, r6
 80090d8:	1ad2      	subs	r2, r2, r3
 80090da:	9200      	str	r2, [sp, #0]
 80090dc:	9a06      	ldr	r2, [sp, #24]
 80090de:	1af6      	subs	r6, r6, r3
 80090e0:	1ad3      	subs	r3, r2, r3
 80090e2:	9306      	str	r3, [sp, #24]
 80090e4:	9b08      	ldr	r3, [sp, #32]
 80090e6:	b30b      	cbz	r3, 800912c <_dtoa_r+0x794>
 80090e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	f000 80c6 	beq.w	800927c <_dtoa_r+0x8e4>
 80090f0:	2c00      	cmp	r4, #0
 80090f2:	f000 80c0 	beq.w	8009276 <_dtoa_r+0x8de>
 80090f6:	4629      	mov	r1, r5
 80090f8:	4622      	mov	r2, r4
 80090fa:	4648      	mov	r0, r9
 80090fc:	f000 fcc8 	bl	8009a90 <__pow5mult>
 8009100:	9a02      	ldr	r2, [sp, #8]
 8009102:	4601      	mov	r1, r0
 8009104:	4605      	mov	r5, r0
 8009106:	4648      	mov	r0, r9
 8009108:	f000 fc20 	bl	800994c <__multiply>
 800910c:	9902      	ldr	r1, [sp, #8]
 800910e:	4680      	mov	r8, r0
 8009110:	4648      	mov	r0, r9
 8009112:	f000 fb51 	bl	80097b8 <_Bfree>
 8009116:	9b08      	ldr	r3, [sp, #32]
 8009118:	1b1b      	subs	r3, r3, r4
 800911a:	9308      	str	r3, [sp, #32]
 800911c:	f000 80b1 	beq.w	8009282 <_dtoa_r+0x8ea>
 8009120:	9a08      	ldr	r2, [sp, #32]
 8009122:	4641      	mov	r1, r8
 8009124:	4648      	mov	r0, r9
 8009126:	f000 fcb3 	bl	8009a90 <__pow5mult>
 800912a:	9002      	str	r0, [sp, #8]
 800912c:	2101      	movs	r1, #1
 800912e:	4648      	mov	r0, r9
 8009130:	f000 fbf6 	bl	8009920 <__i2b>
 8009134:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009136:	4604      	mov	r4, r0
 8009138:	2b00      	cmp	r3, #0
 800913a:	f000 81d8 	beq.w	80094ee <_dtoa_r+0xb56>
 800913e:	461a      	mov	r2, r3
 8009140:	4601      	mov	r1, r0
 8009142:	4648      	mov	r0, r9
 8009144:	f000 fca4 	bl	8009a90 <__pow5mult>
 8009148:	9b07      	ldr	r3, [sp, #28]
 800914a:	2b01      	cmp	r3, #1
 800914c:	4604      	mov	r4, r0
 800914e:	f300 809f 	bgt.w	8009290 <_dtoa_r+0x8f8>
 8009152:	9b04      	ldr	r3, [sp, #16]
 8009154:	2b00      	cmp	r3, #0
 8009156:	f040 8097 	bne.w	8009288 <_dtoa_r+0x8f0>
 800915a:	9b05      	ldr	r3, [sp, #20]
 800915c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009160:	2b00      	cmp	r3, #0
 8009162:	f040 8093 	bne.w	800928c <_dtoa_r+0x8f4>
 8009166:	9b05      	ldr	r3, [sp, #20]
 8009168:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800916c:	0d1b      	lsrs	r3, r3, #20
 800916e:	051b      	lsls	r3, r3, #20
 8009170:	b133      	cbz	r3, 8009180 <_dtoa_r+0x7e8>
 8009172:	9b00      	ldr	r3, [sp, #0]
 8009174:	3301      	adds	r3, #1
 8009176:	9300      	str	r3, [sp, #0]
 8009178:	9b06      	ldr	r3, [sp, #24]
 800917a:	3301      	adds	r3, #1
 800917c:	9306      	str	r3, [sp, #24]
 800917e:	2301      	movs	r3, #1
 8009180:	9308      	str	r3, [sp, #32]
 8009182:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009184:	2b00      	cmp	r3, #0
 8009186:	f000 81b8 	beq.w	80094fa <_dtoa_r+0xb62>
 800918a:	6923      	ldr	r3, [r4, #16]
 800918c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009190:	6918      	ldr	r0, [r3, #16]
 8009192:	f000 fb79 	bl	8009888 <__hi0bits>
 8009196:	f1c0 0020 	rsb	r0, r0, #32
 800919a:	9b06      	ldr	r3, [sp, #24]
 800919c:	4418      	add	r0, r3
 800919e:	f010 001f 	ands.w	r0, r0, #31
 80091a2:	f000 8082 	beq.w	80092aa <_dtoa_r+0x912>
 80091a6:	f1c0 0320 	rsb	r3, r0, #32
 80091aa:	2b04      	cmp	r3, #4
 80091ac:	dd73      	ble.n	8009296 <_dtoa_r+0x8fe>
 80091ae:	9b00      	ldr	r3, [sp, #0]
 80091b0:	f1c0 001c 	rsb	r0, r0, #28
 80091b4:	4403      	add	r3, r0
 80091b6:	9300      	str	r3, [sp, #0]
 80091b8:	9b06      	ldr	r3, [sp, #24]
 80091ba:	4403      	add	r3, r0
 80091bc:	4406      	add	r6, r0
 80091be:	9306      	str	r3, [sp, #24]
 80091c0:	9b00      	ldr	r3, [sp, #0]
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	dd05      	ble.n	80091d2 <_dtoa_r+0x83a>
 80091c6:	9902      	ldr	r1, [sp, #8]
 80091c8:	461a      	mov	r2, r3
 80091ca:	4648      	mov	r0, r9
 80091cc:	f000 fcba 	bl	8009b44 <__lshift>
 80091d0:	9002      	str	r0, [sp, #8]
 80091d2:	9b06      	ldr	r3, [sp, #24]
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	dd05      	ble.n	80091e4 <_dtoa_r+0x84c>
 80091d8:	4621      	mov	r1, r4
 80091da:	461a      	mov	r2, r3
 80091dc:	4648      	mov	r0, r9
 80091de:	f000 fcb1 	bl	8009b44 <__lshift>
 80091e2:	4604      	mov	r4, r0
 80091e4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d061      	beq.n	80092ae <_dtoa_r+0x916>
 80091ea:	9802      	ldr	r0, [sp, #8]
 80091ec:	4621      	mov	r1, r4
 80091ee:	f000 fd15 	bl	8009c1c <__mcmp>
 80091f2:	2800      	cmp	r0, #0
 80091f4:	da5b      	bge.n	80092ae <_dtoa_r+0x916>
 80091f6:	2300      	movs	r3, #0
 80091f8:	9902      	ldr	r1, [sp, #8]
 80091fa:	220a      	movs	r2, #10
 80091fc:	4648      	mov	r0, r9
 80091fe:	f000 fafd 	bl	80097fc <__multadd>
 8009202:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009204:	9002      	str	r0, [sp, #8]
 8009206:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800920a:	2b00      	cmp	r3, #0
 800920c:	f000 8177 	beq.w	80094fe <_dtoa_r+0xb66>
 8009210:	4629      	mov	r1, r5
 8009212:	2300      	movs	r3, #0
 8009214:	220a      	movs	r2, #10
 8009216:	4648      	mov	r0, r9
 8009218:	f000 faf0 	bl	80097fc <__multadd>
 800921c:	f1bb 0f00 	cmp.w	fp, #0
 8009220:	4605      	mov	r5, r0
 8009222:	dc6f      	bgt.n	8009304 <_dtoa_r+0x96c>
 8009224:	9b07      	ldr	r3, [sp, #28]
 8009226:	2b02      	cmp	r3, #2
 8009228:	dc49      	bgt.n	80092be <_dtoa_r+0x926>
 800922a:	e06b      	b.n	8009304 <_dtoa_r+0x96c>
 800922c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800922e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8009232:	e73c      	b.n	80090ae <_dtoa_r+0x716>
 8009234:	3fe00000 	.word	0x3fe00000
 8009238:	40240000 	.word	0x40240000
 800923c:	9b03      	ldr	r3, [sp, #12]
 800923e:	1e5c      	subs	r4, r3, #1
 8009240:	9b08      	ldr	r3, [sp, #32]
 8009242:	42a3      	cmp	r3, r4
 8009244:	db09      	blt.n	800925a <_dtoa_r+0x8c2>
 8009246:	1b1c      	subs	r4, r3, r4
 8009248:	9b03      	ldr	r3, [sp, #12]
 800924a:	2b00      	cmp	r3, #0
 800924c:	f6bf af30 	bge.w	80090b0 <_dtoa_r+0x718>
 8009250:	9b00      	ldr	r3, [sp, #0]
 8009252:	9a03      	ldr	r2, [sp, #12]
 8009254:	1a9e      	subs	r6, r3, r2
 8009256:	2300      	movs	r3, #0
 8009258:	e72b      	b.n	80090b2 <_dtoa_r+0x71a>
 800925a:	9b08      	ldr	r3, [sp, #32]
 800925c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800925e:	9408      	str	r4, [sp, #32]
 8009260:	1ae3      	subs	r3, r4, r3
 8009262:	441a      	add	r2, r3
 8009264:	9e00      	ldr	r6, [sp, #0]
 8009266:	9b03      	ldr	r3, [sp, #12]
 8009268:	920d      	str	r2, [sp, #52]	@ 0x34
 800926a:	2400      	movs	r4, #0
 800926c:	e721      	b.n	80090b2 <_dtoa_r+0x71a>
 800926e:	9c08      	ldr	r4, [sp, #32]
 8009270:	9e00      	ldr	r6, [sp, #0]
 8009272:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8009274:	e728      	b.n	80090c8 <_dtoa_r+0x730>
 8009276:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800927a:	e751      	b.n	8009120 <_dtoa_r+0x788>
 800927c:	9a08      	ldr	r2, [sp, #32]
 800927e:	9902      	ldr	r1, [sp, #8]
 8009280:	e750      	b.n	8009124 <_dtoa_r+0x78c>
 8009282:	f8cd 8008 	str.w	r8, [sp, #8]
 8009286:	e751      	b.n	800912c <_dtoa_r+0x794>
 8009288:	2300      	movs	r3, #0
 800928a:	e779      	b.n	8009180 <_dtoa_r+0x7e8>
 800928c:	9b04      	ldr	r3, [sp, #16]
 800928e:	e777      	b.n	8009180 <_dtoa_r+0x7e8>
 8009290:	2300      	movs	r3, #0
 8009292:	9308      	str	r3, [sp, #32]
 8009294:	e779      	b.n	800918a <_dtoa_r+0x7f2>
 8009296:	d093      	beq.n	80091c0 <_dtoa_r+0x828>
 8009298:	9a00      	ldr	r2, [sp, #0]
 800929a:	331c      	adds	r3, #28
 800929c:	441a      	add	r2, r3
 800929e:	9200      	str	r2, [sp, #0]
 80092a0:	9a06      	ldr	r2, [sp, #24]
 80092a2:	441a      	add	r2, r3
 80092a4:	441e      	add	r6, r3
 80092a6:	9206      	str	r2, [sp, #24]
 80092a8:	e78a      	b.n	80091c0 <_dtoa_r+0x828>
 80092aa:	4603      	mov	r3, r0
 80092ac:	e7f4      	b.n	8009298 <_dtoa_r+0x900>
 80092ae:	9b03      	ldr	r3, [sp, #12]
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	46b8      	mov	r8, r7
 80092b4:	dc20      	bgt.n	80092f8 <_dtoa_r+0x960>
 80092b6:	469b      	mov	fp, r3
 80092b8:	9b07      	ldr	r3, [sp, #28]
 80092ba:	2b02      	cmp	r3, #2
 80092bc:	dd1e      	ble.n	80092fc <_dtoa_r+0x964>
 80092be:	f1bb 0f00 	cmp.w	fp, #0
 80092c2:	f47f adb1 	bne.w	8008e28 <_dtoa_r+0x490>
 80092c6:	4621      	mov	r1, r4
 80092c8:	465b      	mov	r3, fp
 80092ca:	2205      	movs	r2, #5
 80092cc:	4648      	mov	r0, r9
 80092ce:	f000 fa95 	bl	80097fc <__multadd>
 80092d2:	4601      	mov	r1, r0
 80092d4:	4604      	mov	r4, r0
 80092d6:	9802      	ldr	r0, [sp, #8]
 80092d8:	f000 fca0 	bl	8009c1c <__mcmp>
 80092dc:	2800      	cmp	r0, #0
 80092de:	f77f ada3 	ble.w	8008e28 <_dtoa_r+0x490>
 80092e2:	4656      	mov	r6, sl
 80092e4:	2331      	movs	r3, #49	@ 0x31
 80092e6:	f806 3b01 	strb.w	r3, [r6], #1
 80092ea:	f108 0801 	add.w	r8, r8, #1
 80092ee:	e59f      	b.n	8008e30 <_dtoa_r+0x498>
 80092f0:	9c03      	ldr	r4, [sp, #12]
 80092f2:	46b8      	mov	r8, r7
 80092f4:	4625      	mov	r5, r4
 80092f6:	e7f4      	b.n	80092e2 <_dtoa_r+0x94a>
 80092f8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80092fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80092fe:	2b00      	cmp	r3, #0
 8009300:	f000 8101 	beq.w	8009506 <_dtoa_r+0xb6e>
 8009304:	2e00      	cmp	r6, #0
 8009306:	dd05      	ble.n	8009314 <_dtoa_r+0x97c>
 8009308:	4629      	mov	r1, r5
 800930a:	4632      	mov	r2, r6
 800930c:	4648      	mov	r0, r9
 800930e:	f000 fc19 	bl	8009b44 <__lshift>
 8009312:	4605      	mov	r5, r0
 8009314:	9b08      	ldr	r3, [sp, #32]
 8009316:	2b00      	cmp	r3, #0
 8009318:	d05c      	beq.n	80093d4 <_dtoa_r+0xa3c>
 800931a:	6869      	ldr	r1, [r5, #4]
 800931c:	4648      	mov	r0, r9
 800931e:	f000 fa0b 	bl	8009738 <_Balloc>
 8009322:	4606      	mov	r6, r0
 8009324:	b928      	cbnz	r0, 8009332 <_dtoa_r+0x99a>
 8009326:	4b82      	ldr	r3, [pc, #520]	@ (8009530 <_dtoa_r+0xb98>)
 8009328:	4602      	mov	r2, r0
 800932a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800932e:	f7ff bb4a 	b.w	80089c6 <_dtoa_r+0x2e>
 8009332:	692a      	ldr	r2, [r5, #16]
 8009334:	3202      	adds	r2, #2
 8009336:	0092      	lsls	r2, r2, #2
 8009338:	f105 010c 	add.w	r1, r5, #12
 800933c:	300c      	adds	r0, #12
 800933e:	f000 fe31 	bl	8009fa4 <memcpy>
 8009342:	2201      	movs	r2, #1
 8009344:	4631      	mov	r1, r6
 8009346:	4648      	mov	r0, r9
 8009348:	f000 fbfc 	bl	8009b44 <__lshift>
 800934c:	f10a 0301 	add.w	r3, sl, #1
 8009350:	9300      	str	r3, [sp, #0]
 8009352:	eb0a 030b 	add.w	r3, sl, fp
 8009356:	9308      	str	r3, [sp, #32]
 8009358:	9b04      	ldr	r3, [sp, #16]
 800935a:	f003 0301 	and.w	r3, r3, #1
 800935e:	462f      	mov	r7, r5
 8009360:	9306      	str	r3, [sp, #24]
 8009362:	4605      	mov	r5, r0
 8009364:	9b00      	ldr	r3, [sp, #0]
 8009366:	9802      	ldr	r0, [sp, #8]
 8009368:	4621      	mov	r1, r4
 800936a:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800936e:	f7ff fa8a 	bl	8008886 <quorem>
 8009372:	4603      	mov	r3, r0
 8009374:	3330      	adds	r3, #48	@ 0x30
 8009376:	9003      	str	r0, [sp, #12]
 8009378:	4639      	mov	r1, r7
 800937a:	9802      	ldr	r0, [sp, #8]
 800937c:	9309      	str	r3, [sp, #36]	@ 0x24
 800937e:	f000 fc4d 	bl	8009c1c <__mcmp>
 8009382:	462a      	mov	r2, r5
 8009384:	9004      	str	r0, [sp, #16]
 8009386:	4621      	mov	r1, r4
 8009388:	4648      	mov	r0, r9
 800938a:	f000 fc63 	bl	8009c54 <__mdiff>
 800938e:	68c2      	ldr	r2, [r0, #12]
 8009390:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009392:	4606      	mov	r6, r0
 8009394:	bb02      	cbnz	r2, 80093d8 <_dtoa_r+0xa40>
 8009396:	4601      	mov	r1, r0
 8009398:	9802      	ldr	r0, [sp, #8]
 800939a:	f000 fc3f 	bl	8009c1c <__mcmp>
 800939e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80093a0:	4602      	mov	r2, r0
 80093a2:	4631      	mov	r1, r6
 80093a4:	4648      	mov	r0, r9
 80093a6:	920c      	str	r2, [sp, #48]	@ 0x30
 80093a8:	9309      	str	r3, [sp, #36]	@ 0x24
 80093aa:	f000 fa05 	bl	80097b8 <_Bfree>
 80093ae:	9b07      	ldr	r3, [sp, #28]
 80093b0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80093b2:	9e00      	ldr	r6, [sp, #0]
 80093b4:	ea42 0103 	orr.w	r1, r2, r3
 80093b8:	9b06      	ldr	r3, [sp, #24]
 80093ba:	4319      	orrs	r1, r3
 80093bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80093be:	d10d      	bne.n	80093dc <_dtoa_r+0xa44>
 80093c0:	2b39      	cmp	r3, #57	@ 0x39
 80093c2:	d027      	beq.n	8009414 <_dtoa_r+0xa7c>
 80093c4:	9a04      	ldr	r2, [sp, #16]
 80093c6:	2a00      	cmp	r2, #0
 80093c8:	dd01      	ble.n	80093ce <_dtoa_r+0xa36>
 80093ca:	9b03      	ldr	r3, [sp, #12]
 80093cc:	3331      	adds	r3, #49	@ 0x31
 80093ce:	f88b 3000 	strb.w	r3, [fp]
 80093d2:	e52e      	b.n	8008e32 <_dtoa_r+0x49a>
 80093d4:	4628      	mov	r0, r5
 80093d6:	e7b9      	b.n	800934c <_dtoa_r+0x9b4>
 80093d8:	2201      	movs	r2, #1
 80093da:	e7e2      	b.n	80093a2 <_dtoa_r+0xa0a>
 80093dc:	9904      	ldr	r1, [sp, #16]
 80093de:	2900      	cmp	r1, #0
 80093e0:	db04      	blt.n	80093ec <_dtoa_r+0xa54>
 80093e2:	9807      	ldr	r0, [sp, #28]
 80093e4:	4301      	orrs	r1, r0
 80093e6:	9806      	ldr	r0, [sp, #24]
 80093e8:	4301      	orrs	r1, r0
 80093ea:	d120      	bne.n	800942e <_dtoa_r+0xa96>
 80093ec:	2a00      	cmp	r2, #0
 80093ee:	ddee      	ble.n	80093ce <_dtoa_r+0xa36>
 80093f0:	9902      	ldr	r1, [sp, #8]
 80093f2:	9300      	str	r3, [sp, #0]
 80093f4:	2201      	movs	r2, #1
 80093f6:	4648      	mov	r0, r9
 80093f8:	f000 fba4 	bl	8009b44 <__lshift>
 80093fc:	4621      	mov	r1, r4
 80093fe:	9002      	str	r0, [sp, #8]
 8009400:	f000 fc0c 	bl	8009c1c <__mcmp>
 8009404:	2800      	cmp	r0, #0
 8009406:	9b00      	ldr	r3, [sp, #0]
 8009408:	dc02      	bgt.n	8009410 <_dtoa_r+0xa78>
 800940a:	d1e0      	bne.n	80093ce <_dtoa_r+0xa36>
 800940c:	07da      	lsls	r2, r3, #31
 800940e:	d5de      	bpl.n	80093ce <_dtoa_r+0xa36>
 8009410:	2b39      	cmp	r3, #57	@ 0x39
 8009412:	d1da      	bne.n	80093ca <_dtoa_r+0xa32>
 8009414:	2339      	movs	r3, #57	@ 0x39
 8009416:	f88b 3000 	strb.w	r3, [fp]
 800941a:	4633      	mov	r3, r6
 800941c:	461e      	mov	r6, r3
 800941e:	3b01      	subs	r3, #1
 8009420:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009424:	2a39      	cmp	r2, #57	@ 0x39
 8009426:	d04e      	beq.n	80094c6 <_dtoa_r+0xb2e>
 8009428:	3201      	adds	r2, #1
 800942a:	701a      	strb	r2, [r3, #0]
 800942c:	e501      	b.n	8008e32 <_dtoa_r+0x49a>
 800942e:	2a00      	cmp	r2, #0
 8009430:	dd03      	ble.n	800943a <_dtoa_r+0xaa2>
 8009432:	2b39      	cmp	r3, #57	@ 0x39
 8009434:	d0ee      	beq.n	8009414 <_dtoa_r+0xa7c>
 8009436:	3301      	adds	r3, #1
 8009438:	e7c9      	b.n	80093ce <_dtoa_r+0xa36>
 800943a:	9a00      	ldr	r2, [sp, #0]
 800943c:	9908      	ldr	r1, [sp, #32]
 800943e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009442:	428a      	cmp	r2, r1
 8009444:	d028      	beq.n	8009498 <_dtoa_r+0xb00>
 8009446:	9902      	ldr	r1, [sp, #8]
 8009448:	2300      	movs	r3, #0
 800944a:	220a      	movs	r2, #10
 800944c:	4648      	mov	r0, r9
 800944e:	f000 f9d5 	bl	80097fc <__multadd>
 8009452:	42af      	cmp	r7, r5
 8009454:	9002      	str	r0, [sp, #8]
 8009456:	f04f 0300 	mov.w	r3, #0
 800945a:	f04f 020a 	mov.w	r2, #10
 800945e:	4639      	mov	r1, r7
 8009460:	4648      	mov	r0, r9
 8009462:	d107      	bne.n	8009474 <_dtoa_r+0xadc>
 8009464:	f000 f9ca 	bl	80097fc <__multadd>
 8009468:	4607      	mov	r7, r0
 800946a:	4605      	mov	r5, r0
 800946c:	9b00      	ldr	r3, [sp, #0]
 800946e:	3301      	adds	r3, #1
 8009470:	9300      	str	r3, [sp, #0]
 8009472:	e777      	b.n	8009364 <_dtoa_r+0x9cc>
 8009474:	f000 f9c2 	bl	80097fc <__multadd>
 8009478:	4629      	mov	r1, r5
 800947a:	4607      	mov	r7, r0
 800947c:	2300      	movs	r3, #0
 800947e:	220a      	movs	r2, #10
 8009480:	4648      	mov	r0, r9
 8009482:	f000 f9bb 	bl	80097fc <__multadd>
 8009486:	4605      	mov	r5, r0
 8009488:	e7f0      	b.n	800946c <_dtoa_r+0xad4>
 800948a:	f1bb 0f00 	cmp.w	fp, #0
 800948e:	bfcc      	ite	gt
 8009490:	465e      	movgt	r6, fp
 8009492:	2601      	movle	r6, #1
 8009494:	4456      	add	r6, sl
 8009496:	2700      	movs	r7, #0
 8009498:	9902      	ldr	r1, [sp, #8]
 800949a:	9300      	str	r3, [sp, #0]
 800949c:	2201      	movs	r2, #1
 800949e:	4648      	mov	r0, r9
 80094a0:	f000 fb50 	bl	8009b44 <__lshift>
 80094a4:	4621      	mov	r1, r4
 80094a6:	9002      	str	r0, [sp, #8]
 80094a8:	f000 fbb8 	bl	8009c1c <__mcmp>
 80094ac:	2800      	cmp	r0, #0
 80094ae:	dcb4      	bgt.n	800941a <_dtoa_r+0xa82>
 80094b0:	d102      	bne.n	80094b8 <_dtoa_r+0xb20>
 80094b2:	9b00      	ldr	r3, [sp, #0]
 80094b4:	07db      	lsls	r3, r3, #31
 80094b6:	d4b0      	bmi.n	800941a <_dtoa_r+0xa82>
 80094b8:	4633      	mov	r3, r6
 80094ba:	461e      	mov	r6, r3
 80094bc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80094c0:	2a30      	cmp	r2, #48	@ 0x30
 80094c2:	d0fa      	beq.n	80094ba <_dtoa_r+0xb22>
 80094c4:	e4b5      	b.n	8008e32 <_dtoa_r+0x49a>
 80094c6:	459a      	cmp	sl, r3
 80094c8:	d1a8      	bne.n	800941c <_dtoa_r+0xa84>
 80094ca:	2331      	movs	r3, #49	@ 0x31
 80094cc:	f108 0801 	add.w	r8, r8, #1
 80094d0:	f88a 3000 	strb.w	r3, [sl]
 80094d4:	e4ad      	b.n	8008e32 <_dtoa_r+0x49a>
 80094d6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80094d8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8009534 <_dtoa_r+0xb9c>
 80094dc:	b11b      	cbz	r3, 80094e6 <_dtoa_r+0xb4e>
 80094de:	f10a 0308 	add.w	r3, sl, #8
 80094e2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80094e4:	6013      	str	r3, [r2, #0]
 80094e6:	4650      	mov	r0, sl
 80094e8:	b017      	add	sp, #92	@ 0x5c
 80094ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094ee:	9b07      	ldr	r3, [sp, #28]
 80094f0:	2b01      	cmp	r3, #1
 80094f2:	f77f ae2e 	ble.w	8009152 <_dtoa_r+0x7ba>
 80094f6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80094f8:	9308      	str	r3, [sp, #32]
 80094fa:	2001      	movs	r0, #1
 80094fc:	e64d      	b.n	800919a <_dtoa_r+0x802>
 80094fe:	f1bb 0f00 	cmp.w	fp, #0
 8009502:	f77f aed9 	ble.w	80092b8 <_dtoa_r+0x920>
 8009506:	4656      	mov	r6, sl
 8009508:	9802      	ldr	r0, [sp, #8]
 800950a:	4621      	mov	r1, r4
 800950c:	f7ff f9bb 	bl	8008886 <quorem>
 8009510:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8009514:	f806 3b01 	strb.w	r3, [r6], #1
 8009518:	eba6 020a 	sub.w	r2, r6, sl
 800951c:	4593      	cmp	fp, r2
 800951e:	ddb4      	ble.n	800948a <_dtoa_r+0xaf2>
 8009520:	9902      	ldr	r1, [sp, #8]
 8009522:	2300      	movs	r3, #0
 8009524:	220a      	movs	r2, #10
 8009526:	4648      	mov	r0, r9
 8009528:	f000 f968 	bl	80097fc <__multadd>
 800952c:	9002      	str	r0, [sp, #8]
 800952e:	e7eb      	b.n	8009508 <_dtoa_r+0xb70>
 8009530:	0800b1f0 	.word	0x0800b1f0
 8009534:	0800b174 	.word	0x0800b174

08009538 <_free_r>:
 8009538:	b538      	push	{r3, r4, r5, lr}
 800953a:	4605      	mov	r5, r0
 800953c:	2900      	cmp	r1, #0
 800953e:	d041      	beq.n	80095c4 <_free_r+0x8c>
 8009540:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009544:	1f0c      	subs	r4, r1, #4
 8009546:	2b00      	cmp	r3, #0
 8009548:	bfb8      	it	lt
 800954a:	18e4      	addlt	r4, r4, r3
 800954c:	f000 f8e8 	bl	8009720 <__malloc_lock>
 8009550:	4a1d      	ldr	r2, [pc, #116]	@ (80095c8 <_free_r+0x90>)
 8009552:	6813      	ldr	r3, [r2, #0]
 8009554:	b933      	cbnz	r3, 8009564 <_free_r+0x2c>
 8009556:	6063      	str	r3, [r4, #4]
 8009558:	6014      	str	r4, [r2, #0]
 800955a:	4628      	mov	r0, r5
 800955c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009560:	f000 b8e4 	b.w	800972c <__malloc_unlock>
 8009564:	42a3      	cmp	r3, r4
 8009566:	d908      	bls.n	800957a <_free_r+0x42>
 8009568:	6820      	ldr	r0, [r4, #0]
 800956a:	1821      	adds	r1, r4, r0
 800956c:	428b      	cmp	r3, r1
 800956e:	bf01      	itttt	eq
 8009570:	6819      	ldreq	r1, [r3, #0]
 8009572:	685b      	ldreq	r3, [r3, #4]
 8009574:	1809      	addeq	r1, r1, r0
 8009576:	6021      	streq	r1, [r4, #0]
 8009578:	e7ed      	b.n	8009556 <_free_r+0x1e>
 800957a:	461a      	mov	r2, r3
 800957c:	685b      	ldr	r3, [r3, #4]
 800957e:	b10b      	cbz	r3, 8009584 <_free_r+0x4c>
 8009580:	42a3      	cmp	r3, r4
 8009582:	d9fa      	bls.n	800957a <_free_r+0x42>
 8009584:	6811      	ldr	r1, [r2, #0]
 8009586:	1850      	adds	r0, r2, r1
 8009588:	42a0      	cmp	r0, r4
 800958a:	d10b      	bne.n	80095a4 <_free_r+0x6c>
 800958c:	6820      	ldr	r0, [r4, #0]
 800958e:	4401      	add	r1, r0
 8009590:	1850      	adds	r0, r2, r1
 8009592:	4283      	cmp	r3, r0
 8009594:	6011      	str	r1, [r2, #0]
 8009596:	d1e0      	bne.n	800955a <_free_r+0x22>
 8009598:	6818      	ldr	r0, [r3, #0]
 800959a:	685b      	ldr	r3, [r3, #4]
 800959c:	6053      	str	r3, [r2, #4]
 800959e:	4408      	add	r0, r1
 80095a0:	6010      	str	r0, [r2, #0]
 80095a2:	e7da      	b.n	800955a <_free_r+0x22>
 80095a4:	d902      	bls.n	80095ac <_free_r+0x74>
 80095a6:	230c      	movs	r3, #12
 80095a8:	602b      	str	r3, [r5, #0]
 80095aa:	e7d6      	b.n	800955a <_free_r+0x22>
 80095ac:	6820      	ldr	r0, [r4, #0]
 80095ae:	1821      	adds	r1, r4, r0
 80095b0:	428b      	cmp	r3, r1
 80095b2:	bf04      	itt	eq
 80095b4:	6819      	ldreq	r1, [r3, #0]
 80095b6:	685b      	ldreq	r3, [r3, #4]
 80095b8:	6063      	str	r3, [r4, #4]
 80095ba:	bf04      	itt	eq
 80095bc:	1809      	addeq	r1, r1, r0
 80095be:	6021      	streq	r1, [r4, #0]
 80095c0:	6054      	str	r4, [r2, #4]
 80095c2:	e7ca      	b.n	800955a <_free_r+0x22>
 80095c4:	bd38      	pop	{r3, r4, r5, pc}
 80095c6:	bf00      	nop
 80095c8:	200482f0 	.word	0x200482f0

080095cc <malloc>:
 80095cc:	4b02      	ldr	r3, [pc, #8]	@ (80095d8 <malloc+0xc>)
 80095ce:	4601      	mov	r1, r0
 80095d0:	6818      	ldr	r0, [r3, #0]
 80095d2:	f000 b825 	b.w	8009620 <_malloc_r>
 80095d6:	bf00      	nop
 80095d8:	20040018 	.word	0x20040018

080095dc <sbrk_aligned>:
 80095dc:	b570      	push	{r4, r5, r6, lr}
 80095de:	4e0f      	ldr	r6, [pc, #60]	@ (800961c <sbrk_aligned+0x40>)
 80095e0:	460c      	mov	r4, r1
 80095e2:	6831      	ldr	r1, [r6, #0]
 80095e4:	4605      	mov	r5, r0
 80095e6:	b911      	cbnz	r1, 80095ee <sbrk_aligned+0x12>
 80095e8:	f000 fccc 	bl	8009f84 <_sbrk_r>
 80095ec:	6030      	str	r0, [r6, #0]
 80095ee:	4621      	mov	r1, r4
 80095f0:	4628      	mov	r0, r5
 80095f2:	f000 fcc7 	bl	8009f84 <_sbrk_r>
 80095f6:	1c43      	adds	r3, r0, #1
 80095f8:	d103      	bne.n	8009602 <sbrk_aligned+0x26>
 80095fa:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80095fe:	4620      	mov	r0, r4
 8009600:	bd70      	pop	{r4, r5, r6, pc}
 8009602:	1cc4      	adds	r4, r0, #3
 8009604:	f024 0403 	bic.w	r4, r4, #3
 8009608:	42a0      	cmp	r0, r4
 800960a:	d0f8      	beq.n	80095fe <sbrk_aligned+0x22>
 800960c:	1a21      	subs	r1, r4, r0
 800960e:	4628      	mov	r0, r5
 8009610:	f000 fcb8 	bl	8009f84 <_sbrk_r>
 8009614:	3001      	adds	r0, #1
 8009616:	d1f2      	bne.n	80095fe <sbrk_aligned+0x22>
 8009618:	e7ef      	b.n	80095fa <sbrk_aligned+0x1e>
 800961a:	bf00      	nop
 800961c:	200482ec 	.word	0x200482ec

08009620 <_malloc_r>:
 8009620:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009624:	1ccd      	adds	r5, r1, #3
 8009626:	f025 0503 	bic.w	r5, r5, #3
 800962a:	3508      	adds	r5, #8
 800962c:	2d0c      	cmp	r5, #12
 800962e:	bf38      	it	cc
 8009630:	250c      	movcc	r5, #12
 8009632:	2d00      	cmp	r5, #0
 8009634:	4606      	mov	r6, r0
 8009636:	db01      	blt.n	800963c <_malloc_r+0x1c>
 8009638:	42a9      	cmp	r1, r5
 800963a:	d904      	bls.n	8009646 <_malloc_r+0x26>
 800963c:	230c      	movs	r3, #12
 800963e:	6033      	str	r3, [r6, #0]
 8009640:	2000      	movs	r0, #0
 8009642:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009646:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800971c <_malloc_r+0xfc>
 800964a:	f000 f869 	bl	8009720 <__malloc_lock>
 800964e:	f8d8 3000 	ldr.w	r3, [r8]
 8009652:	461c      	mov	r4, r3
 8009654:	bb44      	cbnz	r4, 80096a8 <_malloc_r+0x88>
 8009656:	4629      	mov	r1, r5
 8009658:	4630      	mov	r0, r6
 800965a:	f7ff ffbf 	bl	80095dc <sbrk_aligned>
 800965e:	1c43      	adds	r3, r0, #1
 8009660:	4604      	mov	r4, r0
 8009662:	d158      	bne.n	8009716 <_malloc_r+0xf6>
 8009664:	f8d8 4000 	ldr.w	r4, [r8]
 8009668:	4627      	mov	r7, r4
 800966a:	2f00      	cmp	r7, #0
 800966c:	d143      	bne.n	80096f6 <_malloc_r+0xd6>
 800966e:	2c00      	cmp	r4, #0
 8009670:	d04b      	beq.n	800970a <_malloc_r+0xea>
 8009672:	6823      	ldr	r3, [r4, #0]
 8009674:	4639      	mov	r1, r7
 8009676:	4630      	mov	r0, r6
 8009678:	eb04 0903 	add.w	r9, r4, r3
 800967c:	f000 fc82 	bl	8009f84 <_sbrk_r>
 8009680:	4581      	cmp	r9, r0
 8009682:	d142      	bne.n	800970a <_malloc_r+0xea>
 8009684:	6821      	ldr	r1, [r4, #0]
 8009686:	1a6d      	subs	r5, r5, r1
 8009688:	4629      	mov	r1, r5
 800968a:	4630      	mov	r0, r6
 800968c:	f7ff ffa6 	bl	80095dc <sbrk_aligned>
 8009690:	3001      	adds	r0, #1
 8009692:	d03a      	beq.n	800970a <_malloc_r+0xea>
 8009694:	6823      	ldr	r3, [r4, #0]
 8009696:	442b      	add	r3, r5
 8009698:	6023      	str	r3, [r4, #0]
 800969a:	f8d8 3000 	ldr.w	r3, [r8]
 800969e:	685a      	ldr	r2, [r3, #4]
 80096a0:	bb62      	cbnz	r2, 80096fc <_malloc_r+0xdc>
 80096a2:	f8c8 7000 	str.w	r7, [r8]
 80096a6:	e00f      	b.n	80096c8 <_malloc_r+0xa8>
 80096a8:	6822      	ldr	r2, [r4, #0]
 80096aa:	1b52      	subs	r2, r2, r5
 80096ac:	d420      	bmi.n	80096f0 <_malloc_r+0xd0>
 80096ae:	2a0b      	cmp	r2, #11
 80096b0:	d917      	bls.n	80096e2 <_malloc_r+0xc2>
 80096b2:	1961      	adds	r1, r4, r5
 80096b4:	42a3      	cmp	r3, r4
 80096b6:	6025      	str	r5, [r4, #0]
 80096b8:	bf18      	it	ne
 80096ba:	6059      	strne	r1, [r3, #4]
 80096bc:	6863      	ldr	r3, [r4, #4]
 80096be:	bf08      	it	eq
 80096c0:	f8c8 1000 	streq.w	r1, [r8]
 80096c4:	5162      	str	r2, [r4, r5]
 80096c6:	604b      	str	r3, [r1, #4]
 80096c8:	4630      	mov	r0, r6
 80096ca:	f000 f82f 	bl	800972c <__malloc_unlock>
 80096ce:	f104 000b 	add.w	r0, r4, #11
 80096d2:	1d23      	adds	r3, r4, #4
 80096d4:	f020 0007 	bic.w	r0, r0, #7
 80096d8:	1ac2      	subs	r2, r0, r3
 80096da:	bf1c      	itt	ne
 80096dc:	1a1b      	subne	r3, r3, r0
 80096de:	50a3      	strne	r3, [r4, r2]
 80096e0:	e7af      	b.n	8009642 <_malloc_r+0x22>
 80096e2:	6862      	ldr	r2, [r4, #4]
 80096e4:	42a3      	cmp	r3, r4
 80096e6:	bf0c      	ite	eq
 80096e8:	f8c8 2000 	streq.w	r2, [r8]
 80096ec:	605a      	strne	r2, [r3, #4]
 80096ee:	e7eb      	b.n	80096c8 <_malloc_r+0xa8>
 80096f0:	4623      	mov	r3, r4
 80096f2:	6864      	ldr	r4, [r4, #4]
 80096f4:	e7ae      	b.n	8009654 <_malloc_r+0x34>
 80096f6:	463c      	mov	r4, r7
 80096f8:	687f      	ldr	r7, [r7, #4]
 80096fa:	e7b6      	b.n	800966a <_malloc_r+0x4a>
 80096fc:	461a      	mov	r2, r3
 80096fe:	685b      	ldr	r3, [r3, #4]
 8009700:	42a3      	cmp	r3, r4
 8009702:	d1fb      	bne.n	80096fc <_malloc_r+0xdc>
 8009704:	2300      	movs	r3, #0
 8009706:	6053      	str	r3, [r2, #4]
 8009708:	e7de      	b.n	80096c8 <_malloc_r+0xa8>
 800970a:	230c      	movs	r3, #12
 800970c:	6033      	str	r3, [r6, #0]
 800970e:	4630      	mov	r0, r6
 8009710:	f000 f80c 	bl	800972c <__malloc_unlock>
 8009714:	e794      	b.n	8009640 <_malloc_r+0x20>
 8009716:	6005      	str	r5, [r0, #0]
 8009718:	e7d6      	b.n	80096c8 <_malloc_r+0xa8>
 800971a:	bf00      	nop
 800971c:	200482f0 	.word	0x200482f0

08009720 <__malloc_lock>:
 8009720:	4801      	ldr	r0, [pc, #4]	@ (8009728 <__malloc_lock+0x8>)
 8009722:	f7ff b8ae 	b.w	8008882 <__retarget_lock_acquire_recursive>
 8009726:	bf00      	nop
 8009728:	200482e8 	.word	0x200482e8

0800972c <__malloc_unlock>:
 800972c:	4801      	ldr	r0, [pc, #4]	@ (8009734 <__malloc_unlock+0x8>)
 800972e:	f7ff b8a9 	b.w	8008884 <__retarget_lock_release_recursive>
 8009732:	bf00      	nop
 8009734:	200482e8 	.word	0x200482e8

08009738 <_Balloc>:
 8009738:	b570      	push	{r4, r5, r6, lr}
 800973a:	69c6      	ldr	r6, [r0, #28]
 800973c:	4604      	mov	r4, r0
 800973e:	460d      	mov	r5, r1
 8009740:	b976      	cbnz	r6, 8009760 <_Balloc+0x28>
 8009742:	2010      	movs	r0, #16
 8009744:	f7ff ff42 	bl	80095cc <malloc>
 8009748:	4602      	mov	r2, r0
 800974a:	61e0      	str	r0, [r4, #28]
 800974c:	b920      	cbnz	r0, 8009758 <_Balloc+0x20>
 800974e:	4b18      	ldr	r3, [pc, #96]	@ (80097b0 <_Balloc+0x78>)
 8009750:	4818      	ldr	r0, [pc, #96]	@ (80097b4 <_Balloc+0x7c>)
 8009752:	216b      	movs	r1, #107	@ 0x6b
 8009754:	f000 fc34 	bl	8009fc0 <__assert_func>
 8009758:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800975c:	6006      	str	r6, [r0, #0]
 800975e:	60c6      	str	r6, [r0, #12]
 8009760:	69e6      	ldr	r6, [r4, #28]
 8009762:	68f3      	ldr	r3, [r6, #12]
 8009764:	b183      	cbz	r3, 8009788 <_Balloc+0x50>
 8009766:	69e3      	ldr	r3, [r4, #28]
 8009768:	68db      	ldr	r3, [r3, #12]
 800976a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800976e:	b9b8      	cbnz	r0, 80097a0 <_Balloc+0x68>
 8009770:	2101      	movs	r1, #1
 8009772:	fa01 f605 	lsl.w	r6, r1, r5
 8009776:	1d72      	adds	r2, r6, #5
 8009778:	0092      	lsls	r2, r2, #2
 800977a:	4620      	mov	r0, r4
 800977c:	f000 fc3e 	bl	8009ffc <_calloc_r>
 8009780:	b160      	cbz	r0, 800979c <_Balloc+0x64>
 8009782:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009786:	e00e      	b.n	80097a6 <_Balloc+0x6e>
 8009788:	2221      	movs	r2, #33	@ 0x21
 800978a:	2104      	movs	r1, #4
 800978c:	4620      	mov	r0, r4
 800978e:	f000 fc35 	bl	8009ffc <_calloc_r>
 8009792:	69e3      	ldr	r3, [r4, #28]
 8009794:	60f0      	str	r0, [r6, #12]
 8009796:	68db      	ldr	r3, [r3, #12]
 8009798:	2b00      	cmp	r3, #0
 800979a:	d1e4      	bne.n	8009766 <_Balloc+0x2e>
 800979c:	2000      	movs	r0, #0
 800979e:	bd70      	pop	{r4, r5, r6, pc}
 80097a0:	6802      	ldr	r2, [r0, #0]
 80097a2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80097a6:	2300      	movs	r3, #0
 80097a8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80097ac:	e7f7      	b.n	800979e <_Balloc+0x66>
 80097ae:	bf00      	nop
 80097b0:	0800b181 	.word	0x0800b181
 80097b4:	0800b201 	.word	0x0800b201

080097b8 <_Bfree>:
 80097b8:	b570      	push	{r4, r5, r6, lr}
 80097ba:	69c6      	ldr	r6, [r0, #28]
 80097bc:	4605      	mov	r5, r0
 80097be:	460c      	mov	r4, r1
 80097c0:	b976      	cbnz	r6, 80097e0 <_Bfree+0x28>
 80097c2:	2010      	movs	r0, #16
 80097c4:	f7ff ff02 	bl	80095cc <malloc>
 80097c8:	4602      	mov	r2, r0
 80097ca:	61e8      	str	r0, [r5, #28]
 80097cc:	b920      	cbnz	r0, 80097d8 <_Bfree+0x20>
 80097ce:	4b09      	ldr	r3, [pc, #36]	@ (80097f4 <_Bfree+0x3c>)
 80097d0:	4809      	ldr	r0, [pc, #36]	@ (80097f8 <_Bfree+0x40>)
 80097d2:	218f      	movs	r1, #143	@ 0x8f
 80097d4:	f000 fbf4 	bl	8009fc0 <__assert_func>
 80097d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80097dc:	6006      	str	r6, [r0, #0]
 80097de:	60c6      	str	r6, [r0, #12]
 80097e0:	b13c      	cbz	r4, 80097f2 <_Bfree+0x3a>
 80097e2:	69eb      	ldr	r3, [r5, #28]
 80097e4:	6862      	ldr	r2, [r4, #4]
 80097e6:	68db      	ldr	r3, [r3, #12]
 80097e8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80097ec:	6021      	str	r1, [r4, #0]
 80097ee:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80097f2:	bd70      	pop	{r4, r5, r6, pc}
 80097f4:	0800b181 	.word	0x0800b181
 80097f8:	0800b201 	.word	0x0800b201

080097fc <__multadd>:
 80097fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009800:	690d      	ldr	r5, [r1, #16]
 8009802:	4607      	mov	r7, r0
 8009804:	460c      	mov	r4, r1
 8009806:	461e      	mov	r6, r3
 8009808:	f101 0c14 	add.w	ip, r1, #20
 800980c:	2000      	movs	r0, #0
 800980e:	f8dc 3000 	ldr.w	r3, [ip]
 8009812:	b299      	uxth	r1, r3
 8009814:	fb02 6101 	mla	r1, r2, r1, r6
 8009818:	0c1e      	lsrs	r6, r3, #16
 800981a:	0c0b      	lsrs	r3, r1, #16
 800981c:	fb02 3306 	mla	r3, r2, r6, r3
 8009820:	b289      	uxth	r1, r1
 8009822:	3001      	adds	r0, #1
 8009824:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009828:	4285      	cmp	r5, r0
 800982a:	f84c 1b04 	str.w	r1, [ip], #4
 800982e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009832:	dcec      	bgt.n	800980e <__multadd+0x12>
 8009834:	b30e      	cbz	r6, 800987a <__multadd+0x7e>
 8009836:	68a3      	ldr	r3, [r4, #8]
 8009838:	42ab      	cmp	r3, r5
 800983a:	dc19      	bgt.n	8009870 <__multadd+0x74>
 800983c:	6861      	ldr	r1, [r4, #4]
 800983e:	4638      	mov	r0, r7
 8009840:	3101      	adds	r1, #1
 8009842:	f7ff ff79 	bl	8009738 <_Balloc>
 8009846:	4680      	mov	r8, r0
 8009848:	b928      	cbnz	r0, 8009856 <__multadd+0x5a>
 800984a:	4602      	mov	r2, r0
 800984c:	4b0c      	ldr	r3, [pc, #48]	@ (8009880 <__multadd+0x84>)
 800984e:	480d      	ldr	r0, [pc, #52]	@ (8009884 <__multadd+0x88>)
 8009850:	21ba      	movs	r1, #186	@ 0xba
 8009852:	f000 fbb5 	bl	8009fc0 <__assert_func>
 8009856:	6922      	ldr	r2, [r4, #16]
 8009858:	3202      	adds	r2, #2
 800985a:	f104 010c 	add.w	r1, r4, #12
 800985e:	0092      	lsls	r2, r2, #2
 8009860:	300c      	adds	r0, #12
 8009862:	f000 fb9f 	bl	8009fa4 <memcpy>
 8009866:	4621      	mov	r1, r4
 8009868:	4638      	mov	r0, r7
 800986a:	f7ff ffa5 	bl	80097b8 <_Bfree>
 800986e:	4644      	mov	r4, r8
 8009870:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009874:	3501      	adds	r5, #1
 8009876:	615e      	str	r6, [r3, #20]
 8009878:	6125      	str	r5, [r4, #16]
 800987a:	4620      	mov	r0, r4
 800987c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009880:	0800b1f0 	.word	0x0800b1f0
 8009884:	0800b201 	.word	0x0800b201

08009888 <__hi0bits>:
 8009888:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800988c:	4603      	mov	r3, r0
 800988e:	bf36      	itet	cc
 8009890:	0403      	lslcc	r3, r0, #16
 8009892:	2000      	movcs	r0, #0
 8009894:	2010      	movcc	r0, #16
 8009896:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800989a:	bf3c      	itt	cc
 800989c:	021b      	lslcc	r3, r3, #8
 800989e:	3008      	addcc	r0, #8
 80098a0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80098a4:	bf3c      	itt	cc
 80098a6:	011b      	lslcc	r3, r3, #4
 80098a8:	3004      	addcc	r0, #4
 80098aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80098ae:	bf3c      	itt	cc
 80098b0:	009b      	lslcc	r3, r3, #2
 80098b2:	3002      	addcc	r0, #2
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	db05      	blt.n	80098c4 <__hi0bits+0x3c>
 80098b8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80098bc:	f100 0001 	add.w	r0, r0, #1
 80098c0:	bf08      	it	eq
 80098c2:	2020      	moveq	r0, #32
 80098c4:	4770      	bx	lr

080098c6 <__lo0bits>:
 80098c6:	6803      	ldr	r3, [r0, #0]
 80098c8:	4602      	mov	r2, r0
 80098ca:	f013 0007 	ands.w	r0, r3, #7
 80098ce:	d00b      	beq.n	80098e8 <__lo0bits+0x22>
 80098d0:	07d9      	lsls	r1, r3, #31
 80098d2:	d421      	bmi.n	8009918 <__lo0bits+0x52>
 80098d4:	0798      	lsls	r0, r3, #30
 80098d6:	bf49      	itett	mi
 80098d8:	085b      	lsrmi	r3, r3, #1
 80098da:	089b      	lsrpl	r3, r3, #2
 80098dc:	2001      	movmi	r0, #1
 80098de:	6013      	strmi	r3, [r2, #0]
 80098e0:	bf5c      	itt	pl
 80098e2:	6013      	strpl	r3, [r2, #0]
 80098e4:	2002      	movpl	r0, #2
 80098e6:	4770      	bx	lr
 80098e8:	b299      	uxth	r1, r3
 80098ea:	b909      	cbnz	r1, 80098f0 <__lo0bits+0x2a>
 80098ec:	0c1b      	lsrs	r3, r3, #16
 80098ee:	2010      	movs	r0, #16
 80098f0:	b2d9      	uxtb	r1, r3
 80098f2:	b909      	cbnz	r1, 80098f8 <__lo0bits+0x32>
 80098f4:	3008      	adds	r0, #8
 80098f6:	0a1b      	lsrs	r3, r3, #8
 80098f8:	0719      	lsls	r1, r3, #28
 80098fa:	bf04      	itt	eq
 80098fc:	091b      	lsreq	r3, r3, #4
 80098fe:	3004      	addeq	r0, #4
 8009900:	0799      	lsls	r1, r3, #30
 8009902:	bf04      	itt	eq
 8009904:	089b      	lsreq	r3, r3, #2
 8009906:	3002      	addeq	r0, #2
 8009908:	07d9      	lsls	r1, r3, #31
 800990a:	d403      	bmi.n	8009914 <__lo0bits+0x4e>
 800990c:	085b      	lsrs	r3, r3, #1
 800990e:	f100 0001 	add.w	r0, r0, #1
 8009912:	d003      	beq.n	800991c <__lo0bits+0x56>
 8009914:	6013      	str	r3, [r2, #0]
 8009916:	4770      	bx	lr
 8009918:	2000      	movs	r0, #0
 800991a:	4770      	bx	lr
 800991c:	2020      	movs	r0, #32
 800991e:	4770      	bx	lr

08009920 <__i2b>:
 8009920:	b510      	push	{r4, lr}
 8009922:	460c      	mov	r4, r1
 8009924:	2101      	movs	r1, #1
 8009926:	f7ff ff07 	bl	8009738 <_Balloc>
 800992a:	4602      	mov	r2, r0
 800992c:	b928      	cbnz	r0, 800993a <__i2b+0x1a>
 800992e:	4b05      	ldr	r3, [pc, #20]	@ (8009944 <__i2b+0x24>)
 8009930:	4805      	ldr	r0, [pc, #20]	@ (8009948 <__i2b+0x28>)
 8009932:	f240 1145 	movw	r1, #325	@ 0x145
 8009936:	f000 fb43 	bl	8009fc0 <__assert_func>
 800993a:	2301      	movs	r3, #1
 800993c:	6144      	str	r4, [r0, #20]
 800993e:	6103      	str	r3, [r0, #16]
 8009940:	bd10      	pop	{r4, pc}
 8009942:	bf00      	nop
 8009944:	0800b1f0 	.word	0x0800b1f0
 8009948:	0800b201 	.word	0x0800b201

0800994c <__multiply>:
 800994c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009950:	4617      	mov	r7, r2
 8009952:	690a      	ldr	r2, [r1, #16]
 8009954:	693b      	ldr	r3, [r7, #16]
 8009956:	429a      	cmp	r2, r3
 8009958:	bfa8      	it	ge
 800995a:	463b      	movge	r3, r7
 800995c:	4689      	mov	r9, r1
 800995e:	bfa4      	itt	ge
 8009960:	460f      	movge	r7, r1
 8009962:	4699      	movge	r9, r3
 8009964:	693d      	ldr	r5, [r7, #16]
 8009966:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800996a:	68bb      	ldr	r3, [r7, #8]
 800996c:	6879      	ldr	r1, [r7, #4]
 800996e:	eb05 060a 	add.w	r6, r5, sl
 8009972:	42b3      	cmp	r3, r6
 8009974:	b085      	sub	sp, #20
 8009976:	bfb8      	it	lt
 8009978:	3101      	addlt	r1, #1
 800997a:	f7ff fedd 	bl	8009738 <_Balloc>
 800997e:	b930      	cbnz	r0, 800998e <__multiply+0x42>
 8009980:	4602      	mov	r2, r0
 8009982:	4b41      	ldr	r3, [pc, #260]	@ (8009a88 <__multiply+0x13c>)
 8009984:	4841      	ldr	r0, [pc, #260]	@ (8009a8c <__multiply+0x140>)
 8009986:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800998a:	f000 fb19 	bl	8009fc0 <__assert_func>
 800998e:	f100 0414 	add.w	r4, r0, #20
 8009992:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8009996:	4623      	mov	r3, r4
 8009998:	2200      	movs	r2, #0
 800999a:	4573      	cmp	r3, lr
 800999c:	d320      	bcc.n	80099e0 <__multiply+0x94>
 800999e:	f107 0814 	add.w	r8, r7, #20
 80099a2:	f109 0114 	add.w	r1, r9, #20
 80099a6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80099aa:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80099ae:	9302      	str	r3, [sp, #8]
 80099b0:	1beb      	subs	r3, r5, r7
 80099b2:	3b15      	subs	r3, #21
 80099b4:	f023 0303 	bic.w	r3, r3, #3
 80099b8:	3304      	adds	r3, #4
 80099ba:	3715      	adds	r7, #21
 80099bc:	42bd      	cmp	r5, r7
 80099be:	bf38      	it	cc
 80099c0:	2304      	movcc	r3, #4
 80099c2:	9301      	str	r3, [sp, #4]
 80099c4:	9b02      	ldr	r3, [sp, #8]
 80099c6:	9103      	str	r1, [sp, #12]
 80099c8:	428b      	cmp	r3, r1
 80099ca:	d80c      	bhi.n	80099e6 <__multiply+0x9a>
 80099cc:	2e00      	cmp	r6, #0
 80099ce:	dd03      	ble.n	80099d8 <__multiply+0x8c>
 80099d0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	d055      	beq.n	8009a84 <__multiply+0x138>
 80099d8:	6106      	str	r6, [r0, #16]
 80099da:	b005      	add	sp, #20
 80099dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80099e0:	f843 2b04 	str.w	r2, [r3], #4
 80099e4:	e7d9      	b.n	800999a <__multiply+0x4e>
 80099e6:	f8b1 a000 	ldrh.w	sl, [r1]
 80099ea:	f1ba 0f00 	cmp.w	sl, #0
 80099ee:	d01f      	beq.n	8009a30 <__multiply+0xe4>
 80099f0:	46c4      	mov	ip, r8
 80099f2:	46a1      	mov	r9, r4
 80099f4:	2700      	movs	r7, #0
 80099f6:	f85c 2b04 	ldr.w	r2, [ip], #4
 80099fa:	f8d9 3000 	ldr.w	r3, [r9]
 80099fe:	fa1f fb82 	uxth.w	fp, r2
 8009a02:	b29b      	uxth	r3, r3
 8009a04:	fb0a 330b 	mla	r3, sl, fp, r3
 8009a08:	443b      	add	r3, r7
 8009a0a:	f8d9 7000 	ldr.w	r7, [r9]
 8009a0e:	0c12      	lsrs	r2, r2, #16
 8009a10:	0c3f      	lsrs	r7, r7, #16
 8009a12:	fb0a 7202 	mla	r2, sl, r2, r7
 8009a16:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8009a1a:	b29b      	uxth	r3, r3
 8009a1c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009a20:	4565      	cmp	r5, ip
 8009a22:	f849 3b04 	str.w	r3, [r9], #4
 8009a26:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8009a2a:	d8e4      	bhi.n	80099f6 <__multiply+0xaa>
 8009a2c:	9b01      	ldr	r3, [sp, #4]
 8009a2e:	50e7      	str	r7, [r4, r3]
 8009a30:	9b03      	ldr	r3, [sp, #12]
 8009a32:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009a36:	3104      	adds	r1, #4
 8009a38:	f1b9 0f00 	cmp.w	r9, #0
 8009a3c:	d020      	beq.n	8009a80 <__multiply+0x134>
 8009a3e:	6823      	ldr	r3, [r4, #0]
 8009a40:	4647      	mov	r7, r8
 8009a42:	46a4      	mov	ip, r4
 8009a44:	f04f 0a00 	mov.w	sl, #0
 8009a48:	f8b7 b000 	ldrh.w	fp, [r7]
 8009a4c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8009a50:	fb09 220b 	mla	r2, r9, fp, r2
 8009a54:	4452      	add	r2, sl
 8009a56:	b29b      	uxth	r3, r3
 8009a58:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009a5c:	f84c 3b04 	str.w	r3, [ip], #4
 8009a60:	f857 3b04 	ldr.w	r3, [r7], #4
 8009a64:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009a68:	f8bc 3000 	ldrh.w	r3, [ip]
 8009a6c:	fb09 330a 	mla	r3, r9, sl, r3
 8009a70:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8009a74:	42bd      	cmp	r5, r7
 8009a76:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009a7a:	d8e5      	bhi.n	8009a48 <__multiply+0xfc>
 8009a7c:	9a01      	ldr	r2, [sp, #4]
 8009a7e:	50a3      	str	r3, [r4, r2]
 8009a80:	3404      	adds	r4, #4
 8009a82:	e79f      	b.n	80099c4 <__multiply+0x78>
 8009a84:	3e01      	subs	r6, #1
 8009a86:	e7a1      	b.n	80099cc <__multiply+0x80>
 8009a88:	0800b1f0 	.word	0x0800b1f0
 8009a8c:	0800b201 	.word	0x0800b201

08009a90 <__pow5mult>:
 8009a90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009a94:	4615      	mov	r5, r2
 8009a96:	f012 0203 	ands.w	r2, r2, #3
 8009a9a:	4607      	mov	r7, r0
 8009a9c:	460e      	mov	r6, r1
 8009a9e:	d007      	beq.n	8009ab0 <__pow5mult+0x20>
 8009aa0:	4c25      	ldr	r4, [pc, #148]	@ (8009b38 <__pow5mult+0xa8>)
 8009aa2:	3a01      	subs	r2, #1
 8009aa4:	2300      	movs	r3, #0
 8009aa6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009aaa:	f7ff fea7 	bl	80097fc <__multadd>
 8009aae:	4606      	mov	r6, r0
 8009ab0:	10ad      	asrs	r5, r5, #2
 8009ab2:	d03d      	beq.n	8009b30 <__pow5mult+0xa0>
 8009ab4:	69fc      	ldr	r4, [r7, #28]
 8009ab6:	b97c      	cbnz	r4, 8009ad8 <__pow5mult+0x48>
 8009ab8:	2010      	movs	r0, #16
 8009aba:	f7ff fd87 	bl	80095cc <malloc>
 8009abe:	4602      	mov	r2, r0
 8009ac0:	61f8      	str	r0, [r7, #28]
 8009ac2:	b928      	cbnz	r0, 8009ad0 <__pow5mult+0x40>
 8009ac4:	4b1d      	ldr	r3, [pc, #116]	@ (8009b3c <__pow5mult+0xac>)
 8009ac6:	481e      	ldr	r0, [pc, #120]	@ (8009b40 <__pow5mult+0xb0>)
 8009ac8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009acc:	f000 fa78 	bl	8009fc0 <__assert_func>
 8009ad0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009ad4:	6004      	str	r4, [r0, #0]
 8009ad6:	60c4      	str	r4, [r0, #12]
 8009ad8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009adc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009ae0:	b94c      	cbnz	r4, 8009af6 <__pow5mult+0x66>
 8009ae2:	f240 2171 	movw	r1, #625	@ 0x271
 8009ae6:	4638      	mov	r0, r7
 8009ae8:	f7ff ff1a 	bl	8009920 <__i2b>
 8009aec:	2300      	movs	r3, #0
 8009aee:	f8c8 0008 	str.w	r0, [r8, #8]
 8009af2:	4604      	mov	r4, r0
 8009af4:	6003      	str	r3, [r0, #0]
 8009af6:	f04f 0900 	mov.w	r9, #0
 8009afa:	07eb      	lsls	r3, r5, #31
 8009afc:	d50a      	bpl.n	8009b14 <__pow5mult+0x84>
 8009afe:	4631      	mov	r1, r6
 8009b00:	4622      	mov	r2, r4
 8009b02:	4638      	mov	r0, r7
 8009b04:	f7ff ff22 	bl	800994c <__multiply>
 8009b08:	4631      	mov	r1, r6
 8009b0a:	4680      	mov	r8, r0
 8009b0c:	4638      	mov	r0, r7
 8009b0e:	f7ff fe53 	bl	80097b8 <_Bfree>
 8009b12:	4646      	mov	r6, r8
 8009b14:	106d      	asrs	r5, r5, #1
 8009b16:	d00b      	beq.n	8009b30 <__pow5mult+0xa0>
 8009b18:	6820      	ldr	r0, [r4, #0]
 8009b1a:	b938      	cbnz	r0, 8009b2c <__pow5mult+0x9c>
 8009b1c:	4622      	mov	r2, r4
 8009b1e:	4621      	mov	r1, r4
 8009b20:	4638      	mov	r0, r7
 8009b22:	f7ff ff13 	bl	800994c <__multiply>
 8009b26:	6020      	str	r0, [r4, #0]
 8009b28:	f8c0 9000 	str.w	r9, [r0]
 8009b2c:	4604      	mov	r4, r0
 8009b2e:	e7e4      	b.n	8009afa <__pow5mult+0x6a>
 8009b30:	4630      	mov	r0, r6
 8009b32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009b36:	bf00      	nop
 8009b38:	0800b2b4 	.word	0x0800b2b4
 8009b3c:	0800b181 	.word	0x0800b181
 8009b40:	0800b201 	.word	0x0800b201

08009b44 <__lshift>:
 8009b44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b48:	460c      	mov	r4, r1
 8009b4a:	6849      	ldr	r1, [r1, #4]
 8009b4c:	6923      	ldr	r3, [r4, #16]
 8009b4e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009b52:	68a3      	ldr	r3, [r4, #8]
 8009b54:	4607      	mov	r7, r0
 8009b56:	4691      	mov	r9, r2
 8009b58:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009b5c:	f108 0601 	add.w	r6, r8, #1
 8009b60:	42b3      	cmp	r3, r6
 8009b62:	db0b      	blt.n	8009b7c <__lshift+0x38>
 8009b64:	4638      	mov	r0, r7
 8009b66:	f7ff fde7 	bl	8009738 <_Balloc>
 8009b6a:	4605      	mov	r5, r0
 8009b6c:	b948      	cbnz	r0, 8009b82 <__lshift+0x3e>
 8009b6e:	4602      	mov	r2, r0
 8009b70:	4b28      	ldr	r3, [pc, #160]	@ (8009c14 <__lshift+0xd0>)
 8009b72:	4829      	ldr	r0, [pc, #164]	@ (8009c18 <__lshift+0xd4>)
 8009b74:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009b78:	f000 fa22 	bl	8009fc0 <__assert_func>
 8009b7c:	3101      	adds	r1, #1
 8009b7e:	005b      	lsls	r3, r3, #1
 8009b80:	e7ee      	b.n	8009b60 <__lshift+0x1c>
 8009b82:	2300      	movs	r3, #0
 8009b84:	f100 0114 	add.w	r1, r0, #20
 8009b88:	f100 0210 	add.w	r2, r0, #16
 8009b8c:	4618      	mov	r0, r3
 8009b8e:	4553      	cmp	r3, sl
 8009b90:	db33      	blt.n	8009bfa <__lshift+0xb6>
 8009b92:	6920      	ldr	r0, [r4, #16]
 8009b94:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009b98:	f104 0314 	add.w	r3, r4, #20
 8009b9c:	f019 091f 	ands.w	r9, r9, #31
 8009ba0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009ba4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009ba8:	d02b      	beq.n	8009c02 <__lshift+0xbe>
 8009baa:	f1c9 0e20 	rsb	lr, r9, #32
 8009bae:	468a      	mov	sl, r1
 8009bb0:	2200      	movs	r2, #0
 8009bb2:	6818      	ldr	r0, [r3, #0]
 8009bb4:	fa00 f009 	lsl.w	r0, r0, r9
 8009bb8:	4310      	orrs	r0, r2
 8009bba:	f84a 0b04 	str.w	r0, [sl], #4
 8009bbe:	f853 2b04 	ldr.w	r2, [r3], #4
 8009bc2:	459c      	cmp	ip, r3
 8009bc4:	fa22 f20e 	lsr.w	r2, r2, lr
 8009bc8:	d8f3      	bhi.n	8009bb2 <__lshift+0x6e>
 8009bca:	ebac 0304 	sub.w	r3, ip, r4
 8009bce:	3b15      	subs	r3, #21
 8009bd0:	f023 0303 	bic.w	r3, r3, #3
 8009bd4:	3304      	adds	r3, #4
 8009bd6:	f104 0015 	add.w	r0, r4, #21
 8009bda:	4560      	cmp	r0, ip
 8009bdc:	bf88      	it	hi
 8009bde:	2304      	movhi	r3, #4
 8009be0:	50ca      	str	r2, [r1, r3]
 8009be2:	b10a      	cbz	r2, 8009be8 <__lshift+0xa4>
 8009be4:	f108 0602 	add.w	r6, r8, #2
 8009be8:	3e01      	subs	r6, #1
 8009bea:	4638      	mov	r0, r7
 8009bec:	612e      	str	r6, [r5, #16]
 8009bee:	4621      	mov	r1, r4
 8009bf0:	f7ff fde2 	bl	80097b8 <_Bfree>
 8009bf4:	4628      	mov	r0, r5
 8009bf6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009bfa:	f842 0f04 	str.w	r0, [r2, #4]!
 8009bfe:	3301      	adds	r3, #1
 8009c00:	e7c5      	b.n	8009b8e <__lshift+0x4a>
 8009c02:	3904      	subs	r1, #4
 8009c04:	f853 2b04 	ldr.w	r2, [r3], #4
 8009c08:	f841 2f04 	str.w	r2, [r1, #4]!
 8009c0c:	459c      	cmp	ip, r3
 8009c0e:	d8f9      	bhi.n	8009c04 <__lshift+0xc0>
 8009c10:	e7ea      	b.n	8009be8 <__lshift+0xa4>
 8009c12:	bf00      	nop
 8009c14:	0800b1f0 	.word	0x0800b1f0
 8009c18:	0800b201 	.word	0x0800b201

08009c1c <__mcmp>:
 8009c1c:	690a      	ldr	r2, [r1, #16]
 8009c1e:	4603      	mov	r3, r0
 8009c20:	6900      	ldr	r0, [r0, #16]
 8009c22:	1a80      	subs	r0, r0, r2
 8009c24:	b530      	push	{r4, r5, lr}
 8009c26:	d10e      	bne.n	8009c46 <__mcmp+0x2a>
 8009c28:	3314      	adds	r3, #20
 8009c2a:	3114      	adds	r1, #20
 8009c2c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009c30:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009c34:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009c38:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009c3c:	4295      	cmp	r5, r2
 8009c3e:	d003      	beq.n	8009c48 <__mcmp+0x2c>
 8009c40:	d205      	bcs.n	8009c4e <__mcmp+0x32>
 8009c42:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009c46:	bd30      	pop	{r4, r5, pc}
 8009c48:	42a3      	cmp	r3, r4
 8009c4a:	d3f3      	bcc.n	8009c34 <__mcmp+0x18>
 8009c4c:	e7fb      	b.n	8009c46 <__mcmp+0x2a>
 8009c4e:	2001      	movs	r0, #1
 8009c50:	e7f9      	b.n	8009c46 <__mcmp+0x2a>
	...

08009c54 <__mdiff>:
 8009c54:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c58:	4689      	mov	r9, r1
 8009c5a:	4606      	mov	r6, r0
 8009c5c:	4611      	mov	r1, r2
 8009c5e:	4648      	mov	r0, r9
 8009c60:	4614      	mov	r4, r2
 8009c62:	f7ff ffdb 	bl	8009c1c <__mcmp>
 8009c66:	1e05      	subs	r5, r0, #0
 8009c68:	d112      	bne.n	8009c90 <__mdiff+0x3c>
 8009c6a:	4629      	mov	r1, r5
 8009c6c:	4630      	mov	r0, r6
 8009c6e:	f7ff fd63 	bl	8009738 <_Balloc>
 8009c72:	4602      	mov	r2, r0
 8009c74:	b928      	cbnz	r0, 8009c82 <__mdiff+0x2e>
 8009c76:	4b3f      	ldr	r3, [pc, #252]	@ (8009d74 <__mdiff+0x120>)
 8009c78:	f240 2137 	movw	r1, #567	@ 0x237
 8009c7c:	483e      	ldr	r0, [pc, #248]	@ (8009d78 <__mdiff+0x124>)
 8009c7e:	f000 f99f 	bl	8009fc0 <__assert_func>
 8009c82:	2301      	movs	r3, #1
 8009c84:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009c88:	4610      	mov	r0, r2
 8009c8a:	b003      	add	sp, #12
 8009c8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c90:	bfbc      	itt	lt
 8009c92:	464b      	movlt	r3, r9
 8009c94:	46a1      	movlt	r9, r4
 8009c96:	4630      	mov	r0, r6
 8009c98:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009c9c:	bfba      	itte	lt
 8009c9e:	461c      	movlt	r4, r3
 8009ca0:	2501      	movlt	r5, #1
 8009ca2:	2500      	movge	r5, #0
 8009ca4:	f7ff fd48 	bl	8009738 <_Balloc>
 8009ca8:	4602      	mov	r2, r0
 8009caa:	b918      	cbnz	r0, 8009cb4 <__mdiff+0x60>
 8009cac:	4b31      	ldr	r3, [pc, #196]	@ (8009d74 <__mdiff+0x120>)
 8009cae:	f240 2145 	movw	r1, #581	@ 0x245
 8009cb2:	e7e3      	b.n	8009c7c <__mdiff+0x28>
 8009cb4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009cb8:	6926      	ldr	r6, [r4, #16]
 8009cba:	60c5      	str	r5, [r0, #12]
 8009cbc:	f109 0310 	add.w	r3, r9, #16
 8009cc0:	f109 0514 	add.w	r5, r9, #20
 8009cc4:	f104 0e14 	add.w	lr, r4, #20
 8009cc8:	f100 0b14 	add.w	fp, r0, #20
 8009ccc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009cd0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009cd4:	9301      	str	r3, [sp, #4]
 8009cd6:	46d9      	mov	r9, fp
 8009cd8:	f04f 0c00 	mov.w	ip, #0
 8009cdc:	9b01      	ldr	r3, [sp, #4]
 8009cde:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009ce2:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009ce6:	9301      	str	r3, [sp, #4]
 8009ce8:	fa1f f38a 	uxth.w	r3, sl
 8009cec:	4619      	mov	r1, r3
 8009cee:	b283      	uxth	r3, r0
 8009cf0:	1acb      	subs	r3, r1, r3
 8009cf2:	0c00      	lsrs	r0, r0, #16
 8009cf4:	4463      	add	r3, ip
 8009cf6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009cfa:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009cfe:	b29b      	uxth	r3, r3
 8009d00:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009d04:	4576      	cmp	r6, lr
 8009d06:	f849 3b04 	str.w	r3, [r9], #4
 8009d0a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009d0e:	d8e5      	bhi.n	8009cdc <__mdiff+0x88>
 8009d10:	1b33      	subs	r3, r6, r4
 8009d12:	3b15      	subs	r3, #21
 8009d14:	f023 0303 	bic.w	r3, r3, #3
 8009d18:	3415      	adds	r4, #21
 8009d1a:	3304      	adds	r3, #4
 8009d1c:	42a6      	cmp	r6, r4
 8009d1e:	bf38      	it	cc
 8009d20:	2304      	movcc	r3, #4
 8009d22:	441d      	add	r5, r3
 8009d24:	445b      	add	r3, fp
 8009d26:	461e      	mov	r6, r3
 8009d28:	462c      	mov	r4, r5
 8009d2a:	4544      	cmp	r4, r8
 8009d2c:	d30e      	bcc.n	8009d4c <__mdiff+0xf8>
 8009d2e:	f108 0103 	add.w	r1, r8, #3
 8009d32:	1b49      	subs	r1, r1, r5
 8009d34:	f021 0103 	bic.w	r1, r1, #3
 8009d38:	3d03      	subs	r5, #3
 8009d3a:	45a8      	cmp	r8, r5
 8009d3c:	bf38      	it	cc
 8009d3e:	2100      	movcc	r1, #0
 8009d40:	440b      	add	r3, r1
 8009d42:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009d46:	b191      	cbz	r1, 8009d6e <__mdiff+0x11a>
 8009d48:	6117      	str	r7, [r2, #16]
 8009d4a:	e79d      	b.n	8009c88 <__mdiff+0x34>
 8009d4c:	f854 1b04 	ldr.w	r1, [r4], #4
 8009d50:	46e6      	mov	lr, ip
 8009d52:	0c08      	lsrs	r0, r1, #16
 8009d54:	fa1c fc81 	uxtah	ip, ip, r1
 8009d58:	4471      	add	r1, lr
 8009d5a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009d5e:	b289      	uxth	r1, r1
 8009d60:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009d64:	f846 1b04 	str.w	r1, [r6], #4
 8009d68:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009d6c:	e7dd      	b.n	8009d2a <__mdiff+0xd6>
 8009d6e:	3f01      	subs	r7, #1
 8009d70:	e7e7      	b.n	8009d42 <__mdiff+0xee>
 8009d72:	bf00      	nop
 8009d74:	0800b1f0 	.word	0x0800b1f0
 8009d78:	0800b201 	.word	0x0800b201

08009d7c <__d2b>:
 8009d7c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009d80:	460f      	mov	r7, r1
 8009d82:	2101      	movs	r1, #1
 8009d84:	ec59 8b10 	vmov	r8, r9, d0
 8009d88:	4616      	mov	r6, r2
 8009d8a:	f7ff fcd5 	bl	8009738 <_Balloc>
 8009d8e:	4604      	mov	r4, r0
 8009d90:	b930      	cbnz	r0, 8009da0 <__d2b+0x24>
 8009d92:	4602      	mov	r2, r0
 8009d94:	4b23      	ldr	r3, [pc, #140]	@ (8009e24 <__d2b+0xa8>)
 8009d96:	4824      	ldr	r0, [pc, #144]	@ (8009e28 <__d2b+0xac>)
 8009d98:	f240 310f 	movw	r1, #783	@ 0x30f
 8009d9c:	f000 f910 	bl	8009fc0 <__assert_func>
 8009da0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009da4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009da8:	b10d      	cbz	r5, 8009dae <__d2b+0x32>
 8009daa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009dae:	9301      	str	r3, [sp, #4]
 8009db0:	f1b8 0300 	subs.w	r3, r8, #0
 8009db4:	d023      	beq.n	8009dfe <__d2b+0x82>
 8009db6:	4668      	mov	r0, sp
 8009db8:	9300      	str	r3, [sp, #0]
 8009dba:	f7ff fd84 	bl	80098c6 <__lo0bits>
 8009dbe:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009dc2:	b1d0      	cbz	r0, 8009dfa <__d2b+0x7e>
 8009dc4:	f1c0 0320 	rsb	r3, r0, #32
 8009dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8009dcc:	430b      	orrs	r3, r1
 8009dce:	40c2      	lsrs	r2, r0
 8009dd0:	6163      	str	r3, [r4, #20]
 8009dd2:	9201      	str	r2, [sp, #4]
 8009dd4:	9b01      	ldr	r3, [sp, #4]
 8009dd6:	61a3      	str	r3, [r4, #24]
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	bf0c      	ite	eq
 8009ddc:	2201      	moveq	r2, #1
 8009dde:	2202      	movne	r2, #2
 8009de0:	6122      	str	r2, [r4, #16]
 8009de2:	b1a5      	cbz	r5, 8009e0e <__d2b+0x92>
 8009de4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009de8:	4405      	add	r5, r0
 8009dea:	603d      	str	r5, [r7, #0]
 8009dec:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009df0:	6030      	str	r0, [r6, #0]
 8009df2:	4620      	mov	r0, r4
 8009df4:	b003      	add	sp, #12
 8009df6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009dfa:	6161      	str	r1, [r4, #20]
 8009dfc:	e7ea      	b.n	8009dd4 <__d2b+0x58>
 8009dfe:	a801      	add	r0, sp, #4
 8009e00:	f7ff fd61 	bl	80098c6 <__lo0bits>
 8009e04:	9b01      	ldr	r3, [sp, #4]
 8009e06:	6163      	str	r3, [r4, #20]
 8009e08:	3020      	adds	r0, #32
 8009e0a:	2201      	movs	r2, #1
 8009e0c:	e7e8      	b.n	8009de0 <__d2b+0x64>
 8009e0e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009e12:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009e16:	6038      	str	r0, [r7, #0]
 8009e18:	6918      	ldr	r0, [r3, #16]
 8009e1a:	f7ff fd35 	bl	8009888 <__hi0bits>
 8009e1e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009e22:	e7e5      	b.n	8009df0 <__d2b+0x74>
 8009e24:	0800b1f0 	.word	0x0800b1f0
 8009e28:	0800b201 	.word	0x0800b201

08009e2c <__sflush_r>:
 8009e2c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009e30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e34:	0716      	lsls	r6, r2, #28
 8009e36:	4605      	mov	r5, r0
 8009e38:	460c      	mov	r4, r1
 8009e3a:	d454      	bmi.n	8009ee6 <__sflush_r+0xba>
 8009e3c:	684b      	ldr	r3, [r1, #4]
 8009e3e:	2b00      	cmp	r3, #0
 8009e40:	dc02      	bgt.n	8009e48 <__sflush_r+0x1c>
 8009e42:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	dd48      	ble.n	8009eda <__sflush_r+0xae>
 8009e48:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009e4a:	2e00      	cmp	r6, #0
 8009e4c:	d045      	beq.n	8009eda <__sflush_r+0xae>
 8009e4e:	2300      	movs	r3, #0
 8009e50:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009e54:	682f      	ldr	r7, [r5, #0]
 8009e56:	6a21      	ldr	r1, [r4, #32]
 8009e58:	602b      	str	r3, [r5, #0]
 8009e5a:	d030      	beq.n	8009ebe <__sflush_r+0x92>
 8009e5c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009e5e:	89a3      	ldrh	r3, [r4, #12]
 8009e60:	0759      	lsls	r1, r3, #29
 8009e62:	d505      	bpl.n	8009e70 <__sflush_r+0x44>
 8009e64:	6863      	ldr	r3, [r4, #4]
 8009e66:	1ad2      	subs	r2, r2, r3
 8009e68:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009e6a:	b10b      	cbz	r3, 8009e70 <__sflush_r+0x44>
 8009e6c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009e6e:	1ad2      	subs	r2, r2, r3
 8009e70:	2300      	movs	r3, #0
 8009e72:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009e74:	6a21      	ldr	r1, [r4, #32]
 8009e76:	4628      	mov	r0, r5
 8009e78:	47b0      	blx	r6
 8009e7a:	1c43      	adds	r3, r0, #1
 8009e7c:	89a3      	ldrh	r3, [r4, #12]
 8009e7e:	d106      	bne.n	8009e8e <__sflush_r+0x62>
 8009e80:	6829      	ldr	r1, [r5, #0]
 8009e82:	291d      	cmp	r1, #29
 8009e84:	d82b      	bhi.n	8009ede <__sflush_r+0xb2>
 8009e86:	4a2a      	ldr	r2, [pc, #168]	@ (8009f30 <__sflush_r+0x104>)
 8009e88:	40ca      	lsrs	r2, r1
 8009e8a:	07d6      	lsls	r6, r2, #31
 8009e8c:	d527      	bpl.n	8009ede <__sflush_r+0xb2>
 8009e8e:	2200      	movs	r2, #0
 8009e90:	6062      	str	r2, [r4, #4]
 8009e92:	04d9      	lsls	r1, r3, #19
 8009e94:	6922      	ldr	r2, [r4, #16]
 8009e96:	6022      	str	r2, [r4, #0]
 8009e98:	d504      	bpl.n	8009ea4 <__sflush_r+0x78>
 8009e9a:	1c42      	adds	r2, r0, #1
 8009e9c:	d101      	bne.n	8009ea2 <__sflush_r+0x76>
 8009e9e:	682b      	ldr	r3, [r5, #0]
 8009ea0:	b903      	cbnz	r3, 8009ea4 <__sflush_r+0x78>
 8009ea2:	6560      	str	r0, [r4, #84]	@ 0x54
 8009ea4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009ea6:	602f      	str	r7, [r5, #0]
 8009ea8:	b1b9      	cbz	r1, 8009eda <__sflush_r+0xae>
 8009eaa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009eae:	4299      	cmp	r1, r3
 8009eb0:	d002      	beq.n	8009eb8 <__sflush_r+0x8c>
 8009eb2:	4628      	mov	r0, r5
 8009eb4:	f7ff fb40 	bl	8009538 <_free_r>
 8009eb8:	2300      	movs	r3, #0
 8009eba:	6363      	str	r3, [r4, #52]	@ 0x34
 8009ebc:	e00d      	b.n	8009eda <__sflush_r+0xae>
 8009ebe:	2301      	movs	r3, #1
 8009ec0:	4628      	mov	r0, r5
 8009ec2:	47b0      	blx	r6
 8009ec4:	4602      	mov	r2, r0
 8009ec6:	1c50      	adds	r0, r2, #1
 8009ec8:	d1c9      	bne.n	8009e5e <__sflush_r+0x32>
 8009eca:	682b      	ldr	r3, [r5, #0]
 8009ecc:	2b00      	cmp	r3, #0
 8009ece:	d0c6      	beq.n	8009e5e <__sflush_r+0x32>
 8009ed0:	2b1d      	cmp	r3, #29
 8009ed2:	d001      	beq.n	8009ed8 <__sflush_r+0xac>
 8009ed4:	2b16      	cmp	r3, #22
 8009ed6:	d11e      	bne.n	8009f16 <__sflush_r+0xea>
 8009ed8:	602f      	str	r7, [r5, #0]
 8009eda:	2000      	movs	r0, #0
 8009edc:	e022      	b.n	8009f24 <__sflush_r+0xf8>
 8009ede:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009ee2:	b21b      	sxth	r3, r3
 8009ee4:	e01b      	b.n	8009f1e <__sflush_r+0xf2>
 8009ee6:	690f      	ldr	r7, [r1, #16]
 8009ee8:	2f00      	cmp	r7, #0
 8009eea:	d0f6      	beq.n	8009eda <__sflush_r+0xae>
 8009eec:	0793      	lsls	r3, r2, #30
 8009eee:	680e      	ldr	r6, [r1, #0]
 8009ef0:	bf08      	it	eq
 8009ef2:	694b      	ldreq	r3, [r1, #20]
 8009ef4:	600f      	str	r7, [r1, #0]
 8009ef6:	bf18      	it	ne
 8009ef8:	2300      	movne	r3, #0
 8009efa:	eba6 0807 	sub.w	r8, r6, r7
 8009efe:	608b      	str	r3, [r1, #8]
 8009f00:	f1b8 0f00 	cmp.w	r8, #0
 8009f04:	dde9      	ble.n	8009eda <__sflush_r+0xae>
 8009f06:	6a21      	ldr	r1, [r4, #32]
 8009f08:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009f0a:	4643      	mov	r3, r8
 8009f0c:	463a      	mov	r2, r7
 8009f0e:	4628      	mov	r0, r5
 8009f10:	47b0      	blx	r6
 8009f12:	2800      	cmp	r0, #0
 8009f14:	dc08      	bgt.n	8009f28 <__sflush_r+0xfc>
 8009f16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f1a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009f1e:	81a3      	strh	r3, [r4, #12]
 8009f20:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009f24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f28:	4407      	add	r7, r0
 8009f2a:	eba8 0800 	sub.w	r8, r8, r0
 8009f2e:	e7e7      	b.n	8009f00 <__sflush_r+0xd4>
 8009f30:	20400001 	.word	0x20400001

08009f34 <_fflush_r>:
 8009f34:	b538      	push	{r3, r4, r5, lr}
 8009f36:	690b      	ldr	r3, [r1, #16]
 8009f38:	4605      	mov	r5, r0
 8009f3a:	460c      	mov	r4, r1
 8009f3c:	b913      	cbnz	r3, 8009f44 <_fflush_r+0x10>
 8009f3e:	2500      	movs	r5, #0
 8009f40:	4628      	mov	r0, r5
 8009f42:	bd38      	pop	{r3, r4, r5, pc}
 8009f44:	b118      	cbz	r0, 8009f4e <_fflush_r+0x1a>
 8009f46:	6a03      	ldr	r3, [r0, #32]
 8009f48:	b90b      	cbnz	r3, 8009f4e <_fflush_r+0x1a>
 8009f4a:	f7fe fba3 	bl	8008694 <__sinit>
 8009f4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d0f3      	beq.n	8009f3e <_fflush_r+0xa>
 8009f56:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009f58:	07d0      	lsls	r0, r2, #31
 8009f5a:	d404      	bmi.n	8009f66 <_fflush_r+0x32>
 8009f5c:	0599      	lsls	r1, r3, #22
 8009f5e:	d402      	bmi.n	8009f66 <_fflush_r+0x32>
 8009f60:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009f62:	f7fe fc8e 	bl	8008882 <__retarget_lock_acquire_recursive>
 8009f66:	4628      	mov	r0, r5
 8009f68:	4621      	mov	r1, r4
 8009f6a:	f7ff ff5f 	bl	8009e2c <__sflush_r>
 8009f6e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009f70:	07da      	lsls	r2, r3, #31
 8009f72:	4605      	mov	r5, r0
 8009f74:	d4e4      	bmi.n	8009f40 <_fflush_r+0xc>
 8009f76:	89a3      	ldrh	r3, [r4, #12]
 8009f78:	059b      	lsls	r3, r3, #22
 8009f7a:	d4e1      	bmi.n	8009f40 <_fflush_r+0xc>
 8009f7c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009f7e:	f7fe fc81 	bl	8008884 <__retarget_lock_release_recursive>
 8009f82:	e7dd      	b.n	8009f40 <_fflush_r+0xc>

08009f84 <_sbrk_r>:
 8009f84:	b538      	push	{r3, r4, r5, lr}
 8009f86:	4d06      	ldr	r5, [pc, #24]	@ (8009fa0 <_sbrk_r+0x1c>)
 8009f88:	2300      	movs	r3, #0
 8009f8a:	4604      	mov	r4, r0
 8009f8c:	4608      	mov	r0, r1
 8009f8e:	602b      	str	r3, [r5, #0]
 8009f90:	f7f8 f90e 	bl	80021b0 <_sbrk>
 8009f94:	1c43      	adds	r3, r0, #1
 8009f96:	d102      	bne.n	8009f9e <_sbrk_r+0x1a>
 8009f98:	682b      	ldr	r3, [r5, #0]
 8009f9a:	b103      	cbz	r3, 8009f9e <_sbrk_r+0x1a>
 8009f9c:	6023      	str	r3, [r4, #0]
 8009f9e:	bd38      	pop	{r3, r4, r5, pc}
 8009fa0:	200482e4 	.word	0x200482e4

08009fa4 <memcpy>:
 8009fa4:	440a      	add	r2, r1
 8009fa6:	4291      	cmp	r1, r2
 8009fa8:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8009fac:	d100      	bne.n	8009fb0 <memcpy+0xc>
 8009fae:	4770      	bx	lr
 8009fb0:	b510      	push	{r4, lr}
 8009fb2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009fb6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009fba:	4291      	cmp	r1, r2
 8009fbc:	d1f9      	bne.n	8009fb2 <memcpy+0xe>
 8009fbe:	bd10      	pop	{r4, pc}

08009fc0 <__assert_func>:
 8009fc0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009fc2:	4614      	mov	r4, r2
 8009fc4:	461a      	mov	r2, r3
 8009fc6:	4b09      	ldr	r3, [pc, #36]	@ (8009fec <__assert_func+0x2c>)
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	4605      	mov	r5, r0
 8009fcc:	68d8      	ldr	r0, [r3, #12]
 8009fce:	b14c      	cbz	r4, 8009fe4 <__assert_func+0x24>
 8009fd0:	4b07      	ldr	r3, [pc, #28]	@ (8009ff0 <__assert_func+0x30>)
 8009fd2:	9100      	str	r1, [sp, #0]
 8009fd4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009fd8:	4906      	ldr	r1, [pc, #24]	@ (8009ff4 <__assert_func+0x34>)
 8009fda:	462b      	mov	r3, r5
 8009fdc:	f000 f842 	bl	800a064 <fiprintf>
 8009fe0:	f000 f852 	bl	800a088 <abort>
 8009fe4:	4b04      	ldr	r3, [pc, #16]	@ (8009ff8 <__assert_func+0x38>)
 8009fe6:	461c      	mov	r4, r3
 8009fe8:	e7f3      	b.n	8009fd2 <__assert_func+0x12>
 8009fea:	bf00      	nop
 8009fec:	20040018 	.word	0x20040018
 8009ff0:	0800b264 	.word	0x0800b264
 8009ff4:	0800b271 	.word	0x0800b271
 8009ff8:	0800b29f 	.word	0x0800b29f

08009ffc <_calloc_r>:
 8009ffc:	b570      	push	{r4, r5, r6, lr}
 8009ffe:	fba1 5402 	umull	r5, r4, r1, r2
 800a002:	b934      	cbnz	r4, 800a012 <_calloc_r+0x16>
 800a004:	4629      	mov	r1, r5
 800a006:	f7ff fb0b 	bl	8009620 <_malloc_r>
 800a00a:	4606      	mov	r6, r0
 800a00c:	b928      	cbnz	r0, 800a01a <_calloc_r+0x1e>
 800a00e:	4630      	mov	r0, r6
 800a010:	bd70      	pop	{r4, r5, r6, pc}
 800a012:	220c      	movs	r2, #12
 800a014:	6002      	str	r2, [r0, #0]
 800a016:	2600      	movs	r6, #0
 800a018:	e7f9      	b.n	800a00e <_calloc_r+0x12>
 800a01a:	462a      	mov	r2, r5
 800a01c:	4621      	mov	r1, r4
 800a01e:	f7fe fbb2 	bl	8008786 <memset>
 800a022:	e7f4      	b.n	800a00e <_calloc_r+0x12>

0800a024 <__ascii_mbtowc>:
 800a024:	b082      	sub	sp, #8
 800a026:	b901      	cbnz	r1, 800a02a <__ascii_mbtowc+0x6>
 800a028:	a901      	add	r1, sp, #4
 800a02a:	b142      	cbz	r2, 800a03e <__ascii_mbtowc+0x1a>
 800a02c:	b14b      	cbz	r3, 800a042 <__ascii_mbtowc+0x1e>
 800a02e:	7813      	ldrb	r3, [r2, #0]
 800a030:	600b      	str	r3, [r1, #0]
 800a032:	7812      	ldrb	r2, [r2, #0]
 800a034:	1e10      	subs	r0, r2, #0
 800a036:	bf18      	it	ne
 800a038:	2001      	movne	r0, #1
 800a03a:	b002      	add	sp, #8
 800a03c:	4770      	bx	lr
 800a03e:	4610      	mov	r0, r2
 800a040:	e7fb      	b.n	800a03a <__ascii_mbtowc+0x16>
 800a042:	f06f 0001 	mvn.w	r0, #1
 800a046:	e7f8      	b.n	800a03a <__ascii_mbtowc+0x16>

0800a048 <__ascii_wctomb>:
 800a048:	4603      	mov	r3, r0
 800a04a:	4608      	mov	r0, r1
 800a04c:	b141      	cbz	r1, 800a060 <__ascii_wctomb+0x18>
 800a04e:	2aff      	cmp	r2, #255	@ 0xff
 800a050:	d904      	bls.n	800a05c <__ascii_wctomb+0x14>
 800a052:	228a      	movs	r2, #138	@ 0x8a
 800a054:	601a      	str	r2, [r3, #0]
 800a056:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a05a:	4770      	bx	lr
 800a05c:	700a      	strb	r2, [r1, #0]
 800a05e:	2001      	movs	r0, #1
 800a060:	4770      	bx	lr
	...

0800a064 <fiprintf>:
 800a064:	b40e      	push	{r1, r2, r3}
 800a066:	b503      	push	{r0, r1, lr}
 800a068:	4601      	mov	r1, r0
 800a06a:	ab03      	add	r3, sp, #12
 800a06c:	4805      	ldr	r0, [pc, #20]	@ (800a084 <fiprintf+0x20>)
 800a06e:	f853 2b04 	ldr.w	r2, [r3], #4
 800a072:	6800      	ldr	r0, [r0, #0]
 800a074:	9301      	str	r3, [sp, #4]
 800a076:	f000 f837 	bl	800a0e8 <_vfiprintf_r>
 800a07a:	b002      	add	sp, #8
 800a07c:	f85d eb04 	ldr.w	lr, [sp], #4
 800a080:	b003      	add	sp, #12
 800a082:	4770      	bx	lr
 800a084:	20040018 	.word	0x20040018

0800a088 <abort>:
 800a088:	b508      	push	{r3, lr}
 800a08a:	2006      	movs	r0, #6
 800a08c:	f000 fa00 	bl	800a490 <raise>
 800a090:	2001      	movs	r0, #1
 800a092:	f7f8 f815 	bl	80020c0 <_exit>

0800a096 <__sfputc_r>:
 800a096:	6893      	ldr	r3, [r2, #8]
 800a098:	3b01      	subs	r3, #1
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	b410      	push	{r4}
 800a09e:	6093      	str	r3, [r2, #8]
 800a0a0:	da08      	bge.n	800a0b4 <__sfputc_r+0x1e>
 800a0a2:	6994      	ldr	r4, [r2, #24]
 800a0a4:	42a3      	cmp	r3, r4
 800a0a6:	db01      	blt.n	800a0ac <__sfputc_r+0x16>
 800a0a8:	290a      	cmp	r1, #10
 800a0aa:	d103      	bne.n	800a0b4 <__sfputc_r+0x1e>
 800a0ac:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a0b0:	f000 b932 	b.w	800a318 <__swbuf_r>
 800a0b4:	6813      	ldr	r3, [r2, #0]
 800a0b6:	1c58      	adds	r0, r3, #1
 800a0b8:	6010      	str	r0, [r2, #0]
 800a0ba:	7019      	strb	r1, [r3, #0]
 800a0bc:	4608      	mov	r0, r1
 800a0be:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a0c2:	4770      	bx	lr

0800a0c4 <__sfputs_r>:
 800a0c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0c6:	4606      	mov	r6, r0
 800a0c8:	460f      	mov	r7, r1
 800a0ca:	4614      	mov	r4, r2
 800a0cc:	18d5      	adds	r5, r2, r3
 800a0ce:	42ac      	cmp	r4, r5
 800a0d0:	d101      	bne.n	800a0d6 <__sfputs_r+0x12>
 800a0d2:	2000      	movs	r0, #0
 800a0d4:	e007      	b.n	800a0e6 <__sfputs_r+0x22>
 800a0d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a0da:	463a      	mov	r2, r7
 800a0dc:	4630      	mov	r0, r6
 800a0de:	f7ff ffda 	bl	800a096 <__sfputc_r>
 800a0e2:	1c43      	adds	r3, r0, #1
 800a0e4:	d1f3      	bne.n	800a0ce <__sfputs_r+0xa>
 800a0e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a0e8 <_vfiprintf_r>:
 800a0e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0ec:	460d      	mov	r5, r1
 800a0ee:	b09d      	sub	sp, #116	@ 0x74
 800a0f0:	4614      	mov	r4, r2
 800a0f2:	4698      	mov	r8, r3
 800a0f4:	4606      	mov	r6, r0
 800a0f6:	b118      	cbz	r0, 800a100 <_vfiprintf_r+0x18>
 800a0f8:	6a03      	ldr	r3, [r0, #32]
 800a0fa:	b90b      	cbnz	r3, 800a100 <_vfiprintf_r+0x18>
 800a0fc:	f7fe faca 	bl	8008694 <__sinit>
 800a100:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a102:	07d9      	lsls	r1, r3, #31
 800a104:	d405      	bmi.n	800a112 <_vfiprintf_r+0x2a>
 800a106:	89ab      	ldrh	r3, [r5, #12]
 800a108:	059a      	lsls	r2, r3, #22
 800a10a:	d402      	bmi.n	800a112 <_vfiprintf_r+0x2a>
 800a10c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a10e:	f7fe fbb8 	bl	8008882 <__retarget_lock_acquire_recursive>
 800a112:	89ab      	ldrh	r3, [r5, #12]
 800a114:	071b      	lsls	r3, r3, #28
 800a116:	d501      	bpl.n	800a11c <_vfiprintf_r+0x34>
 800a118:	692b      	ldr	r3, [r5, #16]
 800a11a:	b99b      	cbnz	r3, 800a144 <_vfiprintf_r+0x5c>
 800a11c:	4629      	mov	r1, r5
 800a11e:	4630      	mov	r0, r6
 800a120:	f000 f938 	bl	800a394 <__swsetup_r>
 800a124:	b170      	cbz	r0, 800a144 <_vfiprintf_r+0x5c>
 800a126:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a128:	07dc      	lsls	r4, r3, #31
 800a12a:	d504      	bpl.n	800a136 <_vfiprintf_r+0x4e>
 800a12c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a130:	b01d      	add	sp, #116	@ 0x74
 800a132:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a136:	89ab      	ldrh	r3, [r5, #12]
 800a138:	0598      	lsls	r0, r3, #22
 800a13a:	d4f7      	bmi.n	800a12c <_vfiprintf_r+0x44>
 800a13c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a13e:	f7fe fba1 	bl	8008884 <__retarget_lock_release_recursive>
 800a142:	e7f3      	b.n	800a12c <_vfiprintf_r+0x44>
 800a144:	2300      	movs	r3, #0
 800a146:	9309      	str	r3, [sp, #36]	@ 0x24
 800a148:	2320      	movs	r3, #32
 800a14a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a14e:	f8cd 800c 	str.w	r8, [sp, #12]
 800a152:	2330      	movs	r3, #48	@ 0x30
 800a154:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a304 <_vfiprintf_r+0x21c>
 800a158:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a15c:	f04f 0901 	mov.w	r9, #1
 800a160:	4623      	mov	r3, r4
 800a162:	469a      	mov	sl, r3
 800a164:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a168:	b10a      	cbz	r2, 800a16e <_vfiprintf_r+0x86>
 800a16a:	2a25      	cmp	r2, #37	@ 0x25
 800a16c:	d1f9      	bne.n	800a162 <_vfiprintf_r+0x7a>
 800a16e:	ebba 0b04 	subs.w	fp, sl, r4
 800a172:	d00b      	beq.n	800a18c <_vfiprintf_r+0xa4>
 800a174:	465b      	mov	r3, fp
 800a176:	4622      	mov	r2, r4
 800a178:	4629      	mov	r1, r5
 800a17a:	4630      	mov	r0, r6
 800a17c:	f7ff ffa2 	bl	800a0c4 <__sfputs_r>
 800a180:	3001      	adds	r0, #1
 800a182:	f000 80a7 	beq.w	800a2d4 <_vfiprintf_r+0x1ec>
 800a186:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a188:	445a      	add	r2, fp
 800a18a:	9209      	str	r2, [sp, #36]	@ 0x24
 800a18c:	f89a 3000 	ldrb.w	r3, [sl]
 800a190:	2b00      	cmp	r3, #0
 800a192:	f000 809f 	beq.w	800a2d4 <_vfiprintf_r+0x1ec>
 800a196:	2300      	movs	r3, #0
 800a198:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a19c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a1a0:	f10a 0a01 	add.w	sl, sl, #1
 800a1a4:	9304      	str	r3, [sp, #16]
 800a1a6:	9307      	str	r3, [sp, #28]
 800a1a8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a1ac:	931a      	str	r3, [sp, #104]	@ 0x68
 800a1ae:	4654      	mov	r4, sl
 800a1b0:	2205      	movs	r2, #5
 800a1b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a1b6:	4853      	ldr	r0, [pc, #332]	@ (800a304 <_vfiprintf_r+0x21c>)
 800a1b8:	f7f6 f822 	bl	8000200 <memchr>
 800a1bc:	9a04      	ldr	r2, [sp, #16]
 800a1be:	b9d8      	cbnz	r0, 800a1f8 <_vfiprintf_r+0x110>
 800a1c0:	06d1      	lsls	r1, r2, #27
 800a1c2:	bf44      	itt	mi
 800a1c4:	2320      	movmi	r3, #32
 800a1c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a1ca:	0713      	lsls	r3, r2, #28
 800a1cc:	bf44      	itt	mi
 800a1ce:	232b      	movmi	r3, #43	@ 0x2b
 800a1d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a1d4:	f89a 3000 	ldrb.w	r3, [sl]
 800a1d8:	2b2a      	cmp	r3, #42	@ 0x2a
 800a1da:	d015      	beq.n	800a208 <_vfiprintf_r+0x120>
 800a1dc:	9a07      	ldr	r2, [sp, #28]
 800a1de:	4654      	mov	r4, sl
 800a1e0:	2000      	movs	r0, #0
 800a1e2:	f04f 0c0a 	mov.w	ip, #10
 800a1e6:	4621      	mov	r1, r4
 800a1e8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a1ec:	3b30      	subs	r3, #48	@ 0x30
 800a1ee:	2b09      	cmp	r3, #9
 800a1f0:	d94b      	bls.n	800a28a <_vfiprintf_r+0x1a2>
 800a1f2:	b1b0      	cbz	r0, 800a222 <_vfiprintf_r+0x13a>
 800a1f4:	9207      	str	r2, [sp, #28]
 800a1f6:	e014      	b.n	800a222 <_vfiprintf_r+0x13a>
 800a1f8:	eba0 0308 	sub.w	r3, r0, r8
 800a1fc:	fa09 f303 	lsl.w	r3, r9, r3
 800a200:	4313      	orrs	r3, r2
 800a202:	9304      	str	r3, [sp, #16]
 800a204:	46a2      	mov	sl, r4
 800a206:	e7d2      	b.n	800a1ae <_vfiprintf_r+0xc6>
 800a208:	9b03      	ldr	r3, [sp, #12]
 800a20a:	1d19      	adds	r1, r3, #4
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	9103      	str	r1, [sp, #12]
 800a210:	2b00      	cmp	r3, #0
 800a212:	bfbb      	ittet	lt
 800a214:	425b      	neglt	r3, r3
 800a216:	f042 0202 	orrlt.w	r2, r2, #2
 800a21a:	9307      	strge	r3, [sp, #28]
 800a21c:	9307      	strlt	r3, [sp, #28]
 800a21e:	bfb8      	it	lt
 800a220:	9204      	strlt	r2, [sp, #16]
 800a222:	7823      	ldrb	r3, [r4, #0]
 800a224:	2b2e      	cmp	r3, #46	@ 0x2e
 800a226:	d10a      	bne.n	800a23e <_vfiprintf_r+0x156>
 800a228:	7863      	ldrb	r3, [r4, #1]
 800a22a:	2b2a      	cmp	r3, #42	@ 0x2a
 800a22c:	d132      	bne.n	800a294 <_vfiprintf_r+0x1ac>
 800a22e:	9b03      	ldr	r3, [sp, #12]
 800a230:	1d1a      	adds	r2, r3, #4
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	9203      	str	r2, [sp, #12]
 800a236:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a23a:	3402      	adds	r4, #2
 800a23c:	9305      	str	r3, [sp, #20]
 800a23e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a314 <_vfiprintf_r+0x22c>
 800a242:	7821      	ldrb	r1, [r4, #0]
 800a244:	2203      	movs	r2, #3
 800a246:	4650      	mov	r0, sl
 800a248:	f7f5 ffda 	bl	8000200 <memchr>
 800a24c:	b138      	cbz	r0, 800a25e <_vfiprintf_r+0x176>
 800a24e:	9b04      	ldr	r3, [sp, #16]
 800a250:	eba0 000a 	sub.w	r0, r0, sl
 800a254:	2240      	movs	r2, #64	@ 0x40
 800a256:	4082      	lsls	r2, r0
 800a258:	4313      	orrs	r3, r2
 800a25a:	3401      	adds	r4, #1
 800a25c:	9304      	str	r3, [sp, #16]
 800a25e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a262:	4829      	ldr	r0, [pc, #164]	@ (800a308 <_vfiprintf_r+0x220>)
 800a264:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a268:	2206      	movs	r2, #6
 800a26a:	f7f5 ffc9 	bl	8000200 <memchr>
 800a26e:	2800      	cmp	r0, #0
 800a270:	d03f      	beq.n	800a2f2 <_vfiprintf_r+0x20a>
 800a272:	4b26      	ldr	r3, [pc, #152]	@ (800a30c <_vfiprintf_r+0x224>)
 800a274:	bb1b      	cbnz	r3, 800a2be <_vfiprintf_r+0x1d6>
 800a276:	9b03      	ldr	r3, [sp, #12]
 800a278:	3307      	adds	r3, #7
 800a27a:	f023 0307 	bic.w	r3, r3, #7
 800a27e:	3308      	adds	r3, #8
 800a280:	9303      	str	r3, [sp, #12]
 800a282:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a284:	443b      	add	r3, r7
 800a286:	9309      	str	r3, [sp, #36]	@ 0x24
 800a288:	e76a      	b.n	800a160 <_vfiprintf_r+0x78>
 800a28a:	fb0c 3202 	mla	r2, ip, r2, r3
 800a28e:	460c      	mov	r4, r1
 800a290:	2001      	movs	r0, #1
 800a292:	e7a8      	b.n	800a1e6 <_vfiprintf_r+0xfe>
 800a294:	2300      	movs	r3, #0
 800a296:	3401      	adds	r4, #1
 800a298:	9305      	str	r3, [sp, #20]
 800a29a:	4619      	mov	r1, r3
 800a29c:	f04f 0c0a 	mov.w	ip, #10
 800a2a0:	4620      	mov	r0, r4
 800a2a2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a2a6:	3a30      	subs	r2, #48	@ 0x30
 800a2a8:	2a09      	cmp	r2, #9
 800a2aa:	d903      	bls.n	800a2b4 <_vfiprintf_r+0x1cc>
 800a2ac:	2b00      	cmp	r3, #0
 800a2ae:	d0c6      	beq.n	800a23e <_vfiprintf_r+0x156>
 800a2b0:	9105      	str	r1, [sp, #20]
 800a2b2:	e7c4      	b.n	800a23e <_vfiprintf_r+0x156>
 800a2b4:	fb0c 2101 	mla	r1, ip, r1, r2
 800a2b8:	4604      	mov	r4, r0
 800a2ba:	2301      	movs	r3, #1
 800a2bc:	e7f0      	b.n	800a2a0 <_vfiprintf_r+0x1b8>
 800a2be:	ab03      	add	r3, sp, #12
 800a2c0:	9300      	str	r3, [sp, #0]
 800a2c2:	462a      	mov	r2, r5
 800a2c4:	4b12      	ldr	r3, [pc, #72]	@ (800a310 <_vfiprintf_r+0x228>)
 800a2c6:	a904      	add	r1, sp, #16
 800a2c8:	4630      	mov	r0, r6
 800a2ca:	f7fd fda1 	bl	8007e10 <_printf_float>
 800a2ce:	4607      	mov	r7, r0
 800a2d0:	1c78      	adds	r0, r7, #1
 800a2d2:	d1d6      	bne.n	800a282 <_vfiprintf_r+0x19a>
 800a2d4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a2d6:	07d9      	lsls	r1, r3, #31
 800a2d8:	d405      	bmi.n	800a2e6 <_vfiprintf_r+0x1fe>
 800a2da:	89ab      	ldrh	r3, [r5, #12]
 800a2dc:	059a      	lsls	r2, r3, #22
 800a2de:	d402      	bmi.n	800a2e6 <_vfiprintf_r+0x1fe>
 800a2e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a2e2:	f7fe facf 	bl	8008884 <__retarget_lock_release_recursive>
 800a2e6:	89ab      	ldrh	r3, [r5, #12]
 800a2e8:	065b      	lsls	r3, r3, #25
 800a2ea:	f53f af1f 	bmi.w	800a12c <_vfiprintf_r+0x44>
 800a2ee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a2f0:	e71e      	b.n	800a130 <_vfiprintf_r+0x48>
 800a2f2:	ab03      	add	r3, sp, #12
 800a2f4:	9300      	str	r3, [sp, #0]
 800a2f6:	462a      	mov	r2, r5
 800a2f8:	4b05      	ldr	r3, [pc, #20]	@ (800a310 <_vfiprintf_r+0x228>)
 800a2fa:	a904      	add	r1, sp, #16
 800a2fc:	4630      	mov	r0, r6
 800a2fe:	f7fe f81f 	bl	8008340 <_printf_i>
 800a302:	e7e4      	b.n	800a2ce <_vfiprintf_r+0x1e6>
 800a304:	0800b2a0 	.word	0x0800b2a0
 800a308:	0800b2aa 	.word	0x0800b2aa
 800a30c:	08007e11 	.word	0x08007e11
 800a310:	0800a0c5 	.word	0x0800a0c5
 800a314:	0800b2a6 	.word	0x0800b2a6

0800a318 <__swbuf_r>:
 800a318:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a31a:	460e      	mov	r6, r1
 800a31c:	4614      	mov	r4, r2
 800a31e:	4605      	mov	r5, r0
 800a320:	b118      	cbz	r0, 800a32a <__swbuf_r+0x12>
 800a322:	6a03      	ldr	r3, [r0, #32]
 800a324:	b90b      	cbnz	r3, 800a32a <__swbuf_r+0x12>
 800a326:	f7fe f9b5 	bl	8008694 <__sinit>
 800a32a:	69a3      	ldr	r3, [r4, #24]
 800a32c:	60a3      	str	r3, [r4, #8]
 800a32e:	89a3      	ldrh	r3, [r4, #12]
 800a330:	071a      	lsls	r2, r3, #28
 800a332:	d501      	bpl.n	800a338 <__swbuf_r+0x20>
 800a334:	6923      	ldr	r3, [r4, #16]
 800a336:	b943      	cbnz	r3, 800a34a <__swbuf_r+0x32>
 800a338:	4621      	mov	r1, r4
 800a33a:	4628      	mov	r0, r5
 800a33c:	f000 f82a 	bl	800a394 <__swsetup_r>
 800a340:	b118      	cbz	r0, 800a34a <__swbuf_r+0x32>
 800a342:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800a346:	4638      	mov	r0, r7
 800a348:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a34a:	6823      	ldr	r3, [r4, #0]
 800a34c:	6922      	ldr	r2, [r4, #16]
 800a34e:	1a98      	subs	r0, r3, r2
 800a350:	6963      	ldr	r3, [r4, #20]
 800a352:	b2f6      	uxtb	r6, r6
 800a354:	4283      	cmp	r3, r0
 800a356:	4637      	mov	r7, r6
 800a358:	dc05      	bgt.n	800a366 <__swbuf_r+0x4e>
 800a35a:	4621      	mov	r1, r4
 800a35c:	4628      	mov	r0, r5
 800a35e:	f7ff fde9 	bl	8009f34 <_fflush_r>
 800a362:	2800      	cmp	r0, #0
 800a364:	d1ed      	bne.n	800a342 <__swbuf_r+0x2a>
 800a366:	68a3      	ldr	r3, [r4, #8]
 800a368:	3b01      	subs	r3, #1
 800a36a:	60a3      	str	r3, [r4, #8]
 800a36c:	6823      	ldr	r3, [r4, #0]
 800a36e:	1c5a      	adds	r2, r3, #1
 800a370:	6022      	str	r2, [r4, #0]
 800a372:	701e      	strb	r6, [r3, #0]
 800a374:	6962      	ldr	r2, [r4, #20]
 800a376:	1c43      	adds	r3, r0, #1
 800a378:	429a      	cmp	r2, r3
 800a37a:	d004      	beq.n	800a386 <__swbuf_r+0x6e>
 800a37c:	89a3      	ldrh	r3, [r4, #12]
 800a37e:	07db      	lsls	r3, r3, #31
 800a380:	d5e1      	bpl.n	800a346 <__swbuf_r+0x2e>
 800a382:	2e0a      	cmp	r6, #10
 800a384:	d1df      	bne.n	800a346 <__swbuf_r+0x2e>
 800a386:	4621      	mov	r1, r4
 800a388:	4628      	mov	r0, r5
 800a38a:	f7ff fdd3 	bl	8009f34 <_fflush_r>
 800a38e:	2800      	cmp	r0, #0
 800a390:	d0d9      	beq.n	800a346 <__swbuf_r+0x2e>
 800a392:	e7d6      	b.n	800a342 <__swbuf_r+0x2a>

0800a394 <__swsetup_r>:
 800a394:	b538      	push	{r3, r4, r5, lr}
 800a396:	4b29      	ldr	r3, [pc, #164]	@ (800a43c <__swsetup_r+0xa8>)
 800a398:	4605      	mov	r5, r0
 800a39a:	6818      	ldr	r0, [r3, #0]
 800a39c:	460c      	mov	r4, r1
 800a39e:	b118      	cbz	r0, 800a3a8 <__swsetup_r+0x14>
 800a3a0:	6a03      	ldr	r3, [r0, #32]
 800a3a2:	b90b      	cbnz	r3, 800a3a8 <__swsetup_r+0x14>
 800a3a4:	f7fe f976 	bl	8008694 <__sinit>
 800a3a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a3ac:	0719      	lsls	r1, r3, #28
 800a3ae:	d422      	bmi.n	800a3f6 <__swsetup_r+0x62>
 800a3b0:	06da      	lsls	r2, r3, #27
 800a3b2:	d407      	bmi.n	800a3c4 <__swsetup_r+0x30>
 800a3b4:	2209      	movs	r2, #9
 800a3b6:	602a      	str	r2, [r5, #0]
 800a3b8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a3bc:	81a3      	strh	r3, [r4, #12]
 800a3be:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a3c2:	e033      	b.n	800a42c <__swsetup_r+0x98>
 800a3c4:	0758      	lsls	r0, r3, #29
 800a3c6:	d512      	bpl.n	800a3ee <__swsetup_r+0x5a>
 800a3c8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a3ca:	b141      	cbz	r1, 800a3de <__swsetup_r+0x4a>
 800a3cc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a3d0:	4299      	cmp	r1, r3
 800a3d2:	d002      	beq.n	800a3da <__swsetup_r+0x46>
 800a3d4:	4628      	mov	r0, r5
 800a3d6:	f7ff f8af 	bl	8009538 <_free_r>
 800a3da:	2300      	movs	r3, #0
 800a3dc:	6363      	str	r3, [r4, #52]	@ 0x34
 800a3de:	89a3      	ldrh	r3, [r4, #12]
 800a3e0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a3e4:	81a3      	strh	r3, [r4, #12]
 800a3e6:	2300      	movs	r3, #0
 800a3e8:	6063      	str	r3, [r4, #4]
 800a3ea:	6923      	ldr	r3, [r4, #16]
 800a3ec:	6023      	str	r3, [r4, #0]
 800a3ee:	89a3      	ldrh	r3, [r4, #12]
 800a3f0:	f043 0308 	orr.w	r3, r3, #8
 800a3f4:	81a3      	strh	r3, [r4, #12]
 800a3f6:	6923      	ldr	r3, [r4, #16]
 800a3f8:	b94b      	cbnz	r3, 800a40e <__swsetup_r+0x7a>
 800a3fa:	89a3      	ldrh	r3, [r4, #12]
 800a3fc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a400:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a404:	d003      	beq.n	800a40e <__swsetup_r+0x7a>
 800a406:	4621      	mov	r1, r4
 800a408:	4628      	mov	r0, r5
 800a40a:	f000 f883 	bl	800a514 <__smakebuf_r>
 800a40e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a412:	f013 0201 	ands.w	r2, r3, #1
 800a416:	d00a      	beq.n	800a42e <__swsetup_r+0x9a>
 800a418:	2200      	movs	r2, #0
 800a41a:	60a2      	str	r2, [r4, #8]
 800a41c:	6962      	ldr	r2, [r4, #20]
 800a41e:	4252      	negs	r2, r2
 800a420:	61a2      	str	r2, [r4, #24]
 800a422:	6922      	ldr	r2, [r4, #16]
 800a424:	b942      	cbnz	r2, 800a438 <__swsetup_r+0xa4>
 800a426:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a42a:	d1c5      	bne.n	800a3b8 <__swsetup_r+0x24>
 800a42c:	bd38      	pop	{r3, r4, r5, pc}
 800a42e:	0799      	lsls	r1, r3, #30
 800a430:	bf58      	it	pl
 800a432:	6962      	ldrpl	r2, [r4, #20]
 800a434:	60a2      	str	r2, [r4, #8]
 800a436:	e7f4      	b.n	800a422 <__swsetup_r+0x8e>
 800a438:	2000      	movs	r0, #0
 800a43a:	e7f7      	b.n	800a42c <__swsetup_r+0x98>
 800a43c:	20040018 	.word	0x20040018

0800a440 <_raise_r>:
 800a440:	291f      	cmp	r1, #31
 800a442:	b538      	push	{r3, r4, r5, lr}
 800a444:	4605      	mov	r5, r0
 800a446:	460c      	mov	r4, r1
 800a448:	d904      	bls.n	800a454 <_raise_r+0x14>
 800a44a:	2316      	movs	r3, #22
 800a44c:	6003      	str	r3, [r0, #0]
 800a44e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a452:	bd38      	pop	{r3, r4, r5, pc}
 800a454:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a456:	b112      	cbz	r2, 800a45e <_raise_r+0x1e>
 800a458:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a45c:	b94b      	cbnz	r3, 800a472 <_raise_r+0x32>
 800a45e:	4628      	mov	r0, r5
 800a460:	f000 f830 	bl	800a4c4 <_getpid_r>
 800a464:	4622      	mov	r2, r4
 800a466:	4601      	mov	r1, r0
 800a468:	4628      	mov	r0, r5
 800a46a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a46e:	f000 b817 	b.w	800a4a0 <_kill_r>
 800a472:	2b01      	cmp	r3, #1
 800a474:	d00a      	beq.n	800a48c <_raise_r+0x4c>
 800a476:	1c59      	adds	r1, r3, #1
 800a478:	d103      	bne.n	800a482 <_raise_r+0x42>
 800a47a:	2316      	movs	r3, #22
 800a47c:	6003      	str	r3, [r0, #0]
 800a47e:	2001      	movs	r0, #1
 800a480:	e7e7      	b.n	800a452 <_raise_r+0x12>
 800a482:	2100      	movs	r1, #0
 800a484:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a488:	4620      	mov	r0, r4
 800a48a:	4798      	blx	r3
 800a48c:	2000      	movs	r0, #0
 800a48e:	e7e0      	b.n	800a452 <_raise_r+0x12>

0800a490 <raise>:
 800a490:	4b02      	ldr	r3, [pc, #8]	@ (800a49c <raise+0xc>)
 800a492:	4601      	mov	r1, r0
 800a494:	6818      	ldr	r0, [r3, #0]
 800a496:	f7ff bfd3 	b.w	800a440 <_raise_r>
 800a49a:	bf00      	nop
 800a49c:	20040018 	.word	0x20040018

0800a4a0 <_kill_r>:
 800a4a0:	b538      	push	{r3, r4, r5, lr}
 800a4a2:	4d07      	ldr	r5, [pc, #28]	@ (800a4c0 <_kill_r+0x20>)
 800a4a4:	2300      	movs	r3, #0
 800a4a6:	4604      	mov	r4, r0
 800a4a8:	4608      	mov	r0, r1
 800a4aa:	4611      	mov	r1, r2
 800a4ac:	602b      	str	r3, [r5, #0]
 800a4ae:	f7f7 fdf7 	bl	80020a0 <_kill>
 800a4b2:	1c43      	adds	r3, r0, #1
 800a4b4:	d102      	bne.n	800a4bc <_kill_r+0x1c>
 800a4b6:	682b      	ldr	r3, [r5, #0]
 800a4b8:	b103      	cbz	r3, 800a4bc <_kill_r+0x1c>
 800a4ba:	6023      	str	r3, [r4, #0]
 800a4bc:	bd38      	pop	{r3, r4, r5, pc}
 800a4be:	bf00      	nop
 800a4c0:	200482e4 	.word	0x200482e4

0800a4c4 <_getpid_r>:
 800a4c4:	f7f7 bde4 	b.w	8002090 <_getpid>

0800a4c8 <__swhatbuf_r>:
 800a4c8:	b570      	push	{r4, r5, r6, lr}
 800a4ca:	460c      	mov	r4, r1
 800a4cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a4d0:	2900      	cmp	r1, #0
 800a4d2:	b096      	sub	sp, #88	@ 0x58
 800a4d4:	4615      	mov	r5, r2
 800a4d6:	461e      	mov	r6, r3
 800a4d8:	da0d      	bge.n	800a4f6 <__swhatbuf_r+0x2e>
 800a4da:	89a3      	ldrh	r3, [r4, #12]
 800a4dc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a4e0:	f04f 0100 	mov.w	r1, #0
 800a4e4:	bf14      	ite	ne
 800a4e6:	2340      	movne	r3, #64	@ 0x40
 800a4e8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a4ec:	2000      	movs	r0, #0
 800a4ee:	6031      	str	r1, [r6, #0]
 800a4f0:	602b      	str	r3, [r5, #0]
 800a4f2:	b016      	add	sp, #88	@ 0x58
 800a4f4:	bd70      	pop	{r4, r5, r6, pc}
 800a4f6:	466a      	mov	r2, sp
 800a4f8:	f000 f848 	bl	800a58c <_fstat_r>
 800a4fc:	2800      	cmp	r0, #0
 800a4fe:	dbec      	blt.n	800a4da <__swhatbuf_r+0x12>
 800a500:	9901      	ldr	r1, [sp, #4]
 800a502:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a506:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a50a:	4259      	negs	r1, r3
 800a50c:	4159      	adcs	r1, r3
 800a50e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a512:	e7eb      	b.n	800a4ec <__swhatbuf_r+0x24>

0800a514 <__smakebuf_r>:
 800a514:	898b      	ldrh	r3, [r1, #12]
 800a516:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a518:	079d      	lsls	r5, r3, #30
 800a51a:	4606      	mov	r6, r0
 800a51c:	460c      	mov	r4, r1
 800a51e:	d507      	bpl.n	800a530 <__smakebuf_r+0x1c>
 800a520:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a524:	6023      	str	r3, [r4, #0]
 800a526:	6123      	str	r3, [r4, #16]
 800a528:	2301      	movs	r3, #1
 800a52a:	6163      	str	r3, [r4, #20]
 800a52c:	b003      	add	sp, #12
 800a52e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a530:	ab01      	add	r3, sp, #4
 800a532:	466a      	mov	r2, sp
 800a534:	f7ff ffc8 	bl	800a4c8 <__swhatbuf_r>
 800a538:	9f00      	ldr	r7, [sp, #0]
 800a53a:	4605      	mov	r5, r0
 800a53c:	4639      	mov	r1, r7
 800a53e:	4630      	mov	r0, r6
 800a540:	f7ff f86e 	bl	8009620 <_malloc_r>
 800a544:	b948      	cbnz	r0, 800a55a <__smakebuf_r+0x46>
 800a546:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a54a:	059a      	lsls	r2, r3, #22
 800a54c:	d4ee      	bmi.n	800a52c <__smakebuf_r+0x18>
 800a54e:	f023 0303 	bic.w	r3, r3, #3
 800a552:	f043 0302 	orr.w	r3, r3, #2
 800a556:	81a3      	strh	r3, [r4, #12]
 800a558:	e7e2      	b.n	800a520 <__smakebuf_r+0xc>
 800a55a:	89a3      	ldrh	r3, [r4, #12]
 800a55c:	6020      	str	r0, [r4, #0]
 800a55e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a562:	81a3      	strh	r3, [r4, #12]
 800a564:	9b01      	ldr	r3, [sp, #4]
 800a566:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a56a:	b15b      	cbz	r3, 800a584 <__smakebuf_r+0x70>
 800a56c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a570:	4630      	mov	r0, r6
 800a572:	f000 f81d 	bl	800a5b0 <_isatty_r>
 800a576:	b128      	cbz	r0, 800a584 <__smakebuf_r+0x70>
 800a578:	89a3      	ldrh	r3, [r4, #12]
 800a57a:	f023 0303 	bic.w	r3, r3, #3
 800a57e:	f043 0301 	orr.w	r3, r3, #1
 800a582:	81a3      	strh	r3, [r4, #12]
 800a584:	89a3      	ldrh	r3, [r4, #12]
 800a586:	431d      	orrs	r5, r3
 800a588:	81a5      	strh	r5, [r4, #12]
 800a58a:	e7cf      	b.n	800a52c <__smakebuf_r+0x18>

0800a58c <_fstat_r>:
 800a58c:	b538      	push	{r3, r4, r5, lr}
 800a58e:	4d07      	ldr	r5, [pc, #28]	@ (800a5ac <_fstat_r+0x20>)
 800a590:	2300      	movs	r3, #0
 800a592:	4604      	mov	r4, r0
 800a594:	4608      	mov	r0, r1
 800a596:	4611      	mov	r1, r2
 800a598:	602b      	str	r3, [r5, #0]
 800a59a:	f7f7 fde1 	bl	8002160 <_fstat>
 800a59e:	1c43      	adds	r3, r0, #1
 800a5a0:	d102      	bne.n	800a5a8 <_fstat_r+0x1c>
 800a5a2:	682b      	ldr	r3, [r5, #0]
 800a5a4:	b103      	cbz	r3, 800a5a8 <_fstat_r+0x1c>
 800a5a6:	6023      	str	r3, [r4, #0]
 800a5a8:	bd38      	pop	{r3, r4, r5, pc}
 800a5aa:	bf00      	nop
 800a5ac:	200482e4 	.word	0x200482e4

0800a5b0 <_isatty_r>:
 800a5b0:	b538      	push	{r3, r4, r5, lr}
 800a5b2:	4d06      	ldr	r5, [pc, #24]	@ (800a5cc <_isatty_r+0x1c>)
 800a5b4:	2300      	movs	r3, #0
 800a5b6:	4604      	mov	r4, r0
 800a5b8:	4608      	mov	r0, r1
 800a5ba:	602b      	str	r3, [r5, #0]
 800a5bc:	f7f7 fde0 	bl	8002180 <_isatty>
 800a5c0:	1c43      	adds	r3, r0, #1
 800a5c2:	d102      	bne.n	800a5ca <_isatty_r+0x1a>
 800a5c4:	682b      	ldr	r3, [r5, #0]
 800a5c6:	b103      	cbz	r3, 800a5ca <_isatty_r+0x1a>
 800a5c8:	6023      	str	r3, [r4, #0]
 800a5ca:	bd38      	pop	{r3, r4, r5, pc}
 800a5cc:	200482e4 	.word	0x200482e4

0800a5d0 <cosf>:
 800a5d0:	ee10 3a10 	vmov	r3, s0
 800a5d4:	b507      	push	{r0, r1, r2, lr}
 800a5d6:	4a1e      	ldr	r2, [pc, #120]	@ (800a650 <cosf+0x80>)
 800a5d8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a5dc:	4293      	cmp	r3, r2
 800a5de:	d806      	bhi.n	800a5ee <cosf+0x1e>
 800a5e0:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 800a654 <cosf+0x84>
 800a5e4:	b003      	add	sp, #12
 800a5e6:	f85d eb04 	ldr.w	lr, [sp], #4
 800a5ea:	f000 b87b 	b.w	800a6e4 <__kernel_cosf>
 800a5ee:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800a5f2:	d304      	bcc.n	800a5fe <cosf+0x2e>
 800a5f4:	ee30 0a40 	vsub.f32	s0, s0, s0
 800a5f8:	b003      	add	sp, #12
 800a5fa:	f85d fb04 	ldr.w	pc, [sp], #4
 800a5fe:	4668      	mov	r0, sp
 800a600:	f000 f910 	bl	800a824 <__ieee754_rem_pio2f>
 800a604:	f000 0003 	and.w	r0, r0, #3
 800a608:	2801      	cmp	r0, #1
 800a60a:	d009      	beq.n	800a620 <cosf+0x50>
 800a60c:	2802      	cmp	r0, #2
 800a60e:	d010      	beq.n	800a632 <cosf+0x62>
 800a610:	b9b0      	cbnz	r0, 800a640 <cosf+0x70>
 800a612:	eddd 0a01 	vldr	s1, [sp, #4]
 800a616:	ed9d 0a00 	vldr	s0, [sp]
 800a61a:	f000 f863 	bl	800a6e4 <__kernel_cosf>
 800a61e:	e7eb      	b.n	800a5f8 <cosf+0x28>
 800a620:	eddd 0a01 	vldr	s1, [sp, #4]
 800a624:	ed9d 0a00 	vldr	s0, [sp]
 800a628:	f000 f8b4 	bl	800a794 <__kernel_sinf>
 800a62c:	eeb1 0a40 	vneg.f32	s0, s0
 800a630:	e7e2      	b.n	800a5f8 <cosf+0x28>
 800a632:	eddd 0a01 	vldr	s1, [sp, #4]
 800a636:	ed9d 0a00 	vldr	s0, [sp]
 800a63a:	f000 f853 	bl	800a6e4 <__kernel_cosf>
 800a63e:	e7f5      	b.n	800a62c <cosf+0x5c>
 800a640:	eddd 0a01 	vldr	s1, [sp, #4]
 800a644:	ed9d 0a00 	vldr	s0, [sp]
 800a648:	2001      	movs	r0, #1
 800a64a:	f000 f8a3 	bl	800a794 <__kernel_sinf>
 800a64e:	e7d3      	b.n	800a5f8 <cosf+0x28>
 800a650:	3f490fd8 	.word	0x3f490fd8
 800a654:	00000000 	.word	0x00000000

0800a658 <sinf>:
 800a658:	ee10 3a10 	vmov	r3, s0
 800a65c:	b507      	push	{r0, r1, r2, lr}
 800a65e:	4a1f      	ldr	r2, [pc, #124]	@ (800a6dc <sinf+0x84>)
 800a660:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a664:	4293      	cmp	r3, r2
 800a666:	d807      	bhi.n	800a678 <sinf+0x20>
 800a668:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 800a6e0 <sinf+0x88>
 800a66c:	2000      	movs	r0, #0
 800a66e:	b003      	add	sp, #12
 800a670:	f85d eb04 	ldr.w	lr, [sp], #4
 800a674:	f000 b88e 	b.w	800a794 <__kernel_sinf>
 800a678:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800a67c:	d304      	bcc.n	800a688 <sinf+0x30>
 800a67e:	ee30 0a40 	vsub.f32	s0, s0, s0
 800a682:	b003      	add	sp, #12
 800a684:	f85d fb04 	ldr.w	pc, [sp], #4
 800a688:	4668      	mov	r0, sp
 800a68a:	f000 f8cb 	bl	800a824 <__ieee754_rem_pio2f>
 800a68e:	f000 0003 	and.w	r0, r0, #3
 800a692:	2801      	cmp	r0, #1
 800a694:	d00a      	beq.n	800a6ac <sinf+0x54>
 800a696:	2802      	cmp	r0, #2
 800a698:	d00f      	beq.n	800a6ba <sinf+0x62>
 800a69a:	b9c0      	cbnz	r0, 800a6ce <sinf+0x76>
 800a69c:	eddd 0a01 	vldr	s1, [sp, #4]
 800a6a0:	ed9d 0a00 	vldr	s0, [sp]
 800a6a4:	2001      	movs	r0, #1
 800a6a6:	f000 f875 	bl	800a794 <__kernel_sinf>
 800a6aa:	e7ea      	b.n	800a682 <sinf+0x2a>
 800a6ac:	eddd 0a01 	vldr	s1, [sp, #4]
 800a6b0:	ed9d 0a00 	vldr	s0, [sp]
 800a6b4:	f000 f816 	bl	800a6e4 <__kernel_cosf>
 800a6b8:	e7e3      	b.n	800a682 <sinf+0x2a>
 800a6ba:	eddd 0a01 	vldr	s1, [sp, #4]
 800a6be:	ed9d 0a00 	vldr	s0, [sp]
 800a6c2:	2001      	movs	r0, #1
 800a6c4:	f000 f866 	bl	800a794 <__kernel_sinf>
 800a6c8:	eeb1 0a40 	vneg.f32	s0, s0
 800a6cc:	e7d9      	b.n	800a682 <sinf+0x2a>
 800a6ce:	eddd 0a01 	vldr	s1, [sp, #4]
 800a6d2:	ed9d 0a00 	vldr	s0, [sp]
 800a6d6:	f000 f805 	bl	800a6e4 <__kernel_cosf>
 800a6da:	e7f5      	b.n	800a6c8 <sinf+0x70>
 800a6dc:	3f490fd8 	.word	0x3f490fd8
 800a6e0:	00000000 	.word	0x00000000

0800a6e4 <__kernel_cosf>:
 800a6e4:	ee10 3a10 	vmov	r3, s0
 800a6e8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a6ec:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800a6f0:	eef0 6a40 	vmov.f32	s13, s0
 800a6f4:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800a6f8:	d204      	bcs.n	800a704 <__kernel_cosf+0x20>
 800a6fa:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 800a6fe:	ee17 2a90 	vmov	r2, s15
 800a702:	b342      	cbz	r2, 800a756 <__kernel_cosf+0x72>
 800a704:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800a708:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 800a774 <__kernel_cosf+0x90>
 800a70c:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 800a778 <__kernel_cosf+0x94>
 800a710:	4a1a      	ldr	r2, [pc, #104]	@ (800a77c <__kernel_cosf+0x98>)
 800a712:	eea7 6a27 	vfma.f32	s12, s14, s15
 800a716:	4293      	cmp	r3, r2
 800a718:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800a780 <__kernel_cosf+0x9c>
 800a71c:	eee6 7a07 	vfma.f32	s15, s12, s14
 800a720:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 800a784 <__kernel_cosf+0xa0>
 800a724:	eea7 6a87 	vfma.f32	s12, s15, s14
 800a728:	eddf 7a17 	vldr	s15, [pc, #92]	@ 800a788 <__kernel_cosf+0xa4>
 800a72c:	eee6 7a07 	vfma.f32	s15, s12, s14
 800a730:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 800a78c <__kernel_cosf+0xa8>
 800a734:	eea7 6a87 	vfma.f32	s12, s15, s14
 800a738:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 800a73c:	ee26 6a07 	vmul.f32	s12, s12, s14
 800a740:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800a744:	eee7 0a06 	vfma.f32	s1, s14, s12
 800a748:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a74c:	d804      	bhi.n	800a758 <__kernel_cosf+0x74>
 800a74e:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800a752:	ee30 0a67 	vsub.f32	s0, s0, s15
 800a756:	4770      	bx	lr
 800a758:	4a0d      	ldr	r2, [pc, #52]	@ (800a790 <__kernel_cosf+0xac>)
 800a75a:	4293      	cmp	r3, r2
 800a75c:	bf9a      	itte	ls
 800a75e:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 800a762:	ee07 3a10 	vmovls	s14, r3
 800a766:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 800a76a:	ee30 0a47 	vsub.f32	s0, s0, s14
 800a76e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a772:	e7ec      	b.n	800a74e <__kernel_cosf+0x6a>
 800a774:	ad47d74e 	.word	0xad47d74e
 800a778:	310f74f6 	.word	0x310f74f6
 800a77c:	3e999999 	.word	0x3e999999
 800a780:	b493f27c 	.word	0xb493f27c
 800a784:	37d00d01 	.word	0x37d00d01
 800a788:	bab60b61 	.word	0xbab60b61
 800a78c:	3d2aaaab 	.word	0x3d2aaaab
 800a790:	3f480000 	.word	0x3f480000

0800a794 <__kernel_sinf>:
 800a794:	ee10 3a10 	vmov	r3, s0
 800a798:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a79c:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800a7a0:	d204      	bcs.n	800a7ac <__kernel_sinf+0x18>
 800a7a2:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800a7a6:	ee17 3a90 	vmov	r3, s15
 800a7aa:	b35b      	cbz	r3, 800a804 <__kernel_sinf+0x70>
 800a7ac:	ee20 7a00 	vmul.f32	s14, s0, s0
 800a7b0:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800a808 <__kernel_sinf+0x74>
 800a7b4:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 800a80c <__kernel_sinf+0x78>
 800a7b8:	eea7 6a27 	vfma.f32	s12, s14, s15
 800a7bc:	eddf 7a14 	vldr	s15, [pc, #80]	@ 800a810 <__kernel_sinf+0x7c>
 800a7c0:	eee6 7a07 	vfma.f32	s15, s12, s14
 800a7c4:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 800a814 <__kernel_sinf+0x80>
 800a7c8:	eea7 6a87 	vfma.f32	s12, s15, s14
 800a7cc:	eddf 7a12 	vldr	s15, [pc, #72]	@ 800a818 <__kernel_sinf+0x84>
 800a7d0:	ee60 6a07 	vmul.f32	s13, s0, s14
 800a7d4:	eee6 7a07 	vfma.f32	s15, s12, s14
 800a7d8:	b930      	cbnz	r0, 800a7e8 <__kernel_sinf+0x54>
 800a7da:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 800a81c <__kernel_sinf+0x88>
 800a7de:	eea7 6a27 	vfma.f32	s12, s14, s15
 800a7e2:	eea6 0a26 	vfma.f32	s0, s12, s13
 800a7e6:	4770      	bx	lr
 800a7e8:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800a7ec:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800a7f0:	eee0 7a86 	vfma.f32	s15, s1, s12
 800a7f4:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800a7f8:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800a820 <__kernel_sinf+0x8c>
 800a7fc:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800a800:	ee30 0a60 	vsub.f32	s0, s0, s1
 800a804:	4770      	bx	lr
 800a806:	bf00      	nop
 800a808:	2f2ec9d3 	.word	0x2f2ec9d3
 800a80c:	b2d72f34 	.word	0xb2d72f34
 800a810:	3638ef1b 	.word	0x3638ef1b
 800a814:	b9500d01 	.word	0xb9500d01
 800a818:	3c088889 	.word	0x3c088889
 800a81c:	be2aaaab 	.word	0xbe2aaaab
 800a820:	3e2aaaab 	.word	0x3e2aaaab

0800a824 <__ieee754_rem_pio2f>:
 800a824:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a826:	ee10 6a10 	vmov	r6, s0
 800a82a:	4b88      	ldr	r3, [pc, #544]	@ (800aa4c <__ieee754_rem_pio2f+0x228>)
 800a82c:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 800a830:	429d      	cmp	r5, r3
 800a832:	b087      	sub	sp, #28
 800a834:	4604      	mov	r4, r0
 800a836:	d805      	bhi.n	800a844 <__ieee754_rem_pio2f+0x20>
 800a838:	2300      	movs	r3, #0
 800a83a:	ed80 0a00 	vstr	s0, [r0]
 800a83e:	6043      	str	r3, [r0, #4]
 800a840:	2000      	movs	r0, #0
 800a842:	e022      	b.n	800a88a <__ieee754_rem_pio2f+0x66>
 800a844:	4b82      	ldr	r3, [pc, #520]	@ (800aa50 <__ieee754_rem_pio2f+0x22c>)
 800a846:	429d      	cmp	r5, r3
 800a848:	d83a      	bhi.n	800a8c0 <__ieee754_rem_pio2f+0x9c>
 800a84a:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800a84e:	2e00      	cmp	r6, #0
 800a850:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 800aa54 <__ieee754_rem_pio2f+0x230>
 800a854:	4a80      	ldr	r2, [pc, #512]	@ (800aa58 <__ieee754_rem_pio2f+0x234>)
 800a856:	f023 030f 	bic.w	r3, r3, #15
 800a85a:	dd18      	ble.n	800a88e <__ieee754_rem_pio2f+0x6a>
 800a85c:	4293      	cmp	r3, r2
 800a85e:	ee70 7a47 	vsub.f32	s15, s0, s14
 800a862:	bf09      	itett	eq
 800a864:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 800aa5c <__ieee754_rem_pio2f+0x238>
 800a868:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 800aa60 <__ieee754_rem_pio2f+0x23c>
 800a86c:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 800aa64 <__ieee754_rem_pio2f+0x240>
 800a870:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800a874:	ee37 7ae6 	vsub.f32	s14, s15, s13
 800a878:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a87c:	ed80 7a00 	vstr	s14, [r0]
 800a880:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800a884:	edc0 7a01 	vstr	s15, [r0, #4]
 800a888:	2001      	movs	r0, #1
 800a88a:	b007      	add	sp, #28
 800a88c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a88e:	4293      	cmp	r3, r2
 800a890:	ee70 7a07 	vadd.f32	s15, s0, s14
 800a894:	bf09      	itett	eq
 800a896:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 800aa5c <__ieee754_rem_pio2f+0x238>
 800a89a:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 800aa60 <__ieee754_rem_pio2f+0x23c>
 800a89e:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 800aa64 <__ieee754_rem_pio2f+0x240>
 800a8a2:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800a8a6:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800a8aa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a8ae:	ed80 7a00 	vstr	s14, [r0]
 800a8b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a8b6:	edc0 7a01 	vstr	s15, [r0, #4]
 800a8ba:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a8be:	e7e4      	b.n	800a88a <__ieee754_rem_pio2f+0x66>
 800a8c0:	4b69      	ldr	r3, [pc, #420]	@ (800aa68 <__ieee754_rem_pio2f+0x244>)
 800a8c2:	429d      	cmp	r5, r3
 800a8c4:	d873      	bhi.n	800a9ae <__ieee754_rem_pio2f+0x18a>
 800a8c6:	f000 f8dd 	bl	800aa84 <fabsf>
 800a8ca:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 800aa6c <__ieee754_rem_pio2f+0x248>
 800a8ce:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800a8d2:	eee0 7a07 	vfma.f32	s15, s0, s14
 800a8d6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a8da:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a8de:	ee17 0a90 	vmov	r0, s15
 800a8e2:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800aa54 <__ieee754_rem_pio2f+0x230>
 800a8e6:	eea7 0a67 	vfms.f32	s0, s14, s15
 800a8ea:	281f      	cmp	r0, #31
 800a8ec:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800aa60 <__ieee754_rem_pio2f+0x23c>
 800a8f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a8f4:	eeb1 6a47 	vneg.f32	s12, s14
 800a8f8:	ee70 6a67 	vsub.f32	s13, s0, s15
 800a8fc:	ee16 1a90 	vmov	r1, s13
 800a900:	dc09      	bgt.n	800a916 <__ieee754_rem_pio2f+0xf2>
 800a902:	4a5b      	ldr	r2, [pc, #364]	@ (800aa70 <__ieee754_rem_pio2f+0x24c>)
 800a904:	1e47      	subs	r7, r0, #1
 800a906:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800a90a:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 800a90e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800a912:	4293      	cmp	r3, r2
 800a914:	d107      	bne.n	800a926 <__ieee754_rem_pio2f+0x102>
 800a916:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 800a91a:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 800a91e:	2a08      	cmp	r2, #8
 800a920:	ea4f 53e5 	mov.w	r3, r5, asr #23
 800a924:	dc14      	bgt.n	800a950 <__ieee754_rem_pio2f+0x12c>
 800a926:	6021      	str	r1, [r4, #0]
 800a928:	ed94 7a00 	vldr	s14, [r4]
 800a92c:	ee30 0a47 	vsub.f32	s0, s0, s14
 800a930:	2e00      	cmp	r6, #0
 800a932:	ee30 0a67 	vsub.f32	s0, s0, s15
 800a936:	ed84 0a01 	vstr	s0, [r4, #4]
 800a93a:	daa6      	bge.n	800a88a <__ieee754_rem_pio2f+0x66>
 800a93c:	eeb1 7a47 	vneg.f32	s14, s14
 800a940:	eeb1 0a40 	vneg.f32	s0, s0
 800a944:	ed84 7a00 	vstr	s14, [r4]
 800a948:	ed84 0a01 	vstr	s0, [r4, #4]
 800a94c:	4240      	negs	r0, r0
 800a94e:	e79c      	b.n	800a88a <__ieee754_rem_pio2f+0x66>
 800a950:	eddf 5a42 	vldr	s11, [pc, #264]	@ 800aa5c <__ieee754_rem_pio2f+0x238>
 800a954:	eef0 6a40 	vmov.f32	s13, s0
 800a958:	eee6 6a25 	vfma.f32	s13, s12, s11
 800a95c:	ee70 7a66 	vsub.f32	s15, s0, s13
 800a960:	eee6 7a25 	vfma.f32	s15, s12, s11
 800a964:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800aa64 <__ieee754_rem_pio2f+0x240>
 800a968:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800a96c:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800a970:	ee15 2a90 	vmov	r2, s11
 800a974:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800a978:	1a5b      	subs	r3, r3, r1
 800a97a:	2b19      	cmp	r3, #25
 800a97c:	dc04      	bgt.n	800a988 <__ieee754_rem_pio2f+0x164>
 800a97e:	edc4 5a00 	vstr	s11, [r4]
 800a982:	eeb0 0a66 	vmov.f32	s0, s13
 800a986:	e7cf      	b.n	800a928 <__ieee754_rem_pio2f+0x104>
 800a988:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 800aa74 <__ieee754_rem_pio2f+0x250>
 800a98c:	eeb0 0a66 	vmov.f32	s0, s13
 800a990:	eea6 0a25 	vfma.f32	s0, s12, s11
 800a994:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800a998:	eddf 6a37 	vldr	s13, [pc, #220]	@ 800aa78 <__ieee754_rem_pio2f+0x254>
 800a99c:	eee6 7a25 	vfma.f32	s15, s12, s11
 800a9a0:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800a9a4:	ee30 7a67 	vsub.f32	s14, s0, s15
 800a9a8:	ed84 7a00 	vstr	s14, [r4]
 800a9ac:	e7bc      	b.n	800a928 <__ieee754_rem_pio2f+0x104>
 800a9ae:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 800a9b2:	d306      	bcc.n	800a9c2 <__ieee754_rem_pio2f+0x19e>
 800a9b4:	ee70 7a40 	vsub.f32	s15, s0, s0
 800a9b8:	edc0 7a01 	vstr	s15, [r0, #4]
 800a9bc:	edc0 7a00 	vstr	s15, [r0]
 800a9c0:	e73e      	b.n	800a840 <__ieee754_rem_pio2f+0x1c>
 800a9c2:	15ea      	asrs	r2, r5, #23
 800a9c4:	3a86      	subs	r2, #134	@ 0x86
 800a9c6:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800a9ca:	ee07 3a90 	vmov	s15, r3
 800a9ce:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800a9d2:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 800aa7c <__ieee754_rem_pio2f+0x258>
 800a9d6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800a9da:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a9de:	ed8d 7a03 	vstr	s14, [sp, #12]
 800a9e2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800a9e6:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800a9ea:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800a9ee:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a9f2:	ed8d 7a04 	vstr	s14, [sp, #16]
 800a9f6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800a9fa:	eef5 7a40 	vcmp.f32	s15, #0.0
 800a9fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aa02:	edcd 7a05 	vstr	s15, [sp, #20]
 800aa06:	d11e      	bne.n	800aa46 <__ieee754_rem_pio2f+0x222>
 800aa08:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800aa0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aa10:	bf0c      	ite	eq
 800aa12:	2301      	moveq	r3, #1
 800aa14:	2302      	movne	r3, #2
 800aa16:	491a      	ldr	r1, [pc, #104]	@ (800aa80 <__ieee754_rem_pio2f+0x25c>)
 800aa18:	9101      	str	r1, [sp, #4]
 800aa1a:	2102      	movs	r1, #2
 800aa1c:	9100      	str	r1, [sp, #0]
 800aa1e:	a803      	add	r0, sp, #12
 800aa20:	4621      	mov	r1, r4
 800aa22:	f000 f837 	bl	800aa94 <__kernel_rem_pio2f>
 800aa26:	2e00      	cmp	r6, #0
 800aa28:	f6bf af2f 	bge.w	800a88a <__ieee754_rem_pio2f+0x66>
 800aa2c:	edd4 7a00 	vldr	s15, [r4]
 800aa30:	eef1 7a67 	vneg.f32	s15, s15
 800aa34:	edc4 7a00 	vstr	s15, [r4]
 800aa38:	edd4 7a01 	vldr	s15, [r4, #4]
 800aa3c:	eef1 7a67 	vneg.f32	s15, s15
 800aa40:	edc4 7a01 	vstr	s15, [r4, #4]
 800aa44:	e782      	b.n	800a94c <__ieee754_rem_pio2f+0x128>
 800aa46:	2303      	movs	r3, #3
 800aa48:	e7e5      	b.n	800aa16 <__ieee754_rem_pio2f+0x1f2>
 800aa4a:	bf00      	nop
 800aa4c:	3f490fd8 	.word	0x3f490fd8
 800aa50:	4016cbe3 	.word	0x4016cbe3
 800aa54:	3fc90f80 	.word	0x3fc90f80
 800aa58:	3fc90fd0 	.word	0x3fc90fd0
 800aa5c:	37354400 	.word	0x37354400
 800aa60:	37354443 	.word	0x37354443
 800aa64:	2e85a308 	.word	0x2e85a308
 800aa68:	43490f80 	.word	0x43490f80
 800aa6c:	3f22f984 	.word	0x3f22f984
 800aa70:	0800b4b4 	.word	0x0800b4b4
 800aa74:	2e85a300 	.word	0x2e85a300
 800aa78:	248d3132 	.word	0x248d3132
 800aa7c:	43800000 	.word	0x43800000
 800aa80:	0800b534 	.word	0x0800b534

0800aa84 <fabsf>:
 800aa84:	ee10 3a10 	vmov	r3, s0
 800aa88:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800aa8c:	ee00 3a10 	vmov	s0, r3
 800aa90:	4770      	bx	lr
	...

0800aa94 <__kernel_rem_pio2f>:
 800aa94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa98:	ed2d 8b04 	vpush	{d8-d9}
 800aa9c:	b0d9      	sub	sp, #356	@ 0x164
 800aa9e:	4690      	mov	r8, r2
 800aaa0:	9001      	str	r0, [sp, #4]
 800aaa2:	4ab6      	ldr	r2, [pc, #728]	@ (800ad7c <__kernel_rem_pio2f+0x2e8>)
 800aaa4:	9866      	ldr	r0, [sp, #408]	@ 0x198
 800aaa6:	f118 0f04 	cmn.w	r8, #4
 800aaaa:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 800aaae:	460f      	mov	r7, r1
 800aab0:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800aab4:	db26      	blt.n	800ab04 <__kernel_rem_pio2f+0x70>
 800aab6:	f1b8 0203 	subs.w	r2, r8, #3
 800aaba:	bf48      	it	mi
 800aabc:	f108 0204 	addmi.w	r2, r8, #4
 800aac0:	10d2      	asrs	r2, r2, #3
 800aac2:	1c55      	adds	r5, r2, #1
 800aac4:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800aac6:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 800ad8c <__kernel_rem_pio2f+0x2f8>
 800aaca:	00e8      	lsls	r0, r5, #3
 800aacc:	eba2 060b 	sub.w	r6, r2, fp
 800aad0:	9002      	str	r0, [sp, #8]
 800aad2:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 800aad6:	eb0a 0c0b 	add.w	ip, sl, fp
 800aada:	ac1c      	add	r4, sp, #112	@ 0x70
 800aadc:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 800aae0:	2000      	movs	r0, #0
 800aae2:	4560      	cmp	r0, ip
 800aae4:	dd10      	ble.n	800ab08 <__kernel_rem_pio2f+0x74>
 800aae6:	a91c      	add	r1, sp, #112	@ 0x70
 800aae8:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 800aaec:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 800aaf0:	2600      	movs	r6, #0
 800aaf2:	4556      	cmp	r6, sl
 800aaf4:	dc24      	bgt.n	800ab40 <__kernel_rem_pio2f+0xac>
 800aaf6:	f8dd e004 	ldr.w	lr, [sp, #4]
 800aafa:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 800ad8c <__kernel_rem_pio2f+0x2f8>
 800aafe:	4684      	mov	ip, r0
 800ab00:	2400      	movs	r4, #0
 800ab02:	e016      	b.n	800ab32 <__kernel_rem_pio2f+0x9e>
 800ab04:	2200      	movs	r2, #0
 800ab06:	e7dc      	b.n	800aac2 <__kernel_rem_pio2f+0x2e>
 800ab08:	42c6      	cmn	r6, r0
 800ab0a:	bf5d      	ittte	pl
 800ab0c:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 800ab10:	ee07 1a90 	vmovpl	s15, r1
 800ab14:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800ab18:	eef0 7a47 	vmovmi.f32	s15, s14
 800ab1c:	ece4 7a01 	vstmia	r4!, {s15}
 800ab20:	3001      	adds	r0, #1
 800ab22:	e7de      	b.n	800aae2 <__kernel_rem_pio2f+0x4e>
 800ab24:	ecfe 6a01 	vldmia	lr!, {s13}
 800ab28:	ed3c 7a01 	vldmdb	ip!, {s14}
 800ab2c:	eee6 7a87 	vfma.f32	s15, s13, s14
 800ab30:	3401      	adds	r4, #1
 800ab32:	455c      	cmp	r4, fp
 800ab34:	ddf6      	ble.n	800ab24 <__kernel_rem_pio2f+0x90>
 800ab36:	ece9 7a01 	vstmia	r9!, {s15}
 800ab3a:	3601      	adds	r6, #1
 800ab3c:	3004      	adds	r0, #4
 800ab3e:	e7d8      	b.n	800aaf2 <__kernel_rem_pio2f+0x5e>
 800ab40:	a908      	add	r1, sp, #32
 800ab42:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ab46:	9104      	str	r1, [sp, #16]
 800ab48:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800ab4a:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 800ad88 <__kernel_rem_pio2f+0x2f4>
 800ab4e:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 800ad84 <__kernel_rem_pio2f+0x2f0>
 800ab52:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800ab56:	9203      	str	r2, [sp, #12]
 800ab58:	4654      	mov	r4, sl
 800ab5a:	00a2      	lsls	r2, r4, #2
 800ab5c:	9205      	str	r2, [sp, #20]
 800ab5e:	aa58      	add	r2, sp, #352	@ 0x160
 800ab60:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 800ab64:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 800ab68:	a944      	add	r1, sp, #272	@ 0x110
 800ab6a:	aa08      	add	r2, sp, #32
 800ab6c:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 800ab70:	4694      	mov	ip, r2
 800ab72:	4626      	mov	r6, r4
 800ab74:	2e00      	cmp	r6, #0
 800ab76:	dc4c      	bgt.n	800ac12 <__kernel_rem_pio2f+0x17e>
 800ab78:	4628      	mov	r0, r5
 800ab7a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800ab7e:	f000 f9f1 	bl	800af64 <scalbnf>
 800ab82:	eeb0 8a40 	vmov.f32	s16, s0
 800ab86:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 800ab8a:	ee28 0a00 	vmul.f32	s0, s16, s0
 800ab8e:	f000 fa4f 	bl	800b030 <floorf>
 800ab92:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 800ab96:	eea0 8a67 	vfms.f32	s16, s0, s15
 800ab9a:	2d00      	cmp	r5, #0
 800ab9c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800aba0:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800aba4:	ee17 9a90 	vmov	r9, s15
 800aba8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800abac:	ee38 8a67 	vsub.f32	s16, s16, s15
 800abb0:	dd41      	ble.n	800ac36 <__kernel_rem_pio2f+0x1a2>
 800abb2:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 800abb6:	a908      	add	r1, sp, #32
 800abb8:	f1c5 0e08 	rsb	lr, r5, #8
 800abbc:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 800abc0:	fa46 f00e 	asr.w	r0, r6, lr
 800abc4:	4481      	add	r9, r0
 800abc6:	fa00 f00e 	lsl.w	r0, r0, lr
 800abca:	1a36      	subs	r6, r6, r0
 800abcc:	f1c5 0007 	rsb	r0, r5, #7
 800abd0:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 800abd4:	4106      	asrs	r6, r0
 800abd6:	2e00      	cmp	r6, #0
 800abd8:	dd3c      	ble.n	800ac54 <__kernel_rem_pio2f+0x1c0>
 800abda:	f04f 0e00 	mov.w	lr, #0
 800abde:	f109 0901 	add.w	r9, r9, #1
 800abe2:	4670      	mov	r0, lr
 800abe4:	4574      	cmp	r4, lr
 800abe6:	dc68      	bgt.n	800acba <__kernel_rem_pio2f+0x226>
 800abe8:	2d00      	cmp	r5, #0
 800abea:	dd03      	ble.n	800abf4 <__kernel_rem_pio2f+0x160>
 800abec:	2d01      	cmp	r5, #1
 800abee:	d074      	beq.n	800acda <__kernel_rem_pio2f+0x246>
 800abf0:	2d02      	cmp	r5, #2
 800abf2:	d07d      	beq.n	800acf0 <__kernel_rem_pio2f+0x25c>
 800abf4:	2e02      	cmp	r6, #2
 800abf6:	d12d      	bne.n	800ac54 <__kernel_rem_pio2f+0x1c0>
 800abf8:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800abfc:	ee30 8a48 	vsub.f32	s16, s0, s16
 800ac00:	b340      	cbz	r0, 800ac54 <__kernel_rem_pio2f+0x1c0>
 800ac02:	4628      	mov	r0, r5
 800ac04:	9306      	str	r3, [sp, #24]
 800ac06:	f000 f9ad 	bl	800af64 <scalbnf>
 800ac0a:	9b06      	ldr	r3, [sp, #24]
 800ac0c:	ee38 8a40 	vsub.f32	s16, s16, s0
 800ac10:	e020      	b.n	800ac54 <__kernel_rem_pio2f+0x1c0>
 800ac12:	ee60 7a28 	vmul.f32	s15, s0, s17
 800ac16:	3e01      	subs	r6, #1
 800ac18:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800ac1c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ac20:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800ac24:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800ac28:	ecac 0a01 	vstmia	ip!, {s0}
 800ac2c:	ed30 0a01 	vldmdb	r0!, {s0}
 800ac30:	ee37 0a80 	vadd.f32	s0, s15, s0
 800ac34:	e79e      	b.n	800ab74 <__kernel_rem_pio2f+0xe0>
 800ac36:	d105      	bne.n	800ac44 <__kernel_rem_pio2f+0x1b0>
 800ac38:	1e60      	subs	r0, r4, #1
 800ac3a:	a908      	add	r1, sp, #32
 800ac3c:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 800ac40:	11f6      	asrs	r6, r6, #7
 800ac42:	e7c8      	b.n	800abd6 <__kernel_rem_pio2f+0x142>
 800ac44:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800ac48:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800ac4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac50:	da31      	bge.n	800acb6 <__kernel_rem_pio2f+0x222>
 800ac52:	2600      	movs	r6, #0
 800ac54:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800ac58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac5c:	f040 8098 	bne.w	800ad90 <__kernel_rem_pio2f+0x2fc>
 800ac60:	1e60      	subs	r0, r4, #1
 800ac62:	2200      	movs	r2, #0
 800ac64:	4550      	cmp	r0, sl
 800ac66:	da4b      	bge.n	800ad00 <__kernel_rem_pio2f+0x26c>
 800ac68:	2a00      	cmp	r2, #0
 800ac6a:	d065      	beq.n	800ad38 <__kernel_rem_pio2f+0x2a4>
 800ac6c:	3c01      	subs	r4, #1
 800ac6e:	ab08      	add	r3, sp, #32
 800ac70:	3d08      	subs	r5, #8
 800ac72:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	d0f8      	beq.n	800ac6c <__kernel_rem_pio2f+0x1d8>
 800ac7a:	4628      	mov	r0, r5
 800ac7c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800ac80:	f000 f970 	bl	800af64 <scalbnf>
 800ac84:	1c63      	adds	r3, r4, #1
 800ac86:	aa44      	add	r2, sp, #272	@ 0x110
 800ac88:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 800ad88 <__kernel_rem_pio2f+0x2f4>
 800ac8c:	0099      	lsls	r1, r3, #2
 800ac8e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800ac92:	4623      	mov	r3, r4
 800ac94:	2b00      	cmp	r3, #0
 800ac96:	f280 80a9 	bge.w	800adec <__kernel_rem_pio2f+0x358>
 800ac9a:	4623      	mov	r3, r4
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	f2c0 80c7 	blt.w	800ae30 <__kernel_rem_pio2f+0x39c>
 800aca2:	aa44      	add	r2, sp, #272	@ 0x110
 800aca4:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800aca8:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 800ad80 <__kernel_rem_pio2f+0x2ec>
 800acac:	eddf 7a37 	vldr	s15, [pc, #220]	@ 800ad8c <__kernel_rem_pio2f+0x2f8>
 800acb0:	2000      	movs	r0, #0
 800acb2:	1ae2      	subs	r2, r4, r3
 800acb4:	e0b1      	b.n	800ae1a <__kernel_rem_pio2f+0x386>
 800acb6:	2602      	movs	r6, #2
 800acb8:	e78f      	b.n	800abda <__kernel_rem_pio2f+0x146>
 800acba:	f852 1b04 	ldr.w	r1, [r2], #4
 800acbe:	b948      	cbnz	r0, 800acd4 <__kernel_rem_pio2f+0x240>
 800acc0:	b121      	cbz	r1, 800accc <__kernel_rem_pio2f+0x238>
 800acc2:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 800acc6:	f842 1c04 	str.w	r1, [r2, #-4]
 800acca:	2101      	movs	r1, #1
 800accc:	f10e 0e01 	add.w	lr, lr, #1
 800acd0:	4608      	mov	r0, r1
 800acd2:	e787      	b.n	800abe4 <__kernel_rem_pio2f+0x150>
 800acd4:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 800acd8:	e7f5      	b.n	800acc6 <__kernel_rem_pio2f+0x232>
 800acda:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 800acde:	aa08      	add	r2, sp, #32
 800ace0:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800ace4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800ace8:	a908      	add	r1, sp, #32
 800acea:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 800acee:	e781      	b.n	800abf4 <__kernel_rem_pio2f+0x160>
 800acf0:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 800acf4:	aa08      	add	r2, sp, #32
 800acf6:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800acfa:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800acfe:	e7f3      	b.n	800ace8 <__kernel_rem_pio2f+0x254>
 800ad00:	a908      	add	r1, sp, #32
 800ad02:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800ad06:	3801      	subs	r0, #1
 800ad08:	430a      	orrs	r2, r1
 800ad0a:	e7ab      	b.n	800ac64 <__kernel_rem_pio2f+0x1d0>
 800ad0c:	3201      	adds	r2, #1
 800ad0e:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 800ad12:	2e00      	cmp	r6, #0
 800ad14:	d0fa      	beq.n	800ad0c <__kernel_rem_pio2f+0x278>
 800ad16:	9905      	ldr	r1, [sp, #20]
 800ad18:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 800ad1c:	eb0d 0001 	add.w	r0, sp, r1
 800ad20:	18e6      	adds	r6, r4, r3
 800ad22:	a91c      	add	r1, sp, #112	@ 0x70
 800ad24:	f104 0c01 	add.w	ip, r4, #1
 800ad28:	384c      	subs	r0, #76	@ 0x4c
 800ad2a:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800ad2e:	4422      	add	r2, r4
 800ad30:	4562      	cmp	r2, ip
 800ad32:	da04      	bge.n	800ad3e <__kernel_rem_pio2f+0x2aa>
 800ad34:	4614      	mov	r4, r2
 800ad36:	e710      	b.n	800ab5a <__kernel_rem_pio2f+0xc6>
 800ad38:	9804      	ldr	r0, [sp, #16]
 800ad3a:	2201      	movs	r2, #1
 800ad3c:	e7e7      	b.n	800ad0e <__kernel_rem_pio2f+0x27a>
 800ad3e:	9903      	ldr	r1, [sp, #12]
 800ad40:	f8dd e004 	ldr.w	lr, [sp, #4]
 800ad44:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 800ad48:	9105      	str	r1, [sp, #20]
 800ad4a:	ee07 1a90 	vmov	s15, r1
 800ad4e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ad52:	2400      	movs	r4, #0
 800ad54:	ece6 7a01 	vstmia	r6!, {s15}
 800ad58:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 800ad8c <__kernel_rem_pio2f+0x2f8>
 800ad5c:	46b1      	mov	r9, r6
 800ad5e:	455c      	cmp	r4, fp
 800ad60:	dd04      	ble.n	800ad6c <__kernel_rem_pio2f+0x2d8>
 800ad62:	ece0 7a01 	vstmia	r0!, {s15}
 800ad66:	f10c 0c01 	add.w	ip, ip, #1
 800ad6a:	e7e1      	b.n	800ad30 <__kernel_rem_pio2f+0x29c>
 800ad6c:	ecfe 6a01 	vldmia	lr!, {s13}
 800ad70:	ed39 7a01 	vldmdb	r9!, {s14}
 800ad74:	3401      	adds	r4, #1
 800ad76:	eee6 7a87 	vfma.f32	s15, s13, s14
 800ad7a:	e7f0      	b.n	800ad5e <__kernel_rem_pio2f+0x2ca>
 800ad7c:	0800b878 	.word	0x0800b878
 800ad80:	0800b84c 	.word	0x0800b84c
 800ad84:	43800000 	.word	0x43800000
 800ad88:	3b800000 	.word	0x3b800000
 800ad8c:	00000000 	.word	0x00000000
 800ad90:	9b02      	ldr	r3, [sp, #8]
 800ad92:	eeb0 0a48 	vmov.f32	s0, s16
 800ad96:	eba3 0008 	sub.w	r0, r3, r8
 800ad9a:	f000 f8e3 	bl	800af64 <scalbnf>
 800ad9e:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 800ad84 <__kernel_rem_pio2f+0x2f0>
 800ada2:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800ada6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800adaa:	db19      	blt.n	800ade0 <__kernel_rem_pio2f+0x34c>
 800adac:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 800ad88 <__kernel_rem_pio2f+0x2f4>
 800adb0:	ee60 7a27 	vmul.f32	s15, s0, s15
 800adb4:	aa08      	add	r2, sp, #32
 800adb6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800adba:	3508      	adds	r5, #8
 800adbc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800adc0:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800adc4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800adc8:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800adcc:	ee10 3a10 	vmov	r3, s0
 800add0:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800add4:	ee17 3a90 	vmov	r3, s15
 800add8:	3401      	adds	r4, #1
 800adda:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800adde:	e74c      	b.n	800ac7a <__kernel_rem_pio2f+0x1e6>
 800ade0:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800ade4:	aa08      	add	r2, sp, #32
 800ade6:	ee10 3a10 	vmov	r3, s0
 800adea:	e7f6      	b.n	800adda <__kernel_rem_pio2f+0x346>
 800adec:	a808      	add	r0, sp, #32
 800adee:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800adf2:	9001      	str	r0, [sp, #4]
 800adf4:	ee07 0a90 	vmov	s15, r0
 800adf8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800adfc:	3b01      	subs	r3, #1
 800adfe:	ee67 7a80 	vmul.f32	s15, s15, s0
 800ae02:	ee20 0a07 	vmul.f32	s0, s0, s14
 800ae06:	ed62 7a01 	vstmdb	r2!, {s15}
 800ae0a:	e743      	b.n	800ac94 <__kernel_rem_pio2f+0x200>
 800ae0c:	ecfc 6a01 	vldmia	ip!, {s13}
 800ae10:	ecb5 7a01 	vldmia	r5!, {s14}
 800ae14:	eee6 7a87 	vfma.f32	s15, s13, s14
 800ae18:	3001      	adds	r0, #1
 800ae1a:	4550      	cmp	r0, sl
 800ae1c:	dc01      	bgt.n	800ae22 <__kernel_rem_pio2f+0x38e>
 800ae1e:	4290      	cmp	r0, r2
 800ae20:	ddf4      	ble.n	800ae0c <__kernel_rem_pio2f+0x378>
 800ae22:	a858      	add	r0, sp, #352	@ 0x160
 800ae24:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800ae28:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 800ae2c:	3b01      	subs	r3, #1
 800ae2e:	e735      	b.n	800ac9c <__kernel_rem_pio2f+0x208>
 800ae30:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800ae32:	2b02      	cmp	r3, #2
 800ae34:	dc09      	bgt.n	800ae4a <__kernel_rem_pio2f+0x3b6>
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	dc27      	bgt.n	800ae8a <__kernel_rem_pio2f+0x3f6>
 800ae3a:	d040      	beq.n	800aebe <__kernel_rem_pio2f+0x42a>
 800ae3c:	f009 0007 	and.w	r0, r9, #7
 800ae40:	b059      	add	sp, #356	@ 0x164
 800ae42:	ecbd 8b04 	vpop	{d8-d9}
 800ae46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae4a:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800ae4c:	2b03      	cmp	r3, #3
 800ae4e:	d1f5      	bne.n	800ae3c <__kernel_rem_pio2f+0x3a8>
 800ae50:	aa30      	add	r2, sp, #192	@ 0xc0
 800ae52:	1f0b      	subs	r3, r1, #4
 800ae54:	4413      	add	r3, r2
 800ae56:	461a      	mov	r2, r3
 800ae58:	4620      	mov	r0, r4
 800ae5a:	2800      	cmp	r0, #0
 800ae5c:	dc50      	bgt.n	800af00 <__kernel_rem_pio2f+0x46c>
 800ae5e:	4622      	mov	r2, r4
 800ae60:	2a01      	cmp	r2, #1
 800ae62:	dc5d      	bgt.n	800af20 <__kernel_rem_pio2f+0x48c>
 800ae64:	ab30      	add	r3, sp, #192	@ 0xc0
 800ae66:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 800ad8c <__kernel_rem_pio2f+0x2f8>
 800ae6a:	440b      	add	r3, r1
 800ae6c:	2c01      	cmp	r4, #1
 800ae6e:	dc67      	bgt.n	800af40 <__kernel_rem_pio2f+0x4ac>
 800ae70:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 800ae74:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 800ae78:	2e00      	cmp	r6, #0
 800ae7a:	d167      	bne.n	800af4c <__kernel_rem_pio2f+0x4b8>
 800ae7c:	edc7 6a00 	vstr	s13, [r7]
 800ae80:	ed87 7a01 	vstr	s14, [r7, #4]
 800ae84:	edc7 7a02 	vstr	s15, [r7, #8]
 800ae88:	e7d8      	b.n	800ae3c <__kernel_rem_pio2f+0x3a8>
 800ae8a:	ab30      	add	r3, sp, #192	@ 0xc0
 800ae8c:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 800ad8c <__kernel_rem_pio2f+0x2f8>
 800ae90:	440b      	add	r3, r1
 800ae92:	4622      	mov	r2, r4
 800ae94:	2a00      	cmp	r2, #0
 800ae96:	da24      	bge.n	800aee2 <__kernel_rem_pio2f+0x44e>
 800ae98:	b34e      	cbz	r6, 800aeee <__kernel_rem_pio2f+0x45a>
 800ae9a:	eef1 7a47 	vneg.f32	s15, s14
 800ae9e:	edc7 7a00 	vstr	s15, [r7]
 800aea2:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 800aea6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800aeaa:	aa31      	add	r2, sp, #196	@ 0xc4
 800aeac:	2301      	movs	r3, #1
 800aeae:	429c      	cmp	r4, r3
 800aeb0:	da20      	bge.n	800aef4 <__kernel_rem_pio2f+0x460>
 800aeb2:	b10e      	cbz	r6, 800aeb8 <__kernel_rem_pio2f+0x424>
 800aeb4:	eef1 7a67 	vneg.f32	s15, s15
 800aeb8:	edc7 7a01 	vstr	s15, [r7, #4]
 800aebc:	e7be      	b.n	800ae3c <__kernel_rem_pio2f+0x3a8>
 800aebe:	ab30      	add	r3, sp, #192	@ 0xc0
 800aec0:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 800ad8c <__kernel_rem_pio2f+0x2f8>
 800aec4:	440b      	add	r3, r1
 800aec6:	2c00      	cmp	r4, #0
 800aec8:	da05      	bge.n	800aed6 <__kernel_rem_pio2f+0x442>
 800aeca:	b10e      	cbz	r6, 800aed0 <__kernel_rem_pio2f+0x43c>
 800aecc:	eef1 7a67 	vneg.f32	s15, s15
 800aed0:	edc7 7a00 	vstr	s15, [r7]
 800aed4:	e7b2      	b.n	800ae3c <__kernel_rem_pio2f+0x3a8>
 800aed6:	ed33 7a01 	vldmdb	r3!, {s14}
 800aeda:	3c01      	subs	r4, #1
 800aedc:	ee77 7a87 	vadd.f32	s15, s15, s14
 800aee0:	e7f1      	b.n	800aec6 <__kernel_rem_pio2f+0x432>
 800aee2:	ed73 7a01 	vldmdb	r3!, {s15}
 800aee6:	3a01      	subs	r2, #1
 800aee8:	ee37 7a27 	vadd.f32	s14, s14, s15
 800aeec:	e7d2      	b.n	800ae94 <__kernel_rem_pio2f+0x400>
 800aeee:	eef0 7a47 	vmov.f32	s15, s14
 800aef2:	e7d4      	b.n	800ae9e <__kernel_rem_pio2f+0x40a>
 800aef4:	ecb2 7a01 	vldmia	r2!, {s14}
 800aef8:	3301      	adds	r3, #1
 800aefa:	ee77 7a87 	vadd.f32	s15, s15, s14
 800aefe:	e7d6      	b.n	800aeae <__kernel_rem_pio2f+0x41a>
 800af00:	ed72 7a01 	vldmdb	r2!, {s15}
 800af04:	edd2 6a01 	vldr	s13, [r2, #4]
 800af08:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800af0c:	3801      	subs	r0, #1
 800af0e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800af12:	ed82 7a00 	vstr	s14, [r2]
 800af16:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800af1a:	edc2 7a01 	vstr	s15, [r2, #4]
 800af1e:	e79c      	b.n	800ae5a <__kernel_rem_pio2f+0x3c6>
 800af20:	ed73 7a01 	vldmdb	r3!, {s15}
 800af24:	edd3 6a01 	vldr	s13, [r3, #4]
 800af28:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800af2c:	3a01      	subs	r2, #1
 800af2e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800af32:	ed83 7a00 	vstr	s14, [r3]
 800af36:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800af3a:	edc3 7a01 	vstr	s15, [r3, #4]
 800af3e:	e78f      	b.n	800ae60 <__kernel_rem_pio2f+0x3cc>
 800af40:	ed33 7a01 	vldmdb	r3!, {s14}
 800af44:	3c01      	subs	r4, #1
 800af46:	ee77 7a87 	vadd.f32	s15, s15, s14
 800af4a:	e78f      	b.n	800ae6c <__kernel_rem_pio2f+0x3d8>
 800af4c:	eef1 6a66 	vneg.f32	s13, s13
 800af50:	eeb1 7a47 	vneg.f32	s14, s14
 800af54:	edc7 6a00 	vstr	s13, [r7]
 800af58:	ed87 7a01 	vstr	s14, [r7, #4]
 800af5c:	eef1 7a67 	vneg.f32	s15, s15
 800af60:	e790      	b.n	800ae84 <__kernel_rem_pio2f+0x3f0>
 800af62:	bf00      	nop

0800af64 <scalbnf>:
 800af64:	ee10 3a10 	vmov	r3, s0
 800af68:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800af6c:	d02b      	beq.n	800afc6 <scalbnf+0x62>
 800af6e:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800af72:	d302      	bcc.n	800af7a <scalbnf+0x16>
 800af74:	ee30 0a00 	vadd.f32	s0, s0, s0
 800af78:	4770      	bx	lr
 800af7a:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800af7e:	d123      	bne.n	800afc8 <scalbnf+0x64>
 800af80:	4b24      	ldr	r3, [pc, #144]	@ (800b014 <scalbnf+0xb0>)
 800af82:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800b018 <scalbnf+0xb4>
 800af86:	4298      	cmp	r0, r3
 800af88:	ee20 0a27 	vmul.f32	s0, s0, s15
 800af8c:	db17      	blt.n	800afbe <scalbnf+0x5a>
 800af8e:	ee10 3a10 	vmov	r3, s0
 800af92:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800af96:	3a19      	subs	r2, #25
 800af98:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800af9c:	4288      	cmp	r0, r1
 800af9e:	dd15      	ble.n	800afcc <scalbnf+0x68>
 800afa0:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800b01c <scalbnf+0xb8>
 800afa4:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800b020 <scalbnf+0xbc>
 800afa8:	ee10 3a10 	vmov	r3, s0
 800afac:	eeb0 7a67 	vmov.f32	s14, s15
 800afb0:	2b00      	cmp	r3, #0
 800afb2:	bfb8      	it	lt
 800afb4:	eef0 7a66 	vmovlt.f32	s15, s13
 800afb8:	ee27 0a87 	vmul.f32	s0, s15, s14
 800afbc:	4770      	bx	lr
 800afbe:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800b024 <scalbnf+0xc0>
 800afc2:	ee27 0a80 	vmul.f32	s0, s15, s0
 800afc6:	4770      	bx	lr
 800afc8:	0dd2      	lsrs	r2, r2, #23
 800afca:	e7e5      	b.n	800af98 <scalbnf+0x34>
 800afcc:	4410      	add	r0, r2
 800afce:	28fe      	cmp	r0, #254	@ 0xfe
 800afd0:	dce6      	bgt.n	800afa0 <scalbnf+0x3c>
 800afd2:	2800      	cmp	r0, #0
 800afd4:	dd06      	ble.n	800afe4 <scalbnf+0x80>
 800afd6:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800afda:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800afde:	ee00 3a10 	vmov	s0, r3
 800afe2:	4770      	bx	lr
 800afe4:	f110 0f16 	cmn.w	r0, #22
 800afe8:	da09      	bge.n	800affe <scalbnf+0x9a>
 800afea:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800b024 <scalbnf+0xc0>
 800afee:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800b028 <scalbnf+0xc4>
 800aff2:	ee10 3a10 	vmov	r3, s0
 800aff6:	eeb0 7a67 	vmov.f32	s14, s15
 800affa:	2b00      	cmp	r3, #0
 800affc:	e7d9      	b.n	800afb2 <scalbnf+0x4e>
 800affe:	3019      	adds	r0, #25
 800b000:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800b004:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800b008:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800b02c <scalbnf+0xc8>
 800b00c:	ee07 3a90 	vmov	s15, r3
 800b010:	e7d7      	b.n	800afc2 <scalbnf+0x5e>
 800b012:	bf00      	nop
 800b014:	ffff3cb0 	.word	0xffff3cb0
 800b018:	4c000000 	.word	0x4c000000
 800b01c:	7149f2ca 	.word	0x7149f2ca
 800b020:	f149f2ca 	.word	0xf149f2ca
 800b024:	0da24260 	.word	0x0da24260
 800b028:	8da24260 	.word	0x8da24260
 800b02c:	33000000 	.word	0x33000000

0800b030 <floorf>:
 800b030:	ee10 3a10 	vmov	r3, s0
 800b034:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800b038:	3a7f      	subs	r2, #127	@ 0x7f
 800b03a:	2a16      	cmp	r2, #22
 800b03c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800b040:	dc2b      	bgt.n	800b09a <floorf+0x6a>
 800b042:	2a00      	cmp	r2, #0
 800b044:	da12      	bge.n	800b06c <floorf+0x3c>
 800b046:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800b0ac <floorf+0x7c>
 800b04a:	ee30 0a27 	vadd.f32	s0, s0, s15
 800b04e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800b052:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b056:	dd06      	ble.n	800b066 <floorf+0x36>
 800b058:	2b00      	cmp	r3, #0
 800b05a:	da24      	bge.n	800b0a6 <floorf+0x76>
 800b05c:	2900      	cmp	r1, #0
 800b05e:	4b14      	ldr	r3, [pc, #80]	@ (800b0b0 <floorf+0x80>)
 800b060:	bf08      	it	eq
 800b062:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 800b066:	ee00 3a10 	vmov	s0, r3
 800b06a:	4770      	bx	lr
 800b06c:	4911      	ldr	r1, [pc, #68]	@ (800b0b4 <floorf+0x84>)
 800b06e:	4111      	asrs	r1, r2
 800b070:	420b      	tst	r3, r1
 800b072:	d0fa      	beq.n	800b06a <floorf+0x3a>
 800b074:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 800b0ac <floorf+0x7c>
 800b078:	ee30 0a27 	vadd.f32	s0, s0, s15
 800b07c:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800b080:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b084:	ddef      	ble.n	800b066 <floorf+0x36>
 800b086:	2b00      	cmp	r3, #0
 800b088:	bfbe      	ittt	lt
 800b08a:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 800b08e:	fa40 f202 	asrlt.w	r2, r0, r2
 800b092:	189b      	addlt	r3, r3, r2
 800b094:	ea23 0301 	bic.w	r3, r3, r1
 800b098:	e7e5      	b.n	800b066 <floorf+0x36>
 800b09a:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800b09e:	d3e4      	bcc.n	800b06a <floorf+0x3a>
 800b0a0:	ee30 0a00 	vadd.f32	s0, s0, s0
 800b0a4:	4770      	bx	lr
 800b0a6:	2300      	movs	r3, #0
 800b0a8:	e7dd      	b.n	800b066 <floorf+0x36>
 800b0aa:	bf00      	nop
 800b0ac:	7149f2ca 	.word	0x7149f2ca
 800b0b0:	bf800000 	.word	0xbf800000
 800b0b4:	007fffff 	.word	0x007fffff

0800b0b8 <_init>:
 800b0b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0ba:	bf00      	nop
 800b0bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b0be:	bc08      	pop	{r3}
 800b0c0:	469e      	mov	lr, r3
 800b0c2:	4770      	bx	lr

0800b0c4 <_fini>:
 800b0c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0c6:	bf00      	nop
 800b0c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b0ca:	bc08      	pop	{r3}
 800b0cc:	469e      	mov	lr, r3
 800b0ce:	4770      	bx	lr
