$date
	Sun Apr  5 19:33:02 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench_ic1500 $end
$var wire 1 ! Z $end
$var wire 1 " Q $end
$var wire 1 # D1 $end
$var wire 1 $ D0 $end
$var reg 1 % A $end
$var reg 1 & B $end
$var reg 1 ' X $end
$var reg 1 ( clk $end
$scope module uut $end
$var wire 1 % A $end
$var wire 1 & B $end
$var wire 1 ) C1 $end
$var wire 1 * C2 $end
$var wire 1 + C3 $end
$var wire 1 $ D0 $end
$var wire 1 # D1 $end
$var wire 1 ' X $end
$var wire 1 ! Z $end
$var wire 1 ( clk $end
$var wire 1 " Q $end
$scope module sf_a $end
$var wire 1 $ F $end
$var wire 1 # S $end
$var wire 1 ( clk $end
$var reg 1 " Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0+
0*
0)
1(
0'
0&
0%
0$
0#
0"
0!
$end
#5000
0(
#10000
1(
#15000
1$
0(
1'
#20000
1!
1"
1(
#25000
0$
0!
0(
0'
#30000
0"
1(
#35000
0(
#40000
1(
#45000
1$
0(
1'
#50000
1!
1"
1(
#55000
0$
0!
0(
0'
#60000
0"
1(
#65000
0(
#70000
1(
#75000
1$
0(
1'
#80000
1!
1"
1(
#85000
0(
#90000
1(
#95000
0(
#100000
1(
#105000
0$
0!
0(
0'
#110000
0"
1(
#115000
1#
1*
0(
1&
#120000
1(
#125000
0#
0*
1$
0(
1'
0&
#130000
1!
1"
1(
#135000
1#
1*
0$
0!
0(
0'
1&
#140000
1(
#145000
0#
0*
0(
0&
#150000
0"
1(
#155000
1$
0(
1'
1&
#160000
1!
1"
1(
#165000
0(
0&
#170000
1(
#175000
0(
1&
#180000
1(
#185000
0$
0!
0(
0'
0&
#190000
0"
1(
#195000
1#
1$
1)
1+
0(
1%
#200000
1"
1(
#205000
0#
0)
1!
0+
0(
1'
0%
#210000
1(
#215000
1#
1)
0!
1+
0(
0'
1%
#220000
0"
1(
#225000
0#
0$
0)
0+
0(
0%
#230000
1(
#235000
1$
1+
0(
1'
1%
#240000
1!
1"
1(
#245000
0+
0(
0%
#250000
1(
#255000
1+
0(
1%
#260000
1(
#265000
0$
0!
0+
0(
0'
0%
#270000
0"
1(
#275000
0#
0$
0)
0+
0(
1&
1%
#280000
1(
#285000
1$
0(
1'
0&
0%
#290000
1!
1"
1(
#295000
0$
0#
0)
0!
0+
0(
0'
1&
1%
#300000
0"
1(
#305000
0(
0&
0%
#310000
1(
#315000
1$
0+
0(
1'
1&
1%
#320000
1!
1"
1(
#325000
0(
0&
0%
#330000
1(
#335000
0+
0(
1&
1%
#340000
1(
#345000
0(
