<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-omap2 › include › mach › ctrl_module_core_44xx.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>ctrl_module_core_44xx.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * OMAP44xx CTRL_MODULE_CORE registers and bitfields</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2009-2010 Texas Instruments, Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Benoit Cousson (b-cousson@ti.com)</span>
<span class="cm"> * Santosh Shilimkar (santosh.shilimkar@ti.com)</span>
<span class="cm"> *</span>
<span class="cm"> * This file is automatically generated from the OMAP hardware databases.</span>
<span class="cm"> * We respectfully ask that any modifications to this file be coordinated</span>
<span class="cm"> * with the public linux-omap@vger.kernel.org mailing list and the</span>
<span class="cm"> * authors above to ensure that the autogeneration scripts are kept</span>
<span class="cm"> * up-to-date with the file contents.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __ARCH_ARM_MACH_OMAP2_CTRL_MODULE_CORE_44XX_H</span>
<span class="cp">#define __ARCH_ARM_MACH_OMAP2_CTRL_MODULE_CORE_44XX_H</span>


<span class="cm">/* Base address */</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE					0x4a002000</span>

<span class="cm">/* Registers offset */</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_IP_REVISION			0x0000</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_IP_HWINFO			0x0004</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_IP_SYSCONFIG			0x0010</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_DIE_ID_0		0x0200</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_ID_CODE				0x0204</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_DIE_ID_1		0x0208</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_DIE_ID_2		0x020c</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_DIE_ID_3		0x0210</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_PROD_ID_0		0x0214</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_PROD_ID_1		0x0218</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_USB_CONF		0x021c</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_OPP_VDD_WKUP		0x0228</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_OPP_BGAP		0x0260</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_OPP_DPLL_0		0x0264</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_OPP_DPLL_1		0x0268</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_STATUS				0x02c4</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_DEV_CONF				0x0300</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_LDOVBB_IVA_VOLTAGE_CTRL		0x0314</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_LDOVBB_MPU_VOLTAGE_CTRL		0x0318</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_LDOSRAM_IVA_VOLTAGE_CTRL		0x0320</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_LDOSRAM_MPU_VOLTAGE_CTRL		0x0324</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_LDOSRAM_CORE_VOLTAGE_CTRL	0x0328</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_TEMP_SENSOR			0x032c</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_DPLL_NWELL_TRIM_0		0x0330</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_DPLL_NWELL_TRIM_1		0x0334</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_USBOTGHS_CONTROL			0x033c</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_DSS_CONTROL			0x0340</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_HWOBS_CONTROL			0x0350</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_DEBOBS_FINAL_MUX_SEL		0x0400</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_DEBOBS_MMR_MPU			0x0408</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_CONF_SDMA_REQ_SEL0		0x042c</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_CONF_SDMA_REQ_SEL1		0x0430</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_CONF_SDMA_REQ_SEL2		0x0434</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_CONF_SDMA_REQ_SEL3		0x0438</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_CONF_CLK_SEL0			0x0440</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_CONF_CLK_SEL1			0x0444</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_CONF_CLK_SEL2			0x0448</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_CONF_DPLL_FREQLOCK_SEL		0x044c</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_CONF_DPLL_TINITZ_SEL		0x0450</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_CONF_DPLL_PHASELOCK_SEL		0x0454</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_0		0x0480</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_1		0x0484</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_2		0x0488</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_3		0x048c</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_4		0x0490</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_5		0x0494</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_6		0x0498</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_7		0x049c</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_8		0x04a0</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_9		0x04a4</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_10		0x04a8</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_11		0x04ac</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_12		0x04b0</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_13		0x04b4</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_14		0x04b8</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_15		0x04bc</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_16		0x04c0</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_17		0x04c4</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_18		0x04c8</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_19		0x04cc</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_20		0x04d0</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_21		0x04d4</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_22		0x04d8</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_23		0x04dc</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_24		0x04e0</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_25		0x04e4</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_26		0x04e8</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_27		0x04ec</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_28		0x04f0</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_29		0x04f4</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_30		0x04f8</span>
<span class="cp">#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_31		0x04fc</span>

<span class="cm">/* Registers shifts and masks */</span>

<span class="cm">/* IP_REVISION */</span>
<span class="cp">#define OMAP4_IP_REV_SCHEME_SHIFT			30</span>
<span class="cp">#define OMAP4_IP_REV_SCHEME_MASK			(0x3 &lt;&lt; 30)</span>
<span class="cp">#define OMAP4_IP_REV_FUNC_SHIFT				16</span>
<span class="cp">#define OMAP4_IP_REV_FUNC_MASK				(0xfff &lt;&lt; 16)</span>
<span class="cp">#define OMAP4_IP_REV_RTL_SHIFT				11</span>
<span class="cp">#define OMAP4_IP_REV_RTL_MASK				(0x1f &lt;&lt; 11)</span>
<span class="cp">#define OMAP4_IP_REV_MAJOR_SHIFT			8</span>
<span class="cp">#define OMAP4_IP_REV_MAJOR_MASK				(0x7 &lt;&lt; 8)</span>
<span class="cp">#define OMAP4_IP_REV_CUSTOM_SHIFT			6</span>
<span class="cp">#define OMAP4_IP_REV_CUSTOM_MASK			(0x3 &lt;&lt; 6)</span>
<span class="cp">#define OMAP4_IP_REV_MINOR_SHIFT			0</span>
<span class="cp">#define OMAP4_IP_REV_MINOR_MASK				(0x3f &lt;&lt; 0)</span>

<span class="cm">/* IP_HWINFO */</span>
<span class="cp">#define OMAP4_IP_HWINFO_SHIFT				0</span>
<span class="cp">#define OMAP4_IP_HWINFO_MASK				(0xffffffff &lt;&lt; 0)</span>

<span class="cm">/* IP_SYSCONFIG */</span>
<span class="cp">#define OMAP4_IP_SYSCONFIG_IDLEMODE_SHIFT		2</span>
<span class="cp">#define OMAP4_IP_SYSCONFIG_IDLEMODE_MASK		(0x3 &lt;&lt; 2)</span>

<span class="cm">/* STD_FUSE_DIE_ID_0 */</span>
<span class="cp">#define OMAP4_STD_FUSE_DIE_ID_0_SHIFT			0</span>
<span class="cp">#define OMAP4_STD_FUSE_DIE_ID_0_MASK			(0xffffffff &lt;&lt; 0)</span>

<span class="cm">/* ID_CODE */</span>
<span class="cp">#define OMAP4_STD_FUSE_IDCODE_SHIFT			0</span>
<span class="cp">#define OMAP4_STD_FUSE_IDCODE_MASK			(0xffffffff &lt;&lt; 0)</span>

<span class="cm">/* STD_FUSE_DIE_ID_1 */</span>
<span class="cp">#define OMAP4_STD_FUSE_DIE_ID_1_SHIFT			0</span>
<span class="cp">#define OMAP4_STD_FUSE_DIE_ID_1_MASK			(0xffffffff &lt;&lt; 0)</span>

<span class="cm">/* STD_FUSE_DIE_ID_2 */</span>
<span class="cp">#define OMAP4_STD_FUSE_DIE_ID_2_SHIFT			0</span>
<span class="cp">#define OMAP4_STD_FUSE_DIE_ID_2_MASK			(0xffffffff &lt;&lt; 0)</span>

<span class="cm">/* STD_FUSE_DIE_ID_3 */</span>
<span class="cp">#define OMAP4_STD_FUSE_DIE_ID_3_SHIFT			0</span>
<span class="cp">#define OMAP4_STD_FUSE_DIE_ID_3_MASK			(0xffffffff &lt;&lt; 0)</span>

<span class="cm">/* STD_FUSE_PROD_ID_0 */</span>
<span class="cp">#define OMAP4_STD_FUSE_PROD_ID_0_SHIFT			0</span>
<span class="cp">#define OMAP4_STD_FUSE_PROD_ID_0_MASK			(0xffffffff &lt;&lt; 0)</span>

<span class="cm">/* STD_FUSE_PROD_ID_1 */</span>
<span class="cp">#define OMAP4_STD_FUSE_PROD_ID_1_SHIFT			0</span>
<span class="cp">#define OMAP4_STD_FUSE_PROD_ID_1_MASK			(0xffffffff &lt;&lt; 0)</span>

<span class="cm">/* STD_FUSE_USB_CONF */</span>
<span class="cp">#define OMAP4_USB_PROD_ID_SHIFT				16</span>
<span class="cp">#define OMAP4_USB_PROD_ID_MASK				(0xffff &lt;&lt; 16)</span>
<span class="cp">#define OMAP4_USB_VENDOR_ID_SHIFT			0</span>
<span class="cp">#define OMAP4_USB_VENDOR_ID_MASK			(0xffff &lt;&lt; 0)</span>

<span class="cm">/* STD_FUSE_OPP_VDD_WKUP */</span>
<span class="cp">#define OMAP4_STD_FUSE_OPP_VDD_WKUP_SHIFT		0</span>
<span class="cp">#define OMAP4_STD_FUSE_OPP_VDD_WKUP_MASK		(0xffffffff &lt;&lt; 0)</span>

<span class="cm">/* STD_FUSE_OPP_BGAP */</span>
<span class="cp">#define OMAP4_STD_FUSE_OPP_BGAP_SHIFT			0</span>
<span class="cp">#define OMAP4_STD_FUSE_OPP_BGAP_MASK			(0xffffffff &lt;&lt; 0)</span>

<span class="cm">/* STD_FUSE_OPP_DPLL_0 */</span>
<span class="cp">#define OMAP4_STD_FUSE_OPP_DPLL_0_SHIFT			0</span>
<span class="cp">#define OMAP4_STD_FUSE_OPP_DPLL_0_MASK			(0xffffffff &lt;&lt; 0)</span>

<span class="cm">/* STD_FUSE_OPP_DPLL_1 */</span>
<span class="cp">#define OMAP4_STD_FUSE_OPP_DPLL_1_SHIFT			0</span>
<span class="cp">#define OMAP4_STD_FUSE_OPP_DPLL_1_MASK			(0xffffffff &lt;&lt; 0)</span>

<span class="cm">/* STATUS */</span>
<span class="cp">#define OMAP4_ATTILA_CONF_SHIFT				11</span>
<span class="cp">#define OMAP4_ATTILA_CONF_MASK				(0x3 &lt;&lt; 11)</span>
<span class="cp">#define OMAP4_DEVICE_TYPE_SHIFT				8</span>
<span class="cp">#define OMAP4_DEVICE_TYPE_MASK				(0x7 &lt;&lt; 8)</span>
<span class="cp">#define OMAP4_SYS_BOOT_SHIFT				0</span>
<span class="cp">#define OMAP4_SYS_BOOT_MASK				(0xff &lt;&lt; 0)</span>

<span class="cm">/* DEV_CONF */</span>
<span class="cp">#define OMAP4_DEV_CONF_SHIFT				1</span>
<span class="cp">#define OMAP4_DEV_CONF_MASK				(0x7fffffff &lt;&lt; 1)</span>
<span class="cp">#define OMAP4_USBPHY_PD_SHIFT				0</span>
<span class="cp">#define OMAP4_USBPHY_PD_MASK				(1 &lt;&lt; 0)</span>

<span class="cm">/* LDOVBB_IVA_VOLTAGE_CTRL */</span>
<span class="cp">#define OMAP4_LDOVBBIVA_RBB_MUX_CTRL_SHIFT		26</span>
<span class="cp">#define OMAP4_LDOVBBIVA_RBB_MUX_CTRL_MASK		(1 &lt;&lt; 26)</span>
<span class="cp">#define OMAP4_LDOVBBIVA_RBB_VSET_IN_SHIFT		21</span>
<span class="cp">#define OMAP4_LDOVBBIVA_RBB_VSET_IN_MASK		(0x1f &lt;&lt; 21)</span>
<span class="cp">#define OMAP4_LDOVBBIVA_RBB_VSET_OUT_SHIFT		16</span>
<span class="cp">#define OMAP4_LDOVBBIVA_RBB_VSET_OUT_MASK		(0x1f &lt;&lt; 16)</span>
<span class="cp">#define OMAP4_LDOVBBIVA_FBB_MUX_CTRL_SHIFT		10</span>
<span class="cp">#define OMAP4_LDOVBBIVA_FBB_MUX_CTRL_MASK		(1 &lt;&lt; 10)</span>
<span class="cp">#define OMAP4_LDOVBBIVA_FBB_VSET_IN_SHIFT		5</span>
<span class="cp">#define OMAP4_LDOVBBIVA_FBB_VSET_IN_MASK		(0x1f &lt;&lt; 5)</span>
<span class="cp">#define OMAP4_LDOVBBIVA_FBB_VSET_OUT_SHIFT		0</span>
<span class="cp">#define OMAP4_LDOVBBIVA_FBB_VSET_OUT_MASK		(0x1f &lt;&lt; 0)</span>

<span class="cm">/* LDOVBB_MPU_VOLTAGE_CTRL */</span>
<span class="cp">#define OMAP4_LDOVBBMPU_RBB_MUX_CTRL_SHIFT		26</span>
<span class="cp">#define OMAP4_LDOVBBMPU_RBB_MUX_CTRL_MASK		(1 &lt;&lt; 26)</span>
<span class="cp">#define OMAP4_LDOVBBMPU_RBB_VSET_IN_SHIFT		21</span>
<span class="cp">#define OMAP4_LDOVBBMPU_RBB_VSET_IN_MASK		(0x1f &lt;&lt; 21)</span>
<span class="cp">#define OMAP4_LDOVBBMPU_RBB_VSET_OUT_SHIFT		16</span>
<span class="cp">#define OMAP4_LDOVBBMPU_RBB_VSET_OUT_MASK		(0x1f &lt;&lt; 16)</span>
<span class="cp">#define OMAP4_LDOVBBMPU_FBB_MUX_CTRL_SHIFT		10</span>
<span class="cp">#define OMAP4_LDOVBBMPU_FBB_MUX_CTRL_MASK		(1 &lt;&lt; 10)</span>
<span class="cp">#define OMAP4_LDOVBBMPU_FBB_VSET_IN_SHIFT		5</span>
<span class="cp">#define OMAP4_LDOVBBMPU_FBB_VSET_IN_MASK		(0x1f &lt;&lt; 5)</span>
<span class="cp">#define OMAP4_LDOVBBMPU_FBB_VSET_OUT_SHIFT		0</span>
<span class="cp">#define OMAP4_LDOVBBMPU_FBB_VSET_OUT_MASK		(0x1f &lt;&lt; 0)</span>

<span class="cm">/* LDOSRAM_IVA_VOLTAGE_CTRL */</span>
<span class="cp">#define OMAP4_LDOSRAMIVA_RETMODE_MUX_CTRL_SHIFT		26</span>
<span class="cp">#define OMAP4_LDOSRAMIVA_RETMODE_MUX_CTRL_MASK		(1 &lt;&lt; 26)</span>
<span class="cp">#define OMAP4_LDOSRAMIVA_RETMODE_VSET_IN_SHIFT		21</span>
<span class="cp">#define OMAP4_LDOSRAMIVA_RETMODE_VSET_IN_MASK		(0x1f &lt;&lt; 21)</span>
<span class="cp">#define OMAP4_LDOSRAMIVA_RETMODE_VSET_OUT_SHIFT		16</span>
<span class="cp">#define OMAP4_LDOSRAMIVA_RETMODE_VSET_OUT_MASK		(0x1f &lt;&lt; 16)</span>
<span class="cp">#define OMAP4_LDOSRAMIVA_ACTMODE_MUX_CTRL_SHIFT		10</span>
<span class="cp">#define OMAP4_LDOSRAMIVA_ACTMODE_MUX_CTRL_MASK		(1 &lt;&lt; 10)</span>
<span class="cp">#define OMAP4_LDOSRAMIVA_ACTMODE_VSET_IN_SHIFT		5</span>
<span class="cp">#define OMAP4_LDOSRAMIVA_ACTMODE_VSET_IN_MASK		(0x1f &lt;&lt; 5)</span>
<span class="cp">#define OMAP4_LDOSRAMIVA_ACTMODE_VSET_OUT_SHIFT		0</span>
<span class="cp">#define OMAP4_LDOSRAMIVA_ACTMODE_VSET_OUT_MASK		(0x1f &lt;&lt; 0)</span>

<span class="cm">/* LDOSRAM_MPU_VOLTAGE_CTRL */</span>
<span class="cp">#define OMAP4_LDOSRAMMPU_RETMODE_MUX_CTRL_SHIFT		26</span>
<span class="cp">#define OMAP4_LDOSRAMMPU_RETMODE_MUX_CTRL_MASK		(1 &lt;&lt; 26)</span>
<span class="cp">#define OMAP4_LDOSRAMMPU_RETMODE_VSET_IN_SHIFT		21</span>
<span class="cp">#define OMAP4_LDOSRAMMPU_RETMODE_VSET_IN_MASK		(0x1f &lt;&lt; 21)</span>
<span class="cp">#define OMAP4_LDOSRAMMPU_RETMODE_VSET_OUT_SHIFT		16</span>
<span class="cp">#define OMAP4_LDOSRAMMPU_RETMODE_VSET_OUT_MASK		(0x1f &lt;&lt; 16)</span>
<span class="cp">#define OMAP4_LDOSRAMMPU_ACTMODE_MUX_CTRL_SHIFT		10</span>
<span class="cp">#define OMAP4_LDOSRAMMPU_ACTMODE_MUX_CTRL_MASK		(1 &lt;&lt; 10)</span>
<span class="cp">#define OMAP4_LDOSRAMMPU_ACTMODE_VSET_IN_SHIFT		5</span>
<span class="cp">#define OMAP4_LDOSRAMMPU_ACTMODE_VSET_IN_MASK		(0x1f &lt;&lt; 5)</span>
<span class="cp">#define OMAP4_LDOSRAMMPU_ACTMODE_VSET_OUT_SHIFT		0</span>
<span class="cp">#define OMAP4_LDOSRAMMPU_ACTMODE_VSET_OUT_MASK		(0x1f &lt;&lt; 0)</span>

<span class="cm">/* LDOSRAM_CORE_VOLTAGE_CTRL */</span>
<span class="cp">#define OMAP4_LDOSRAMCORE_RETMODE_MUX_CTRL_SHIFT	26</span>
<span class="cp">#define OMAP4_LDOSRAMCORE_RETMODE_MUX_CTRL_MASK		(1 &lt;&lt; 26)</span>
<span class="cp">#define OMAP4_LDOSRAMCORE_RETMODE_VSET_IN_SHIFT		21</span>
<span class="cp">#define OMAP4_LDOSRAMCORE_RETMODE_VSET_IN_MASK		(0x1f &lt;&lt; 21)</span>
<span class="cp">#define OMAP4_LDOSRAMCORE_RETMODE_VSET_OUT_SHIFT	16</span>
<span class="cp">#define OMAP4_LDOSRAMCORE_RETMODE_VSET_OUT_MASK		(0x1f &lt;&lt; 16)</span>
<span class="cp">#define OMAP4_LDOSRAMCORE_ACTMODE_MUX_CTRL_SHIFT	10</span>
<span class="cp">#define OMAP4_LDOSRAMCORE_ACTMODE_MUX_CTRL_MASK		(1 &lt;&lt; 10)</span>
<span class="cp">#define OMAP4_LDOSRAMCORE_ACTMODE_VSET_IN_SHIFT		5</span>
<span class="cp">#define OMAP4_LDOSRAMCORE_ACTMODE_VSET_IN_MASK		(0x1f &lt;&lt; 5)</span>
<span class="cp">#define OMAP4_LDOSRAMCORE_ACTMODE_VSET_OUT_SHIFT	0</span>
<span class="cp">#define OMAP4_LDOSRAMCORE_ACTMODE_VSET_OUT_MASK		(0x1f &lt;&lt; 0)</span>

<span class="cm">/* TEMP_SENSOR */</span>
<span class="cp">#define OMAP4_BGAP_TEMPSOFF_SHIFT			12</span>
<span class="cp">#define OMAP4_BGAP_TEMPSOFF_MASK			(1 &lt;&lt; 12)</span>
<span class="cp">#define OMAP4_BGAP_TSHUT_SHIFT				11</span>
<span class="cp">#define OMAP4_BGAP_TSHUT_MASK				(1 &lt;&lt; 11)</span>
<span class="cp">#define OMAP4_BGAP_TEMP_SENSOR_CONTCONV_SHIFT		10</span>
<span class="cp">#define OMAP4_BGAP_TEMP_SENSOR_CONTCONV_MASK		(1 &lt;&lt; 10)</span>
<span class="cp">#define OMAP4_BGAP_TEMP_SENSOR_SOC_SHIFT		9</span>
<span class="cp">#define OMAP4_BGAP_TEMP_SENSOR_SOC_MASK			(1 &lt;&lt; 9)</span>
<span class="cp">#define OMAP4_BGAP_TEMP_SENSOR_EOCZ_SHIFT		8</span>
<span class="cp">#define OMAP4_BGAP_TEMP_SENSOR_EOCZ_MASK		(1 &lt;&lt; 8)</span>
<span class="cp">#define OMAP4_BGAP_TEMP_SENSOR_DTEMP_SHIFT		0</span>
<span class="cp">#define OMAP4_BGAP_TEMP_SENSOR_DTEMP_MASK		(0xff &lt;&lt; 0)</span>

<span class="cm">/* DPLL_NWELL_TRIM_0 */</span>
<span class="cp">#define OMAP4_DPLL_ABE_NWELL_TRIM_MUX_CTRL_SHIFT	29</span>
<span class="cp">#define OMAP4_DPLL_ABE_NWELL_TRIM_MUX_CTRL_MASK		(1 &lt;&lt; 29)</span>
<span class="cp">#define OMAP4_DPLL_ABE_NWELL_TRIM_SHIFT			24</span>
<span class="cp">#define OMAP4_DPLL_ABE_NWELL_TRIM_MASK			(0x1f &lt;&lt; 24)</span>
<span class="cp">#define OMAP4_DPLL_PER_NWELL_TRIM_MUX_CTRL_SHIFT	23</span>
<span class="cp">#define OMAP4_DPLL_PER_NWELL_TRIM_MUX_CTRL_MASK		(1 &lt;&lt; 23)</span>
<span class="cp">#define OMAP4_DPLL_PER_NWELL_TRIM_SHIFT			18</span>
<span class="cp">#define OMAP4_DPLL_PER_NWELL_TRIM_MASK			(0x1f &lt;&lt; 18)</span>
<span class="cp">#define OMAP4_DPLL_CORE_NWELL_TRIM_MUX_CTRL_SHIFT	17</span>
<span class="cp">#define OMAP4_DPLL_CORE_NWELL_TRIM_MUX_CTRL_MASK	(1 &lt;&lt; 17)</span>
<span class="cp">#define OMAP4_DPLL_CORE_NWELL_TRIM_SHIFT		12</span>
<span class="cp">#define OMAP4_DPLL_CORE_NWELL_TRIM_MASK			(0x1f &lt;&lt; 12)</span>
<span class="cp">#define OMAP4_DPLL_IVA_NWELL_TRIM_MUX_CTRL_SHIFT	11</span>
<span class="cp">#define OMAP4_DPLL_IVA_NWELL_TRIM_MUX_CTRL_MASK		(1 &lt;&lt; 11)</span>
<span class="cp">#define OMAP4_DPLL_IVA_NWELL_TRIM_SHIFT			6</span>
<span class="cp">#define OMAP4_DPLL_IVA_NWELL_TRIM_MASK			(0x1f &lt;&lt; 6)</span>
<span class="cp">#define OMAP4_DPLL_MPU_NWELL_TRIM_MUX_CTRL_SHIFT	5</span>
<span class="cp">#define OMAP4_DPLL_MPU_NWELL_TRIM_MUX_CTRL_MASK		(1 &lt;&lt; 5)</span>
<span class="cp">#define OMAP4_DPLL_MPU_NWELL_TRIM_SHIFT			0</span>
<span class="cp">#define OMAP4_DPLL_MPU_NWELL_TRIM_MASK			(0x1f &lt;&lt; 0)</span>

<span class="cm">/* DPLL_NWELL_TRIM_1 */</span>
<span class="cp">#define OMAP4_DPLL_UNIPRO_NWELL_TRIM_MUX_CTRL_SHIFT	29</span>
<span class="cp">#define OMAP4_DPLL_UNIPRO_NWELL_TRIM_MUX_CTRL_MASK	(1 &lt;&lt; 29)</span>
<span class="cp">#define OMAP4_DPLL_UNIPRO_NWELL_TRIM_SHIFT		24</span>
<span class="cp">#define OMAP4_DPLL_UNIPRO_NWELL_TRIM_MASK		(0x1f &lt;&lt; 24)</span>
<span class="cp">#define OMAP4_DPLL_USB_NWELL_TRIM_MUX_CTRL_SHIFT	23</span>
<span class="cp">#define OMAP4_DPLL_USB_NWELL_TRIM_MUX_CTRL_MASK		(1 &lt;&lt; 23)</span>
<span class="cp">#define OMAP4_DPLL_USB_NWELL_TRIM_SHIFT			18</span>
<span class="cp">#define OMAP4_DPLL_USB_NWELL_TRIM_MASK			(0x1f &lt;&lt; 18)</span>
<span class="cp">#define OMAP4_DPLL_HDMI_NWELL_TRIM_MUX_CTRL_SHIFT	17</span>
<span class="cp">#define OMAP4_DPLL_HDMI_NWELL_TRIM_MUX_CTRL_MASK	(1 &lt;&lt; 17)</span>
<span class="cp">#define OMAP4_DPLL_HDMI_NWELL_TRIM_SHIFT		12</span>
<span class="cp">#define OMAP4_DPLL_HDMI_NWELL_TRIM_MASK			(0x1f &lt;&lt; 12)</span>
<span class="cp">#define OMAP4_DPLL_DSI2_NWELL_TRIM_MUX_CTRL_SHIFT	11</span>
<span class="cp">#define OMAP4_DPLL_DSI2_NWELL_TRIM_MUX_CTRL_MASK	(1 &lt;&lt; 11)</span>
<span class="cp">#define OMAP4_DPLL_DSI2_NWELL_TRIM_SHIFT		6</span>
<span class="cp">#define OMAP4_DPLL_DSI2_NWELL_TRIM_MASK			(0x1f &lt;&lt; 6)</span>
<span class="cp">#define OMAP4_DPLL_DSI1_NWELL_TRIM_MUX_CTRL_SHIFT	5</span>
<span class="cp">#define OMAP4_DPLL_DSI1_NWELL_TRIM_MUX_CTRL_MASK	(1 &lt;&lt; 5)</span>
<span class="cp">#define OMAP4_DPLL_DSI1_NWELL_TRIM_SHIFT		0</span>
<span class="cp">#define OMAP4_DPLL_DSI1_NWELL_TRIM_MASK			(0x1f &lt;&lt; 0)</span>

<span class="cm">/* USBOTGHS_CONTROL */</span>
<span class="cp">#define OMAP4_DISCHRGVBUS_SHIFT				8</span>
<span class="cp">#define OMAP4_DISCHRGVBUS_MASK				(1 &lt;&lt; 8)</span>
<span class="cp">#define OMAP4_CHRGVBUS_SHIFT				7</span>
<span class="cp">#define OMAP4_CHRGVBUS_MASK				(1 &lt;&lt; 7)</span>
<span class="cp">#define OMAP4_DRVVBUS_SHIFT				6</span>
<span class="cp">#define OMAP4_DRVVBUS_MASK				(1 &lt;&lt; 6)</span>
<span class="cp">#define OMAP4_IDPULLUP_SHIFT				5</span>
<span class="cp">#define OMAP4_IDPULLUP_MASK				(1 &lt;&lt; 5)</span>
<span class="cp">#define OMAP4_IDDIG_SHIFT				4</span>
<span class="cp">#define OMAP4_IDDIG_MASK				(1 &lt;&lt; 4)</span>
<span class="cp">#define OMAP4_SESSEND_SHIFT				3</span>
<span class="cp">#define OMAP4_SESSEND_MASK				(1 &lt;&lt; 3)</span>
<span class="cp">#define OMAP4_VBUSVALID_SHIFT				2</span>
<span class="cp">#define OMAP4_VBUSVALID_MASK				(1 &lt;&lt; 2)</span>
<span class="cp">#define OMAP4_BVALID_SHIFT				1</span>
<span class="cp">#define OMAP4_BVALID_MASK				(1 &lt;&lt; 1)</span>
<span class="cp">#define OMAP4_AVALID_SHIFT				0</span>
<span class="cp">#define OMAP4_AVALID_MASK				(1 &lt;&lt; 0)</span>

<span class="cm">/* DSS_CONTROL */</span>
<span class="cp">#define OMAP4_DSS_MUX6_SELECT_SHIFT			0</span>
<span class="cp">#define OMAP4_DSS_MUX6_SELECT_MASK			(1 &lt;&lt; 0)</span>

<span class="cm">/* HWOBS_CONTROL */</span>
<span class="cp">#define OMAP4_HWOBS_CLKDIV_SEL_SHIFT			3</span>
<span class="cp">#define OMAP4_HWOBS_CLKDIV_SEL_MASK			(0x1f &lt;&lt; 3)</span>
<span class="cp">#define OMAP4_HWOBS_ALL_ZERO_MODE_SHIFT			2</span>
<span class="cp">#define OMAP4_HWOBS_ALL_ZERO_MODE_MASK			(1 &lt;&lt; 2)</span>
<span class="cp">#define OMAP4_HWOBS_ALL_ONE_MODE_SHIFT			1</span>
<span class="cp">#define OMAP4_HWOBS_ALL_ONE_MODE_MASK			(1 &lt;&lt; 1)</span>
<span class="cp">#define OMAP4_HWOBS_MACRO_ENABLE_SHIFT			0</span>
<span class="cp">#define OMAP4_HWOBS_MACRO_ENABLE_MASK			(1 &lt;&lt; 0)</span>

<span class="cm">/* DEBOBS_FINAL_MUX_SEL */</span>
<span class="cp">#define OMAP4_SELECT_SHIFT				0</span>
<span class="cp">#define OMAP4_SELECT_MASK				(0xffffffff &lt;&lt; 0)</span>

<span class="cm">/* DEBOBS_MMR_MPU */</span>
<span class="cp">#define OMAP4_SELECT_DEBOBS_MMR_MPU_SHIFT		0</span>
<span class="cp">#define OMAP4_SELECT_DEBOBS_MMR_MPU_MASK		(0xf &lt;&lt; 0)</span>

<span class="cm">/* CONF_SDMA_REQ_SEL0 */</span>
<span class="cp">#define OMAP4_MULT_SHIFT				0</span>
<span class="cp">#define OMAP4_MULT_MASK					(0x7f &lt;&lt; 0)</span>

<span class="cm">/* CONF_CLK_SEL0 */</span>
<span class="cp">#define OMAP4_MULT_CONF_CLK_SEL0_SHIFT			0</span>
<span class="cp">#define OMAP4_MULT_CONF_CLK_SEL0_MASK			(0x7 &lt;&lt; 0)</span>

<span class="cm">/* CONF_CLK_SEL1 */</span>
<span class="cp">#define OMAP4_MULT_CONF_CLK_SEL1_SHIFT			0</span>
<span class="cp">#define OMAP4_MULT_CONF_CLK_SEL1_MASK			(0x7 &lt;&lt; 0)</span>

<span class="cm">/* CONF_CLK_SEL2 */</span>
<span class="cp">#define OMAP4_MULT_CONF_CLK_SEL2_SHIFT			0</span>
<span class="cp">#define OMAP4_MULT_CONF_CLK_SEL2_MASK			(0x7 &lt;&lt; 0)</span>

<span class="cm">/* CONF_DPLL_FREQLOCK_SEL */</span>
<span class="cp">#define OMAP4_MULT_CONF_DPLL_FREQLOCK_SEL_SHIFT		0</span>
<span class="cp">#define OMAP4_MULT_CONF_DPLL_FREQLOCK_SEL_MASK		(0x7 &lt;&lt; 0)</span>

<span class="cm">/* CONF_DPLL_TINITZ_SEL */</span>
<span class="cp">#define OMAP4_MULT_CONF_DPLL_TINITZ_SEL_SHIFT		0</span>
<span class="cp">#define OMAP4_MULT_CONF_DPLL_TINITZ_SEL_MASK		(0x7 &lt;&lt; 0)</span>

<span class="cm">/* CONF_DPLL_PHASELOCK_SEL */</span>
<span class="cp">#define OMAP4_MULT_CONF_DPLL_PHASELOCK_SEL_SHIFT	0</span>
<span class="cp">#define OMAP4_MULT_CONF_DPLL_PHASELOCK_SEL_MASK		(0x7 &lt;&lt; 0)</span>

<span class="cm">/* CONF_DEBUG_SEL_TST_0 */</span>
<span class="cp">#define OMAP4_MODE_SHIFT				0</span>
<span class="cp">#define OMAP4_MODE_MASK					(0xf &lt;&lt; 0)</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
