;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMP @-82, #253
	SPL 3, <2
	SUB -1, <-20
	JMP @22, #-201
	SUB -7, <2
	JMZ <-126, <100
	SUB @-127, 100
	SPL 0, <402
	SLT 312, <15
	SUB -207, <-120
	ADD 33, 9
	ADD 33, 9
	SUB @121, 103
	JMP @22, #-201
	JMZ 12, #10
	SPL 0, <402
	SUB -7, <2
	JMN <30, <402
	SPL 0, <402
	SPL @830, #-44
	ADD 30, 9
	DJN @12, #200
	SLT 0, 402
	JMZ 0, 901
	DJN -1, @-20
	DJN -1, @-20
	SUB #0, -0
	SUB #0, -0
	SUB @0, @2
	ADD 10, 679
	SUB @0, @2
	SUB 30, 9
	JMZ @110, 19
	SUB 27, 100
	SUB @127, 106
	JMZ @110, 19
	SPL 0, <402
	SUB #72, @200
	SPL 0, <402
	JMN <30, <402
	SPL @0, #442
	SPL @0, #442
	MOV -1, <-20
	SUB #-1, <9
	MOV -1, <-20
