# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../project_1.srcs/sources_1/ip/clk_wiz_0_1" \
"../../../../project_1.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_sim_netlist.v" \

sv xil_defaultlib  --include "../../../../project_1.srcs/sources_1/ip/clk_wiz_0_1" \
"../../../../project_1.srcs/sim_1/new/tb_module_clock_divider.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
