module wideexpr_00793(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = s7;
  assign y1 = $signed({(+($unsigned(u1)))<(3'sb011),5'sb00001});
  assign y2 = (ctrl[1]?($signed($signed(((ctrl[4]?(ctrl[1]?u1:(ctrl[1]?s5:s7)):$unsigned({5'sb11110,s0,s0})))^(3'b011))))^~((ctrl[6]?s7:2'sb11)):(s4)^~((5'sb00010)>>>({1{(-((+(s2))-(s5)))^~(5'sb00100)}})));
  assign y3 = $signed({4{+(s7)}});
  assign y4 = ~&(s1);
  assign y5 = 3'sb011;
  assign y6 = ((s2)&(((ctrl[6]?s7:(ctrl[1]?((s4)|($signed(s0)))<<(-(4'sb0111)):s6)))|((1'sb0)>>>(s5))))^~((ctrl[6]?-(s1):s4));
  assign y7 = ({2{{3{(ctrl[1]?{s7,6'sb110010,s3}:|(2'sb11))}}}})&(s1);
endmodule
