<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  
<!-- OneTrust Cookies Consent Notice start for xilinx.github.io -->

<script src="https://cdn.cookielaw.org/scripttemplates/otSDKStub.js" data-document-language="true" type="text/javascript" charset="UTF-8" data-domain-script="03af8d57-0a04-47a6-8f10-322fa00d8fc7" ></script>
<script type="text/javascript">
function OptanonWrapper() { }
</script>
<!-- OneTrust Cookies Consent Notice end for xilinx.github.io -->
  <title>Asynchronous Update of Scalar RTP for PL inside a Graph, and Array RTP Update for AI Engine Kernel &mdash; Vitis™ Tutorials 2020.2 documentation</title>
      <link rel="stylesheet" href="../../../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../../../_static/css/theme.css" type="text/css" />
      <link rel="stylesheet" href="../../../../_static/_static/custom.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../../../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../../../../" id="documentation_options" src="../../../../_static/documentation_options.js"></script>
        <script src="../../../../_static/jquery.js"></script>
        <script src="../../../../_static/underscore.js"></script>
        <script src="../../../../_static/_sphinx_javascript_frameworks_compat.js"></script>
        <script src="../../../../_static/doctools.js"></script>
    <script src="../../../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../../../genindex.html" />
    <link rel="search" title="Search" href="../../../../search.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search">
            <a href="../../../../index.html" class="icon icon-home"> Vitis™ Tutorials
            <img src="../../../../_static/xilinx-header-logo.svg" class="logo" alt="Logo"/>
          </a>
              <div class="version">
                2020.2
              </div>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">日本語版</span></p>
<ul>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/Vitis-Tutorials/master/docs-jp/README.html">Master</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Getting Started Pathway</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../Getting_Started/Vitis/README.html">Vitis Flow 101 Tutorial</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Getting_Started/Vitis_HLS/README.html">Vitis HLS Analysis and Optimization</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Hardware Accelerators</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../Hardware_Accelerators/Introduction/README.html">Introduction to Vitis Hardware Accelerators Tutorial</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Hardware_Accelerators/Design_Tutorials/02-bloom/README.html">Optimizing Accelerated FPGA Applications: Bloom Filter Example</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Hardware_Accelerators/Design_Tutorials/01-convolution-tutorial/README.html">Accelerating Video Convolution Filtering Application</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Hardware_Accelerators/Design_Tutorials/03-rtl_stream_kernel_integration/README.html">Mixed Kernels Design Tutorial with AXI Stream and Vitis</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Hardware_Accelerators/Design_Tutorials/04-traveling-salesperson/README.html">The Travelling Salesman Problem</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Hardware_Accelerators/Design_Tutorials/05-bottom_up_rtl_kernel/README.html">Bottom-up RTL Kernel Flow with Vitis for Acceleration</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Hardware_Accelerators/Feature_Tutorials/01-rtl_kernel_workflow/README.html">Getting Started with RTL Kernels</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Hardware_Accelerators/Feature_Tutorials/02-mixing-c-rtl-kernels/README.html">Mixing C++ and RTL Kernels</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Hardware_Accelerators/Feature_Tutorials/03-dataflow_debug_and_optimization/README.html">Vitis HLS Analysis and Optimization</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Runtime and System Optimization</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../Runtime_and_System_Optimization/Design_Tutorials/01-host-code-opt/README.html">Host Code Optimization</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Runtime_and_System_Optimization/Design_Tutorials/02-ivas-ml/README.html">IVAS ZCU104 ML Acceleration Reference Release</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Runtime_and_System_Optimization/Feature_Tutorials/01-mult-ddr-banks/README.html">Using Multiple DDR Banks</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Runtime_and_System_Optimization/Feature_Tutorials/02-using-multiple-cu/README.html">Using Multiple Compute Units</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Runtime_and_System_Optimization/Feature_Tutorials/03-controlling-vivado-implementation/README.html">Controlling Vivado Implementation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Runtime_and_System_Optimization/Feature_Tutorials/04-using-hbm/README.html">Using HBM</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Vitis Platform Creation</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../Vitis_Platform_Creation/Introduction/01-Overview/README.html">Platform Creation Overview</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Vitis_Platform_Creation/Introduction/02-Edge-AI-ZCU104/README.html">Vitis Custom Embedded Platform Creation Example on ZCU104</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Vitis_Platform_Creation/Introduction/03_Edge_VCK190/README.html">Versal Custom Platform Creation Tutorial</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Versions</span></p>
<ul>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/Vitis-Tutorials/">Main</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu"  style="background: black" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../../../index.html">Vitis™ Tutorials</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../../../index.html" class="icon icon-home"></a> &raquo;</li>
      <li>Asynchronous Update of Scalar RTP for PL inside a Graph, and Array RTP Update for AI Engine Kernel</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../../../_sources/docs/AI_Engine_Development/Feature_Tutorials/03-rtp-reconfiguration/step4_async_pl_scalar_aie_array.md.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <table>
 <tr>
   <td align="center"><img src="https://raw.githubusercontent.com/Xilinx/Image-Collateral/main/xilinx-logo.png" width="30%"/><h1>AI Engine Runtime Parameter Reconfiguration Tutorial</h1>
   </td>
 </tr>
 <tr>
 </td>
 </tr>
</table><div class="section" id="asynchronous-update-of-scalar-rtp-for-pl-inside-a-graph-and-array-rtp-update-for-ai-engine-kernel">
<h1>Asynchronous Update of Scalar RTP for PL inside a Graph, and Array RTP Update for AI Engine Kernel<a class="headerlink" href="#asynchronous-update-of-scalar-rtp-for-pl-inside-a-graph-and-array-rtp-update-for-ai-engine-kernel" title="Permalink to this heading">¶</a></h1>
<p>This step demonstrates:</p>
<ul class="simple">
<li><p>How an asynchronous runtime scalar parameter can be passed to the PL kernel inside the graph</p></li>
<li><p>The Array RTP update for AI Engine kernels</p></li>
</ul>
<p>The example is similar to <a class="reference internal" href="step3_async_array.html"><span class="doc">Asynchronous Update of Array RTP</span></a>, except that an asynchronous scalar runtime parameter is added for the PL kernel inside the graph. The system to be implemented is as follows.</p>
<p><img alt="../../../../_images/figure8.PNG" src="../../../../_images/figure8.PNG" /></p>
<p><strong>Note</strong>: The default working directory for this step is “step4”, unless explicitly specified otherwise.</p>
<div class="section" id="review-graph-and-rtp-code">
<h2>Review Graph and RTP Code<a class="headerlink" href="#review-graph-and-rtp-code" title="Permalink to this heading">¶</a></h2>
<p>For the PL kernel (<code class="docutils literal notranslate"><span class="pre">random_noise</span></code>) inside the graph , an additional parameter <code class="docutils literal notranslate"><span class="pre">size</span></code> has been added, which is different from the free-running kernel in <a class="reference external" href="https://gitenterprise.xilinx.com/brucey/AIE_RTP_tutorials/blob/master/step3_async_array.md">previous step</a>. And a loop is added in the kernel to iterate <code class="docutils literal notranslate"><span class="pre">size</span></code> times. The code in <code class="docutils literal notranslate"><span class="pre">aie/hls/random_noise.cpp</span></code> is as follows:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">extern</span> <span class="s2">&quot;C&quot;</span> <span class="n">void</span> <span class="n">random_noise</span><span class="p">(</span><span class="n">hls</span><span class="p">::</span><span class="n">stream</span><span class="o">&lt;</span><span class="n">std</span><span class="p">::</span><span class="nb">complex</span><span class="o">&lt;</span><span class="n">short</span><span class="o">&gt;</span> <span class="o">&gt;</span> <span class="o">&amp;</span> <span class="n">out</span><span class="p">,</span> <span class="nb">int</span> <span class="n">size</span><span class="p">)</span> <span class="p">{</span>
<span class="c1">#pragma HLS INTERFACE axis port=out</span>
<span class="c1">#pragma HLS INTERFACE s_axilite port=return bundle=control</span>
<span class="c1">#pragma HLS INTERFACE ap_ctrl_hs port=return</span>
<span class="c1">#pragma HLS interface s_axilite port=size bundle=control</span>
<span class="c1">#pragma HLS interface ap_none port=size</span>
        <span class="k">for</span><span class="p">(</span><span class="nb">int</span> <span class="n">i</span><span class="o">=</span><span class="mi">0</span><span class="p">;</span><span class="n">i</span><span class="o">&lt;</span><span class="n">size</span><span class="p">;</span><span class="n">i</span><span class="o">++</span><span class="p">){</span>
                <span class="o">...</span>
        <span class="p">}</span>
<span class="p">}</span>
</pre></div>
</div>
<p>Pragma <code class="docutils literal notranslate"><span class="pre">#pragma</span> <span class="pre">HLS</span> <span class="pre">INTERFACE</span> <span class="pre">s_axilite</span> <span class="pre">port=return</span> <span class="pre">bundle=control</span></code> indicates that the kernel has an AXI4-Lite interface for block control. Other scalar inputs and global memory addresses are also bundled into this AXI4-Lite interface. Here, the scalar input <code class="docutils literal notranslate"><span class="pre">size</span></code> is bundled into the AXI4-Lite interface by <code class="docutils literal notranslate"><span class="pre">#pragma</span> <span class="pre">HLS</span> <span class="pre">interface</span> <span class="pre">s_axilite</span> <span class="pre">port=size</span> <span class="pre">bundle=control</span></code> for Vitis HLS. Pragma <code class="docutils literal notranslate"><span class="pre">#pragma</span> <span class="pre">HLS</span> <span class="pre">INTERFACE</span> <span class="pre">ap_ctrl_hs</span> <span class="pre">port=return</span></code> indicates the control protocol for the kernel is <code class="docutils literal notranslate"><span class="pre">ap_ctrl_hs</span></code>, meaning that the kernel has to be explicitly started and polled for completion. This is normally done by the OpenCL API or the XILINX Runtime API, but in this tutorial, for the PL inside graph, the <code class="docutils literal notranslate"><span class="pre">adf</span></code> API will be introduced to control its execution.</p>
<p>Kernels with runtime parameters must have an AXI4-Lite interface. For asynchronous RTP, it has to be an AXI4-Lite interface with the <code class="docutils literal notranslate"><span class="pre">ap_none</span></code> protocol. Thus, the following two pragmas are required for the AI Engine compiler to set the correct RTP for the kernel:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="c1">#pragma HLS interface s_axilite port=size bundle=control</span>
<span class="c1">#pragma HLS interface ap_none port=size</span>
</pre></div>
</div>
<p>For information about the pragmas and protocals for Vitis HLS, refer to the Vitis HLS User Guide. For information about pragmas for RTP, refer to the <em>Versal ACAP AI Engine Programming Environment User Guide</em> (UG1076).</p>
<p>In the graph definition (<code class="docutils literal notranslate"><span class="pre">aie/graph.h</span></code>), the RTP declaration and connection are added as follows:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">port</span><span class="o">&lt;</span><span class="n">direction</span><span class="p">::</span><span class="ow">in</span><span class="o">&gt;</span> <span class="n">size</span><span class="p">;</span>
<span class="n">connect</span><span class="o">&lt;</span> <span class="n">parameter</span> <span class="o">&gt;</span><span class="p">(</span><span class="n">size</span><span class="p">,</span> <span class="k">async</span><span class="p">(</span><span class="n">noisegen</span><span class="o">.</span><span class="ow">in</span><span class="p">[</span><span class="mi">0</span><span class="p">]));</span>
</pre></div>
</div>
<p>In <code class="docutils literal notranslate"><span class="pre">aie/graph.cpp</span></code> (for AI Engine simulator), there is an update for <code class="docutils literal notranslate"><span class="pre">size</span></code>:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">gr</span><span class="o">.</span><span class="n">init</span><span class="p">();</span>
<span class="o">//</span><span class="n">update</span> <span class="n">size</span> <span class="o">--</span> <span class="mi">1024</span> <span class="k">for</span> <span class="mi">16</span> <span class="n">iterations</span>
<span class="n">gr</span><span class="o">.</span><span class="n">update</span><span class="p">(</span><span class="n">gr</span><span class="o">.</span><span class="n">size</span><span class="p">,</span> <span class="mi">1024</span><span class="p">);</span>
<span class="o">//</span><span class="n">run</span> <span class="k">for</span> <span class="mi">16</span> <span class="n">iterations</span><span class="p">,</span> <span class="n">update</span> <span class="n">narrow</span> <span class="nb">filter</span> <span class="n">coefficients</span><span class="p">,</span> <span class="n">wait</span><span class="p">,</span> <span class="n">update</span> <span class="n">wide</span> <span class="nb">filter</span> <span class="n">coefficients</span><span class="p">,</span> <span class="n">run</span> <span class="k">for</span> <span class="mi">16</span> <span class="n">iterations</span>
<span class="n">gr</span><span class="o">.</span><span class="n">update</span><span class="p">(</span><span class="n">gr</span><span class="o">.</span><span class="n">coefficients</span><span class="p">,</span> <span class="n">narrow_filter</span><span class="p">,</span> <span class="mi">12</span><span class="p">);</span>
<span class="n">gr</span><span class="o">.</span><span class="n">run</span><span class="p">(</span><span class="mi">16</span><span class="p">);</span> <span class="o">//</span> <span class="n">Run</span> <span class="n">PL</span> <span class="n">kernel</span> <span class="n">kernel</span> <span class="n">once</span><span class="p">,</span> <span class="n">but</span> <span class="mi">16</span> <span class="n">iterations</span> <span class="k">for</span> <span class="n">AIE</span> <span class="n">kernel</span>
<span class="n">gr</span><span class="o">.</span><span class="n">wait</span><span class="p">();</span>
<span class="n">gr</span><span class="o">.</span><span class="n">update</span><span class="p">(</span><span class="n">gr</span><span class="o">.</span><span class="n">coefficients</span><span class="p">,</span> <span class="n">wide_filter</span><span class="p">,</span> <span class="mi">12</span><span class="p">);</span>
<span class="n">gr</span><span class="o">.</span><span class="n">run</span><span class="p">(</span><span class="mi">16</span><span class="p">);</span>
<span class="n">gr</span><span class="o">.</span><span class="n">end</span><span class="p">();</span>
</pre></div>
</div>
<p><strong>Note</strong>: For PL kernels inside a graph, <code class="docutils literal notranslate"><span class="pre">update()</span></code> needs to be called before <code class="docutils literal notranslate"><span class="pre">run()</span></code>. In each graph, the <code class="docutils literal notranslate"><span class="pre">run()</span></code> PL kernel inside the graph will be started once, regardless of the number of iterations set for <code class="docutils literal notranslate"><span class="pre">run()</span></code>. But in each graph the <code class="docutils literal notranslate"><span class="pre">run()</span></code> AI Engine kernel will run the number of iterations set for <code class="docutils literal notranslate"><span class="pre">run()</span></code>. In each graph, <code class="docutils literal notranslate"><span class="pre">wait()</span></code> means both the AI Engine kernel and the PL kernel inside the graph wait to be completed. Thus, it is your responsibility to ensure the AI Engine and PL kernels inside the graph can start and complete in synchronous mode.</p>
</div>
<div class="section" id="run-ai-engine-compiler-and-ai-engine-simulator">
<h2>Run AI Engine Compiler and AI Engine Simulator<a class="headerlink" href="#run-ai-engine-compiler-and-ai-engine-simulator" title="Permalink to this heading">¶</a></h2>
<p>Compile the AI Engine graph (<code class="docutils literal notranslate"><span class="pre">libadf.a</span></code>) using the AI Engine compiler:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">make</span> <span class="n">aie</span>
</pre></div>
</div>
<p>The corresponding AI Engine compiler command is:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">aiecompiler</span> <span class="o">-</span><span class="n">platform</span><span class="o">=&lt;</span><span class="n">PATH</span> <span class="n">by</span> <span class="n">PLATFORM_REPO_PATHS</span><span class="o">&gt;/</span><span class="n">xilinx_vck190_es1_base_202020_1</span><span class="o">/</span><span class="n">xilinx_vck190_es1_base_202020_1</span><span class="o">.</span><span class="n">xpfm</span> <span class="o">-</span><span class="n">include</span><span class="o">=</span><span class="s2">&quot;./aie&quot;</span> <span class="o">-</span><span class="n">include</span><span class="o">=</span><span class="s2">&quot;./data&quot;</span> <span class="o">-</span><span class="n">include</span><span class="o">=</span><span class="s2">&quot;./aie/kernels&quot;</span> <span class="o">-</span><span class="n">include</span><span class="o">=</span><span class="s2">&quot;./&quot;</span> <span class="o">--</span><span class="n">pl</span><span class="o">-</span><span class="n">axi</span><span class="o">-</span><span class="n">lite</span><span class="o">=</span><span class="n">true</span> <span class="o">-</span><span class="n">workdir</span><span class="o">=./</span><span class="n">Work</span> <span class="n">aie</span><span class="o">/</span><span class="n">graph</span><span class="o">.</span><span class="n">cpp</span>
</pre></div>
</div>
<p>It has an option <code class="docutils literal notranslate"><span class="pre">--pl-axi-lite=true</span></code> to instruct the AI Engine compiler to generate an AXI4-Lite interface for PL kernels. This is necessary for PL kernels with RTP. By default, <code class="docutils literal notranslate"><span class="pre">--pl-axi-lite</span></code> is set to false.</p>
<p>After the AI Engine graph (<code class="docutils literal notranslate"><span class="pre">libadf.a</span></code>) has been generated, verify for correctness using the AI Engine simulator:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">make</span> <span class="n">aiesim</span>
</pre></div>
</div>
</div>
</div>
<div class="section" id="run-hardware-cosimulation-and-hardware-flow">
<h1>Run Hardware Cosimulation and Hardware Flow<a class="headerlink" href="#run-hardware-cosimulation-and-hardware-flow" title="Permalink to this heading">¶</a></h1>
<p>The Makefile rule targets introduced in <a class="reference internal" href="step1_sync_scalar.html"><span class="doc">Synchronous update of Scalar RTP</span></a>, <a class="reference internal" href="step2_async_scalar.html"><span class="doc">Asynchronous Update of Scalar RTP</span></a>, and <a class="reference internal" href="step3_async_array.html"><span class="doc">Asynchronous Update of Array RTP</span></a> still apply here. Details about tool options and host code in <a class="reference internal" href="step1_sync_scalar.html"><span class="doc">Synchronous Update of Scalar RTP</span></a> are similar.</p>
<p>In Linux mode, the following header files are required for the ADF and XRT APIs:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="c1">#include &quot;adf/adf_api/XRTConfig.h&quot;</span>
<span class="c1">#include &quot;experimental/xrt_kernel.h&quot;</span>
</pre></div>
</div>
<p>The <code class="docutils literal notranslate"><span class="pre">adf</span></code> API can still be used to update the RTP for PL kernels inside the graph. Besides using the ADF API to control graph execution, you can also use the XRT API for graph control. In this host code, <code class="docutils literal notranslate"><span class="pre">__USE_ADF_API__</span></code> is used to switch between the ADF and XRT APIs. You can modify the Makefile in the <code class="docutils literal notranslate"><span class="pre">sw</span></code> directory to choose which API to use.</p>
<p>In <code class="docutils literal notranslate"><span class="pre">sw/host.cpp</span></code>, for the ADF API, the graph <code class="docutils literal notranslate"><span class="pre">update()</span></code> is used to update the RTP, and the graph <code class="docutils literal notranslate"><span class="pre">run()</span></code> is used to launch the AI Engine kernels and PL kernels inside graph. But the <code class="docutils literal notranslate"><span class="pre">adf</span></code> API calls the Xilinx Runtime (XRT) API underneath, and <code class="docutils literal notranslate"><span class="pre">adf::registerXRT()</span></code> is introduced to build the relationship between them. The code for RTP update and execution by the <code class="docutils literal notranslate"><span class="pre">adf</span></code> API is as follows:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="o">//</span> <span class="n">update</span> <span class="n">graph</span> <span class="n">parameters</span> <span class="p">(</span><span class="n">RTP</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">run</span>
<span class="n">adf</span><span class="p">::</span><span class="n">registerXRT</span><span class="p">(</span><span class="n">dhdl</span><span class="p">,</span> <span class="n">uuid</span><span class="p">);</span>
<span class="nb">int</span> <span class="n">narrow_filter</span><span class="p">[</span><span class="mi">12</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="mi">180</span><span class="p">,</span> <span class="mi">89</span><span class="p">,</span> <span class="o">-</span><span class="mi">80</span><span class="p">,</span> <span class="o">-</span><span class="mi">391</span><span class="p">,</span> <span class="o">-</span><span class="mi">720</span><span class="p">,</span> <span class="o">-</span><span class="mi">834</span><span class="p">,</span> <span class="o">-</span><span class="mi">478</span><span class="p">,</span> <span class="mi">505</span><span class="p">,</span> <span class="mi">2063</span><span class="p">,</span> <span class="mi">3896</span><span class="p">,</span> <span class="mi">5535</span><span class="p">,</span> <span class="mi">6504</span><span class="p">};</span>
<span class="nb">int</span> <span class="n">wide_filter</span><span class="p">[</span><span class="mi">12</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="o">-</span><span class="mi">21</span><span class="p">,</span> <span class="o">-</span><span class="mi">249</span><span class="p">,</span> <span class="mi">319</span><span class="p">,</span> <span class="o">-</span><span class="mi">78</span><span class="p">,</span> <span class="o">-</span><span class="mi">511</span><span class="p">,</span> <span class="mi">977</span><span class="p">,</span> <span class="o">-</span><span class="mi">610</span><span class="p">,</span> <span class="o">-</span><span class="mi">844</span><span class="p">,</span> <span class="mi">2574</span><span class="p">,</span> <span class="o">-</span><span class="mi">2754</span><span class="p">,</span> <span class="o">-</span><span class="mi">1066</span><span class="p">,</span> <span class="mi">18539</span><span class="p">};</span>
<span class="n">gr</span><span class="o">.</span><span class="n">update</span><span class="p">(</span><span class="n">gr</span><span class="o">.</span><span class="n">size</span><span class="p">,</span> <span class="mi">1024</span><span class="p">);</span><span class="o">//</span><span class="n">update</span> <span class="n">PL</span> <span class="n">kernel</span> <span class="n">RTP</span>
<span class="n">gr</span><span class="o">.</span><span class="n">update</span><span class="p">(</span><span class="n">gr</span><span class="o">.</span><span class="n">coefficients</span><span class="p">,</span> <span class="n">narrow_filter</span><span class="p">,</span> <span class="mi">12</span><span class="p">);</span><span class="o">//</span><span class="n">update</span> <span class="n">AIE</span> <span class="n">kernel</span> <span class="n">RTP</span>
<span class="n">gr</span><span class="o">.</span><span class="n">run</span><span class="p">(</span><span class="mi">16</span><span class="p">);</span><span class="o">//</span><span class="n">start</span> <span class="n">PL</span> <span class="n">kernel</span> <span class="o">&amp;</span> <span class="n">AIE</span> <span class="n">kernel</span>
<span class="n">gr</span><span class="o">.</span><span class="n">wait</span><span class="p">();</span>
<span class="n">gr</span><span class="o">.</span><span class="n">update</span><span class="p">(</span><span class="n">gr</span><span class="o">.</span><span class="n">coefficients</span><span class="p">,</span> <span class="n">wide_filter</span><span class="p">,</span> <span class="mi">12</span><span class="p">);</span><span class="o">//</span><span class="n">Update</span> <span class="n">AIE</span> <span class="n">kernel</span> <span class="n">RTP</span>
<span class="n">gr</span><span class="o">.</span><span class="n">run</span><span class="p">(</span><span class="mi">16</span><span class="p">);</span><span class="o">//</span><span class="n">start</span> <span class="n">AIE</span> <span class="n">kernel</span>
</pre></div>
</div>
<p>In <code class="docutils literal notranslate"><span class="pre">sw/host.cpp</span></code>, notice that <code class="docutils literal notranslate"><span class="pre">adf::registerXRT()</span></code> requires the device handle and UUID of the XCLBIN image. These can be obtained by the Xilinx Runtime (XRT) API:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">auto</span> <span class="n">dhdl</span> <span class="o">=</span> <span class="n">xrtDeviceOpen</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span><span class="o">//</span><span class="n">device</span> <span class="n">index</span><span class="o">=</span><span class="mi">0</span>
<span class="n">ret</span><span class="o">=</span><span class="n">xrtDeviceLoadXclbinFile</span><span class="p">(</span><span class="n">dhdl</span><span class="p">,</span><span class="n">xclbinFilename</span><span class="p">);</span>
<span class="n">xuid_t</span> <span class="n">uuid</span><span class="p">;</span>
<span class="n">xrtDeviceGetXclbinUUID</span><span class="p">(</span><span class="n">dhdl</span><span class="p">,</span> <span class="n">uuid</span><span class="p">);</span>
</pre></div>
</div>
<p>Note that the XRT API was used instead of the OpenCL API to manage the PL kernels outside of the graph (<code class="docutils literal notranslate"><span class="pre">s2mm</span></code>). This execution model is similar to that introduced in <a class="reference internal" href="step3_async_array.html"><span class="doc">Asynchronous Update of Array RTP</span></a>. The code in <code class="docutils literal notranslate"><span class="pre">sw/host.cpp</span></code> is as follows:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="o">//</span> <span class="n">Allocate</span> <span class="n">output</span> <span class="k">global</span> <span class="n">memory</span> <span class="ow">and</span> <span class="nb">map</span> <span class="n">to</span> <span class="n">host</span> <span class="n">memory</span>
<span class="n">xrtBufferHandle</span> <span class="n">out_bohdl</span> <span class="o">=</span> <span class="n">xrtBOAlloc</span><span class="p">(</span><span class="n">dhdl</span><span class="p">,</span> <span class="n">output_size_in_bytes</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">/*</span><span class="n">BANK</span><span class="o">=*/</span><span class="mi">0</span><span class="p">);</span>
<span class="n">std</span><span class="p">::</span><span class="nb">complex</span><span class="o">&lt;</span><span class="n">short</span><span class="o">&gt;</span> <span class="o">*</span><span class="n">host_out</span> <span class="o">=</span> <span class="p">(</span><span class="n">std</span><span class="p">::</span><span class="nb">complex</span><span class="o">&lt;</span><span class="n">short</span><span class="o">&gt;*</span><span class="p">)</span><span class="n">xrtBOMap</span><span class="p">(</span><span class="n">out_bohdl</span><span class="p">);</span>

<span class="o">//</span> <span class="n">s2mm</span> <span class="n">ip</span>
<span class="n">xrtKernelHandle</span> <span class="n">s2mm_khdl</span> <span class="o">=</span> <span class="n">xrtPLKernelOpen</span><span class="p">(</span><span class="n">dhdl</span><span class="p">,</span> <span class="n">uuid</span><span class="p">,</span> <span class="s2">&quot;s2mm&quot;</span><span class="p">);</span> <span class="o">//</span> <span class="n">Open</span> <span class="n">kernel</span> <span class="n">handle</span>
<span class="n">xrtRunHandle</span> <span class="n">s2mm_rhdl</span> <span class="o">=</span> <span class="n">xrtRunOpen</span><span class="p">(</span><span class="n">s2mm_khdl</span><span class="p">);</span> 
<span class="n">xrtRunSetArg</span><span class="p">(</span><span class="n">s2mm_rhdl</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">out_bohdl</span><span class="p">);</span> <span class="o">//</span> <span class="nb">set</span> <span class="n">kernel</span> <span class="n">arg</span>
<span class="n">xrtRunSetArg</span><span class="p">(</span><span class="n">s2mm_rhdl</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">OUTPUT_SIZE</span><span class="p">);</span> <span class="o">//</span> <span class="nb">set</span> <span class="n">kernel</span> <span class="n">arg</span>
<span class="n">xrtRunStart</span><span class="p">(</span><span class="n">s2mm_rhdl</span><span class="p">);</span> <span class="o">//</span><span class="n">launch</span> <span class="n">s2mm</span> <span class="n">kernel</span>

<span class="o">//</span> <span class="n">update</span> <span class="n">graph</span> <span class="n">parameters</span> <span class="p">(</span><span class="n">RTP</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">run</span>
<span class="o">...</span>

<span class="o">//</span> <span class="n">wait</span> <span class="k">for</span> <span class="n">s2mm</span> <span class="n">done</span>
<span class="n">auto</span> <span class="n">state</span> <span class="o">=</span> <span class="n">xrtRunWait</span><span class="p">(</span><span class="n">s2mm_rhdl</span><span class="p">);</span>

<span class="o">//</span> <span class="n">Transfer</span> <span class="n">data</span> <span class="kn">from</span> <span class="nn">global</span> <span class="n">memory</span> <span class="ow">in</span> <span class="n">device</span> <span class="n">back</span> <span class="n">to</span> <span class="n">host</span> <span class="n">memory</span> 
<span class="n">xrtBOSync</span><span class="p">(</span><span class="n">out_bohdl</span><span class="p">,</span> <span class="n">XCL_BO_SYNC_BO_FROM_DEVICE</span> <span class="p">,</span> <span class="n">output_size_in_bytes</span><span class="p">,</span><span class="o">/*</span><span class="n">OFFSET</span><span class="o">=*/</span> <span class="mi">0</span><span class="p">);</span>

<span class="o">//</span> <span class="n">Post</span><span class="o">-</span><span class="n">processing</span> <span class="n">of</span> <span class="n">data</span>
</pre></div>
</div>
<p>After post-processing the data, release the allocated objects:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">gr</span><span class="o">.</span><span class="n">end</span><span class="p">();</span>
<span class="n">xrtRunClose</span><span class="p">(</span><span class="n">s2mm_rhdl</span><span class="p">);</span>
	<span class="n">xrtKernelClose</span><span class="p">(</span><span class="n">s2mm_khdl</span><span class="p">);</span>
	<span class="n">xrtBOFree</span><span class="p">(</span><span class="n">out_bohdl</span><span class="p">);</span>
	<span class="n">xrtDeviceClose</span><span class="p">(</span><span class="n">dhdl</span><span class="p">);</span>
</pre></div>
</div>
<p>Note that the graph <code class="docutils literal notranslate"><span class="pre">end()</span></code> is required before calling <code class="docutils literal notranslate"><span class="pre">xrtDeviceClose()</span></code> for releasing objects that are allocated implicitly for the PL kernel inside the graph.</p>
<p>The XRT API version to control graph exectuion is as follows:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">auto</span> <span class="n">ghdl</span><span class="o">=</span><span class="n">xrtGraphOpen</span><span class="p">(</span><span class="n">dhdl</span><span class="p">,</span><span class="n">uuid</span><span class="p">,</span><span class="s2">&quot;gr&quot;</span><span class="p">);</span>
<span class="nb">int</span> <span class="n">size</span><span class="o">=</span><span class="mi">1024</span><span class="p">;</span>

<span class="n">xrtKernelHandle</span> <span class="n">noisegen_khdl</span> <span class="o">=</span> <span class="n">xrtPLKernelOpen</span><span class="p">(</span><span class="n">dhdl</span><span class="p">,</span> <span class="n">uuid</span><span class="p">,</span> <span class="s2">&quot;random_noise&quot;</span><span class="p">);</span>
<span class="n">xrtRunHandle</span> <span class="n">noisegen_rhdl</span> <span class="o">=</span> <span class="n">xrtRunOpen</span><span class="p">(</span><span class="n">noisegen_khdl</span><span class="p">);</span>
<span class="n">xrtRunSetArg</span><span class="p">(</span><span class="n">noisegen_rhdl</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">size</span><span class="p">);</span>
<span class="n">xrtRunStart</span><span class="p">(</span><span class="n">noisegen_rhdl</span><span class="p">);</span>

<span class="n">ret</span><span class="o">=</span><span class="n">xrtGraphUpdateRTP</span><span class="p">(</span><span class="n">ghdl</span><span class="p">,</span><span class="s2">&quot;gr.fir24.in[1]&quot;</span><span class="p">,(</span><span class="n">char</span><span class="o">*</span><span class="p">)</span><span class="n">narrow_filter</span><span class="p">,</span><span class="mi">12</span><span class="o">*</span><span class="n">sizeof</span><span class="p">(</span><span class="nb">int</span><span class="p">));</span>
<span class="n">ret</span><span class="o">=</span><span class="n">xrtGraphRun</span><span class="p">(</span><span class="n">ghdl</span><span class="p">,</span><span class="mi">16</span><span class="p">);</span>
<span class="n">ret</span><span class="o">=</span><span class="n">xrtGraphWait</span><span class="p">(</span><span class="n">ghdl</span><span class="p">,</span><span class="mi">0</span><span class="p">);</span>

<span class="n">xrtRunWait</span><span class="p">(</span><span class="n">noisegen_rhdl</span><span class="p">);</span>
<span class="n">xrtRunSetArg</span><span class="p">(</span><span class="n">noisegen_rhdl</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">size</span><span class="p">);</span>
<span class="n">xrtRunStart</span><span class="p">(</span><span class="n">noisegen_rhdl</span><span class="p">);</span>

<span class="n">ret</span><span class="o">=</span><span class="n">xrtGraphUpdateRTP</span><span class="p">(</span><span class="n">ghdl</span><span class="p">,</span><span class="s2">&quot;gr.fir24.in[1]&quot;</span><span class="p">,(</span><span class="n">char</span><span class="o">*</span><span class="p">)</span><span class="n">wide_filter</span><span class="p">,</span><span class="mi">12</span><span class="o">*</span><span class="n">sizeof</span><span class="p">(</span><span class="nb">int</span><span class="p">));</span>
<span class="n">ret</span><span class="o">=</span><span class="n">xrtGraphRun</span><span class="p">(</span><span class="n">ghdl</span><span class="p">,</span><span class="mi">16</span><span class="p">);</span>
</pre></div>
</div>
<p>You can see that the XRT API to open, run, wait, and RTP update graph are: xrtGraphOpen(), xrtGraphRun(), xrtGraphWait(), xrtGraphUpdateRTP(). For more information about XRT APIs on graphs, see the <em>Versal ACAP AI Engine Programming Environment User Guide</em> (UG1076).</p>
<p>Run the following <code class="docutils literal notranslate"><span class="pre">make</span></code> command to build the host exectuable file：</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">make</span> <span class="n">host</span>
</pre></div>
</div>
<p>Notice the following linker script links the libraries <code class="docutils literal notranslate"><span class="pre">adf_api_xrt</span></code> and <code class="docutils literal notranslate"><span class="pre">xrt_coreutil</span></code>. these are necessary for the <code class="docutils literal notranslate"><span class="pre">adf</span></code> API to work together with the XRT API.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>${CXX} -o ../host.exe aie_control_xrt.o host.o -ladf_api_xrt -lgcc -lc -lxilinxopencl -lxrt_coreutil -lpthread -lrt -ldl -lcrypt -lstdc++ -L${SDKTARGETSYSROOT}/usr/lib/ --sysroot=${SDKTARGETSYSROOT} -L$(XILINX_VITIS)/aietools/lib/aarch64.o
</pre></div>
</div>
<p>Run the following <code class="docutils literal notranslate"><span class="pre">make</span></code> command to build all necessary files and launch HW cosimulation:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">make</span> <span class="n">run_hw_emu</span>
</pre></div>
</div>
<p>In the Linux prompt, run following commands:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">mount</span> <span class="o">/</span><span class="n">dev</span><span class="o">/</span><span class="n">mmcblk0p1</span> <span class="o">/</span><span class="n">mnt</span>
<span class="n">cd</span> <span class="o">/</span><span class="n">mnt</span>
<span class="n">export</span> <span class="n">XILINX_XRT</span><span class="o">=/</span><span class="n">usr</span>
<span class="n">export</span> <span class="n">XCL_EMULATION_MODE</span><span class="o">=</span><span class="n">hw_emu</span>
<span class="o">./</span><span class="n">host</span><span class="o">.</span><span class="n">exe</span> <span class="n">a</span><span class="o">.</span><span class="n">xclbin</span>
</pre></div>
</div>
<p>To exit QEMU press Ctrl+A, x</p>
<p>For hw mode, run following <code class="docutils literal notranslate"><span class="pre">make</span></code> command to generate an SD card package:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">make</span> <span class="n">package</span> <span class="n">TARGET</span><span class="o">=</span><span class="n">hw</span>
</pre></div>
</div>
<p>In hardware, after booting Linux from the SD card, run following commands in the Linux prompt:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">export</span> <span class="n">XILINX_XRT</span><span class="o">=/</span><span class="n">usr</span>
<span class="n">cd</span> <span class="o">/</span><span class="n">mnt</span><span class="o">/</span><span class="n">sd</span><span class="o">-</span><span class="n">mmcblk0p1</span>
<span class="o">./</span><span class="n">host</span><span class="o">.</span><span class="n">exe</span> <span class="n">a</span><span class="o">.</span><span class="n">xclbin</span>
</pre></div>
</div>
<p>The host code is self-checking. It will check the output data against the golden data. If the output matches the golden data, after the run is complete, it will print the following:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">TEST</span> <span class="n">PASSED</span>
</pre></div>
</div>
<div class="section" id="conclusion">
<h2>Conclusion<a class="headerlink" href="#conclusion" title="Permalink to this heading">¶</a></h2>
<p>In this step you learned about:</p>
<ul class="simple">
<li><p>Asynchronous array RTP</p></li>
<li><p>Asynchronous scalar RTP for PL kernel inside the graph</p></li>
<li><p>Launching AI Engine simulator, HW cosimulation, and HW</p></li>
</ul>
<p>Next, review <a class="reference internal" href="step5_async_array_update_read.html"><span class="doc">Asynchronous Array RTP Update and Read for AI Engine Kernel</span></a>.</p>
<p align="center"><sup>Copyright&copy; 2020 Xilinx</sup><br><sup>XD001</sup></br></p></div>
</div>


           </div>
          </div>
          
                  <style>
                        .footer {
                        position: fixed;
                        left: 0;
                        bottom: 0;
                        width: 100%;
                        }
                  </style>
				  
				  <footer>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2019-2022, Xilinx, Inc. Xilinx is now a part of AMD.
      <span class="lastupdated">Last updated on August 5, 2022.
      </span></p>
  </div>



										<div class="aem-Grid aem-Grid--16">
											<div class="aem-GridColumn aem-GridColumn--xxxlarge--none aem-GridColumn--xsmall--16 aem-GridColumn--offset--xsmall--0 aem-GridColumn--xlarge--none aem-GridColumn--xxlarge--none aem-GridColumn--default--none aem-GridColumn--offset--large--1 aem-GridColumn--xlarge--12 aem-GridColumn--offset--default--0 aem-GridColumn--xxlarge--10 aem-GridColumn--offset--xlarge--2 aem-GridColumn--offset--xxlarge--3 aem-GridColumn--offset--xxxlarge--4 aem-GridColumn--xsmall--none aem-GridColumn--large--none aem-GridColumn aem-GridColumn--large--14 aem-GridColumn--xxxlarge--8 aem-GridColumn--default--16">
												<div class="container-fluid sub-footer">

													                    <div class="row">
                        <div class="col-xs-24">
                          <p><a target="_blank" href="https://www.amd.com/en/corporate/copyright">Terms and Conditions</a> | <a target="_blank" href="https://www.amd.com/en/corporate/privacy">Privacy</a> | <a target="_blank" href="https://www.amd.com/en/corporate/cookies">Cookie Policy</a> | <a target="_blank" href="https://www.amd.com/en/corporate/trademarks">Trademarks</a> | <a target="_blank" href="https://www.amd.com/system/files/documents/statement-human-trafficking-forced-labor.pdf">Statement on Forced Labor</a> | <a target="_blank" href="https://www.amd.com/en/corporate/competition">Fair and Open Competition</a> | <a target="_blank" href="https://www.amd.com/system/files/documents/amd-uk-tax-strategy.pdf">UK Tax Strategy</a> | <a target="_blank" href="https://docs.xilinx.com/v/u/9x6YvZKuWyhJId7y7RQQKA">Inclusive Terminology</a> | <a href="#cookiessettings" class="ot-sdk-show-settings">Cookies Settings</a></p>
                        </div>
                    </div>
												</div>
											</div>
										</div>
										
</br>


  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>
 <script type="text/javascript">
    $(document).ready(function() {
        $(".toggle > *").hide();
        $(".toggle .header").show();
        $(".toggle .header").click(function() {
            $(this).parent().children().not(".header").toggle(400);
            $(this).parent().children(".header").toggleClass("open");
        })
    });
</script>


</body>
</html>