   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"stm32f2xx_hal_msp.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.comm	uSdHandle,96,4
  19              		.comm	SD_CardInfo,88,8
  20              		.align	2
  21              		.global	HAL_RTC_MspInit
  22              		.thumb
  23              		.thumb_func
  25              	HAL_RTC_MspInit:
  26              	.LFB55:
  27              		.file 1 "../stm32f2xx_hal_msp.c"
   1:../stm32f2xx_hal_msp.c **** /**
   2:../stm32f2xx_hal_msp.c ****   ******************************************************************************
   3:../stm32f2xx_hal_msp.c ****   * @file    RTC/RTC_Calendar/Src/stm32f2xx_hal_msp.c
   4:../stm32f2xx_hal_msp.c ****   * @author  MCD Application Team
   5:../stm32f2xx_hal_msp.c ****   * @version V1.1.0
   6:../stm32f2xx_hal_msp.c ****   * @date    13-March-2014
   7:../stm32f2xx_hal_msp.c ****   * @brief   HAL MSP module.
   8:../stm32f2xx_hal_msp.c ****   ******************************************************************************
   9:../stm32f2xx_hal_msp.c ****   * @attention
  10:../stm32f2xx_hal_msp.c ****   *
  11:../stm32f2xx_hal_msp.c ****   * <h2><center>&copy; COPYRIGHT(c) 2014 STMicroelectronics</center></h2>
  12:../stm32f2xx_hal_msp.c ****   *
  13:../stm32f2xx_hal_msp.c ****   * Redistribution and use in source and binary forms, with or without modification,
  14:../stm32f2xx_hal_msp.c ****   * are permitted provided that the following conditions are met:
  15:../stm32f2xx_hal_msp.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  16:../stm32f2xx_hal_msp.c ****   *      this list of conditions and the following disclaimer.
  17:../stm32f2xx_hal_msp.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  18:../stm32f2xx_hal_msp.c ****   *      this list of conditions and the following disclaimer in the documentation
  19:../stm32f2xx_hal_msp.c ****   *      and/or other materials provided with the distribution.
  20:../stm32f2xx_hal_msp.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  21:../stm32f2xx_hal_msp.c ****   *      may be used to endorse or promote products derived from this software
  22:../stm32f2xx_hal_msp.c ****   *      without specific prior written permission.
  23:../stm32f2xx_hal_msp.c ****   *
  24:../stm32f2xx_hal_msp.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  25:../stm32f2xx_hal_msp.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  26:../stm32f2xx_hal_msp.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  27:../stm32f2xx_hal_msp.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  28:../stm32f2xx_hal_msp.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  29:../stm32f2xx_hal_msp.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  30:../stm32f2xx_hal_msp.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  31:../stm32f2xx_hal_msp.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  32:../stm32f2xx_hal_msp.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  33:../stm32f2xx_hal_msp.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  34:../stm32f2xx_hal_msp.c ****   *
  35:../stm32f2xx_hal_msp.c ****   ******************************************************************************
  36:../stm32f2xx_hal_msp.c ****   */
  37:../stm32f2xx_hal_msp.c **** 
  38:../stm32f2xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  39:../stm32f2xx_hal_msp.c **** #include "main.h"
  40:../stm32f2xx_hal_msp.c **** 
  41:../stm32f2xx_hal_msp.c **** /** @addtogroup STM32F2xx_HAL_Examples
  42:../stm32f2xx_hal_msp.c ****   * @{
  43:../stm32f2xx_hal_msp.c ****   */
  44:../stm32f2xx_hal_msp.c **** 
  45:../stm32f2xx_hal_msp.c **** /** @defgroup RTC_Calendar
  46:../stm32f2xx_hal_msp.c ****   * @{
  47:../stm32f2xx_hal_msp.c ****   */
  48:../stm32f2xx_hal_msp.c **** 
  49:../stm32f2xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  50:../stm32f2xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  51:../stm32f2xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  52:../stm32f2xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  53:../stm32f2xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  54:../stm32f2xx_hal_msp.c **** /* Private functions ---------------------------------------------------------*/
  55:../stm32f2xx_hal_msp.c **** 
  56:../stm32f2xx_hal_msp.c **** /** @defgroup HAL_MSP_Private_Functions
  57:../stm32f2xx_hal_msp.c ****   * @{
  58:../stm32f2xx_hal_msp.c ****   */
  59:../stm32f2xx_hal_msp.c **** 
  60:../stm32f2xx_hal_msp.c **** /**
  61:../stm32f2xx_hal_msp.c ****   * @brief RTC MSP Initialization 
  62:../stm32f2xx_hal_msp.c ****   *        This function configures the hardware resources used in this example
  63:../stm32f2xx_hal_msp.c ****   * @param hrtc: RTC handle pointer
  64:../stm32f2xx_hal_msp.c ****   * 
  65:../stm32f2xx_hal_msp.c ****   * @note  Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to select 
  66:../stm32f2xx_hal_msp.c ****   *        the RTC clock source; in this case the Backup domain will be reset in  
  67:../stm32f2xx_hal_msp.c ****   *        order to modify the RTC Clock source, as consequence RTC registers (including 
  68:../stm32f2xx_hal_msp.c ****   *        the backup registers) and RCC_BDCR register are set to their reset values.
  69:../stm32f2xx_hal_msp.c ****   *             
  70:../stm32f2xx_hal_msp.c ****   * @retval None
  71:../stm32f2xx_hal_msp.c ****   */
  72:../stm32f2xx_hal_msp.c **** void HAL_RTC_MspInit(RTC_HandleTypeDef *hrtc)
  73:../stm32f2xx_hal_msp.c **** {
  28              		.loc 1 73 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 80
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32 0000 80B5     		push	{r7, lr}
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 7, -8
  35              		.cfi_offset 14, -4
  36 0002 94B0     		sub	sp, sp, #80
  37              		.cfi_def_cfa_offset 88
  38 0004 00AF     		add	r7, sp, #0
  39              		.cfi_def_cfa_register 7
  40 0006 7860     		str	r0, [r7, #4]
  74:../stm32f2xx_hal_msp.c ****   RCC_OscInitTypeDef        RCC_OscInitStruct;
  75:../stm32f2xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef  PeriphClkInitStruct;
  76:../stm32f2xx_hal_msp.c **** 
  77:../stm32f2xx_hal_msp.c ****   /*##-1- Enables the PWR Clock and Enables access to the backup domain ###########################
  78:../stm32f2xx_hal_msp.c ****   /* To change the source clock of the RTC feature (LSE, LSI), You have to:
  79:../stm32f2xx_hal_msp.c ****      - Enable the power clock using __PWR_CLK_ENABLE()
  80:../stm32f2xx_hal_msp.c ****      - Enable write access using HAL_PWR_EnableBkUpAccess() function before to 
  81:../stm32f2xx_hal_msp.c ****        configure the RTC clock source (to be done once after reset).
  82:../stm32f2xx_hal_msp.c ****      - Reset the Back up Domain using __HAL_RCC_BACKUPRESET_FORCE() and 
  83:../stm32f2xx_hal_msp.c ****        __HAL_RCC_BACKUPRESET_RELEASE().
  84:../stm32f2xx_hal_msp.c ****      - Configure the needed RTc clock source */
  85:../stm32f2xx_hal_msp.c ****   __PWR_CLK_ENABLE();
  41              		.loc 1 85 0
  42 0008 4FF46053 		mov	r3, #14336
  43 000c C4F20203 		movt	r3, 16386
  44 0010 4FF46052 		mov	r2, #14336
  45 0014 C4F20202 		movt	r2, 16386
  46 0018 126C     		ldr	r2, [r2, #64]
  47 001a 42F08052 		orr	r2, r2, #268435456
  48 001e 1A64     		str	r2, [r3, #64]
  86:../stm32f2xx_hal_msp.c ****   HAL_PWR_EnableBkUpAccess();
  49              		.loc 1 86 0
  50 0020 FFF7FEFF 		bl	HAL_PWR_EnableBkUpAccess
  87:../stm32f2xx_hal_msp.c **** 
  88:../stm32f2xx_hal_msp.c ****   /*##-2- Configue LSE as RTC clock soucre ###################################*/
  89:../stm32f2xx_hal_msp.c ****   RCC_OscInitStruct.OscillatorType =  RCC_OSCILLATORTYPE_LSI | RCC_OSCILLATORTYPE_LSE;
  51              		.loc 1 89 0
  52 0024 0C23     		movs	r3, #12
  53 0026 3B62     		str	r3, [r7, #32]
  90:../stm32f2xx_hal_msp.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  54              		.loc 1 90 0
  55 0028 0023     		movs	r3, #0
  56 002a BB63     		str	r3, [r7, #56]
  91:../stm32f2xx_hal_msp.c ****   RCC_OscInitStruct.LSEState = RCC_LSE_ON;
  57              		.loc 1 91 0
  58 002c 0123     		movs	r3, #1
  59 002e BB62     		str	r3, [r7, #40]
  92:../stm32f2xx_hal_msp.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_OFF;
  60              		.loc 1 92 0
  61 0030 0023     		movs	r3, #0
  62 0032 7B63     		str	r3, [r7, #52]
  93:../stm32f2xx_hal_msp.c ****   if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
  63              		.loc 1 93 0
  64 0034 07F12003 		add	r3, r7, #32
  65 0038 1846     		mov	r0, r3
  66 003a FFF7FEFF 		bl	HAL_RCC_OscConfig
  67 003e 0346     		mov	r3, r0
  68 0040 002B     		cmp	r3, #0
  69 0042 01D0     		beq	.L2
  94:../stm32f2xx_hal_msp.c ****   { 
  95:../stm32f2xx_hal_msp.c **** 	  Error_Handler_Main();
  70              		.loc 1 95 0
  71 0044 FFF7FEFF 		bl	Error_Handler_Main
  72              	.L2:
  96:../stm32f2xx_hal_msp.c ****   }
  97:../stm32f2xx_hal_msp.c ****   
  98:../stm32f2xx_hal_msp.c ****   PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
  73              		.loc 1 98 0
  74 0048 0823     		movs	r3, #8
  75 004a FB60     		str	r3, [r7, #12]
  99:../stm32f2xx_hal_msp.c ****   PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
  76              		.loc 1 99 0
  77 004c 4FF48073 		mov	r3, #256
  78 0050 BB61     		str	r3, [r7, #24]
 100:../stm32f2xx_hal_msp.c ****   if(HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
  79              		.loc 1 100 0
  80 0052 07F10C03 		add	r3, r7, #12
  81 0056 1846     		mov	r0, r3
  82 0058 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
  83 005c 0346     		mov	r3, r0
  84 005e 002B     		cmp	r3, #0
  85 0060 01D0     		beq	.L3
 101:../stm32f2xx_hal_msp.c ****   { 
 102:../stm32f2xx_hal_msp.c **** 	  Error_Handler_Main();
  86              		.loc 1 102 0
  87 0062 FFF7FEFF 		bl	Error_Handler_Main
  88              	.L3:
 103:../stm32f2xx_hal_msp.c ****   }
 104:../stm32f2xx_hal_msp.c ****   
 105:../stm32f2xx_hal_msp.c ****   /*##-3- Enable RTC peripheral Clocks #######################################*/
 106:../stm32f2xx_hal_msp.c ****   /* Enable RTC Clock */
 107:../stm32f2xx_hal_msp.c ****   __HAL_RCC_RTC_ENABLE();
  89              		.loc 1 107 0
  90 0066 40F63C63 		movw	r3, #3644
  91 006a C4F24723 		movt	r3, 16967
  92 006e 0122     		movs	r2, #1
  93 0070 1A60     		str	r2, [r3]
 108:../stm32f2xx_hal_msp.c **** }
  94              		.loc 1 108 0
  95 0072 5037     		adds	r7, r7, #80
  96 0074 BD46     		mov	sp, r7
  97              		@ sp needed
  98 0076 80BD     		pop	{r7, pc}
  99              		.cfi_endproc
 100              	.LFE55:
 102              		.align	2
 103              		.global	HAL_RTC_MspDeInit
 104              		.thumb
 105              		.thumb_func
 107              	HAL_RTC_MspDeInit:
 108              	.LFB56:
 109:../stm32f2xx_hal_msp.c **** 
 110:../stm32f2xx_hal_msp.c **** /**
 111:../stm32f2xx_hal_msp.c ****   * @brief RTC MSP De-Initialization
 112:../stm32f2xx_hal_msp.c ****   *        This function frees the hardware resources used in this example:
 113:../stm32f2xx_hal_msp.c ****   *          - Disable the Peripheral's clock
 114:../stm32f2xx_hal_msp.c ****   * @param hrtc: RTC handle pointer
 115:../stm32f2xx_hal_msp.c ****   * @retval None
 116:../stm32f2xx_hal_msp.c ****   */
 117:../stm32f2xx_hal_msp.c **** void HAL_RTC_MspDeInit(RTC_HandleTypeDef *hrtc)
 118:../stm32f2xx_hal_msp.c **** {
 109              		.loc 1 118 0
 110              		.cfi_startproc
 111              		@ args = 0, pretend = 0, frame = 8
 112              		@ frame_needed = 1, uses_anonymous_args = 0
 113 0078 80B5     		push	{r7, lr}
 114              		.cfi_def_cfa_offset 8
 115              		.cfi_offset 7, -8
 116              		.cfi_offset 14, -4
 117 007a 82B0     		sub	sp, sp, #8
 118              		.cfi_def_cfa_offset 16
 119 007c 00AF     		add	r7, sp, #0
 120              		.cfi_def_cfa_register 7
 121 007e 7860     		str	r0, [r7, #4]
 119:../stm32f2xx_hal_msp.c ****   /*##-1- Reset peripherals ##################################################*/
 120:../stm32f2xx_hal_msp.c ****   __HAL_RCC_RTC_DISABLE();
 122              		.loc 1 120 0
 123 0080 40F63C63 		movw	r3, #3644
 124 0084 C4F24723 		movt	r3, 16967
 125 0088 0022     		movs	r2, #0
 126 008a 1A60     		str	r2, [r3]
 121:../stm32f2xx_hal_msp.c **** 
 122:../stm32f2xx_hal_msp.c ****   /*##-2- Disables the PWR Clock and Disables access to the backup domain #########################
 123:../stm32f2xx_hal_msp.c ****   HAL_PWR_DisableBkUpAccess();
 127              		.loc 1 123 0
 128 008c FFF7FEFF 		bl	HAL_PWR_DisableBkUpAccess
 124:../stm32f2xx_hal_msp.c ****   __PWR_CLK_DISABLE();
 129              		.loc 1 124 0
 130 0090 4FF46053 		mov	r3, #14336
 131 0094 C4F20203 		movt	r3, 16386
 132 0098 4FF46052 		mov	r2, #14336
 133 009c C4F20202 		movt	r2, 16386
 134 00a0 126C     		ldr	r2, [r2, #64]
 135 00a2 22F08052 		bic	r2, r2, #268435456
 136 00a6 1A64     		str	r2, [r3, #64]
 125:../stm32f2xx_hal_msp.c **** }
 137              		.loc 1 125 0
 138 00a8 0837     		adds	r7, r7, #8
 139 00aa BD46     		mov	sp, r7
 140              		@ sp needed
 141 00ac 80BD     		pop	{r7, pc}
 142              		.cfi_endproc
 143              	.LFE56:
 145              	.Letext0:
 146              		.file 2 "c:\\program files (x86)\\codesourcery\\arm-none-eabi\\include\\stdint.h"
 147              		.file 3 "D:\\workspace\\console800480\\system/stm32f217xx.h"
 148              		.file 4 "D:\\workspace\\console800480\\system/stm32f2xx.h"
 149              		.file 5 "D:\\workspace\\console800480\\STM32F2xx_HAL_Driver\\Inc/stm32f2xx_hal_def.h"
 150              		.file 6 "D:\\workspace\\console800480\\STM32F2xx_HAL_Driver\\Inc/stm32f2xx_hal_rcc.h"
 151              		.file 7 "D:\\workspace\\console800480\\STM32F2xx_HAL_Driver\\Inc/stm32f2xx_hal_rcc_ex.h"
 152              		.file 8 "D:\\workspace\\console800480\\STM32F2xx_HAL_Driver\\Inc/stm32f2xx_hal_dma.h"
 153              		.file 9 "D:\\workspace\\console800480\\STM32F2xx_HAL_Driver\\Inc/stm32f2xx_hal_rtc.h"
 154              		.file 10 "D:\\workspace\\console800480\\STM32F2xx_HAL_Driver\\Inc/stm32f2xx_ll_sdmmc.h"
 155              		.file 11 "D:\\workspace\\console800480\\STM32F2xx_HAL_Driver\\Inc/stm32f2xx_hal_sd.h"
 156              		.file 12 "D:\\workspace\\console800480\\system/core_cm3.h"
 157              		.file 13 "../main.h"
DEFINED SYMBOLS
                            *ABS*:00000000 stm32f2xx_hal_msp.c
                            *COM*:00000060 uSdHandle
                            *COM*:00000058 SD_CardInfo
C:\Users\sagok\AppData\Local\Temp\ccyBjwi3.s:20     .text:00000000 $t
C:\Users\sagok\AppData\Local\Temp\ccyBjwi3.s:25     .text:00000000 HAL_RTC_MspInit
C:\Users\sagok\AppData\Local\Temp\ccyBjwi3.s:107    .text:00000078 HAL_RTC_MspDeInit
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.1.7f551ac7fcad8b79b9df4bfdaa536673
                           .group:00000000 wm4.stm32f2xx_hal_conf.h.40.007126baefb9f966c36646edbf8040d2
                           .group:00000000 wm4.stm32f2xx.h.57.5ec1581efc43612c411d33a8686e9ec7
                           .group:00000000 wm4.stm32f217xx.h.52.9c940d76d00294b78837dc334c172fdd
                           .group:00000000 wm4.core_cm3.h.32.49180ccb4d36cabd2d7016d2a51d91ae
                           .group:00000000 wm4.newlib.h.8.384a112feabb3bef7b573ae48cde2e3b
                           .group:00000000 wm4.features.h.22.6a4ca7cd053637cc1d0db6c16f39b2d7
                           .group:00000000 wm4.config.h.183.aa62afef667fb61d15fa64c48beb2f14
                           .group:00000000 wm4._ansi.h.23.5644b60c990a4800b02a6e654e88f93a
                           .group:00000000 wm4.stdint.h.20.54ad762faa59e3c05491630641c8d8bf
                           .group:00000000 wm4.core_cmInstr.h.25.f50f886f2edf670cf199b35fd96f5c91
                           .group:00000000 wm4.core_cm3.h.130.63ab2348a6eed0fdb318040d970b676c
                           .group:00000000 wm4.stm32f217xx.h.978.a5c681952b2f704a0e7f2ba21d08adf5
                           .group:00000000 wm4.stm32f2xx.h.142.bc2155a1f7498bab16371e38413a9e41
                           .group:00000000 wm4.stm32f2xx_hal_def.h.74.8ad2dc8aa82c4fd02e5aeaae592641ba
                           .group:00000000 wm4.stm32f2xx_hal_rcc.h.142.ec0f91cc6576a6acebd17e6dd85829ae
                           .group:00000000 wm4.stm32f2xx_hal_rcc_ex.h.40.0829033e864455c6bdd0db01f8ba5a50
                           .group:00000000 wm4.stm32f2xx_hal_gpio.h.40.ba64e0bb94d9a68835f80159f39a86f1
                           .group:00000000 wm4.stm32f2xx_hal_gpio_ex.h.40.24e547fd402281923f446b510381083f
                           .group:00000000 wm4.stm32f2xx_hal_dma.h.40.5d9732ace2a21a4526ce8f0c52428fff
                           .group:00000000 wm4.stm32f2xx_hal_cortex.h.40.e10263d2ec5d4fa79b4180ce1a38aff1
                           .group:00000000 wm4.stm32f2xx_hal_adc.h.40.89ac8b78113cac4cf63847587daabac9
                           .group:00000000 wm4.stm32f2xx_hal_adc_ex.h.40.7de68ed256ef25526ee31cc017f2c291
                           .group:00000000 wm4.stm32f2xx_hal_flash.h.40.c3171719ce015e9cff20c795e44e886d
                           .group:00000000 wm4.stm32f2xx_hal_flash_ex.h.40.7389508bd24a0aeb077bde0c9fb651eb
                           .group:00000000 wm4.stm32f2xx_ll_fsmc.h.40.c1c32f2e1862f4dd342bd9b80fb895bb
                           .group:00000000 wm4.stm32f2xx_hal_pwr.h.40.812df32e5c31b609a128e9db0eb4cbd0
                           .group:00000000 wm4.stm32f2xx_hal_rtc.h.40.850fda5fe2cce8797446913dee18382f
                           .group:00000000 wm4.stm32f2xx_hal_rtc_ex.h.40.f3e0c408e3bf4e8a0352d7ec9a18a822
                           .group:00000000 wm4.stm32f2xx_ll_sdmmc.h.40.3719ab487c4b77401c572f459adf6eb7
                           .group:00000000 wm4.stm32f2xx_hal_sd.h.58.760215394dcc316161a6482c0af9b866
                           .group:00000000 wm4.stm32f2xx_hal_spi.h.40.7984243dbaba8b21c6392998a47e6987
                           .group:00000000 wm4.stm32f2xx_hal_tim.h.40.d79172f25d0e9a15dc346aba8515bdd6
                           .group:00000000 wm4.stm32f2xx_hal_tim_ex.h.40.361f280a7a3f60b4b238bb99ca728d83
                           .group:00000000 wm4.stm32f2xx_hal_uart.h.40.d74def561ae6f78f40f477c8426ecbef
                           .group:00000000 wm4.stm32f2xx_ll_usb.h.40.9b0206a05bc6ce3bec1648b51f22cb81
                           .group:00000000 wm4.stm32f2xx_hal_pcd.h.99.11faba414c39e357b2f23364912d0605
                           .group:00000000 wm4.stm32f2xx_hal_hcd.h.40.44ee5e972983ae0139ddbacdc75c44ef
                           .group:00000000 wm4.stm32f2xx_hal.h.64.ed79ee83e52b151b3c365392b398f866
                           .group:00000000 wm4.stdio.h.31.7c0e28c411445f3f9c5b11accf882760
                           .group:00000000 wm4.stddef.h.184.159df79b4ca79c76561572a55985524c
                           .group:00000000 wm4.stdarg.h.34.3a23a216c0c293b3d2ea2e89281481e6
                           .group:00000000 wm4._default_types.h.6.5e12cd604db8ce00b62bb2f02708eaf3
                           .group:00000000 wm4.lock.h.2.9bc98482741e5e2a9450b12934a684ea
                           .group:00000000 wm4._types.h.59.db8450f33c1f6150c0372fa1091a887a
                           .group:00000000 wm4.stddef.h.348.9a99de77b6ba3b4278b57e9cc6d6e349
                           .group:00000000 wm4.reent.h.16.567d760e6ae9ad7f917851a308bd7a57
                           .group:00000000 wm4.types.h.23.0d949686bbcadd1621462d4fa1f884f9
                           .group:00000000 wm4.stddef.h.39.7e3d906ac58942e0b374c527445f5de5
                           .group:00000000 wm4.types.h.2.e9cec8c90ab35f77d9f499e06ae02400
                           .group:00000000 wm4.types.h.80.5759fe41f87f5211a5952dfb1fc64f19
                           .group:00000000 wm4.stdio.h.2.4aa87247282eca6c8f36f9de33d8df1a
                           .group:00000000 wm4.stdio.h.64.f9f1bb6b0d3d7e12f6a27968d859709c
                           .group:00000000 wm4.stdlib.h.18.8bab2fb43ac4e90235390733c30a4530
                           .group:00000000 wm4.stddef.h.158.a7efb00f6cbc6f43213b50e183c9830c
                           .group:00000000 wm4.alloca.h.8.dfc0c703c47ec3e69746825b17d9e66d
                           .group:00000000 wm4.stdlib.h.55.7091a050e07f1c4abd225630fe3d62f1
                           .group:00000000 wm4.cdefs.h.56.efab90f4d89fbc41d6b3a5c5fb0d3d0f
                           .group:00000000 wm4.string.h.15.dab3980bf35408a4c507182805e2de3a
                           .group:00000000 wm4.string.h.126.6ff3aa59129e7f66b2c273baf353e066
                           .group:00000000 wm4.Display.h.39.49592f1e6d055d6383457fd20cdd98de
                           .group:00000000 wm4.usbd_conf.h.42.6b5dabdfef26be13dabbf5c06e1837cb
                           .group:00000000 wm4.usbd_def.h.54.f0a777e557f44b0cdc32a86cdf6d44e8
                           .group:00000000 wm4.usbd_cdc.h.48.93470a15f0b6146c8b31621ae3de674b

UNDEFINED SYMBOLS
HAL_PWR_EnableBkUpAccess
HAL_RCC_OscConfig
Error_Handler_Main
HAL_RCCEx_PeriphCLKConfig
HAL_PWR_DisableBkUpAccess
