{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734091466212 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734091466219 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 13 19:04:24 2024 " "Processing started: Fri Dec 13 19:04:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734091466219 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734091466219 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off implement -c implement " "Command: quartus_map --read_settings_files=on --write_settings_files=off implement -c implement" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734091466219 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1734091466894 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1734091466894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/dsponfpga/fir/source_new/audio_codec.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/dsponfpga/fir/source_new/audio_codec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec " "Found entity 1: audio_codec" {  } { { "../source_new/audio_codec.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/audio_codec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734091480429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734091480429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/dsponfpga/fir/source_new/clk_12m.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/dsponfpga/fir/source_new/clk_12m.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_12M " "Found entity 1: clk_12M" {  } { { "../source_new/clk_12M.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/clk_12M.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734091480433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734091480433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/dsponfpga/fir/source_new/clk_400k.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/dsponfpga/fir/source_new/clk_400k.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_400K " "Found entity 1: clk_400K" {  } { { "../source_new/clk_400K.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/clk_400K.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734091480436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734091480436 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "is_config IS_CONFIG config_codec.sv(5) " "Verilog HDL Declaration information at config_codec.sv(5): object \"is_config\" differs only in case from object \"IS_CONFIG\" in the same scope" {  } { { "../source_new/config_codec.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/config_codec.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734091480442 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DONE done config_codec.sv(38) " "Verilog HDL Declaration information at config_codec.sv(38): object \"DONE\" differs only in case from object \"done\" in the same scope" {  } { { "../source_new/config_codec.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/config_codec.sv" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734091480442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/dsponfpga/fir/source_new/config_codec.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/dsponfpga/fir/source_new/config_codec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 config_codec " "Found entity 1: config_codec" {  } { { "../source_new/config_codec.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/config_codec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734091480442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734091480442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/dsponfpga/fir/source_new/count_addr_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/dsponfpga/fir/source_new/count_addr_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 count_addr_RAM " "Found entity 1: count_addr_RAM" {  } { { "../source_new/count_addr_RAM.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/count_addr_RAM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734091480445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734091480445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/dsponfpga/fir/source_new/fir_pipeline2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/dsponfpga/fir/source_new/fir_pipeline2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FIR_pipeline2 " "Found entity 1: FIR_pipeline2" {  } { { "../source_new/FIR_pipeline2.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/FIR_pipeline2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734091480448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734091480448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/dsponfpga/fir/source_new/gain.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/dsponfpga/fir/source_new/gain.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gain " "Found entity 1: gain" {  } { { "../source_new/gain.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/gain.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734091480451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734091480451 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START i2c_protocol.sv(4) " "Verilog HDL Declaration information at i2c_protocol.sv(4): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "../source_new/i2c_protocol.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/i2c_protocol.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734091480455 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE i2c_protocol.sv(11) " "Verilog HDL Declaration information at i2c_protocol.sv(11): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "../source_new/i2c_protocol.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/i2c_protocol.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734091480455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/dsponfpga/fir/source_new/i2c_protocol.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/dsponfpga/fir/source_new/i2c_protocol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_protocol " "Found entity 1: i2c_protocol" {  } { { "../source_new/i2c_protocol.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/i2c_protocol.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734091480456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734091480456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/dsponfpga/fir/source_new/multi.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/dsponfpga/fir/source_new/multi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multi " "Found entity 1: multi" {  } { { "../source_new/multi.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/multi.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734091480459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734091480459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/dsponfpga/fir/source_new/my_dff.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/dsponfpga/fir/source_new/my_dff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_DFF " "Found entity 1: my_DFF" {  } { { "../source_new/my_DFF.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/my_DFF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734091480461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734091480461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/dsponfpga/fir/source_new/my_dff_40.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/dsponfpga/fir/source_new/my_dff_40.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_DFF_40 " "Found entity 1: my_DFF_40" {  } { { "../source_new/my_DFF_40.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/my_DFF_40.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734091480464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734091480464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/dsponfpga/fir/source_new/paralell_serial.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/dsponfpga/fir/source_new/paralell_serial.sv" { { "Info" "ISGN_ENTITY_NAME" "1 paralell_serial " "Found entity 1: paralell_serial" {  } { { "../source_new/paralell_serial.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/paralell_serial.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734091480467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734091480467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/dsponfpga/fir/source_new/single_port_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/dsponfpga/fir/source_new/single_port_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_RAM " "Found entity 1: single_port_RAM" {  } { { "../source_new/single_port_RAM.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/single_port_RAM.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734091480475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734091480475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/dsponfpga/fir/source_new/tb_config_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/dsponfpga/fir/source_new/tb_config_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_config_top " "Found entity 1: tb_config_top" {  } { { "../source_new/tb_config_top.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/tb_config_top.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734091480479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734091480479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/dsponfpga/fir/source_new/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/dsponfpga/fir/source_new/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../source_new/top.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734091480482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734091480482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/dsponfpga/fir/src/fir_transpose.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/dsponfpga/fir/src/fir_transpose.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FIR_transpose " "Found entity 1: FIR_transpose" {  } { { "../src/FIR_transpose.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/src/FIR_transpose.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734091480485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734091480485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/dsponfpga/fir/src/fir_pipeline3.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/dsponfpga/fir/src/fir_pipeline3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FIR_pipeline3 " "Found entity 1: FIR_pipeline3" {  } { { "../src/FIR_pipeline3.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/src/FIR_pipeline3.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734091480489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734091480489 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1734091480546 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led_red top.sv(14) " "Output port \"led_red\" at top.sv(14) has no driver" {  } { { "../source_new/top.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/top.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734091480551 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_400K clk_400K:clock_gen_400K " "Elaborating entity \"clk_400K\" for hierarchy \"clk_400K:clock_gen_400K\"" {  } { { "../source_new/top.sv" "clock_gen_400K" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/top.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734091480564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_12M clk_12M:clock_gen_12M " "Elaborating entity \"clk_12M\" for hierarchy \"clk_12M:clock_gen_12M\"" {  } { { "../source_new/top.sv" "clock_gen_12M" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/top.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734091480583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_RAM single_port_RAM:data_in_RAM " "Elaborating entity \"single_port_RAM\" for hierarchy \"single_port_RAM:data_in_RAM\"" {  } { { "../source_new/top.sv" "data_in_RAM" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/top.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734091480592 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "load data from text file ... single_port_RAM.sv(18) " "Verilog HDL Display System Task info at single_port_RAM.sv(18): load data from text file ..." {  } { { "../source_new/single_port_RAM.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/single_port_RAM.sv" 18 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734091481458 "|top|single_port_RAM:data_in_RAM"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1000 0 65535 single_port_RAM.sv(19) " "Verilog HDL warning at single_port_RAM.sv(19): number of words (1000) in memory file does not match the number of elements in the address range \[0:65535\]" {  } { { "../source_new/single_port_RAM.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/single_port_RAM.sv" 19 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1734091481582 "|top|single_port_RAM:data_in_RAM"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "completed single_port_RAM.sv(20) " "Verilog HDL Display System Task info at single_port_RAM.sv(20): completed" {  } { { "../source_new/single_port_RAM.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/single_port_RAM.sv" 20 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734091481584 "|top|single_port_RAM:data_in_RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_addr_RAM count_addr_RAM:count_addr " "Elaborating entity \"count_addr_RAM\" for hierarchy \"count_addr_RAM:count_addr\"" {  } { { "../source_new/top.sv" "count_addr" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/top.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734091711254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR_pipeline2 FIR_pipeline2:fir_filter " "Elaborating entity \"FIR_pipeline2\" for hierarchy \"FIR_pipeline2:fir_filter\"" {  } { { "../source_new/top.sv" "fir_filter" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/top.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734091711262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multi FIR_pipeline2:fir_filter\|multi:multi_datain_coeff\[0\].mult " "Elaborating entity \"multi\" for hierarchy \"FIR_pipeline2:fir_filter\|multi:multi_datain_coeff\[0\].mult\"" {  } { { "../source_new/FIR_pipeline2.sv" "multi_datain_coeff\[0\].mult" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/FIR_pipeline2.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734091711597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_DFF_40 FIR_pipeline2:fir_filter\|my_DFF_40:pipeline_stage\[0\].delay_e " "Elaborating entity \"my_DFF_40\" for hierarchy \"FIR_pipeline2:fir_filter\|my_DFF_40:pipeline_stage\[0\].delay_e\"" {  } { { "../source_new/FIR_pipeline2.sv" "pipeline_stage\[0\].delay_e" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/FIR_pipeline2.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734091711666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gain gain:gain_amp " "Elaborating entity \"gain\" for hierarchy \"gain:gain_amp\"" {  } { { "../source_new/top.sv" "gain_amp" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/top.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734091711832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_codec audio_codec:codec " "Elaborating entity \"audio_codec\" for hierarchy \"audio_codec:codec\"" {  } { { "../source_new/top.sv" "codec" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/top.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734091711840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_codec audio_codec:codec\|config_codec:configcodec " "Elaborating entity \"config_codec\" for hierarchy \"audio_codec:codec\|config_codec:configcodec\"" {  } { { "../source_new/audio_codec.sv" "configcodec" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/audio_codec.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734091711847 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 config_codec.sv(103) " "Verilog HDL assignment warning at config_codec.sv(103): truncated value with size 32 to match size of target (4)" {  } { { "../source_new/config_codec.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/config_codec.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734091711851 "|top|audio_codec:codec|config_codec:configcodec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_protocol audio_codec:codec\|i2c_protocol:i2c " "Elaborating entity \"i2c_protocol\" for hierarchy \"audio_codec:codec\|i2c_protocol:i2c\"" {  } { { "../source_new/audio_codec.sv" "i2c" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/audio_codec.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734091711874 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 i2c_protocol.sv(128) " "Verilog HDL assignment warning at i2c_protocol.sv(128): truncated value with size 32 to match size of target (5)" {  } { { "../source_new/i2c_protocol.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/i2c_protocol.sv" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734091711877 "|top|audio_codec:codec|i2c_protocol:i2c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "paralell_serial paralell_serial:p2s " "Elaborating entity \"paralell_serial\" for hierarchy \"paralell_serial:p2s\"" {  } { { "../source_new/top.sv" "p2s" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/top.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734091711891 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 paralell_serial.sv(58) " "Verilog HDL assignment warning at paralell_serial.sv(58): truncated value with size 32 to match size of target (9)" {  } { { "../source_new/paralell_serial.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/paralell_serial.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734091711893 "|top|paralell_serial:p2s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 paralell_serial.sv(65) " "Verilog HDL assignment warning at paralell_serial.sv(65): truncated value with size 32 to match size of target (9)" {  } { { "../source_new/paralell_serial.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/paralell_serial.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734091711893 "|top|paralell_serial:p2s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 paralell_serial.sv(74) " "Verilog HDL assignment warning at paralell_serial.sv(74): truncated value with size 32 to match size of target (5)" {  } { { "../source_new/paralell_serial.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/paralell_serial.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734091711893 "|top|paralell_serial:p2s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 paralell_serial.sv(76) " "Verilog HDL assignment warning at paralell_serial.sv(76): truncated value with size 32 to match size of target (9)" {  } { { "../source_new/paralell_serial.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/paralell_serial.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734091711893 "|top|paralell_serial:p2s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 paralell_serial.sv(88) " "Verilog HDL assignment warning at paralell_serial.sv(88): truncated value with size 32 to match size of target (9)" {  } { { "../source_new/paralell_serial.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/paralell_serial.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734091711893 "|top|paralell_serial:p2s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 paralell_serial.sv(96) " "Verilog HDL assignment warning at paralell_serial.sv(96): truncated value with size 32 to match size of target (9)" {  } { { "../source_new/paralell_serial.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/paralell_serial.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734091711893 "|top|paralell_serial:p2s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 paralell_serial.sv(103) " "Verilog HDL assignment warning at paralell_serial.sv(103): truncated value with size 32 to match size of target (9)" {  } { { "../source_new/paralell_serial.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/paralell_serial.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734091711894 "|top|paralell_serial:p2s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 paralell_serial.sv(112) " "Verilog HDL assignment warning at paralell_serial.sv(112): truncated value with size 32 to match size of target (5)" {  } { { "../source_new/paralell_serial.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/paralell_serial.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734091711894 "|top|paralell_serial:p2s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 paralell_serial.sv(114) " "Verilog HDL assignment warning at paralell_serial.sv(114): truncated value with size 32 to match size of target (9)" {  } { { "../source_new/paralell_serial.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/paralell_serial.sv" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734091711894 "|top|paralell_serial:p2s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 paralell_serial.sv(124) " "Verilog HDL assignment warning at paralell_serial.sv(124): truncated value with size 32 to match size of target (9)" {  } { { "../source_new/paralell_serial.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/paralell_serial.sv" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734091711894 "|top|paralell_serial:p2s"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "single_port_RAM:data_in_RAM\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"single_port_RAM:data_in_RAM\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1734091715960 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1734091715960 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1734091715960 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1734091715960 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1734091715960 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1734091715960 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1734091715960 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1734091715960 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1734091715960 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/implement.ram0_single_port_RAM_7cbe1d97.hdl.mif " "Parameter INIT_FILE set to db/implement.ram0_single_port_RAM_7cbe1d97.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1734091715960 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1734091715960 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1734091715960 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "single_port_RAM:data_in_RAM\|altsyncram:RAM_rtl_0 " "Elaborated megafunction instantiation \"single_port_RAM:data_in_RAM\|altsyncram:RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734091716468 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "single_port_RAM:data_in_RAM\|altsyncram:RAM_rtl_0 " "Instantiated megafunction \"single_port_RAM:data_in_RAM\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734091716468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734091716468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734091716468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65536 " "Parameter \"NUMWORDS_A\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734091716468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734091716468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734091716468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734091716468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734091716468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734091716468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/implement.ram0_single_port_RAM_7cbe1d97.hdl.mif " "Parameter \"INIT_FILE\" = \"db/implement.ram0_single_port_RAM_7cbe1d97.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734091716468 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734091716468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lee1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lee1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lee1 " "Found entity 1: altsyncram_lee1" {  } { { "db/altsyncram_lee1.tdf" "" { Text "E:/Lecture/DSPonFPGA/FIR/quartus_prime/db/altsyncram_lee1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734091716601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734091716601 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "E:/Lecture/DSPonFPGA/FIR/quartus_prime/db/implement.ram0_single_port_RAM_7cbe1d97.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"E:/Lecture/DSPonFPGA/FIR/quartus_prime/db/implement.ram0_single_port_RAM_7cbe1d97.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1734091717188 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "E:/Lecture/DSPonFPGA/FIR/quartus_prime/db/implement.ram0_single_port_RAM_7cbe1d97.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"E:/Lecture/DSPonFPGA/FIR/quartus_prime/db/implement.ram0_single_port_RAM_7cbe1d97.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1734091717200 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "E:/Lecture/DSPonFPGA/FIR/quartus_prime/db/implement.ram0_single_port_RAM_7cbe1d97.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"E:/Lecture/DSPonFPGA/FIR/quartus_prime/db/implement.ram0_single_port_RAM_7cbe1d97.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1734091717278 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "E:/Lecture/DSPonFPGA/FIR/quartus_prime/db/implement.ram0_single_port_RAM_7cbe1d97.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"E:/Lecture/DSPonFPGA/FIR/quartus_prime/db/implement.ram0_single_port_RAM_7cbe1d97.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1734091717282 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "E:/Lecture/DSPonFPGA/FIR/quartus_prime/db/implement.ram0_single_port_RAM_7cbe1d97.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"E:/Lecture/DSPonFPGA/FIR/quartus_prime/db/implement.ram0_single_port_RAM_7cbe1d97.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1734091717357 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "E:/Lecture/DSPonFPGA/FIR/quartus_prime/db/implement.ram0_single_port_RAM_7cbe1d97.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"E:/Lecture/DSPonFPGA/FIR/quartus_prime/db/implement.ram0_single_port_RAM_7cbe1d97.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1734091717360 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "E:/Lecture/DSPonFPGA/FIR/quartus_prime/db/implement.ram0_single_port_RAM_7cbe1d97.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"E:/Lecture/DSPonFPGA/FIR/quartus_prime/db/implement.ram0_single_port_RAM_7cbe1d97.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1734091717441 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "E:/Lecture/DSPonFPGA/FIR/quartus_prime/db/implement.ram0_single_port_RAM_7cbe1d97.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"E:/Lecture/DSPonFPGA/FIR/quartus_prime/db/implement.ram0_single_port_RAM_7cbe1d97.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1734091717445 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "E:/Lecture/DSPonFPGA/FIR/quartus_prime/db/implement.ram0_single_port_RAM_7cbe1d97.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"E:/Lecture/DSPonFPGA/FIR/quartus_prime/db/implement.ram0_single_port_RAM_7cbe1d97.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1734091717535 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "E:/Lecture/DSPonFPGA/FIR/quartus_prime/db/implement.ram0_single_port_RAM_7cbe1d97.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"E:/Lecture/DSPonFPGA/FIR/quartus_prime/db/implement.ram0_single_port_RAM_7cbe1d97.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1734091717538 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "E:/Lecture/DSPonFPGA/FIR/quartus_prime/db/implement.ram0_single_port_RAM_7cbe1d97.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"E:/Lecture/DSPonFPGA/FIR/quartus_prime/db/implement.ram0_single_port_RAM_7cbe1d97.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1734091717631 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "E:/Lecture/DSPonFPGA/FIR/quartus_prime/db/implement.ram0_single_port_RAM_7cbe1d97.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"E:/Lecture/DSPonFPGA/FIR/quartus_prime/db/implement.ram0_single_port_RAM_7cbe1d97.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1734091717635 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "E:/Lecture/DSPonFPGA/FIR/quartus_prime/db/implement.ram0_single_port_RAM_7cbe1d97.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"E:/Lecture/DSPonFPGA/FIR/quartus_prime/db/implement.ram0_single_port_RAM_7cbe1d97.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1734091717727 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "E:/Lecture/DSPonFPGA/FIR/quartus_prime/db/implement.ram0_single_port_RAM_7cbe1d97.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"E:/Lecture/DSPonFPGA/FIR/quartus_prime/db/implement.ram0_single_port_RAM_7cbe1d97.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1734091717732 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "E:/Lecture/DSPonFPGA/FIR/quartus_prime/db/implement.ram0_single_port_RAM_7cbe1d97.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"E:/Lecture/DSPonFPGA/FIR/quartus_prime/db/implement.ram0_single_port_RAM_7cbe1d97.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1734091717820 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "E:/Lecture/DSPonFPGA/FIR/quartus_prime/db/implement.ram0_single_port_RAM_7cbe1d97.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"E:/Lecture/DSPonFPGA/FIR/quartus_prime/db/implement.ram0_single_port_RAM_7cbe1d97.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1734091717824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "E:/Lecture/DSPonFPGA/FIR/quartus_prime/db/decode_61a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734091718020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734091718020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_bhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_bhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_bhb " "Found entity 1: mux_bhb" {  } { { "db/mux_bhb.tdf" "" { Text "E:/Lecture/DSPonFPGA/FIR/quartus_prime/db/mux_bhb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734091718110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734091718110 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led_red\[0\] GND " "Pin \"led_red\[0\]\" is stuck at GND" {  } { { "../source_new/top.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734091719370 "|top|led_red[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_red\[1\] GND " "Pin \"led_red\[1\]\" is stuck at GND" {  } { { "../source_new/top.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734091719370 "|top|led_red[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_red\[2\] GND " "Pin \"led_red\[2\]\" is stuck at GND" {  } { { "../source_new/top.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734091719370 "|top|led_red[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_red\[3\] GND " "Pin \"led_red\[3\]\" is stuck at GND" {  } { { "../source_new/top.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734091719370 "|top|led_red[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_red\[4\] GND " "Pin \"led_red\[4\]\" is stuck at GND" {  } { { "../source_new/top.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734091719370 "|top|led_red[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_red\[5\] GND " "Pin \"led_red\[5\]\" is stuck at GND" {  } { { "../source_new/top.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734091719370 "|top|led_red[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_red\[6\] GND " "Pin \"led_red\[6\]\" is stuck at GND" {  } { { "../source_new/top.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734091719370 "|top|led_red[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_red\[7\] GND " "Pin \"led_red\[7\]\" is stuck at GND" {  } { { "../source_new/top.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734091719370 "|top|led_red[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_red\[8\] GND " "Pin \"led_red\[8\]\" is stuck at GND" {  } { { "../source_new/top.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734091719370 "|top|led_red[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_red\[9\] GND " "Pin \"led_red\[9\]\" is stuck at GND" {  } { { "../source_new/top.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734091719370 "|top|led_red[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1734091719370 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1734091719822 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1734091721441 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Lecture/DSPonFPGA/FIR/quartus_prime/output_files/implement.map.smsg " "Generated suppressed messages file E:/Lecture/DSPonFPGA/FIR/quartus_prime/output_files/implement.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734091721986 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1734091723067 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734091723067 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "is_key_config\[0\] " "No output dependent on input pin \"is_key_config\[0\]\"" {  } { { "../source_new/top.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734091724283 "|top|is_key_config[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "is_key_config\[2\] " "No output dependent on input pin \"is_key_config\[2\]\"" {  } { { "../source_new/top.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734091724283 "|top|is_key_config[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "is_key_config\[3\] " "No output dependent on input pin \"is_key_config\[3\]\"" {  } { { "../source_new/top.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734091724283 "|top|is_key_config[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[1\] " "No output dependent on input pin \"sw\[1\]\"" {  } { { "../source_new/top.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734091724283 "|top|sw[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[2\] " "No output dependent on input pin \"sw\[2\]\"" {  } { { "../source_new/top.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734091724283 "|top|sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[3\] " "No output dependent on input pin \"sw\[3\]\"" {  } { { "../source_new/top.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734091724283 "|top|sw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[4\] " "No output dependent on input pin \"sw\[4\]\"" {  } { { "../source_new/top.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734091724283 "|top|sw[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[5\] " "No output dependent on input pin \"sw\[5\]\"" {  } { { "../source_new/top.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734091724283 "|top|sw[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[6\] " "No output dependent on input pin \"sw\[6\]\"" {  } { { "../source_new/top.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734091724283 "|top|sw[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "No output dependent on input pin \"sw\[7\]\"" {  } { { "../source_new/top.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734091724283 "|top|sw[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[8\] " "No output dependent on input pin \"sw\[8\]\"" {  } { { "../source_new/top.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734091724283 "|top|sw[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[9\] " "No output dependent on input pin \"sw\[9\]\"" {  } { { "../source_new/top.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734091724283 "|top|sw[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1734091724283 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9413 " "Implemented 9413 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1734091724315 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1734091724315 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9077 " "Implemented 9077 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1734091724315 ""} { "Info" "ICUT_CUT_TM_RAMS" "192 " "Implemented 192 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1734091724315 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "112 " "Implemented 112 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1734091724315 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1734091724315 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5046 " "Peak virtual memory: 5046 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734091724372 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 13 19:08:44 2024 " "Processing ended: Fri Dec 13 19:08:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734091724372 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:20 " "Elapsed time: 00:04:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734091724372 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:33 " "Total CPU time (on all processors): 00:04:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734091724372 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734091724372 ""}
