Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Thu May 03 13:02:44 2018
| Host         : BE104PC22 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    38 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              34 |           17 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------+------------------------------------+------------------+------------------+----------------+
|         Clock Signal         |            Enable Signal           | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------------------+------------------------------------+------------------+------------------+----------------+
|  slowit/slowclk/clk_out      | dwE/enable                         |                  |                2 |              3 |
|  slowit/slowclk/clk_out      | main/ass/enable                    |                  |                2 |              3 |
|  slowit/my_clk_inst/clk_out1 |                                    |                  |                2 |              4 |
|  slowit/my_clk_inst/clk_out1 | slowit/slowclk/XLXI_37/I_36_31_n_0 |                  |                2 |              4 |
|  slowit/my_clk_inst/clk_out1 | slowit/slowclk/XLXI_38/CEO         |                  |                2 |              4 |
|  slowit/slowclk/clk_out      |                                    |                  |                2 |              4 |
|  slowit/slowclk/clk_out      | slowit/slowclk/XLXI_40/TC          |                  |                1 |              4 |
|  slowit/slowclk/clk_out      | main/dick/enable_0                 |                  |                3 |              5 |
|  slowit/slowclk/clk_out      | main/tits/enable                   |                  |                4 |              5 |
|  slowit/slowclk/clk_out      | slowit/slowclk/CE0                 |                  |                1 |              6 |
+------------------------------+------------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 3      |                     2 |
| 4      |                     5 |
| 5      |                     2 |
| 6      |                     1 |
+--------+-----------------------+


