# Seek Thermal Compact Android CW Bootloader

**A reverse-engineered and reconstructed first-stage secure bootloader for the Seek Thermal Compact Android CW, built on NXP LPC43xx (ARM Cortex-M4) and running from external SPIFI flash.**

This repository contains a from-scratch C reconstruction of the Seek Thermal Compact Android CW LPC43xx boot image, recovered by disassembling a 4 MB SPI-NOR flash dump. The reconstruction is faithful to the original machine code (the disassembly is the source of truth). The flash dump contains no function symbols; the labels used here were assigned manually during analysis based on behavior and call context, then kept consistent so the source lines up 1:1 with the listing.

---

## Table of contents

1. [What this is](#1-what-this-is)
2. [Security notice (read first)](#2-security-notice-read-first)
3. [At a glance](#3-at-a-glance)
4. [Target hardware](#4-target-hardware)
5. [Repository layout](#5-repository-layout)
6. [What is reconstructed vs. imported](#6-what-is-reconstructed-vs-imported)
7. [Manually assigned function labels](#7-manually-assigned-function-labels)
8. [Build prerequisites](#8-build-prerequisites)
9. [Building in MCUXpresso](#9-building-in-mcuxpresso)
10. [Memory map](#10-memory-map)
11. [The "80K" in the name, and the build identity](#11-the-80k-in-the-name-and-the-build-identity)
12. [Boot flow, end to end](#12-boot-flow-end-to-end)
13. [Image format](#13-image-format)
14. [The slot system](#14-the-slot-system)
15. [Cryptographic scheme](#15-cryptographic-scheme)
16. [Keys and where they live](#16-keys-and-where-they-live)
17. [Module reference](#17-module-reference)
18. [Configuration constants](#18-configuration-constants)
19. [Naming conventions and known misnomers](#19-naming-conventions-and-known-misnomers)
20. [Reconstruction caveats (load-bearing assumptions)](#20-reconstruction-caveats-load-bearing-assumptions)
21. [Intentional oddities preserved from the binary](#21-intentional-oddities-preserved-from-the-binary)
22. [Verifying the reconstruction](#22-verifying-the-reconstruction)
23. [Security analysis](#23-security-analysis)
24. [Differences from the Compact Pro FF bootloader](#24-differences-from-the-compact-pro-ff-bootloader)
25. [Known issues / TODO](#25-known-issues--todo)
26. [Glossary](#26-glossary)
27. [References](#27-references)

---

## 1. What this is

This is the **first-stage boot image** for the Seek Thermal Compact Android CW's LPC43xx part. It lives in external SPIFI flash mapped at `0x14000000` and its job is narrow and specific:

1. Bring up the core and the SPI-NOR flash controller (in command mode), and do a short board GPIO/timer bring-up.
2. Pick one of several firmware "slots" in flash, based on a boot-config record.
3. Verify, decrypt, and load the chosen firmware image into internal SRAM, then jump to it.

The application image is protected with a **software xorshift128 stream cipher** keyed by a 128-bit value baked into the bootloader's own flash image. It is **not** authenticated encryption — there is no signature or MAC, only a 16-bit additive checksum. (See [§23 Security analysis](#23-security-analysis).)

The original was built **Jul 5 2018** under an LPCXpresso/MCUXpresso managed build using the GNU Arm Embedded toolchain, with NXP's **LPCOpen** chip layer and **lpcspifilib** SPI-NOR driver. This repository reconstructs the bootloader-specific logic in idiomatic C and **imports** the linked lpcspifilib routines unchanged. The application this loader boots is internally named **`32K_43X0_COMPACT-8HZ`**.

### What this is _not_

- It is **not** a clean-room or "inspired by" rewrite. It is a behavioral reconstruction traced against the actual disassembly, intended to be byte-for-byte faithful on the crypto path and structurally faithful elsewhere.
- It is **not** a turnkey, flashable artifact out of the box. At least one runtime dependency (the TIMER0 ticks-per-millisecond calibration cell at `0x1001DB98`) is populated by board/SDK bring-up code **outside** the 64 KB image and is therefore not reproduced here; as captured, that value is zero and the startup delay is a no-op. See [§20](#20-reconstruction-caveats-load-bearing-assumptions).
- It is **not** using the LPC43**S** hardware AES engine or OTP. Despite the silicon supporting it, this bootloader protects the application purely in software.

---

## 2. Security notice (read first)

> **The encryption keys in this repository are recovered constants, not secrets.**
>
> Both 128-bit keys are embedded in clear in the original flash image. Anyone with the dump already has them. They are reproduced here ([§16](#16-keys-and-where-they-live)) because they are required to understand and reproduce the loader's behavior, **not** because they protect anything.
>
> **The protection scheme is obfuscation, not security.** A non-linear PRNG keyed by a fixed value, plus a 16-bit additive checksum, provides no authenticity guarantee. xorshift128 is fully invertible; a known-plaintext attack on the cleartext 64-byte header window (always present at image offset `0x200`) plus the predictable Cortex-M vector-table structure recovers keystream trivially. Do **not** reuse this design for anything that needs to resist tampering. See [§23](#23-security-analysis) for the full breakdown.

---

## 3. At a glance

| Property                 | Value                                                              |
| ------------------------ | ------------------------------------------------------------------ |
| Product                  | Seek Thermal Compact Android CW                                    |
| Internal build name      | _none embedded_ (marker `0x03020002` + timestamp only)             |
| Build timestamp          | `Jul  5 2018 17:35:20`                                             |
| Loaded application       | `32K_43X0_COMPACT-8HZ`                                             |
| Image size               | 65,536 bytes (`0x10000`)                                           |
| Image SHA-256            | `5A9B0661DC707CDA6E4EBA0A9792E7D3E9695566E4F58EE4259440635595D225` |
| Target                   | NXP LPC43xx, ARM Cortex-M4 (ARMv7-M), little-endian                |
| Mapped base              | `0x14000000` (SPIFI external SPI-NOR, used in command mode)        |
| Initial SP (MSP)         | `0x10020000`                                                       |
| Reset vector             | `0x14000371` (Thumb)                                               |
| Application region       | `0x10000000`–`0x1001C000` (112 KB)                                 |
| Cipher                   | software xorshift128 (Marsaglia), shift triple 11/19/8             |
| Key whitening mask       | `0x13579BDF`                                                       |
| Acceptance test          | full 32-bit plaintext checksum `== 0x0000FFFF`                     |
| Total functions analyzed | 61 (custom bootloader code plus imported lpcspifilib routines)     |
| Language                 | C (GNU C99/C11)                                                    |

For the specific dump this was reconstructed against, the boot decision resolves to: **slot A (`0x14030000`), Key A, monolithic path, MSP `0x10020000`, jump `0x100002E1`** — see [§22 Verifying the reconstruction](#22-verifying-the-reconstruction).

---

## 4. Target hardware

- **Product:** Seek Thermal Compact Android CW.
- **MCU:** NXP LPC43xx family (the reconstruction matches an LPC4337-class part). The loader places a 112 KB application at `0x10000000` plus its own 16 KB runtime above it, so the part has at least 128 KB of contiguous SRAM at `0x10000000`.
- **Core:** ARM Cortex-M4, ARMv7-M, little-endian, Thumb-2.
- **Boot source:** external SPI-NOR over the SPIFI controller (peripheral base `0x40003000`), mapped at `0x14000000`. This build drives the controller in **command mode** and never enters memory-mapped (XIP) mode.
- **Flash device in the analyzed dump:** a 4 MB (32 Mbit) SPI-NOR part. lpcspifilib's device database supports Macronix `MX25L8035E/6435E/3235E/1635E`, Spansion `S25FL016K/032P/064P/129P/164K/256S/512S`, and Winbond `W25Q32FV/64FV/80BV`; the attached part is detected at runtime by JEDEC ID.
- **SRAM regions used:** the low bank from `0x10000000` (application + bootloader runtime).

---

## 5. Repository layout

```
80K_43X0_Bootloader/                         ← workspace
│
├─ lpc_chip_43xx/                             ← LPCOpen chip library      [IMPORT, unchanged]
│  ├─ inc/   chip.h, cmsis.h, core_cm4.h,
│  │         scu_18xx_43xx.h, rgu_18xx_43xx.h, creg_18xx_43xx.h, …
│  └─ src/   (CMSIS + the few peripheral TUs actually linked)
│
├─ lpcspifilib/                               ← NXP lpcspifilib            [IMPORT, unchanged]
│  ├─ inc/
│  │   ├─ spifilib_api.h        ← public API (spifiInit, spifiProgram, spifiRead, …)
│  │   └─ spifilib_dev.h        ← handle + family-descriptor internals
│  └─ src/
│      ├─ spifilib_dev.c                     ← core driver + HW register layer
│      └─ spifilib_fam_standard_cmd_set.c    ← "Common SPIFI Command Set" family + device DB
│
└─ bootloader/                                ← THE APPLICATION           [RECONSTRUCT]
   ├─ inc/
   │   └─ bootloader.h          ← memory map, magic numbers, slot table, prototypes
   ├─ src/
   │   ├─ startup_lpc43xx.c     ← g_pfnVectors[] (all-trap), Reset_Handler, fault handlers
   │   ├─ boot_main.c           ← boot_main, select_boot_slot, image_try_keys, memzero_words
   │   ├─ crypto_stream.c       ← xorshift128_next, prng_seed_*, stream_decrypt_*,
   │   │                           stream_checksum16, stream_decrypt_segment
   │   ├─ spifi_glue.c          ← spifi_init (command-mode; returns handle; not refcounted)
   │   ├─ flash_if.c            ← mem_read (spifi_read wrapper), flash_program,
   │   │                           flash_erase_block, dwords_all_eq
   │   ├─ board_timer.c         ← board_gpio_init_timer_delay, stash_status_config_values,
   │   │                           timer0_read_tc, timer_ms_to_ticks
   │   └─ keys.c                ← g_boot_config_base, g_keyA, g_keyB,
   │                              g_device_key_slot_flash (linker-placed)
   └─ ld/
       └─ lpc43xx_spifi_boot.ld ← 64 KB image @0x14000000, RAM relocation to
                                   0x1001C000, device-key slot fixed @0x14000218
```

There is no `util_mem.c` in this build (the small copy/fill helpers were dropped — see [§24](#24-differences-from-the-compact-pro-ff-bootloader)), and `board_timer.c` is new.

---

## 6. What is reconstructed vs. imported

Of the 61 functions resolved in the disassembly:

- **The SPI-NOR driver portion is `lpcspifilib` and is imported, not rewritten.** This is everything the manual analysis labelled `spifi_reset_controller`, `spifi_register_family`, `spifi_register_all_families`, `spifi_get_device_size`, `spifi_init_device`, `spifi_probe_family` / `spifi_find_device`, `list_insert`, `spifi_set_memmode` / `spifi_set_options` / `spifi_get_info` / `spifi_in_memory_mode`, `spifi_dev_to_cmd_mode`, `spifi_get_block_from_addr`, `spifi_program` / `spifi_read` / `spifi_erase` (+ its `spifi_erase_tail` body), the `spifi_hw_wait_cmd` / `spifi_cmd_write_enable` / `spifi_status_modify_bit` / `spifi_device_status_check` helpers, the `spifi_getstatus_*` / `spifi_write_status_*` variants, `spifi_status_to_flags`, `spifi_cmd_chip_erase`, `spifi_erase_64k_block` / `_4k_sector`, `spifi_page_program`, `spifi_read_data`, `spifi_modehook_clear_opts`, `spifi_build_family`, and `spifi_set_block_prot`. (This build is compiled at higher optimization for the library, so the per-register hardware accessors and the device-detection loop are inlined into their callers; a few entry points that became unused once XIP and read-modify-write were removed — `spifi_dev_to_mem_mode`, `spifi_get_info`, `spifi_get_addr_from_block` — were garbage-collected out of the image entirely.)
- **The bootloader-specific functions are reconstructed.** The startup/CRT0, the boot logic (`boot_main`, `select_boot_slot`, `image_try_keys`, `memzero_words`), the stream cipher (`xorshift128_next`, `prng_seed_*`, `stream_decrypt_*`, `stream_checksum16`), the flash wrapper layer (`mem_read`, `flash_program`, `flash_erase_block`, `dwords_all_eq`), the board/timer bring-up (`board_gpio_init_timer_delay`, `stash_status_config_values`, `timer0_read_tc`, `timer_ms_to_ticks`), the single SPIFI glue wrapper (`spifi_init`), and the embedded key/config data.

A practical consequence: **the bootloader-specific logic is the entire attack/patch surface.** Everything from `spifi_init` onward is vendor plumbing you can treat as a black box that gives you read/program/erase against `0x14000000`.

### Name mapping — disassembly label → real lpcspifilib API

The reconstructed code calls the real library names (that is how it was actually written); the disassembly labels were manually assigned reverse-engineering aliases. Every call site is annotated `/* IDA: <name> */`. The bootloader only touches these entry points:

| Disassembly label             | Real lpcspifilib API                            | Note                                                           |
| ----------------------------- | ----------------------------------------------- | -------------------------------------------------------------- |
| `spifi_reset_controller`      | `spifiInit(ctrlAddr, reset)`                    | controller bring-up/reset                                      |
| `spifi_register_family`       | `spifiRegisterFamily(regFx)`                    | issued 3× at init; calls 2–3 are no-ops                        |
| `spifi_register_all_families` | `SPIFI_REG_FAMILY_CommonCommandSet`             | the registration fn passed in                                  |
| `spifi_get_device_size`       | `spifiGetHandleMemSize(ctrlAddr)`               | returns RAM handle/context size, **not** flash size (misnomer) |
| `spifi_init_device`           | `spifiInitDevice(pMem, sz, ctrlAddr, baseAddr)` | builds the handle                                              |
| `spifi_set_options`           | `spifiDevSetOpts(h, opts, set)`                 |                                                                |
| `spifi_get_block_from_addr`   | `spifiGetBlockFromAddr(h, addr)`                |                                                                |
| `spifi_program`               | `spifiProgram(h, addr, buf, bytes)`             |                                                                |
| `spifi_read`                  | `spifiRead(h, addr, buf, bytes)`                | the read primitive `mem_read` is built on                      |
| `spifi_erase`                 | `spifiErase(h, firstBlk, numBlks)`              | reached via the `spifi_erase_tail` body                        |

Verify the exact spellings against the lpcspifilib revision you vendor — the API has had minor revisions; these are the stable LPCOpen names.

---

## 7. Manually assigned function labels

The flash dump does not contain function symbols or original function names. The labels below were assigned manually during analysis based on each routine's behavior, call context, and relationship to known LPCOpen/lpcspifilib code. The reconstruction keeps these labels so the source can be compared directly with the disassembly. Addresses are flash/image addresses (the `0x14000000` ROM view); the SRAM-relocated routines map back per [§10](#10-memory-map).

| Address      | Function label                |
| ------------ | ----------------------------- |
| `0x14000260` | `IRQ52_Handler`               |
| `0x14000370` | `Reset_Handler`               |
| `0x140003a8` | `jump_to_ram_stage`           |
| `0x140003b8` | `image_try_keys`              |
| `0x14000444` | `select_boot_slot`            |
| `0x140004f4` | `memzero_words`               |
| `0x14000508` | `board_gpio_init_timer_delay` |
| `0x1400056c` | `boot_main`                   |
| `0x1400072c` | `prng_seed_from_key`          |
| `0x1400074c` | `prng_seed_keyA`              |
| `0x14000758` | `prng_seed_keyB_or_device`    |
| `0x1400079c` | `xorshift128_next`            |
| `0x14000800` | `stream_decrypt_skip_header`  |
| `0x140008ec` | `stream_checksum16`           |
| `0x140009d4` | `stream_decrypt_segment`      |
| `0x14000b04` | `spifi_init`                  |
| `0x14000b9c` | `mem_read`                    |
| `0x14000c48` | `flash_erase_block`           |
| `0x14000c80` | `flash_program`               |
| `0x14000cc0` | `stash_status_config_values`  |
| `0x14000cd4` | `dwords_all_eq`               |
| `0x14000cec` | `spifi_find_device`           |
| `0x14000d38` | `spifi_probe_family`          |
| `0x14000df4` | `spifi_register_family`       |
| `0x14000e14` | `list_insert`                 |
| `0x14000e2c` | `spifi_reset_controller`      |
| `0x14000e54` | `spifi_in_memory_mode`        |
| `0x14000e60` | `spifi_set_memmode`           |
| `0x14000ec8` | `spifi_dev_to_cmd_mode`       |
| `0x14000ee0` | `spifi_get_device_size`       |
| `0x14000f08` | `spifi_init_device`           |
| `0x14000fbc` | `spifi_set_options`           |
| `0x1400103a` | `spifi_get_block_from_addr`   |
| `0x14001052` | `spifi_program`               |
| `0x1400108e` | `spifi_read`                  |
| `0x140010ca` | `spifi_erase`                 |
| `0x140010cc` | `spifi_erase_tail`            |
| `0x140010f6` | `spifi_hw_wait_cmd`           |
| `0x140010fe` | `spifi_cmd_write_enable`      |
| `0x14001108` | `spifi_wait_device_ready`     |
| `0x1400111a` | `spifi_status_modify_bit`     |
| `0x14001144` | `spifi_device_status_check`   |
| `0x1400115c` | `spifi_getstatus_2sr_norm`    |
| `0x140011a0` | `spifi_getstatus_3sr`         |
| `0x140011d8` | `spifi_getstatus_1sr`         |
| `0x140011f4` | `spifi_getstatus_2sr`         |
| `0x14001238` | `spifi_write_status_2byte`    |
| `0x14001268` | `spifi_write_status_3byte`    |
| `0x140012a0` | `spifi_write_status_1byte`    |
| `0x1400139a` | `spifi_status_to_flags`       |
| `0x140013e8` | `spifi_cmd_chip_erase`        |
| `0x14001418` | `spifi_erase_64k_block`       |
| `0x14001490` | `spifi_erase_4k_sector`       |
| `0x140014f2` | `spifi_page_program`          |
| `0x140015a6` | `spifi_read_data`             |
| `0x14001630` | `spifi_modehook_clear_opts`   |
| `0x1400164c` | `spifi_build_family`          |
| `0x140017de` | `spifi_set_block_prot`        |
| `0x1400181c` | `spifi_register_all_families` |
| `0x140019a0` | `timer0_read_tc`              |
| `0x140019ac` | `timer_ms_to_ticks`           |

The exact addresses of the crypto and lpcspifilib bodies shift slightly versus the sibling build because the inserted `board_gpio_init_timer_delay` pushes `boot_main` and everything after it forward by `0x90`. There are **no** RAM-resident interrupt handlers in this image — every peripheral vector is the `IRQ52_Handler` trap, so there are no `0x1001Cxxx` handler addresses to list.

---

## 8. Build prerequisites

- **IDE:** LPCXpresso or its successor **MCUXpresso IDE**.
- **Toolchain:** GNU Arm Embedded (`arm-none-eabi-gcc`). This is a C project — the "GNU C++" reported in the IDA header reflects only the managed-build linker driver, not the language.
- **NXP LPCOpen for LPC43xx:** the LPCOpen package for an LPC4337/LPC43xx LPCXpresso board. You only need the chip library: CMSIS core headers, `chip.h`, and the SCU/RGU/CREG headers. The bootloader links very little of it (it pokes SCU/CREG/RGU/NVIC/TIMER0/GPIO directly), so a minimal subset compiles fine.
- **NXP lpcspifilib:** the standalone SPIFI library, also shipped inside the LPCOpen examples tree (`.../lpcspifilib/`). It provides `spifilib_api.h`, `spifilib_dev.h`, `spifilib_dev.c`, and the family file `spifilib_fam_standard_cmd_set.c`.

**Version caveat:** the image was built Jul 2018, so match a contemporaneous lpcspifilib revision. The public API names used here are stable, but if a name differs in your vendored copy, only the `/* IDA: … */`-tagged call sites in `spifi_glue.c` / `flash_if.c` change.

**Per-file optimization:** in this image the crypto, the flash I/O layer, and `image_try_keys` were compiled at **`-O0`** while the rest of the bootloader was optimized. That difference only affects the machine code shape; the reconstructed C is the idiomatic form. If you want the listing to match more closely, compile `crypto_stream.c`, `flash_if.c`, and the `image_try_keys` translation unit at `-O0` and the rest at `-Os`.

---

## 9. Building in MCUXpresso

Create three managed-build projects in one workspace, matching the folder tree:

```
80K_43X0_Bootloader/         (workspace)
├─ lpc_chip_43xx/   →  Static Library  (LPCOpen chip lib, imported)
├─ lpcspifilib/     →  Static Library  (NXP lpcspifilib, imported)
└─ bootloader/      →  Executable      (this reconstruction; references the two libs)
```

In the **bootloader** project properties:

- **MCU / linker** — select the LPC43xx part; under _C/C++ Build → Settings → Managed Linker Script_, turn the managed script **off** and point _Linker → Linker script_ at `bootloader/ld/lpc43xx_spifi_boot.ld` (the bootloader needs the custom flash-`@0x14000000` / SRAM-relocation layout, not the stock script).
- **Includes** — add `bootloader/inc`, `lpcspifilib/inc`, and the LPCOpen `inc` directories.
- **References** — add `lpc_chip_43xx` and `lpcspifilib` as project references so they're built and linked.
- **Symbols** — define the LPCOpen part macros the chip headers expect (e.g. `CORE_M4`, and the chip family define such as `CHIP_LPC43XX`).

**Toolchain flags:**

```
-mcpu=cortex-m4 -mthumb -mfloat-abi=softfp -mfpu=fpv4-sp-d16
-std=gnu11 -Os -ffunction-sections -fdata-sections -fno-strict-aliasing
# link:
-nostartfiles -Wl,--gc-sections
```

`-nostartfiles` because we supply `startup_lpc43xx.c`. `-fno-strict-aliasing` because the flash layer type-puns addresses freely. The one mandatory non-default is already baked into `startup_lpc43xx.c`: `Reset_Handler` carries `optimize("no-tree-loop-distribute-patterns")` so its inline copy/zero loops aren't turned into `memcpy`/`memset` calls into not-yet-relocated SRAM (which would fault). See [§12](#12-boot-flow-end-to-end).

---

## 10. Memory map

### Flash (external SPI-NOR, mapped at `0x14000000`, read in command mode)

| Region                       | Address                   | Notes                                                               |
| ---------------------------- | ------------------------- | ------------------------------------------------------------------- |
| Bootloader image (this file) | `0x14000000`–`0x14010000` | 64 KB (meaningful bytes only in `0x14000000`–`0x14001E1B`)          |
| Per-device key slot          | `0x14000218`              | 16 bytes, blank (`0xFF`) in this dump                               |
| Build-info block             | `0x140019B8`              | 4-byte marker (`0x03020002`) + build date/time; info ptr to the app |
| Boot-config record           | `0x14010000`              | 16 bytes; first dword selects the slot                              |
| Firmware slot A              | `0x14030000`              | encrypted application                                               |
| Firmware slot B              | `0x14050000`              | encrypted application                                               |
| Recovery / golden slot       | `0x14070000`              | encrypted application                                               |

Slots are `0x20000` (128 KB) apart. The boot-config base (`0x14010000`) is also handed to the booted application.

### RAM (the layout `Reset_Handler` establishes)

```
0x10000000 ┐ (decrypted app lands here; 0x200/204/208 = handoff info block)
           │  112 KB application region
0x1001C000 ┤ bootloader code  (RAM copy of flash 0x140003B8+, 0x1600 bytes)
0x1001D600 ┤ keys/config blob (config base, Key A @..604, Key B @..614; from 0x140019DC)
0x1001DA40 ┤ BSS: SPIFI handle (0x54) + handle ptr @..A94 + board cells — zeroed
0x1001DB9C ┤ end of BSS
0x1001F800 ┤ 0xCDCDCDCD stack guard
0x10020000 ┘ MSP (bootloader stack top)
```

### Flash ↔ RAM relocation formula

`Reset_Handler` relocates flash `0x140003B8 → RAM 0x1001C000`. So for any RAM address `R` in the relocated code:

```
flash = R - 0x1001C000 + 0x140003B8
```

This is how function pointers in the RAM copy map back to their flash bodies. `boot_main` is linked at SRAM `0x1001C1B4` (flash `0x1400056C`).

---

## 11. The "80K" in the name, and the build identity

The `80K_43X0_Bootloader` label is a family/lineage name carried over from the sibling builds; it is not a literal measurement of this build, and this image does **not** actually embed that string. The "80K" historically referred to an 80 KB application region; **this revision reserves 112 KB.** The runtime region (`RAM_BOOT`) begins at `0x1001C000`, which is `0x10000000 + 112 KB`. The decryptor drops the application into the **low 112 KB** of the SRAM bank (`0x10000000`–`0x1001C000`) and the bootloader keeps its own runtime — relocated code, keys, BSS, stack — in the 16 KB above it (`0x1001C000`–`0x10020000`).

What this build _does_ embed is a small build-info block at `0x140019B8`: a 4-byte marker (`0x03020002`) followed by the build date `"Jul  5 2018"` and time `"17:35:20"`. The pointer to this block (`0x140019B8`) is what the loader hands the application as its info pointer. Unlike the Compact Pro FF image, **there is no embedded ASCII build-name string** anywhere in the 64 KB image, and there is no trailing `"BOOT"` footer. The only human-readable name recoverable from the dump is that of the **application** the loader boots, `32K_43X0_COMPACT-8HZ`, which appears in the slot footers (e.g. at `0x3BFD0` just past slot A's `"CODE"` footer).

---

## 12. Boot flow, end to end

Traced against the analyzed dump, so the addresses and values are the real ones.

### Phase 0 — The part's boot ROM hands off

On power-up the LPC43xx internal boot ROM runs first, strapped to boot from SPIFI. It maps the SPI-NOR at `0x14000000` and follows the Cortex-M reset convention:

- `MSP ← *(0x14000000) = 0x10020000`
- `PC  ← *(0x14000004) = 0x14000371` (Thumb), i.e. `Reset_Handler` at `0x14000370`, executing from flash.

### Phase 1 — `Reset_Handler` / CRT0 (running from flash)

1. `CPSID i` — mask interrupts.
2. `CREG_M4MEMMAP = 0x10000000` (alias the local SRAM bank to address 0); `VTOR = 0x14000000` (flash vector table for now; every vector except reset is a trap).
3. Write the `0xCDCDCDCD` guard at `0x1001F800`; re-set `MSP = 0x10020000`.
4. Reset peripherals: `RGU_RESET_CTRL0 = 0x10DF1000`, `RGU_RESET_CTRL1 = 0x01DFF7FF`; clear all NVIC pending (`0xFFFFFFFF` to `ICPR0..7`).
5. Run the scatter-load tables:
   - **Zero BSS:** `0x15C` bytes at `0x1001DA40`.
   - **Copy `.data` (config + keys):** `0x440` bytes from flash `0x140019DC → 0x1001D600`. This is what puts the config base (`0x1001D600`), Key A (`0x1001D604`) and Key B (`0x1001D614`) in RAM.
   - **Copy `.text_ram` (the real logic):** `0x1600` bytes from flash `0x140003B8 → 0x1001C000`.
6. Tail-jump to `jump_to_ram_stage`.

**Why relocate to RAM:** `select_boot_slot` may erase and reprogram the SPIFI flash (the config block), which means driving the controller with explicit commands; you cannot fetch your own instructions from the SPI-NOR while doing that, so the logic runs from SRAM. This is also why the CRT0 copy/zero loops are written **inline** with an optimization barrier — at that point the SRAM copy doesn't exist yet, so the startup must not call `memcpy`/`memset` (which live in `.text_ram`).

### Phase 2 — Into RAM

`jump_to_ram_stage` loads `0x1001C1B5` (Thumb bit set) and `BX`es. From here, execution is from SRAM: `0x1001C1B4` is the relocated copy of `boot_main`.

### Phase 3 — `boot_main` (running from RAM)

1. **Pin-mux P3_3..P3_8 onto the SPIFI bus:** `SCU_SFSP3_3..8 = 0xD3, 0xF3, 0xD3, 0xD3, 0xD3, 0x13`.
2. **`spifi_init()`** — reset controller, register the device-family database (3×; calls 2–3 are no-ops), probe JEDEC ID (a 4 MB part here), build the handle, apply the quad option, store the handle. **No XIP** — the controller stays in command mode.
3. **`board_gpio_init_timer_delay()`** — configure a handful of SCU pins (`SFSP1_1=0x45`, `SFSP1_2=5`, `SFSP3_0=4`, `SFSP2_13=0`, `SFSP1_4=0x40`), set `P1_13` as a GPIO output (`DIR1` bit 13), drive byte pins `P1_2 = 0` and `P0_14 = 1`, then busy-wait ~200 ms on TIMER0 and record `(1, 13)`. (As captured, the TIMER0 calibration cell is zero, so the wait returns immediately — see [§20](#20-reconstruction-caveats-load-bearing-assumptions).)
4. **`select_boot_slot(0)`** — read the 16-byte config at `0x14010000`. Selector dword is `0x00000000` (blank) → try slot A first; `image_try_keys(0x14030000)` validates, so it returns `0x14030000`.
5. **`image_try_keys(0x14030000)`** again to learn the key id. Read the cleartext header at `slot+0x200` (`magic 0xA1B2C3D4`, `len 0xA6B8`); try Key B/device first — `stream_checksum16` over `0xA6B8` bytes yields `0xFA3BEA91` → fail; try Key A — yields exactly `0x0000FFFF` → pass; return **2 (Key A)**.
6. **Seed the PRNG with Key A:** state `[4D4F4B4B, B825505C, AE252CD1, 0D93AA99]`.
7. **Choose the path.** `magic` matches and `len 0xA6B8 < 0x1C000` → **monolithic path:**
   - Footer address `= slot + ((len>>14)+1)*0x4000 - 0x40 = 0x1403BFC0`. Read 64 bytes; tag is `"CODE"` (`0x45444F43`) and footer length equals `0xA6B8`.
   - `stream_decrypt_skip_header(0x10000000, slot, 0xA6B8, state)` decrypts the whole image to SRAM, leaving words 128–143 verbatim.
   - Hand off: `VTOR = 0x10000000`; `MSP = *(0x10000000) = 0x10020000`; `R0 = slot = 0x14030000`; `BX *(0x10000004) = 0x100002E1`. The flash bus is still in command mode. Control never returns.

### The segmented (fallback) path — not taken here, but part of the machine

If the monolithic checks fail (wrong magic, `len ≥ 0x1C000`, bad `"CODE"` footer, or decrypt error), `boot_main` instead decrypts a `0x2C0`-byte segment table, then for each descriptor fast-forwards the PRNG and `stream_decrypt_segment`s it into its load address, zero-fills each segment's BSS, publishes a handoff block at `0x10000200/204/208` (info pointer `0x140019B8`), enables IRQs, and jumps the entry. Note the two paths differ in handoff convention: the monolithic app gets only MSP/entry plus its slot base in `R0`; the segmented app gets the published handoff block and runs with interrupts already enabled.

### Failure behavior

There is no rich error handling. A null slot base or a failed segment decrypt parks the core in a `while(1)` spin. Recovery is purely at the slot level (the A/B/golden ordering). A corrupt image that still checksums correctly but misbehaves is the application's problem, not the loader's.

### One-line summary for this dump

```
ROM      : map SPIFI @0x14000000; MSP=0x10020000; jump 0x14000370
CRT0     : mask IRQ; VTOR=0x14000000; reset peripherals; clear NVIC pending
           zero BSS @0x1001DA40; copy keys ->0x1001D600; copy code ->0x1001C000
           jump RAM boot_main @0x1001C1B4
boot_main: pinmux P3; spifi_init -> command mode (4 MB part)
           board_gpio_init_timer_delay -> SCU/GPIO + ~200ms (no-op as captured)
           select_boot_slot(0): config selector=0 -> slot A 0x14030000
           image_try_keys -> 2 (Key A; Key B 0xFA3BEA91 fails; Key A checksum 0x0000FFFF)
           seed PRNG with Key A
           header @0x14030200: magic A1B2C3D4, len 0xA6B8 (<0x1C000 -> monolithic)
           footer @0x1403BFC0: "CODE", len 0xA6B8  (ok)
           decrypt 0xA6B8 bytes -> 0x10000000
           VTOR=0x10000000; MSP=0x10020000; R0=0x14030000; BX 0x100002E1
app      : running from SRAM, owns 0x10000000..0x10020000 (bus left in command mode)
```

---

## 13. Image format

An application image is a stream of 32-bit words, encrypted with the positional keystream cipher, with two cleartext landmarks:

### Cleartext header window (always plaintext)

Words **128–143** (byte offset **`0x200`–`0x23F`**, 64 bytes) are stored **verbatim, not XORed**. This is the cleartext image header that the loader reads _before_ it knows the key:

- `header[0]` = magic `0xA1B2C3D4`
- `header[1]` = image length in bytes
- (for the segmented format, `header[4]`/word 132 = the app entry pointer)

### "CODE" footer (monolithic only)

A 64-byte plaintext footer sits at the 16 KB-aligned top of the image region:

```
footer_addr = slot + ((len>>14)+1)*0x4000 - 0x40
footer[0]   = 0x45444F43  ("CODE")
footer[1]   = image length (must equal header length)
```

It's a cheap "is this really a complete code image" check, read straight from flash before the loader pays for a full decrypt. For slot A here (`len 0xA6B8`) that resolves to `0x1403BFC0`.

### Monolithic vs. segmented

|                | Monolithic                                   | Segmented (fallback)                                |
| -------------- | -------------------------------------------- | --------------------------------------------------- |
| Selected when  | `magic` ok and `len < 0x1C000` and footer ok | otherwise                                           |
| Decrypt target | one blob to `0x10000000`                     | scattered per-segment load addresses                |
| Table          | none                                         | `0x2C0`-byte segment table                          |
| BSS            | (app handles)                                | zero-filled per descriptor by the loader            |
| Handoff        | MSP + entry, slot base in `R0`               | handoff block at `0x10000200/204/208`, IRQs enabled |
| Entry          | `*(0x10000004)`                              | segment-table word 132                              |

For the segmented table, the observed word offsets (verbatim from the disassembly; surrounding struct semantics inferred) are:

```
[128..143]  cleartext header window; word 132 = app entry pointer
[144..155]  pass-1 load descriptors: 4 × { srcRef, dstVMA, byteLen }
[156..163]  BSS descriptors:         4 × { addr, byteLen }
[164..175]  pass-2 load descriptors: 4 × { srcRef, dstVMA, byteLen }
```

`srcRef` is a bootloader-relative address; the read offset within the slot is `srcRef - 0x14000000`.

---

## 14. The slot system

Three firmware slots plus a 16-byte config record drive selection. `select_boot_slot(update_flag)` reads the record at `0x14010000` and returns the chosen slot base.

### Selection logic (`update_flag == 0`, the normal call)

The selector dword (`cfg[0]`) decides the preference order; each candidate is gated through `image_try_keys`:

- **blank** (`0x00000000` or `0xFFFFFFFF`) → try **A**, then **B**, then **recovery**
- **`1`** → prefer **B**, then **A**, then **recovery**
- **any other value** (e.g. `2`) → prefer **recovery**, then **A**, then **B**

The predicate the binary uses is `(uint32_t)(cfg[0]-1) <= 0xFFFFFFFD`, which is false only for the two blank values. That is the whole "blank → prefer A" branch.

### Rollback path (`update_flag != 0`)

This is the hook a host/app calls to flip the device into recovery: it re-resolves the current slot, and if it's A or B, stamps the flag over that slot's header magic (invalidating it), forces the config selector to `2`, erases and rewrites the config block (via `flash_erase_block`), and returns recovery. Not reached from `boot_main` in normal operation.

---

## 15. Cryptographic scheme

### Cipher — xorshift128 (Marsaglia)

`xorshift128_next` is the textbook 32-bit xorshift128 with shift constants **11 / 19 / 8**, state `[x, y, z, w]`:

```
t = x ^ (x << 11)
x = y;  y = z;  z = w
w = w ^ (w >> 19) ^ t ^ (t >> 8)
return w                       ; one keystream word
```

### Key → seed transform

The stored 16-byte key (`k0,k1,k2,k3` as little-endian dwords) is whitened with the fixed mask `K = 0x13579BDF` and **rotated by one word** into the PRNG state:

```
x = k1 ^ K
y = k2 ^ K
z = k3 ^ K
w = k0 ^ K          ; note: key word 0 lands in w, not x
```

The rotation is easy to get wrong and changes the entire keystream, so it is worth re-stating: `state = [k1, k2, k3, k0] ^ 0x13579BDF`.

### Decryption — positional XOR

The image is processed one 32-bit word at a time; each ciphertext word is XORed with one keystream word. The PRNG is **positional**: the generator is advanced for _every_ word (so keystream word N lines up with image word N), even for the verbatim header window which is copied unchanged. The segment loader fast-forwards the generator by `image_offset/4` words so the keystream aligns to each segment's position within the overall image.

### Integrity check

- **Keystream checksum** (`stream_checksum16`): decrypts and sums all plaintext words into a 32-bit accumulator; the image is valid only if the accumulator equals exactly **`0x0000FFFF`**. This is the per-key acceptance test in `image_try_keys`. Note the name says "16" but the comparison is full 32-bit — an image whose low 16 bits happen to be `0xFFFF` still fails unless the high 16 are zero too. (Key A yields `0x0000FFFF` for slot A here; Key B yields `0xFA3BEA91`.)

The acceptance decision is the checksum alone — there is no separate decrypted-SP range check.

---

## 16. Keys and where they live

There are **two embedded 128-bit keys**, plus an optional **per-device override slot**.

### Key A — used by `prng_seed_keyA`

```
RAM (runtime) : 0x1001D604      Flash : 0x140019E0      File offset : 0x19E0
Bytes (16)    : 46 31 C4 1E 94 D0 18 5E 83 CB 72 AB 0E B7 72 BD
xorshift seed : x=0x4D4F4B4B  y=0xB825505C  z=0xAE252CD1  w=0x0D93AA99
```

### Key B — used by `prng_seed_keyB_or_device` (fallback when the device slot is blank)

```
RAM (runtime) : 0x1001D614      Flash : 0x140019F0      File offset : 0x19F0
Bytes (16)    : E5 EE AC C9 92 D3 C4 38 FE 04 13 B8 25 3C 29 7C
xorshift seed : x=0x2B93484D  y=0xAB449F21  z=0x6F7EA7FA  w=0xDAFB753A
```

### Per-device override slot

```
Flash : 0x14000218 (file offset 0x218)
Bytes : FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF   (BLANK)
```

`prng_seed_keyB_or_device` reads the 16 bytes at `0x14000218`. A slot that is **all-`0x00`** _or_ **all-`0xFF`** is treated as blank → Key B is used. Only a slot that is neither is used as the key. In this dump the slot is erased, so Key B is the fallback (and, for slot A, Key A is the one that actually validates).

### How the keys get into RAM

`Reset_Handler` copies `0x440` bytes from flash `0x140019DC → 0x1001D600`. The first word of that blob is the boot-config base (`0x14010000`), then Key A (`0x1001D604`), then Key B (`0x1001D614`), then the SPIFI device tables.

To decrypt a captured image: seed xorshift128 with the matching key's `[x,y,z,w]`, keep words 128–143 verbatim, and XOR every other 32-bit word with one keystream word.

---

## 17. Module reference

### `bootloader.h`

The single shared header: the flash/RAM memory map, image-format magic numbers and offsets, slot bases, return-code legend, the PRNG whitening mask, and prototypes for every reconstructed function. Pointers are real pointers (the Hex-Rays "int-as-address" artifacts are gone); argument order and semantics are preserved exactly; the gotcha functions carry warning comments.

### `startup_lpc43xx.c`

`g_pfnVectors[]`, `Reset_Handler` (CRT0: vector remap, peripheral reset, NVIC clear, inline BSS-zero / `.data` copy / code relocation), the WFI fault handlers, and the `IRQ52_Handler` catch-all. Every peripheral-interrupt vector points at the trap — this build installs **no** live interrupt handlers and has no RAM-resident handler cells. The flash-resident handlers/CRT0 must not call into not-yet-relocated SRAM, hence the inline loops + `no-tree-loop-distribute-patterns` barrier.

### `boot_main.c`

The logic core: `boot_main` (both paths + handoff), `select_boot_slot`, `image_try_keys`, `memzero_words`. Runs from SRAM. `boot_main` calls `board_gpio_init_timer_delay()` right after `spifi_init()`. The acceptance test is the keystream checksum alone. The segmented-path word offsets are verbatim from the disassembly.

### `crypto_stream.c`

The keystream cipher: `xorshift128_next`, `prng_seed_from_key` / `prng_seed_keyA` / `prng_seed_keyB_or_device`, `stream_decrypt_skip_header`, `stream_checksum16`, `stream_decrypt_segment`. Verified byte-for-byte against the listing (seed arithmetic, 11/19/8 shifts, verbatim window, 32-bit checksum). `stream_decrypt_skip_header` and `stream_checksum16` are deliberately the same loop differing only by store-vs-accumulate, so the checksum sees exactly the plaintext the decrypt would produce. (Compiled `-O0` in this image.)

### `spifi_glue.c`

One bootloader wrapper over lpcspifilib: `spifi_init` brings the controller up, registers the family database three times (the second and third guarded to no-ops), probes the JEDEC ID, builds a single device handle, applies the quad option, stores the handle and returns it. It is **not** reference-counted, it deliberately leaves the controller in **command mode** (no XIP), and there is no deinit and no SPIFI lock. Exposes `g_spifi_handle` for `flash_if.c`.

### `flash_if.c`

The flash-access layer: `mem_read` (a `spifiRead` wrapper with destination-alignment handling — the only way this build reads flash, since it never maps the SPI-NOR for XIP), `dwords_all_eq`, `flash_program` (source-alignment check, then `spifiProgram`), and `flash_erase_block` (`spifiGetBlockFromAddr` + `spifiErase`). There is no read-modify-write path, no chip-erase, no XIP mode switching, no SPIFI lock, and no read-back verification. Every library call is `/* IDA: … */`-annotated.

### `board_timer.c`

The board GPIO/pin bring-up and TIMER0 busy-wait that runs before slot selection: `board_gpio_init_timer_delay`, `stash_status_config_values`, `timer0_read_tc`, `timer_ms_to_ticks`. The pin values are reproduced verbatim; the peripheral identities behind the SCU/GPIO/TIMER0 addresses are taken from the literals. The ticks-per-ms calibration cell (`0x1001DB98`) is uninitialised in-image (see [§20](#20-reconstruction-caveats-load-bearing-assumptions)).

### `keys.c`

The embedded key material and boot-config base. Key A, Key B, and the config base live in `.data` (LMA in flash, copied to RAM by CRT0). The per-device slot stays in flash, pinned at `0x14000218` via the `.dev_key` linker section.

### `ld/lpc43xx_spifi_boot.ld`

The custom layout: vectors at `0x14000000`, the `.dev_key` slot fixed at `0x14000218`, the flash-resident `.text_boot`, the LPCXpresso-style scatter-load "Global Section Table," `.text_ram` / `.data` relocated to `0x1001C000`+ with LMA in flash, and `.bss` (NOLOAD) ending at `0x1001DB9C`.

---

## 18. Configuration constants

The key tunables (all in `bootloader.h`):

```c
#define SPIFI_XIP_BASE        0x14000000u   /* external SPI-NOR address window */
#define BOOT_CONFIG_BASE      0x14010000u   /* 16-byte boot-config record   */
#define SLOT_A_BASE           0x14030000u
#define SLOT_B_BASE           0x14050000u
#define SLOT_RECOVERY_BASE    0x14070000u
#define SLOT_STRIDE           0x00020000u   /* 128 KB between slots          */
#define DEVICE_KEY_SLOT_ADDR  0x14000218u   /* 16-byte per-unit key override */
#define BUILD_INFO_ADDR       0x140019B8u   /* marker + date/time (no name)  */
#define RAM_APP_LOAD_BASE     0x10000000u   /* decrypted image lands here    */
#define RAM_HANDOFF_INFO      0x10000200u   /* segmented-path info block     */
#define RAM_CODE_BASE         0x1001C000u   /* RAM copy of boot code         */
#define RAM_DATA_BASE         0x1001D600u   /* RAM copy of config/keys       */
#define RAM_APP_REGION_TOP    0x1001C000u   /* top of the 112 KB app region  */
#define MSP_TOP               0x10020000u
#define STACK_GUARD_ADDR      0x1001F800u
#define STACK_GUARD_VALUE     0xCDCDCDCDu
#define IMG_HEADER_OFFSET     0x200u        /* cleartext header @ slot+0x200 */
#define IMG_MAGIC             0xA1B2C3D4u
#define IMG_FOOTER_TAG        0x45444F43u   /* "CODE"                        */
#define IMG_MONOLITHIC_MAX    0x1C000u      /* monolithic path if len < this */
#define IMG_MAX_LEN           0x10000u      /* image_try_keys length cap     */
#define SEG_TABLE_BYTES       0x2C0u
#define IMG_HDR_WORD_FIRST    128u          /* 0x200 / 4 (verbatim window)   */
#define IMG_HDR_WORD_LAST     143u
#define SEG_SKIP_WORDS        0x80u
#define PRNG_WHITEN_MASK      0x13579BDFu
#define KEYID_NONE            0
#define KEYID_B_OR_DEVICE     1
#define KEYID_A               2
#define FL_OK                 0
#define FL_BADARG             11            /* 0xB */
#define FL_NOTINIT            2
```

---

## 19. Naming conventions and known misnomers

The manually assigned disassembly labels are preserved verbatim so source and listing line up 1:1. Several labels are **misleading** and are flagged in the code:

| Function                | Name suggests           | Actually does                                                                                                   |
| ----------------------- | ----------------------- | --------------------------------------------------------------------------------------------------------------- |
| `flash_erase_block`     | erases "a block"        | erases the **single block** containing `addr` (resolved via the driver); no blank-verify, no lock in this build |
| `mem_read`              | a memcpy-style read     | a **command-mode `spifiRead`** with destination-alignment handling — it can only read flash, never RAM          |
| `dwords_all_eq`         | nonzero if all equal    | returns **0 if every dword equals `val`**, otherwise the nonzero first-mismatch difference                      |
| `stream_checksum16`     | 16-bit / mod-2¹⁶ sum    | compares the **full 32-bit** accumulator against `0x0000FFFF` (stricter than a truncated sum)                   |
| `spifi_get_device_size` | a flash size            | the **RAM handle/context size** (`descriptor.ctxBytes + 0x40`); `spifi_init` checks it is 1..0x53               |
| `timer_ms_to_ticks`     | a real ms→ticks convert | multiplies by an in-RAM calibration cell that is **never written in-image** (0), so it returns 0 as captured    |

---

## 20. Reconstruction caveats (load-bearing assumptions)

These assumptions are load-bearing — losing them will break a build or mislead an analyst:

- **The TIMER0 calibration cell (`board_timer.c`)** — `timer_ms_to_ticks` multiplies its argument by the in-RAM cell at `0x1001DB98`, which lives in `.bss` and is **never written inside this 64 KB image** (board/SDK bring-up populates it). As captured it is zero, so `board_gpio_init_timer_delay`'s "200 ms" busy-wait satisfies its loop condition immediately and returns. The reconstruction mirrors the indirection rather than inventing a tick rate.
- **`mem_read` reads flash only (`flash_if.c`)** — because the controller is never in XIP mode, `mem_read` issues `spifiRead` commands against a flash address. It cannot read RAM. The segmented path's table-publish step copies RAM→RAM in the sibling build via the same `mem_read`; in this build that particular call would not behave as a RAM copy, but the image boots the monolithic path, so the segmented path is **unexercised** here. See [§21](#21-intentional-oddities-preserved-from-the-binary).
- **`spifiErase` spelling and the `spifi_erase_tail` body** — the disassembly splits the erase entry into a head label and a `spifi_erase_tail` continuation; via the public API both are `spifiErase(h, firstBlk, numBlks)`. Confirm the exact spelling against your vendored lpcspifilib revision.
- **The board pins (`board_timer.c`)** — the SCU/GPIO/TIMER0 register addresses are taken from the literals (`SFSP1_1`=`0x40086084`, `SFSP1_2`=`0x40086088`, `SFSP1_4`=`0x40086090`, `SFSP2_13`=`0x40086134`, `SFSP3_0`=`0x40086180`; `GPIO_DIR1`=`0x400F6004`; byte pins `0x400F400E`=P0_14 and `0x400F4022`=P1_2; `TIMER0_TC`=`0x40084008`). The specific board function of each line is **inferred** and deserves confirmation against the schematic.
- **Segmented-path table offsets (`boot_main.c`)** — the word offsets `[132]` (entry), `[144..]` / `[156..]` / `[164..]` (load/BSS/load descriptors) are taken verbatim from the disassembly; the surrounding struct semantics are **inferred**.
- **CRT0 inline loops** — `Reset_Handler` must keep its copy/zero loops inline (compiled with `no-tree-loop-distribute-patterns`) so GCC does not rewrite them into `memcpy`/`memset` calls that would resolve into not-yet-relocated SRAM.

---

## 21. Intentional oddities preserved from the binary

These behaviors look like bugs but are faithfully reproduced because they are in the original machine code, not transcription slips:

- **The application is entered with the SPIFI bus still in command mode.** `spifi_init` never enters memory-mapped (XIP) mode and nothing re-enters it before the jump, so the booted application inherits a controller in command mode rather than an XIP-mapped flash window. Reproduced exactly (no `spifiDevSetMemMode(h, true)` anywhere).
- **The segmented-path RAM→RAM table publish is latently broken but never reached.** The `mem_read((void *)0x10000000, segtab, 512)` step in the segmented path assumes a memcpy-style read; in this build `mem_read` always goes through `spifiRead` against a flash address, so it would not copy from a RAM source. The device boots the monolithic path, so this code is present but never exercised. Reproduced verbatim.
- **`flash_program` does no bounds check.** Unlike the sibling build, it checks only that the source is word-aligned and then calls `spifiProgram`; there is no `len + (dst & 0xFFFF) > 0x10000` guard and no read-back verify. Reproduced verbatim.

---

## 22. Verifying the reconstruction

You do **not** need silicon to sanity-check the logic. The crypto path (`crypto_stream.c` + the `prng_seed_*`) is self-contained and host-compilable. Feed it slot A from your dump (`0x14030000`, length `0xA6B8`), and you should reproduce exactly what the analysis already confirmed end to end:

```
stream_checksum16(slot, 0xA6B8, seed(KeyB))  == 0xFA3BEA91   (Key B fails)
stream_checksum16(slot, 0xA6B8, seed(KeyA))  == 0x0000FFFF   (Key A passes)
decrypted MSP   = *(0x10000000)              == 0x10020000
decrypted entry = *(0x10000004)              == 0x100002E1
plaintext footer at slot+0xBFC0 (0x1403BFC0): "CODE", length 0xA6B8
```

If those match, the cipher reconstruction is **bit-exact**; the SPIFI half is then just the imported library doing read/program/erase against `0x14000000`.

---

## 23. Security analysis

- **Software xorshift, not hardware AES.** Although LPC43**S** parts include an AES engine + OTP, this bootloader protects the application with a software xorshift128 keystream. There is no authentication — no signature or MAC — only a 16-bit additive checksum.
- **Acceptance is the checksum alone.** A slot is accepted purely on its plaintext checksum reaching `0x0000FFFF` under some key; there is no decrypted entry/SP range check, so a checksum match is the entire gate.
- **Keys are in the clear in flash.** Both 128-bit keys are constants in the bootloader image; anyone with the dump has the keys.
- **Known-plaintext is fatal.** xorshift128 is fully invertible: ~16 bytes of known plaintext at a known offset recovers part of the state, and the cleartext 64-byte header window (offset `0x200`) plus the standard Cortex-M vector-table structure provide predictable plaintext to attack.
- **The per-device key slot is unused here.** On a provisioned device it could hold a unit-unique key; in this dump it is erased, so the shared keys are active.
- **The checksum is trivially forgeable.** A 16-bit additive sum imposes no meaningful integrity barrier against an attacker who controls the plaintext.

**Bottom line:** this scheme is symmetric obfuscation. It raises the bar against casual cloning of an encrypted image, and nothing more. Do not adopt it for a threat model that includes a motivated attacker with the bootloader image.

---

## 24. Differences from the Compact Pro FF bootloader

The Seek Compact Pro FF first-stage bootloader is built from the same design and vendor toolchain, and the two are close enough that this reconstruction shares its structure. This Compact Android CW image is an **earlier, simpler, and more lightly-plumbed** revision (built Jul 2018 vs the Pro FF's Jan 2019). The substantive differences:

### Flash I/O model — command mode, never XIP (the headline)

The Pro FF build brings the SPIFI controller up into **memory-mapped XIP** mode and reads flash with `memcpy`. This build **never enters XIP**: `spifi_init` omits the final `spifiDevSetMemMode(h, true)`, so the controller stays in command mode for the whole run and the application is entered with the bus still in command mode. As a result:

- `spifi_init` is **not reference-counted** — it returns the device handle (or `NULL`) and there is no `spifi_deinit`, no `spifi_lock_acquire/release`.
- `mem_read` is **not a memcpy**; it is a `spifiRead` wrapper that handles an unaligned destination by staging the head bytes through a small stack buffer.
- The write layer is reduced to `flash_program` (source-alignment check, then `spifiProgram`) and `flash_erase_block` (`spifiGetBlockFromAddr` + `spifiErase`). There is **no** `flash_program_rmw`, no `flash_chip_erase`, no XIP↔command switching, and **no dependency on the `0x20000000` read-modify-write staging buffer** the Pro FF build needed.

### All-trap vector table (vs. three live handlers)

The Pro FF build installs three live, RAM-resident handlers on external **IRQ12 / IRQ13 / IRQ14**. This build routes **every** peripheral-interrupt vector at the `IRQ52_Handler` spin-trap and has no RAM-resident handler bodies or callback/counter cells — the Nano-style all-trap table. Its `startup_lpc43xx.c` is correspondingly smaller.

### A board GPIO/timer bring-up step (new)

This build adds four functions the Pro FF build does not have, and `boot_main` calls `board_gpio_init_timer_delay()` immediately after `spifi_init()`: it configures a handful of SCU pins and two GPIO outputs, then busy-waits ~200 ms on TIMER0. The tick-rate cell it multiplies by lives in `.bss` and is never written in-image, so as captured the delay is a no-op (see [§20](#20-reconstruction-caveats-load-bearing-assumptions)). `util_mem.c` (the Pro FF's `memcpy_*` / `memset_bytes` helpers) does **not** exist here.

### Function inventory and renames

The net function count is **61** here versus 70 in the Pro FF build. This build **adds** `board_gpio_init_timer_delay`, `stash_status_config_values`, `timer0_read_tc`, `timer_ms_to_ticks`, and **drops** `spifi_deinit`, `flash_chip_erase` (+ its entry stub), `flash_program_rmw`, `buf_all_eq`, `memcpy_words/halfwords/auto`, `memset_bytes`, `spifi_lock_acquire/release`, and the now-unused `spifi_dev_to_mem_mode` / `spifi_get_info` / `spifi_get_addr_from_block`. A few library entry points are renamed in this listing: `flash_erase_block` (vs `flash_chip_erase`), `spifi_hw_wait_cmd` (vs `spifi_wait_cmd_complete`), `spifi_erase` + `spifi_erase_tail` (vs `spifi_erase_entry` + `spifi_erase`), and `spifi_set_block_prot` (vs `spifi_set_block_prot_a`).

### Compilation

In this image the crypto, the flash I/O layer, and `image_try_keys` are compiled at **`-O0`** (R7 frame pointer, every local spilled), while the rest of the bootloader is optimized. That changes only the machine-code shape; the reconstructed C is the same idiomatic form.

### Memory map

Everything in SRAM shifts; the relocation LMA in flash (`0x140003B8`) is unchanged, but the inserted board step pushes `boot_main` and the rest forward.

| Item                        | Compact Pro FF                          | Compact Android CW                      |
| --------------------------- | --------------------------------------- | --------------------------------------- |
| `.text_ram` VMA / LMA / len | `0x1001C000` / `0x140003B8` / `0x184C`  | `0x1001C000` / `0x140003B8` / `0x1600`  |
| `.data` VMA / LMA / len     | `0x1001D84C` / `0x14001C28` / `0x440`   | `0x1001D600` / `0x140019DC` / `0x440`   |
| `.bss` VMA / len            | `0x1001DC90` / `0x174`                  | `0x1001DA40` / `0x15C`                  |
| `boot_main` (SRAM / flash)  | `0x1001C124` / `0x140004DC`             | `0x1001C1B4` / `0x1400056C`             |
| Key A / Key B (SRAM)        | `0x1001D850` / `0x1001D860`             | `0x1001D604` / `0x1001D614`             |
| SPIFI handle / handle ptr   | buffer `0x1001DCB4` / cell `0x1001DCAC` | buffer `0x1001DA40` / cell `0x1001DA94` |
| Handoff info pointer        | `0x14001C04`                            | `0x140019B8`                            |

### Keys and boot decision

The two builds carry **different keys**. For the specific dumps each was reconstructed against, both resolve to **slot A under Key A** on the monolithic path, but the decrypted vectors differ: the Pro FF app uses MSP `0x1001F800` / entry `0x10000409` (`len 0xAF08`), while this build's app uses MSP `0x10020000` / entry `0x100002E1` (`len 0xA6B8`). This build's Key B checksum (`0xFA3BEA91`) fails.

### Build identity

No embedded name string here (marker `0x03020002`, built `Jul 5 2018 17:35:20`), versus the Pro FF's `80K_43X0_Bootloader` / `Jan 7 2019 15:56:20` plus a trailing `"BOOT"` footer. The application this loader boots is named `32K_43X0_COMPACT-8HZ`.

Everything else — the magic/footer format, the slot bases and stride, the boot-config selector logic, the xorshift128 algorithm and key→seed transform, the verbatim header window, the `0x2C0`-byte segment-table layout, and the `Reset_Handler` CRT0 sequence — is the same machine in both, modulo the addresses above.

---

## 25. Known issues / TODO

- **Runnability:** populate the TIMER0 ticks-per-ms cell at `0x1001DB98` (see [§20](#20-reconstruction-caveats-load-bearing-assumptions)) if you want the startup delay to actually wait, and confirm the board pin functions before relying on `board_gpio_init_timer_delay` on hardware.
- **lpcspifilib version pinning:** lock the vendored revision and confirm `spifiErase` (and that the `spifi_erase` / `spifi_erase_tail` split maps to it).
- **Board pins:** the handler body is exact, but the peripheral/board functions behind the SCU/GPIO/TIMER0 literals are inferred and deserve confirmation against the schematic and the LPC43xx peripheral map.
- **Segmented path:** unexercised by this image (and its RAM→RAM publish step is latently broken under this build's command-mode `mem_read` — see [§21](#21-intentional-oddities-preserved-from-the-binary)); the inferred struct layout deserves validation against a segmented sample if one is ever captured.
- **Device descriptor blobs:** the lpcspifilib device-table entries in `.data` (the Macronix/Spansion/Winbond descriptors) are not yet annotated symbolically.

Potential follow-up artifacts:

- A companion **host-side encryptor** to round-trip images for either slot/key.
- A standalone analysis script that names the device-descriptor blobs so the lpcspifilib device table reads symbolically.

---

## 26. Glossary

- **SPIFI** — NXP's SPI Flash Interface peripheral; supports memory-mapped (XIP) reads from external SPI-NOR, and a command-driven mode (used here).
- **XIP (eXecute In Place)** — running/reading code directly from memory-mapped flash without copying to RAM. This build does **not** use it.
- **Command mode** — driving the SPIFI controller with explicit read/program/erase commands rather than the memory-mapped window.
- **CRT0** — the C runtime startup that initializes `.data`/`.bss` and hands control to the program; here, also the relocation-to-RAM stage.
- **VTOR** — Vector Table Offset Register (`0xE000ED08`); points the core at the active exception vector table.
- **WREN / RDID / RDSR / WRSR** — standard SPI-NOR commands: write-enable (`0x06`), read JEDEC ID (`0x9F`), read/write status register (`0x05`/`0x01`).
- **BP bits** — block-protection bits in the SPI-NOR status register; cleared before erase/program.
- **Monolithic / segmented** — the two image shapes the loader can decrypt (one blob vs. a scatter-loaded segment table).
- **Verbatim window** — the 16-word (`0x200`–`0x23F`) cleartext header region the cipher copies unchanged.

---

## 27. References

- **NXP LPC43xx User Manual (UM10503)** — SPIFI, CREG (`M4MEMMAP`), RGU, SCU, GPIO, TIMER0, NVIC register details.
- **ARMv7-M Architecture Reference Manual** — Cortex-M4 reset behavior, vector table, VTOR, `MSP`.
- **NXP LPCOpen** — chip layer (CMSIS + peripheral drivers) for LPC43xx.
- **NXP lpcspifilib** — the "Common SPIFI Command Set" SPI-NOR driver imported here; see `spifilib_api.h` / `spifilib_dev.h`.
- **Marsaglia, G., "Xorshift RNGs," Journal of Statistical Software (2003)** — the PRNG family used as the keystream generator (shift triple 11/19/8).

---

_This README documents a reverse-engineering reconstruction. The disassembly is the source of truth; where this document and the listing disagree, trust the listing. The embedded keys are recovered constants, not secrets._
