.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000100000000011000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000001010000000000
000000001000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001100111000000000
000000001000000000
000000000000000000
000100000000000000
000000000000010010
000000000000110000
000001110000000000
000000001000000001
000000000000000010
000000000000000000

.io_tile 6 0
000010000000000010
000100110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001100000000011000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000001110000000000

.io_tile 7 0
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000100110
000000000000111000
001100000001000000
000000000000000000
000000000000000000
000111010000000000
000000011000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000010000000100010
000010010000010000
001100000000000000
000000000000000000
000000011000000000
000100001000000000
000000000010000010
000000000001000000
000000000000000000
000000000000000001
000000000000000001
000000000000000000

.io_tile 10 0
000000000000000000
000100000000000000
000000000000000000
010000000000000001
000000000000000000
000000000000000000
001100000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000010000000000010
000000010000000000

.io_tile 11 0
000000000001000010
000100000000000000
000000000000000000
000000000000000001
000000000010110001
000000000011110000
001000111001000000
000000001000000000
000000000000000010
000100000000000000
010000000000000000
000000000000000000
000000000000000000
000000000000000001
000001111000000000
000000000000000000

.io_tile 12 0
000000000000000000
000100000000000000
100000000000000000
001000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
011000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000100001000000010010111011100000110100100000000
000000000000001111000111111001101111000110010010000000
101000000000001111100000000101101110010100000000000000
000000000000001011100000000111110000111100000000000000
010000000000000111010010100101111000000110000100000000
110000000000001001100100000101101110001001010010000000
000000000000000011100111111111111000110101010000000000
000000000000000000100010000111101001110100000000000000
000000000000000001100110000011011001000111000100000000
000000000000000000000010010001001101000110000010000000
000000000000000001100000000111111000001000000000000000
000000000000000101000010000111101010001001010000000000
000000000000001001100011011011011111101000010000000000
000000000000000101000011000011111110101010110000000000
000000000000001001000010000011011010101000000000000001
000000000000000101100010000000100000101000000000000000

.ramb_tile 3 1
000000000000000000000000001011001010000000
000000000000001111000000001101110000000000
111000000000000111000000000011101010000000
000000001110000111000000001111010000000000
010100000000001000000010000101101010000010
110000000000000111000010000111010000000000
000000000000001011100111111111001010000000
000000000000001111100111101111110000000000
000000000000000111100011101101001010000000
000000000000000000000100000111010000000000
000000000000001000000000000101101010000000
000000000000001101000011100011010000000000
000000000000000111000010001101101010000000
000000000000000000100011101011110000000000
010000000000000011100000011001001010000000
010000000000000000100011010001010000000000

.logic_tile 4 1
100000000000000000000110010011100000000000000100000000
000000001010100000000010001111000000010110100000000000
111000000000000000000000000000000001001001000110000000
000000000000000000000000001001001100000110000000000001
010000100000001011100110101011100000000000000100000000
100000000000000001000000001111000000010110100000000000
000000000000000000000011111000001000010100000100000000
000000000000000000000010000011010000101000000000000000
000000000000000000000010101101101100111101010000000000
000000000000000000000100001101111010100000010001000000
000000000000001001000111000101111100000110000000000000
000000000000001011000000001111101110000010100001000000
000000000000000000000110101011101110111100010000000000
000000000000001101000010101101111011101000100000000000
110010100000000000000110001000000000010000100100000000
000001000000000000000000000011001010100000010000000000

.logic_tile 5 1
100000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
111000001100101000000000000101100001010000100100000001
000000000001010001000000000000001101010000100000000001
010000000000000000000000011000000001001001000100000001
100000000000000000000010000001001010000110000000000000
000000000000000011100000001101100000000000000100000000
000000000000000000100000000011000000010110100001000000
000000000000000000000000001000000000010000100110000000
000000000000000000000000000101001000100000010000000000
000000000000100001000110000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000101000001001001000100000000
000000000000000000000000000000101010001001000000100000
110001000000000000000000010000011011000000110100000000
000000100000000000000010000000001111000000110000000010

.logic_tile 6 1
000010000000000000000000001000000000000000000100000000
000001000000000000000000001101000000000010000010000001
111010000000000000000110100000011010000100000100000000
000001000000000000000100000000000000000000000000100001
000000001000000101100111100000000000000000000100000000
000000000000000000100000000101000000000010000000100001
000000000000000101100011101000001010101000000000000000
000000000000001111100100001001010000010100000000000000
000000000000000000000000000001111010101000000000000000
000000000000000000000000000000100000101000000010000000
000000000001010000000000010000000000000000000000000000
000000000000100000000010000000000000000000000000000000
000000000000100000000000010111000000000000000100000000
000000000000010000000011010000100000000001000000000000
000000001110000000000000000000011100000100000100000000
000010100000000000000000000000010000000000000000100001

.logic_tile 7 1
000000000000000000000000010001100000000000000100000001
000000000000000000000010000000100000000001000000000000
101000000000000000000010100000011010000100000100000000
000000000000000000000100000000010000000000000000000000
000000000000000000000000000000001100000100000100000000
000000000000000000010000000000000000000000000000000000
000000000000000000000110000000001000000100000100000000
000000000000000000000010110000010000000000000000000100
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000001000000000000000000100000100
000000000001000000000010111101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000100000000001000000000000

.logic_tile 8 1
000000000000001001100000000000000000000000000000000000
000000000000000101000010000000000000000000000000000000
111000000000000101000010100011111011100100000000000000
000000000001000000100100000000101001100100000000000000
000000000000000000000110100001011000010010000000000000
000000000000000000000100001001001000000100100000000000
000000000000000101100000000000000001000000100100000000
000000100000000000000010110000001011000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100110000100
000000000000000000000010010000001101000000000000000000
000000000000000000000000000000000000000000100100000100
000000000000000000000000000000001011000000000000000010
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000001000000000000000000000000000
000000000000000000000000000011000000000010000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000001000000000000000011010000100000000000000
000000000000001011000000000000000000000000000000000000
000000000000000111100000000011000000000000000100000000
000000000000000000100000000000000000000001000001000000
000000000000000000000000000111011010101000000000000000
000000000000000001000000000000000000101000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000000000000000000010000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000101000000000001000000000000000101000000
000000000000000000100000000000000000000001000000000000
111000000000000000000010101000000000000000000101000000
000000000000000000000100001001000000000010000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000001010000100000101000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000001000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000011100001000000010110100000000000
000000000000000000000010011001100000000000000010000100
000000000000000000000000001000011000110100010000000000
000000000000001101000000000101001110111000100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000010100000001100000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000001100111000001101011010110100100100000
000000001000001111100010010101111000000000100000000000
101000000000001101000010100101011110000011100100000000
000000000000000111100110110101011011000010100010000000
110000100000001101000000000101011110000010100100000000
110000000000001101000010010101111000000001110010000000
000000000000000001100000010001111100101000010000000000
000000000000001101000011000000111110101000010000000000
000000100000000101100000000111001101100100010000000000
000000000000000000000010001011101010111000110000000000
000000000000001000000000011011001110101000000000000000
000000000000000001000010111101101000110110110000000000
000000000000000101000110001101011010000011000110000000
000000000000000011000010010011101010000011100000000000
000000000000000000000011100001001011000011000100000000
000000000000000000000011101001101000000111000010000000

.ramt_tile 3 2
000000000000001011100110010101011110000000
000010000010001111000111110001010000000000
101000000000000011000110001101111000000000
000000000000000111000111101101000000000000
110000100000001011000111111001111110000000
110001000000001001000110011001110000000000
000000000000001111100000011011111000000000
000000000000001011100011010001100000000000
000000000001000000000000000101011110000000
000000000000000000000000000101110000000000
000000000000000000000000001001011000000000
000000000000000000000011110101100000000000
000000100001000001000010000001011110000000
000001001000000000000000000111110000000000
110000000000000001000000000101011000000000
110000000000000000100010000001100000000000

.logic_tile 4 2
000000000000001111100000010001001110110101010000000000
000000000000001011100010100001011101110100000000000000
000000000000000001100110111001001100111001000000000000
000000000000000000000010101101101000110101000001000000
000000000000000111100000011101011000111001000000000000
000000000000000000100011101001101010111010000001000000
000000000000001101100110010101011111100000010000000000
000000000000001011000011011111011101111110100000000000
000000100110001000000111000001111010101000010010000000
000000000000000001000110111111101010011101100000000000
000000000000000101000010100101011101101000000000000000
000000000000000000100110111111011111110110110000000000
000001000010000000000110011001001101110000010001000000
000000000010000000000010100101011011110110010000000000
000000000000000001100110010101011111100000010000000000
000000000000000000100110011111001100111110100000000000

.logic_tile 5 2
000010100000001000000000011000001110101000000000000000
000000000000001111000011111001000000010100000000100000
000000000000001000000000000001000000101001010000100000
000001001110001111000011110111100000000000000000000000
000000000001000000000000000111100001001100110000000000
000000000000000000000000000001001000110011000001000000
000000000000000000000000000111100000000000000000000000
000000000000000000000000000000000000000001000000000000
000001000000000111100000000000000000000000000000000000
000010000000000000100000000000000000000000000000000000
000000000000000000000000000000000000100000010000000000
000010000000000000000000000111001100010000100000000010
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 6 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000011100000000000000110000000
000000000000001101000010110000100000000001000000100011
110000000000100000000000001000000000000000000100000000
110000000000010000000000001101000000000010000000000000
000000000000100001000010100000000000000000000000000000
000000000000010000000100000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001100010100000000000010000011010111100110000000000
000000000100000000000011010000001101111100110010000000
000000000000000000000110100000000001000000100100000000
000000000000000000000100000000001000000000000000000000
110010000001010000000000000000011000000100000100000000
000000000000000000000000000000010000000000000000000000

.logic_tile 7 2
000000000000000001000000000000001010000100000100000000
000000000000000000000000000000010000000000000000000000
101000000000000101000110100101001010001011010000000000
000000000000001101100000001111101101101101000000000000
000000000000000101000010110000000000000000100100000000
000000000000001101000010100000001100000000000000000000
000001001110000000000000000101011101000000110000000000
000000000000000000000000000101001000000000000010000000
000000000000001000000010100001000000000000000100000000
000000000000000001000100000000000000000001000010000000
000000000000101000000000000000000001000000100101000000
000010100001010101000000000000001110000000000000000000
000000000100000000000000011000000000000000000100000000
000000000000000000000010100001000000000010000000000000
000000001100001000000000001000000000000000000100000000
000000000000000011000000001001000000000010000000000000

.logic_tile 8 2
000000000000000101000000011111011110100000000000000000
000000000000000000100010101011111010000000100000000000
101000001000001000000000001000001000010101010000000000
000000000000000101000000001101010000101010100000000000
110000000000000101100010100000000000011001100000000000
010000000000000000000110111001001110100110010000000000
000000000000100000000000000000011000100101100000000000
000000000001011101000010110001001101011010010000000000
000000000000000000000010110101000001110000110000000000
000000000000000000000011101101101110001111000000000000
000000000000000000000000001000000000000000000100100000
000000000000000000000010110101000000000010000000000100
000000001110000101000000010001001010010101010100000000
000000000000000000000010000000010000010101010000000000
110000000000000001100000000000001010000100000100100000
000000000000000000100010100000010000000000000000000100

.logic_tile 9 2
000000000000000000000110110101011110111000110100000001
000000000000000000000010001011001110110000111000000000
101000000000000101000010110001011101100000000000000000
000000100000000000100110110000111101100000000000000000
000000000000001101100010100101011101001010000000000000
000000000000000101000110110101101011010000010000000000
000000100000000001100111100000011000011010010000000000
000001000000000000000100001111011100100101100000000000
000000000000000101000000011001111001011010010000000000
000000000000000000100010010101011001000000000000000000
000000000000000101000110000000001010010101010000000000
000000000000001101100011110111010000101010100000000000
000000000000001001100110000000000000000000000000000000
000000000000000111000010110000000000000000000000000000
110000000000001000000000000011101110100000000000000000
000000000000000001000000001001011011000100000000000000

.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 2
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000001111001100110100000000
000000000000000000000000000000001100001100110000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000011111001100110100000000
000000000000000000000000000000011101001100110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000010001000000001011001100100000000
000000000000000000000000000011001101100110010000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000001001000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000011010101100000000000001000000000
000000000000000000000011010000000000000000000000001000
101000000000000000000000010001100000000000001000000000
000000000000001101000010000000100000000000000000000000
010000000000000111000010100000000000000000001000000000
010000000000000000100110110000001011000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000101000000000000001001111100000000000000
000000100000000000000110001000001000100100000110000100
000000000000000000000010100001001010011000000000000100
000000000000000000000000000001101010100000000000000000
000000000000000000000000000000001101100000000000000000
000000000000000000000000000000000000010110100000000000
000000001010000000000000001011000000101001010000000000
110000000000000000000000000101011000001001010000000000
000000000000000000000000001101001101011100000000000000

.logic_tile 2 3
000000000001000111000011100000000000000000001000000000
000000000000101101000010110000001111000000000000001000
101000000000000111000010100001000000000000001000000000
000000000000001101100100000000101100000000000000000000
010000000000000011100111000001101001001100110010000000
110000000000000000100100000000001011110011000000000100
000000000000001101000011101111000001010000100100000000
000000000000000111100100000111101010000110000000100100
000000000000000001000000011001101000101001010000000000
000000000000000000000010000001111101101000010000000000
000000000000001000000000000011101011110000010000000000
000000000000000011000000001111001001110000110000000000
000010100001000001100110010101111111100000010000000000
000000000000100000100010000111001010110000000000000000
110000000000000000000000000001001101110000010000000000
000000000000001101000000000001011001110000110000000000

.ramb_tile 3 3
010100000000000000000111111011011010000000
001000001000000011000111111111000000001000
111000000000001111100000010001101000000000
000000000000001111000011111101110000000000
010000100000000111000011100011111010000000
011010000000000000000011100101100000000000
000010100001000111100111111001001000000000
001001000000001111100110110011010000000001
000000000000001011100000001111111010000000
001000000000000101000000001101000000000100
000000000001010001000110100001101000000000
001000000000100000000000001001010000000000
000000000001000000000000000101111010000000
001001000100000000000000001101100000000000
010000000001011000000010001011001000000000
111000000000100101000000000001010000000000

.logic_tile 4 3
100000000000000001100000000111100000001001000100000000
000000001010000000000000000000101110001001000000000000
111000000000000000000110000111001100010100000100000000
000000000000000000000000000000000000010100000000000000
010000100000000000000000000000000000010000100100000000
100001001000000000000000000111001111100000010000000000
000000000001010000000000000111011110010100000100000000
000000000000100000000000000000000000010100000000000000
000000000000001000000010000001100000000000000100000000
000001000000000001000000000111100000101001010000000000
000010000000000000000000010011101110000001010100000000
000001000000000000000010000000100000000001010000000000
000000000001000001000110100001000000000000000100000000
000000000000000000100000000111000000101001010000000000
110000000000000001100000010111000000010000100100000000
000000000000000000000010100000001101010000100000000000

.logic_tile 5 3
100000000000000000000000000000001100010100000100000001
000000000000000000000000000111000000101000000000000000
111000000110001000000110000001101110000001010101000000
000000000000000101000000000000000000000001010000000000
010000000000000000000000010001100000000000000101000000
100000000001010000000010000111100000101001010000000000
000000000000000001100000000101101110000001010100000001
000000000000000000000000000000000000000001010000000000
000000000000000001100010000111100000011001100000000000
000000000000000000000000000000001111011001100000000000
000000000000000000000000000111000000010000100110000000
000000000000000000000000000000001110010000100000000000
000000000000001111000010100101000000000000000100000000
000000000000000001000000000111100000101001010001000000
110000000000000000000000000000001110000001010100000000
000000000000000101000000001011000000000010100001000000

.logic_tile 6 3
000000000000100000000000000011100000111001110001000100
000000000000000000000011110000101001111001110010000000
101000000000001101000010101111111100110011000000000000
000010000000000101100110110111111101000000000000000000
110000000000000000000000001011101101110011000000000000
110000000000000000000000000001001011000000000000000000
000000000000000000000110011000000000000000000100000000
000000000001001101000011111101000000000010000010100001
000000000000001001000010000000011001001100110000000000
000000000000000101000000000000011001001100110000000000
000011100110100001000010010011000000000000000100000000
000011100001010000000010000000000000000001000000100000
000000100000000000000110000001111010010101010000000000
000000000000000000000100000000000000010101010000000000
110000001110001000000010001000011000010101010000000000
000000000000000001000000000001010000101010100000000000

.logic_tile 7 3
000000000000000000000000000011111110010101010000000000
000000000000000000000011100000110000010101010000000000
111000000110001000000010110101111010010101010000000000
000000000000001011000111010000100000010101010000000000
010000000000000101000011010101100001010000100000000000
110000000000000000100010001001101011001001000000000000
000000000110100001100110011000000000000000000100000000
000000000000010000100111111001000000000010000000000000
000000000000000001100000000111000000000000000100000000
000000000000001001000000001111100000111111110000000000
000000000000000000000110100011011001100001000000000000
000000100000000000000000000000011101100001000000000000
000000000000001000000010100101001101000000000000000000
000000000001010011000110110101101000010010000000000000
110000001010000000000000010000000000000000000100000000
000010100000000000000010100111000000000010000000000000

.logic_tile 8 3
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000001000
000100000000000000000000000000001111001100111000000000
000100000000000000000000000000011100110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001111110011000010000000
000000000110000101000010100101101000001100111000000000
000000000000000000000000000000100000110011000010000000
000000000000000101100000000000001001001100111000000000
000000000000000000000000000000001010110011000010000000
000001000000000101100000000000001000001100111000000000
000010000000000000000011110000001100110011000010000000
000000000000000000000110100111101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000110110011101000001100110000000000
000000000001010000000010100000100000110011000001000000

.logic_tile 9 3
000000000000000000000110100000001100101010100100000000
000000000000001101000000000101010000010101010000000010
101000000000000101100000010000000001000000100100100001
000000000000000000000010100000001000000000000001000000
110000000000000101100000010000001000001100110000000000
110000000000000000000010100000011000001100110000000000
000000000000000000000000000000000000010110100100000001
000000000000100000000000001011000000101001010000000001
000000000010000000000110001001100000000000000100000000
000000000000000000000000001001000000111111110000100000
000000000000000000000000000101000000000000000110000000
000000000000000000000000000000000000000001000000000000
000000000000000000000010000000000001000000100100000000
000000000000000000000100000000001001000000000010000010
110000001100000000000000000000000000000000000110000000
000000000000000000000000001101000000000010000001100010

.ramb_tile 10 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000001010100000000000000000000000000000
001000000001010000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000001010000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000010100001010000000000000000000000000010000011000000
000001000000100000000000000000000000000000000011100100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000001000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000001110000001000
000000000000000000
000000000000000000
000010000010100010
000011110011110000
000000000000000000
000000000000000001
000000000000000001
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000000000000000101100000000000001000000000
001000000000000000000000000000100000000000000000001000
101000000000000000000111000101000000000000001000000000
000000000000000000000100000000100000000000000000000000
000000000000001000000110000000001000111100001000000000
001000000000001011000000000000000000111100000000000000
000000000000000101000010101000000000010110100000000000
001000000000000000000010101001000000101001010000000000
000000000000000101100000000000001110000100000100000000
001000000000000000000000000000000000000000001010000110
000000000000000000010110011000001110111101010000000100
001000000000000000000011111011010000111110100000000000
000000000000000000000111100000011101101101010010000000
001000000000000111000000001111011011011110100000000011
110000000000000000000000000011111010000000000000000000
001000000000000000000000000101101100100001010000000000

.logic_tile 2 4
010000000000000101000010100111111100010010100000000000
001000000000001001100110100101101011000001000000000000
101000000001001000000111010111101010000010000000000000
000000000000100101000011011011111111000000000000000000
110000000000000101000010100000001101001000010100000000
011000001010000000100010010101001000000100100000000000
000000000000000000000000001001101001101001010000000000
001000000000001101000000001011111010010100100000100000
000010100000000111000011100001001010010010100000000000
001000000110000101000010000111011011000010000000000000
000000000000000001000110000011111111000110100000000000
001000000000000000000010000111101001000000100000000000
000000000000001101000000010011101000101001010000000000
001000000000000011000010000001111001101000010000100000
110000000000101001100010001001001100010110100000000000
001000000001001101100010100111100000000001010000000000

.ramt_tile 3 4
000000000001001111100111111001011100000000
000001000000001111100111110001010000000001
101000000000001000000111111101001110000000
000000000000000111000110011111010000000100
110000100000000001100110010011111100000001
110000001000000000100110011001010000000000
000000000000000001100010011001101110000010
000000000000000001100011110101110000000000
000000000000000000000000001001111100000000
000001000010000000000000001101110000000100
000000000000000111000010000101101110000000
000000000000000101000000001001010000000001
000000000001000000000010000101011100000010
000001001110000000000000000001110000000000
110000000000000000000000001101001110000001
010000000001000000000011101101110000000000

.logic_tile 4 4
010000100000000000000000010011100000000000001000000000
001000000000000000000011100000100000000000000000001000
111000000000000000000000000111000000000000001000000000
000000000000000111000000000000001011000000000000000000
000000000000000000000000011000001000001100110010000001
001000000010000000000011100011001001110011000000000000
000000000000000000000000000000011000000100000100000001
001000000000000000000000000000000000000000000010000000
000000000000000000000000000000000000000000000000000000
001000000010000000000000000000000000000000000000000000
000000000000001001100111000111000000000000000100000000
001000000000000011000000000000100000000001000000000000
000000000000000011100111100000011100000100000100000000
001000000010000000100000000000000000000000000000000010
000000000000000000000000000000000000000000000000000000
001000001100000000000000000000000000000000000000000000

.logic_tile 5 4
010000000000000000000000000000001010000011110110000001
001000000000000000000000000000000000000011110000000000
111000000000000000000000000000000000000000000110000000
000000000000000000000000001011000000000010000001000000
110000001010001000000000001000000000000000000100000000
111000000000000001000000000111000000000010000000100001
000000000000000000000000000000000001000000100100000000
001000000000000101000000000000001010000000000010000000
000000000000000000000110111000000000000000000110000000
001000000000000000000010100011000000000010000000000001
000000000000001000000000010000000000000000000110000001
001000000000000101000010100111000000000010000000000000
000000000000000000000010000000000000000000000110000000
001000000000000101000100001011000000000010000000100000
110000000000000101100000000011100000000000000110000000
001000000000000000000000000000100000000001000000000000

.logic_tile 6 4
010000000000001000000000000000000000000000001000000000
001000000000000101000000000000001000000000000000001000
000000000110001101100110110000000001000000001000000000
000000000000000101000010100000001000000000000000000000
000000000000000101100000010000001001001100111000000000
001000000000000000000010100000001001110011000000000000
000000000100000000000000000101001000001100111000000000
001000000001000000000000000000000000110011000000000000
000000000000000000000010000000001001001100111000000000
001000000000000000000000000000001000110011000000000000
000000001000000000000000000000001000001100111000000000
001000100000000000000000000000001011110011000000000000
000000000000000000000000000001101000001100111000000000
001000000000000000000000000000100000110011000000000000
000000000100100000000000000000001000001100110000000000
001000000000000000000000000000001101110011000000100000

.logic_tile 7 4
010000000001000111100010110001100000000000000100000000
001000000010100000000010100000100000000001000000000010
101000000000000000000010100011011111000000110000000000
000000000000000000000000000001101010000000010000000000
000000000000000000000110110000001000000100000100100000
001000000000001101000010100000010000000000000000000000
000000000000001000000010001011101110011111110000000000
001000000000000111000000000011001111111111110000000000
000000000000000001000111110011001010001000010000000000
001000000000000000000111001111011011010010000000000000
000000000000001001100000000111111010100010000000000000
001000000000000001000011110101111101001000100000000000
000001000000000001100010111000000000000000000101000000
001010100000001101100110011011000000000010000000000000
000000000000100001000110000000001000001100110000000000
001001000001000000000000000000011110001100110000000000

.logic_tile 8 4
010000000000000000000111100000000001000000001000000000
001000000000000000000010110000001000000000000000001000
101000000000101001100010100111100000000000001000000000
000000001100000001000110110000001011000000000000000000
110000000000000000000000011111001000001100110100000000
011000000000000000000011100101100000110011001000000000
000000000000000111000000001111111001111101010000000000
001000000000000000100000000001111001111000100010000000
000000000000000000000000001000000000010110100100000000
001000000000000000000011110001000000101001010000000000
000000000000000011100000000000011001001100110100000000
001000000000000001100000001101001000110011001000000000
000000000000000101100000010000001001001011110000000110
001000000000010000000010000111011110000111110000000000
110000001000000001100110001001011000101000000000000000
011000000000010000000000000011101111100100000000000000

.logic_tile 9 4
010000000000000000000000010000001010000100000100000000
001000000000000000000010100000000000000000000001000000
101000000000001000000000001001011110000000100000000000
000000000000001111000000000101111111000000000000000000
000000000000000000000000000000001100000100000100000000
001000000000000011000000000000010000000000000000000000
000000000000001000000000010001100000000000000100000000
001000001000000101000011110000000000000001000000000000
000000000000000000000110000101101111011110100010000000
001000000000000000000000000000111111011110100000000010
000010100000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000000000000000000000010101100000010110100000000000
001000000000000000000010000000100000010110100000100000
000000000000000000000110000000000000000000100100000000
001000000000000000000000000000001111000000000000000000

.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101000000000000000000000000101101111111001000100100000
000000000000000000000000000000011111111001000000000000
010001000000000000000011100000000000000000000000000000
111010000000000000000100000000000000000000000000000000
000000000000010111000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
001000000000000000000100000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000011110000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
001010100000000000000000000000000000000000000000000000

.io_tile 13 4
100000000100011010
000000000100000000
100000000100000000
000000000100000001
000000000100110010
000000000100010000
001100000100000000
000000000100100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000000
000000001000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000010
000100000100000000
000000000101100000
000000000100000001
000000000100000010
000000000100000000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 5
110001000100000000000000000000011001001100000100000001
001000100000100000000000000000011101001100000000000000
111000000000000000000010110000011100000001010100000001
000000000000000000000110001101010000000010100000000000
010000001110000000000000011000000000010000100100000001
001000000000100000000010001011001100100000010000000000
000000000000001001100110000001111100000001010100000001
001000000000000001000000000000110000000001010000000000
000000000000001000000000001000000001010000100100000000
001000000000000001000000001011001011100000010010000000
000000000000000000000000010000011100000001010101000000
001000000000000000000011000111010000000010100000000000
000000000000000000000000001101100000000000000100000000
001000000000001011000000001011000000101001010000100000
110000000000000000000000000101111100000001010100000000
001000000000000000000000000000010000000001010010000000

.logic_tile 2 5
010000000000000000000010001011001100000110000000000000
001000000000000000000010101001011111000010100000000000
000000000000001000000010110001101000001100110000000000
000000000000001011000011011001110000110011000010000100
000010000100000101000000000011001111010010100000100000
001000000000010000100000001011011001000010000000000000
000000000000000000000110000011111001000110100000000000
001000000000001101000000000011011110001000000000000000
000101000000000001100110111011011101000110100000000000
001010100000000000000010101111011001000000100000000000
000000000001010101000110101001111011101001010000000000
001000000000100101000000001001011010010100100000100000
000000000000001000000010100111011001111000000000000000
001000000000000001000010100101011000111100000000000010
000000000000001101100010101001111110000111000000000000
001000000000000101000000000011101100000001000000000000

.ramb_tile 3 5
010000100000000000000000001101011010000000
001001000000000111000000001101010000000000
111000000000000111000000011101001110000000
000000000000001001000010110001010000000000
110010000000001111100000000011011010000000
111000000000001111100000001011010000000000
000000000000000000000010001001101110000000
001000000000000000000010001111110000000000
000000000000001111000010011011111010000000
001000000000000111100011000011110000000000
000000000000001111000010110011101110000000
001000000000000011000111101011110000000000
000000000000000000000111000111011010000000
001000001000000000000010110001110000000000
010000000000000000000000001011001110000000
011000000000000000000011100011010000000000

.logic_tile 4 5
010000000001001000000010100111100000000000001000000000
001000000000001001000000000000100000000000000000001000
101000000000000001100000000101000000000000001000000000
000000001100000111100000000000100000000000000000000000
110000000000000111000110000000001000111100001000000000
111000000000000000000000000000000000111100000000000000
000000000001010000000000000101000000010110100000000000
001000000000101101000000000000000000010110100000000000
000000100000000000000000000000011010000100000110000000
001000000110000000000000000000000000000000000011100000
000000000110000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000001010000000111100000000001001111000000000000
001000000000000000000100000000001000001111000000000000
110000000000000000000000011001000000001111000000000000
001000000000000000000010000001001001000000000000000000

.logic_tile 5 5
110001000000000000000000000000000001000000001000000000
001000100000000000000010110000001010000000000000001000
111000000000001000000010100001111010001100111000000000
000000000001001011000010100000100000110011000000000000
010000001110000101000000000000001000001100111000000000
101000000000000000000010100000001010110011000000000000
000000000001000101000011100000001001001100111000000000
001000000000000101000100000000001010110011000000000000
000000000110000000000000000101001000001100111000000000
001000000000000000000000000000100000110011000000000000
000001000000000000000000000000001001001100111000000000
001000100000000000000000000000001001110011000000000000
000000000000000000000000001000001000001100110000000000
001000000000000000000000000001000000110011000000000000
110000000000000000000000000001011010010100000100000000
001000000000000000000000000000110000010100000010000000

.logic_tile 6 5
010000000000001111100010100000011100001100110000000000
001000000000000011100100000011000000110011000000000000
111000000000001111100010110000001101001000010000000000
000000000000000001000010100001001100000100100000000000
000000000000000000000110011001111111100100000000000000
001000000000000000000110001001011000000000000000000000
000000000000001101100110001111111111000100000000000000
001000000110000101000011101001101000010000000000000000
000010100000001001100000001101100000000000000000000000
001001100000001001000000000101100000111111110000000000
000000000000000001100000000011101010101011110100000001
001000000000000000100010111101110000000011110000000000
000000001110000000000000001001001101000000000000000000
001000000000000000000000001111101011000000100000000000
110000000000000001100010111001011010000011110000000000
001000000000000000000110000101000000111100000000000000

.logic_tile 7 5
010000000000001000000000000000011000101010100000100000
001000000000000101000000000001010000010101010000000000
101000000000000000000111100000000000000000000100000000
000000000000000000000100000101000000000010000010000000
010001000000000000000011100000000000000000000100000000
111000000000000001000110001111000000000010000000000001
000000000000000000000000000000000000000000100100000000
001000000000000001000000000000001011000000000000000000
000100000000000001000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
001000000000000000000000000011000000000010000000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001000000000000000001000000000000000000100000000
001000000000000000000000000101000000000010000000000000

.logic_tile 8 5
010010000000010101100110101000000000000000000100000000
001000000000000000000000000101000000000010000000000000
101000001000000001100000000000000000000000000100000000
000000000000001111000000001001000000000010000000000000
110000000010000001100110000001000000000000000100000000
111000000110000000000010100000000000000001000000000000
000000001010000101100110100101100000000000000100000000
001000000000000101000000000000100000000001000000000000
000000000000011000000000010101101010111100010000000000
001000000000100001000011011101011010010100010000000000
000000000000001000000000000000000000000000000100000000
001000000000000001000000001111000000000010000000000000
000000100000000000000011000001111011110001010000000000
001001000001010000000010001011001100110001100000000000
010000000000100001000000001111101100000100000000000000
011010100000010000100000000101001011101000010000000000

.logic_tile 9 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101000000000000000000000001111000000101111010100000000
000000000001000000000000000011001111110110111011000001
110000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000111000111110000000000000000000000000000
001000000000000000000111010000000000000000000000000000
110000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100011000
000000000100000000
000000000100000000
000000000100000000
000000000100001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
100001000000000101000011101001000000000000000100000000
000000100000000000000000000011100000010110100001000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000100000000010100011101000000001010100000000
000000000001000000000000000000010000000001010000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000010001000000010000100101000000
000000000000000000000010100000101011010000100000000000
000000000000001001000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000001001000000001010100000000
000000000000000000000000000000010000000001010000100010
110000000000000000000000000000001100010100000101000000
000000000000000000000000001001010000101000000000000000

.logic_tile 2 6
100100000000001001000111010001011100000001010000000000
000001000000001001100010100101101000011111100000000000
111000000000000000000000000001101010011100000000000000
000000000000000000000010011001101101000100000000000000
010100001110000101000111001000001010000001010100000000
000010000000011001000011101111010000000010100000000000
000000000000000000000000000011001010110010100000000000
000000000000001001000000000101011110110010010000100000
000001000000101000000010100001001001001000000000000000
000000100001000101000010100101011110000110100000000000
000000000000000001000000000101011101001001000000000000
000000000000000001000000001001001110000001010000000010
000000001110001000000000000001011010000000100000000000
000000000000000001000000001011101010100000110000100000
110000000000000101000110000000001000010100000100000000
000000000000000101000000001101010000101000000000000000

.ramt_tile 3 6
000000000000000000000111100101011010000000
000000000000001001000100000011110000000000
101000000000001111100111111111111000000000
000000000000001101100111010111110000001000
110000000001010111100111100001111010000000
110000000000000001100011001011110000000000
000000000000000000000000010101011000000000
000000000000000000000011010101010000000000
000000000001000000000000000001111010000000
000001000110100101000010000001010000000000
000000000000000101010000001001111000000000
000000000000000000000000000011010000000000
000000000000100101000010000001011010000100
000000000000010000000000000111110000000000
110000000000000111000011101101011000000000
110000000000000101100110101111110000000000

.logic_tile 4 6
000010000000000000000010100001000000000000001000000000
000000000000000111000100000000100000000000000000001000
101000000000001000000111110000000001000000001000000000
000000000000000001000110000000001011000000000000000000
110000000000000000000010100000000000000000001000000000
010000000010000001000000000000001011000000000000000000
000000000000001111100000000001001000111100001000000000
000000000000001101100010100000000000111100000000000010
000000000000000000000000000111001001100100000010000000
000000001000000000000010100000001110100100000000000000
000000000000000101000000001000011000111101010000000000
000000001100000000000000001001010000111110100000000001
000000000000000101100000000101101011000001010000000000
000001000110000001000000000111001000000001000010000000
010000000000000111100000000000000001000000100100000000
110000000000000000000000000000001100000000000000000001

.logic_tile 5 6
100000000000000101000010100001101111011000000000000000
000000100000001111000010100001111110110100100000000000
111000000000000001100111011101011000000010000000000000
000000000000000101000011110101011011000000000000000000
110000000000000111000010010111011110101010100000100100
110000000000000000000011110000010000101010100010000001
000000000000001001100010001111001010010110100000000000
000000000000001111100000001011011000100001000000000000
000000000000000001000110010001000001100110010000000000
000000000000000000000010100000101000100110010000000000
000000000000001000000110000001001100111010110000000000
000000000000000001000100001001111100101111100000000000
000000000000001001000111011001101101010000000000000000
000000000000001111100110010011011011000100000000000000
110000000000000001000000010101100001010000100110000000
000000000000000000000011100111001111000000000000000010

.logic_tile 6 6
000001000000001000000111010000000000000000000000000000
000010100000000101000011010000000000000000000000000000
101000000000000000000000000000000001000000100110000000
000000000000000000000000000000001101000000000000000000
010000000000000000000000000011011010101010100000000000
010000000000000000000000000000010000101010100000000000
000000000000000000000000010000001110000010010000000000
000000000000000000000011100011001001000001100000000000
000000000000000001100010000000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000000000000110100001000001111001110000000000
000000000000000000000100001011001110010110100000000010
000000000000000111000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000

.logic_tile 7 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000100000000111000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000100001100000000000001101000101000100000000
000000000000010000000000000111001100001010000001100010
000000000000000011100000000000001111010000010100000000
000000000000000001100000000011001010100000100001000000
110000001100000000000000000011001110111110010100000000
000000000000000000000000000000001110111110011001000000

.logic_tile 8 6
000000000000000000000000010111100000000000001000000000
000000000000000000000010000000100000000000000000001000
101000000000001001100000000000000001000000001000000000
000000000000000011000000000000001010000000000000000000
110000000000000111100110001000001000001000011100000000
010000001010000000000000000101001001000100100000000000
000000000000001001100000001101001000000001010100000000
000000000000000001000000000001100000010100000000000000
000000100000000000000000000001111011001000010100000000
000001000000000000000010100000001101001000010000000000
000000000000000000000000011101001001011111110000000100
000000000000000000000010000101111111111111110000000000
000001000000000000000000001000000000010110100100000000
000000000000000000000000001011000000101001010000000000
010000000000000000000000010000001011111100110000000000
010000000000000000000010000000001000111100110000000000

.logic_tile 9 6
000000000000000000000110000001000000000000001000000000
000010100000000000000000000000100000000000000000001000
001000000000001000000000000101100000000000001000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000001000001100110100000000
000000000000000000000000001011000000110011000100000000
000001000000000001100000000000000000001111000100000000
000000000000000000000000000000001001001111000100000000
000000000000000000000000010000000000000000000000000000
000000001100000000000010000000000000000000000000000000
000000000000000000000000000000011010001100110100000000
000000000000000000000000001001000000110011000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.ramt_tile 10 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000110000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 6
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000011110010100000
000000000000000000000000000000000000000011110000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000001010000100100000000
000000000000000000000000000111001000100000010010000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
110000000000000000000000000000000000010000100100000000
000000000000000000000000000111001101100000010010000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
010000000000000010
000100000000000000
000000000000000000
010000000000000001
000000000000100010
000000000000110000
001001110000000000
000000000000000000
000000000000000000
000000000000000000
000001110000010010
010000001000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
100000001100000000000110010000011011000000110101000000
000000000000000101000010000000011100000000110000000000
111000000000000000000000001011100000000000000100000001
000000000000000000000000001101100000101001010000000000
010000000000000000000000000101101110010100000100100000
000000000000100000000000000000100000010100000000000000
000000000000000000000000000001000001001001000110000000
000000000000000000000011110000101011001001000000000000
000011000000000000000000000000011010000001010100000000
000000000000000000000000000001010000000010100010000000
000000000000001000000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000001110001000000000000101101000010100000100000000
000000000000000001000000000000110000010100000000100000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
100000000000001101100000000001111010010100000100000000
000000000000000001000000000000110000010100000000000000
111000000000010000000011101001000000000000000100000000
000000000000100000000100001001000000101001010000000000
010000000000001000000000010000011001000000110100000000
000000000010000011000011010000011100000000110000000000
000000000000000000000111011000000000010000100100000000
000000000000000000000111011001001000100000010010000000
000010100100000000000000010001100000010000100100000000
000000000100010000000010000000101110010000100000000000
000000000001011000000000001000000000010000100100000000
000000000000100001010010101001001010100000010010000000
000000000000000001100000001101011111000001010000000000
000000000000000000000000001101111101001001000000100000
110000000000000000000000011000001100010100000100000000
000000000000000000000010101001010000101000000000000000

.ramb_tile 3 7
000000000000110000000010000011011000000000
000000000110001001000011110001010000001000
111000000000000101100111100011011010000000
000000000000000011000000000111010000000000
010000000000001111100111000001111000000000
110000000100000101000000001001010000000000
000000000000001111100111101001111010000000
000000000000001011100011101101010000000000
000000000100001111000000010111011000000000
000000000000000111100011100101110000000000
000000000001000000000000010011011010000000
000000000000100111000011111001110000000000
000000000000000000000000001101011000000000
000010000000000111000010000011010000000000
010000000000000000000000001011111010000000
110000000000000000000000000101110000000000

.logic_tile 4 7
000000000000000000000000000000000000010110100100000010
000000000000000000000000000011000000101001010000000011
101000000000000000000000000000000001000000100100000000
000000000000000000000000000000001110000000000000000110
110000000000000000000010000000000000000000000000000000
010000001010000000000100000000000000000000000000000000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001111001111000000000000
000000000000001000000010000000000000000000000100000001
000000000000000001000110101101000000000010000000000000
000000000000001000000000010000000000000000100100000000
000000000000000011000011000000001101000000000000000110
000000000000000000000000000111100000000000000100000100
000000000000000000000011100000100000000001000000000001
110000000000001000000000010011111100010101010100000001
000000000000001011000011010000100000010101010000000000

.logic_tile 5 7
000000000010100000000000000011111001101110110000000000
000000000001011111000011110000111111101110110000000100
101000000000001001100110000000000000000000000000000000
000000000100000001000000000000000000000000000000000000
010000000000000000000000001000000000000000000000000000
010000001000101111000000000001000000000010000000000000
000010000000000011100000000000000000000000000000000000
000000000001000000100000000000000000000000000000000000
000000000000001000000000001011111000000100100000000001
000000000000000001000000001111111000010010010000100000
000000000000000000000110001000011111111011110000000000
000000000000000000000100001001011101110111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000011101101101100100110000100000000
000000000000000000000100000001001010101001000000000001

.logic_tile 6 7
000000000000000111100000000000000000000000000100000000
000000000000000000100000001101000000000010000000000001
101000000000001000000000000000000000000000000000000000
000000000001001111000000000000000000000000000000000000
110000000000000000000010000101100000000000000100000000
010000000000000000000000000000000000000001000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000100100000000
010000001001010000000000000000001000000000001000000000

.logic_tile 7 7
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000110000111
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 7
000000000000000000000000000000011000000100000100100000
000000000000010000000000000000000000000000000000000000
101000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010001000001000000000011100101000000000000000100000001
110010100000000000000111110000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000001000000000000000000100000000
000000000000000000100000000011000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000111100000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000

.logic_tile 9 7
000000000001010000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
101000000000000101000000000000000000000000000100000001
000000000000000000000000000011000000000010000000100001
010000000000000000000010101000000000000000000000000000
010000000000000000000010101111000000000010000000000000
000000001110000000000000000101000001100000010000000000
000000000001000000000000001101101000000000000010000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001111010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000001000000000000000110001101000000100000010010000000
000000100000000000000100000001101011000110000000000000

.ramb_tile 10 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000100000000001000100000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000011110000000000000000000000000000

.logic_tile 12 7
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000001000000000000000000000000000000000000000
000000100000000101000000000000000000000000000000000000
000000000000000000000000001001000000000000000001000000
000000000000000000000000000011100000010110100011000000
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000000000000
000000000110001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 7
010000000000000010
100111010000000000
000000000000100000
100000000000000001
000000000000000010
000000000000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
010000000000110010
010000000000110000
000000000000000000
000000000000000001
000000000000000010
000011010000000000

.io_tile 0 8
000001110000000000
000000001001000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 8
100000001100000000000000000011100000000000001000000000
000000000000000000000011100000100000000000000000001000
111000000000000000000000000111111010001100111000000000
000000000000000000000000000000011111110011000000000001
010000000000000000000000001000001000110011000000000000
010000000000000000000000000111001100001100110000000001
000000000000000000000110000011100000001001000000000000
000000000000000000000000000000001100001001000000000100
000000000000001101100000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000001000000110000000000000000000000000000000
000000001100000101000000000000000000000000000000000000
000000000000000000000000010111011110000010100100000000
000000000000000001000011000000010000000010100000000000
110000000000000001000000011000000000010110100000000000
000000000000000000100010001111000000101001010000000000

.logic_tile 2 8
100001000000000000000110101011000001110110110010000000
000010100000000111000011100011101101110000110000000000
111000000000000000000110000000000000000000100110000000
000000000000000000000100000000001001000000000000000100
010000100000000001100000010000000000000000000000000000
010010000000000000100011000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100010100000000000000000000100000100
000000000000000000000100000001000000000010000000000100
000000000000001000000000000101101010000000010000000000
000000000000000001000010000011001011001001010000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000110101101111110000001000000000000
000000000000000000000000001001011011100001010000100000

.ramt_tile 3 8
000000000000001000000000000011001110000000
000000000110001001000010000001000000001000
101000000000000001100000001111011100000000
000000000000000000100000000101000000000000
110000000010000001100111100111101110000000
010010000000001001100000001001000000001000
000000000000001111100000010101111100000000
000000000000001001000010010101000000001000
000000000001000001100000000111001110000100
000000000000100001100010000011100000000000
000000000000000000000110001111011100000000
000000000000000001000100000001100000000100
000000000011010111000110010011101110000000
000000000000000001100110010101100000000000
110000000000001111000000001101011100000000
110000000000001001000000001101100000000000

.logic_tile 4 8
000000000010000111100000000011111010001010000000000000
000000000000000000100000000111101010100000100000000000
101000000110001000000111100000000001000000100100000000
000000000000000001000100000000001011000000000000000001
000000000000000111000110001000000000000000000100000000
000000000000000000100010000001000000000010000000000001
000000000000000000000010010000000001000000100100000000
000000000000000111000110000000001001000000000000000000
000000000000010000000000000001000000000000000100000000
000000001110000000000000000000000000000001000000000000
000000000000001000000110000000001010000100000100000000
000000000000000011000000000000010000000000000000000000
000000000001000001100000000000000001000000100100000000
000000000000100000000000000000001100000000000000000000
000000000000000000000000000000011010010101010000000000
000000000000000000000000001101010000101010100000000000

.logic_tile 5 8
000000000001001001100000000001111110111110100110000000
000001000000100101000000000000110000111110100000000001
101000000000000101100011101011101110011010010000000000
000000000000000000000000000001101011010110100000000000
110100000000000000000000010111100000000000000000000000
110100000000000111000010100000000000000001000000000000
000000000000000101000010101000011110100000100000000000
000000000000000000100100000001011010010000010000000001
000000000000000000000000000011101010111101010000000000
000000000000000000000000000000000000111101010001000100
000000000000000111000110010000000000000000000000000000
000000000000000000100010010000000000000000000000000000
000000000001010001100110100001011101100000000000000000
000000000000100000100000000001011011000000000000000001
010000000000001111000010110111111101000000000000000000
110000000000000001000110100101011000101001000000000000

.logic_tile 6 8
100000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
111000000000000111100010100000011110001100000100000000
000000000000000000000000000000011001001100000011000000
010000000000000000000000000001111110010111100000000000
000000100000000000000000001011101110001011100000000000
000000000000001001100010100101111011011100000000000000
000000000000001001000100000000101000011100000000000000
000000000000000000000000001000011011110001110000000000
000000000000000000000010000111001011110010110000000000
000000000000000000000110011000011111001011100000000000
000000000000000000000111100101001111000111010000000000
000000000000000101000011101000011100111101010000000100
000000000000000000000000001011010000111110100000000000
110000001010000001100011110111000000000000000100000000
000000000010000101100010001001100000101001010001000000

.logic_tile 7 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000101000000010001100001100000010100000000
000000000000000000100011110000101100100000010000000000
110000000000000101000000000001101110000110100000000000
010000000000000000100000000000011010000110100000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000010011100001010000100100000000
000000000000000000000011000000001001010000100000000100
000000000000000101000000001001100000000000000100000010
000000000000000000000000000011100000010110100000000000
000000000000000000000000010000000000000000000000000000
000000000010000000000010010000000000000000000000000000
110000000000000111100000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000

.logic_tile 8 8
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000011000000000000000100000000
000000000000000000000000000000100000000001000000000000
010000000000000111100011100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000110000000100000
000000000000100000000000001111001000001001000000100001
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000100000000000000111101010010111110000000000
000000000001000000000000000000000000010111110010000001
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000010000000100000000000000000000000000000000000

.logic_tile 9 8
000000000000000000000010100000000001000000100100000000
000000000000000000000010000000001001000000000000000000
001001000000000001100000010000000001000000100100000000
000010100000000000000011000000001010000000000000000000
010000000000001001100111100000000000000000100100000000
010000000000000001000100000000001010000000000000000000
000010100000001000000000000000000000000000100100000000
000000000000000001000000000000001010000000000000000000
000000000000000000000110000001100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000010000001110000100000100000000
000000000000000000000010000000010000000000000000000000
000000000000000000000000000000001010000001010000000000
000000000000000000000000001001010000000010100010100000

.ramt_tile 10 8
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000

.logic_tile 11 8
100000000000000000000000000000011001001100000100000000
000000000000000000000000000000001000001100000010000000
111000000000000011110000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.io_tile 13 8
000000000000001000
000100000001000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000011000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000010000000000000
000000110000000001
000000000000000000
000000000000000000

.io_tile 0 9
000000011000000000
000000001000000000
000000000001000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000001100000000000001010110000000000000000
000000000000001101100000000000011000110000000000000000
111000000000001000000000000000011000110011110000000000
000000000000001001000010110000011100110011110000000000
000000000000000000000000000111100000000000000100000001
000000000000001111000010110000100000000001000000000000
000000000000000000000000001000001100100000110000000000
000000000000000000000010101101001000010000110000000000
000000000000001111000000001001011010111111110000000000
000000001010000001100000000001011100010000010000000000
000000000000000000000000001000011000110001110000000000
000000000000000000000000000111011100110010110001000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000001000000000011011011000111011000000000010
000000000000000001000010001101001000110011000000000000

.logic_tile 2 9
000000100000000000000000000000000000000000001000000000
000001000000001101000010110000001001000000000000001000
101000000000011101000010100000001001001100111000000000
000000000000100111100100000000011001110011000010000000
010000000001000000000011100001101000001100111000000000
110000001010000000000100000000000000110011000000000000
000000000000010111100000000001001000001100111000000000
000000000000101101100010110000000000110011000000000000
000000000000000000000000000111101000001100111000000000
000000001100000000000000000000100000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000000000000000101101000001100110000000000
000000000000000000000000000000100000110011000000000000
010000000000000000000000000000011010000100000100000001
010000000000000000000011110000000000000000000010000001

.ramb_tile 3 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000000000000010011000000000000001000000000
000000000000000000000011010000000000000000000000001000
000000000000010000000000000101011100001100111000000000
000000000000100000000011110000000000110011000000000010
000000100000000001000000010111101000001100111000100000
000001000000000000000011000000100000110011000000000001
000000000000000000000000000001101000001100111000100000
000000000000000111000000000000100000110011000000000100
000000000000000001000000000011101000001100111000000100
000010000000000000000000000000000000110011000000000000
000001000000000111000000000000001000001100111000000000
000010100000000011000000000000001011110011000000000010
000010100001000000000000000000001000001100111000000000
000000000000100000000000000000001001110011000000100000
000000000000000000000000001000001000001100110000000000
000000000000000000000010010101000000110011000000100000

.logic_tile 5 9
000000000010000011100000011101111010011010100000000000
000000000000000000100011011111011001010101110010000000
111000000110001000000000001000000000011001100000000000
000010000000000111000000001011001000100110010000000000
000000001110000011100000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000001111000000000000000000000000000000000000
000000000000000111000011110000000000000000000000000000
000001000000000000000011110000000000000000100100000000
000010000000000000000010000000001101000000000001000000
000010100000100000000011100001100000010110100000000000
000001000000000000000000000000000000010110100010000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010001111001010001010000000000000
000000000000000000000011101111001101100000100000000000

.logic_tile 6 9
000000000000000000000111100011101011101011110100000100
000000000000000000000100000011011001111011110000000000
111001000000000000000011100000000000001001000000000001
100000000000000101000010111011001110000110000000100010
110000000000000111100000001000000000000000000000000000
110000000000000000100010100001000000000010000000000000
000000000000000000000011100000001011000000100000000000
000010100000000000000010101001001001000000010000000000
000000001110001000000110000001001111000000000000000000
000000000000000101000000000101101011100000000000000100
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000001101000000010000100000000000
000000000000000000000000001101001110000000000000000010

.logic_tile 7 9
000000000000000101000110110001111010111001110000000000
000000000000001101000010100101001000111100110010000000
101000000000000101000000011001011000000100000000000000
000000000000000101000011110001001000000000000000000000
010001000000000101000000000001000000000000000100000000
010010100000001101000000000000100000000001000000000000
000000000000000000000000001001001011000110100000000000
000000000000000101000000000101001000000011000000000000
000000000000000000000000000001101011000000000000000000
000000000000000000000000000101001000000001000000000000
000000000000001000000000001001101010000100000000000000
000000000000001101000000000001001010000000000000000000
000000000000000001000000001000000000000110000000000000
000000000000000000000000001001001110001001000000000001
110000001100000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 8 9
000000000000000000000000000001111011111001010100100000
000000000000001001000000000000001000111001010000000000
111000000100101101100000011101011111111001010100100000
100000000000011111000011111101011010110000000000000000
010000000000000101100110100101111110101000000100000000
110000000000000000000000000000010000101000000000000000
000000000000001111100000011001000000101111010100100000
000000000000000101000011100101001111001111000000000000
000000000000000000000000000001111011111001010100000000
000000000000000001000000000000001001111001010000100000
000000000000000001000000000000001110000100000000000000
000000000000000000100000000000010000000000000000000000
000000000000000000000010110101111100101000000100000000
000000000000000000000010010000000000101000000000000000
010000000000011000000010011011001011111001010100000000
110000001010100111000011000101001110110000000000100000

.logic_tile 9 9
000000000000000101000010100000001110000100000100000000
000000000000000000000000000000010000000000000000000000
001000000000000101000000000001100000000000000100000000
000000000000000101000000000000000000000001000000000000
010000000000000000000111000000001000000100000100000000
110000000000000101000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000001000000000000000101100000000000000100000000
000000000000100000000000000000100000000001000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001000000000000000000000

.ramb_tile 10 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000101000000010110100100000000
000000000000000000000000000000000000010110100000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 9
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000100110
000000000000111000
001100000000000000
000000000000000000
000010000000000000
000110010000000000
000000111000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 10
100000000000001001100110001001111100000110100100100000
000000000000011111100111111001101011000010100000000000
111000000000001001100010110000000000001111000000100000
000000000000001001100011010000001111001111000000000000
010000000000000000000010110001101101000110100100000000
010000000000000001000010011101111001000010100000000000
000000000000001001100000000001111011001100000000000000
000000000000001001000000001001001111110000000000000000
000000000000000000000010000101111001100101100000000000
000000000000000001000010000000001111100101100000000000
000000000000001001000000000011000000001111000000000000
000000000000000001000000000001001011110000110000000000
000000000000000101000000010111001010101010100000000000
000000000000001101100010001011001110010100010000000000
110000000000000000000111100001011100000011000000000000
000000000000000000000110001001001011000000110000000000

.logic_tile 2 10
000000000000000101000010100000000001000000100100000001
000000000000000000100100000000001000000000000000000000
111000000000000000000000001000011010010101010100000000
000000000000001101000010101101010000101010100000000001
110000000000000000000000000001000000000000000100000000
110000000000000000000010110000000000000001000000000011
000000000000000101000010101001111010000010010000000000
000000000000000000000110110111101110100100000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000000000010
000000000000010000000000000000000000000000100100000001
000000000000000000000000000000001001000000000000000000
000000000000000000000010001000000000000000000100000001
000000000000000111000000001101000000000010000000000000
110000001110000000000000000000000000000000000100000000
000000000000000001000000001101000000000010000000000010

.ramt_tile 3 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001100000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 10
000010100000010000000010101000011000010101010000000000
000000000000000000000000000001000000101010100000000001
101000000000000101000000011000000001011001100000000000
000000000000000101000011111101001000100110010000000100
010000000000000000000010001011000000000000000000000000
110000001010000000000010100001100000111111110000000000
000000000000100111000000000000000000000000000000000000
000000000001010000100010100000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000000000001
010000000000000000000000000011011100000010010000000000
110000000000000000000000001101101001100100000000000000

.logic_tile 5 10
000000000000000000000000000000011110000100000100000000
000000000000000000000000000000000000000000000000000001
101000000000000011100000011101101011100000000000000000
000000000000000000100010001011111011000000000000000000
110000100000000000000110000000011010101010100000000000
110000000000000000000000000111000000010101010000000001
000000100000001101000110101001111101100010000000000000
000001000000001011000010110011111000000100010000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000001100010010000001110001100110000000001
000000000000000000000011000000001111001100110000000000
000000000000000001100011111000011110010101010000000001
000000000000000000100010011111010000101010100000000000
010000000000000000000110010000000000000000000000000000
110000000000000001000110010000000000000000000000000000

.logic_tile 6 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
110010100000000000000000000000000000000000000000000000
000000000000000000000010100101100000000000000000000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000110100000000001000000100100000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 10
000000000000001101000000010101100000000000000100000000
000000000000000111100011000000100000000001000000000001
101000000000011000000000010000011010101000000000000000
000000000000100111000011101111000000010100000001100000
010000000000001000000000001001001011010000000000000000
010000000000000011000000001111001001000000000000000000
000000000000000101000000000001111010100000000000000000
000000000000000000100010100000101110100000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000011000000000000000000100000000
000000000100000001000010000001000000000010000000000000
000000000000000000000011100001000000000000000100000000
000000000000000000000000000000000000000001000000000000

.logic_tile 8 10
000000000000100000000000000000001010000100000100100000
000000000100000000000000000000010000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
010000000000000000000111100000000001000000100100000000
110000000010000000000110100000001001000000000000100000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 10
000000000000000101000000001000000000000000000100000000
000000000000000101000011101001000000000010000001000000
101000000000000101000000000001000000000000000100000001
000000000000000101000010100000000000000001000000000000
010000000000000000000000000001000000000000000100000000
010000000000000000000010100000000000000001000001000000
000000000000000000000010100000011010000100000110000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100110000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000110000000000000000000100000000001000000000010
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000000000100

.ramt_tile 10 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
100000000000000000
001000000000101000
000100000000000100
000000000000000100
000011110000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
100000000000000011000010100011001001100000000000000000
000000000000010000100011111101011011000000000000000000
111000100000000000000000001111001010000000000110000000
000000000000000111000000000101000000000010100000000110
010000000000000101000110000000000000000000000000000000
010000000000000000100111100000000000000000000000000000
000000000000000001000010100000001011110011000000100001
000000000000001101000000000000001010110011000000000011
000000000000000001100110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000101000000001000001011110111110000000100
000000000000000000000000000101011000111011110000000100
110000000000000000000000000000011100011010010000000000
000000000000000000000000001011001000100101100000000000

.logic_tile 2 11
000000000000000000000000000101000000000000001000000000
000000000000000101000010100000100000000000000000001000
000000000000101000000000000001011000001100111000000000
000000000010000111000010100000100000110011000000000000
000000000000000000000000010000001001001100111000000000
000000000000000000000011110000001011110011000000000000
000000000001000101000010110101101000001100111010000000
000000000110100101000011100000000000110011000000000000
000000000000000000000000000000001000001100111000000001
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111000000001
000000000000000000000000000000001011110011000000000000
000000000001000000000000000101101000001100111000000001
000000000010000000000000000000000000110011000000000000
000000000000000000000000000001101000001100110000000000
000000000000000000000000000000100000110011000000000000

.ramb_tile 3 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000100000000000000000000000000000000000
001001000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001001000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
111000000000000000000010101000000000000000000100000000
000000000000000000000100001001000000000010000000000000
000000000000000000000000000101100000000000000110000000
000000000000000000000000000000000000000001000000100000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000100000100100100
000000000000000000000000000000000000000000000000000000

.logic_tile 5 11
000000000000001101000111000000000001100110010000000000
000000000000000001000110101001001010011001100000000000
101000001100000000000010100101011100000010010000000000
000000000000000000000100001101001001011000000000000000
000000000000000101000111010000000001011001100000000000
000000000000000000100010001101001011100110010000000000
000001000000000101000010100000000000000000000000000000
000010100010000000100100000000000000000000000000000000
000000000000000001100000000001001100101000010100000000
000000000000000001000000000011001000110100011011100000
000000001110000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000001001100000000001101110110011000000000000
000000000000001001100000000111101010000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 11
000000000000000001100000000001011011000000000010000000
000000000000000000000000001011011011000010000000000011
101000000000010111100000010000000001000000100100000000
000000000000100000000011110000001101000000000000000000
110000000000000000000000000000011000000100000100000000
110000000000000111000000000000000000000000000000000000
000000000000001001100010101000011110101000000000000000
000000000000000001000010100101010000010100000001000100
000000000000000000000000011101001111010000000000000000
000000000000000000000010000101001110010000100000000000
000000000000000000000111001101101100000010100000000000
000000000000000000000100001101110000000000000000000000
000000000000001000000110000000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000000000000000101100010000000011000000100000100000001
000000000000000000100000000000010000000000000000000001

.logic_tile 8 11
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000000000010
101000000000000000000000000000000000000000000100000000
000000000100000000000000001111000000000010000000000001
110000000000000000000000000000001011001100000000000000
010000000000000000000010110000011101001100000010000000
000010100000000000000000000000000000000000100100000000
000001000000000000000000000000001101000000000000000000
000001100000100000000110110000011110000100000101000000
000010000000000000000010000000010000000000000000000000
000000000000000000000000000000001110000100000100000100
000000000000000000000010110000000000000000000000000000
000000000000001101100000010000011110000100000100000000
000000000000000101000010100000000000000000000010000000
000000000000001101100000010000000000000000100100000000
000000000000000101000010100000001110000000000000000010

.logic_tile 9 11
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000000000100
101000000000000101000000010000000000000000000100000000
000000000100000000000011010101000000000010000000000001
110000000000000101000010100000011000000100000110000000
110000000000000101000010100000000000000000000000000101
000000000000000000000010100000011000000100000100000000
000000001110000000000010100000010000000000000000000000
000000000000010000000000000101000000000000000100000000
000000000000100000000000000000100000000001000000000100
000000000000000000000000000000000001000000100110000100
000000000000000000000000000000001011000000000010000000
000000100001010000000111100000000000000000100100000100
000001000010000000000100000000001010000000000000100000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000010000000000000010000100

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000100000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000010000000000000000000000000000

.logic_tile 11 11
000000001000000111000000000001111111011111110100000000
000000000000000000100010011001101110101011111000100000
101000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000001000000000001001111011111110100000000
110000000000000000100000000101001110101011110001000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000001000100000000000000000000000000000000
010000000000001111100000000000000000000000000000000000
110000000000000011100000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000000000000

.io_tile 13 11
000000000000000010
000100000000000000
100000000000000000
100000000000000001
000010000000100010
000001010000010000
001100000000000000
000000000000000000
000001010000000000
000100001000000000
000000000010000010
000000000001000000
000000000000000000
000000000000000001
000000000000000001
000000000000000000

.io_tile 0 12
000000000100000000
000100000100000000
000000000100000000
010000000100000001
000000000100000000
000000000100000000
001100000100000000
000000000100000000
001000000000000000
000100000000000000
000000000000001100
000000000000001100
000001010000000000
000000001000000000
000000000000000000
000000000000000000

.logic_tile 1 12
110000000000000000000010110000000000000000000000000000
001000000000000000000111010000000000000000000000000000
111000000000001000000010100101000000000000000100000000
000000000000000001000000000000100000000001000000000000
010000000000000000000010101011011000100000000000000000
011000000000000000000000001111011100000000000000000000
000000000000000000000110000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001101100000000000000001000000100100000000
001000000000000101000000000000001011000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001111000000000000000000000000000000000000
000000100000000001100000000001000001110110110000000100
001000001010000000000000000111101100110000110000000000
110000000000000000000110100111011000000001010000000100
001000000000000000000000000000000000000001010000000000

.logic_tile 2 12
010000000000000101000000001101011010011010010000000000
001000000000000000000010101101011110000000000000000000
111000000000000011100111001000001101101111000100000000
000000000000000101100110110111001010011111000000000001
000000000000000000000010100001000000000000000000000001
001000000000000111000000001001000000111111110000000000
000000000000000101000010100001001010010101010000000001
001000000000001101000010100000110000010101010000000000
000000000000001000000000001011111001000000000000000000
001000000000001001000000001001011101100101100000000000
000000000000001001000000010000000001100110010010000000
001000000000000011000011010001001000011001100000000000
000000000000000111100000001000000001011001100010000000
001000000000000000000000000101001000100110010000000000
110000000000001000000000000101111101011010010000000000
001000000000000001000000000000001011011010010000000000

.ramt_tile 3 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 12
010000000000000000000111000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101000000000000011100000000000000000000000100100000000
000000000000000000000000000000001011000000000000000100
010000000000000000000010010000000000000000000000000000
111000000000000001000111010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000100000000
001000000000000000000000000000000000000000000000100000
000000000000000000000000000000000000000000100100000000
001000000010000000000000000000001010000000000000000110
000000000000000000000000000000001000000100000100000000
001000000000000000000000000000010000000000000000100100
110001100000000000000000001000000000011001100100000000
001000000000000000000000000001001001100110010000000000

.logic_tile 5 12
010000000000000000000000010000000000000000000000000000
001000000000000000000010000000000000000000000000000000
101000000000000101000000000000000001000000100100000000
000000000000000000100000000000001000000000000000000000
000001000000000000000000000011000000000000000100000000
001010100000001101000000000000100000000001000000000000
000000001110000000000010100000001000000100000100100000
001000000000000000000100000000010000000000000000000000
000000000000000000000010100000000000000000000100000000
001000000000000000000110111011000000000010000000000000
000000000000000000000000000000000001000000100100000000
001000000000000000000000000000001110000000000000100000
000000000000000000000000000000000001000000100100000000
001000000000000000000000000000001011000000000000100100
000000000000001000000000000000000000000000000100000000
001000000000000001000000000101000000000010000000000000

.logic_tile 6 12
010000000000000000000000010000000000000000000000000000
001000000000000000000011010000000000000000000000000000
101000000000000011100000010101000000000000000100000000
000000000000000000100011100000100000000001000000000000
010000000000000000000111001000000000000000000100000000
011000000000000000000000001001000000000010000000000000
000000000000000011100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
001000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000100000000000000000000000000000000000000000000000
110000000000000000000000000000000001000000100100000000
001000000000000000000000000000001000000000000000000000

.logic_tile 7 12
010000000000000101000010100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101000000000000101000000000101101010110000110010000000
000000000000000000000000001101101001110000100000000000
110000000001000101000000000000000000000000000000000000
111000000000100000000010100000000000000000000000000000
000000000000001001000010101101111100001111000000000000
001000000000001111000000000101011100011111000000000000
000000000010000001000000000000011110000100000100000101
001000000000000000000000000000010000000000000000000000
000000000000100000000000010000000000010110100000000000
001000000001010000000010100011000000101001010000000000
000000000000000000000110010001011001011111110000000001
001000000000000000000010110000001011011111110010100001
110000000000000001100000000000011011000000010000000000
111000000000000000000010001111001010000000100000000001

.logic_tile 8 12
010000000000000000000110010000001000000100000100000000
001000000000000000000111110000010000000000000000000000
101000000000000000000000010000011111000000010000000000
000000000000000000000010000011011100000000100000000001
110000000000001000000010100000000001010000100000000000
111000000000000001000000001001001011100000010000000000
000000000000001000000110110000000001000000100100000000
001000000000001001000010100000001010000000000000000000
000000000000001001100000001101011010010110000000000000
001000000000001001100000001001011011111111000010000000
000000000000000001100000001111100000110110110000000001
001000000000000000100000000011101100111111110010000101
000000000000000000000111001000000000010000100000000000
001000000000000000000000001111001100100000010000000000
000000000000000000000110001000001100000011100001000000
001000000000000000000100000011001100000011010000000000

.logic_tile 9 12
010000000000000101000010101000000001100000010000000010
001001000000000000000000000101001011010000100001000000
101000000000000000000010100000000000000000100100000001
000000000100000101000010100000001001000000000000000000
110000000000000101100110100001100000000000000100000001
011000000000000101000000000000100000000001000000000000
000000000000000101100110111101001010010111100010000000
001000000000000000000010101101011101001011100000000000
000000000000100000000011001000000000000000000110000000
001000000001010000000010111001000000000010000000000000
000000000000000000000000000000011000000100000110000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000100000100000000
001000000000000000000000000000000000000000000000000010
000000000000000000000000000000000000000000000100000000
001000000000000000000000000001000000000010000000000001

.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 12
010000000000000101000000010000000000000000000000000000
001000000000000000100011110000000000000000000000000000
101000000000001011100000010000000000000000000000000000
000000000000001111100011100000000000000000000000000000
010000000000000000000011101001001111000111010000000000
011000000000000000000000000001011011010111100000000000
000000000001000011000110001000001100010111110100000000
001000000000000000000110110001010000101011110000100000
000000000000011000000000011000000001011111100110000000
001000000000100111000010001001001110101111010000000000
000000000000000001100000001001101100001011100000000000
001000000010000000000000001101001111101011010000000000
000001000000000000000000000000000000000000000000000000
001000000000000000000010000000000000000000000000000000
010000000000000111100000000000001011001111110100000000
111000000000000000100000000000011100001111110000100000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
001000100000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001000000000000000000000000000000000000000000000

.io_tile 13 12
000000000100000010
000000000100000000
000000000100000000
000000000100000001
000000000101100001
000000000101110000
000000000100000000
000000000100000000
000010000000000000
000001010000000000
000000111000110010
000000000000010000
000000000000000000
000001110000000001
000000000000000010
000000000000000000

.io_tile 0 13
000000000100000000
000100000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
001100000100000000
000000000100000000
001000000000101000
000100000000000100
000010000000000100
000000110000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
110000000000000101000000001000000001001001000100000100
001000000000000000000000000001001101000110000000000010
111000000000001000000000000101011111111111100000000001
000000000000000101000000000000011010111111100000000001
010000001110000101000000010101111010110011010000000000
001000000000000000000010000111101010111011000000000000
000000000000000101100000001111000001101001010000000000
001000000000000101000010110101001011000110000000000000
000000000000000000000000001000000001001001000100000000
001000000000000000000000000101001101000110000000000010
000000000000000000000110011000011110111100100000000100
001000000000000000000010001011011011111100010000000000
000000000000000101100000000101111010111111110000000000
001000000000000000000000000101011110010000000000000000
110000000000000000000011101101111000100010010000000000
001000000000000000000100000101001000011001100000000001

.logic_tile 2 13
110000000000001000000010100000000000000000000000000000
001001000000001111000010100000000000000000000000000000
111000000000000111000111001000000000000110000100000000
000000000000000000000100001001001100001001000000000000
110000000000000111100010101001101000100010000000000000
111000000000000011100100001101011001001000100000000000
000000000000000101000010100101101011100010000000000000
001000000000000000000110100101011011001000100000000000
000000000000000001100110010111001100110111110000000000
001000000000000000000010001011111010111111110000000000
000000000000000000000000000101000001111001110000000001
001000000000000000000000000000001110111001110010000000
000000000000000000000111010000000000011001100000000000
001000000000000000000110011101001000100110010000000000
110000000000000000000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000

.ramb_tile 3 13
010100001100000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001110100000000000000000000000000000
001000100001000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000100000000000000000000000000000
001000000001000000000000000000000000000000
000000001000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000000000000000000000000000000001000000100100100000
001000000000000000000000000000001001000000000000000001
111000000000101000000000010000000001000000100100000000
000000000000000111000011100000001110000000000000000000
110000000000001111100000000000001110000100000100000000
011000000000001111100000000000010000000000000000000000
000000000000000111100000000000011010000100000100000000
001000000000001001100000000000000000000000000000000000
000000000000000000000000011000000000010110100110000001
001000000000000000000011100011000000101001010001100000
000000000000001000000000000000011000001100110100000000
001000000000000001000000000000011010001100110000000000
000000000000000000000000001101100000000000000100000000
001000000000000000000011100001000000111111110000100000
110000000000000000000000000000001010000100000100000000
001000000000000111000000000000000000000000000000000000

.logic_tile 5 13
010000000000000101100000001000000000000000000100000000
001000000000000000000000000101000000000010000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000101100110100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
001000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000100000100000000
001000000000000000000000000000010000000000000000000000

.logic_tile 6 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
001000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000100000000
001000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000100100000
001000000000000000000000001111000000000010000000000100
000000000000000000000000000000000001000000100100000000
001000000000000000000000000000001001000000000000000100
000000000000000000000110000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
001000000000000000000000000000000000000001000000100000

.logic_tile 7 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000000111100010001001100001110000110000000000
011000000000000000100100001101001111110110110000000000
000000000000000000000010100101000000000000000100000000
001000000000000000000000000000100000000001000000000000
000000000000000000000000010000000000000000100110000000
001000000000000000000010000000001010000000000010000001
000000001100000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001010000000000000000000000000000000000000000000
110000000000000000000111000000000000000000000000000000
001000000000000000000100000000000000000000000000000000

.logic_tile 8 13
010000000000000000000000010000001010000100000100000001
001000000000000000000010100000000000000000000010000001
101010000000001000000000000000000000000000000100000000
000001001010000001000010111111000000000010000010000000
010001000100000000000110100101011110101000000000000000
011010100000000001000010100000110000101000000000000000
000000000000001000000000000001111101011110100000000001
001000000000000101000010101011111011011101000000000000
000000001100000000000010000000011110000100000101000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000011101011000010110100000000000
001000000000000000000010010101101110010110000010000001
000000000000001000000000001000000000000110000000000100
001000000000000001000010000001001011001001000010000001
110000000000000000000000011000000000100000010000000000
001000000000000001000010101101001011010000100010100000

.logic_tile 9 13
010000000000001000000000000000000001000000100100000000
001000000000000001000000000000001001000000000000000000
101000000000010000000000010000000000000000000100000000
000001000000100111000011001011000000000010000000000000
110000000001011111100110011011011111000110100010000000
111000000000001011100011111111011010001111110000000000
000000000000000001100000010000000000000000100100000000
001000000000000000000011100000001010000000000000000000
000000000000000001100010000011011110000110100010000000
001000000000000000100000000101011011001111110000000000
000000000000000000000000000001100000000000000100000000
001000000000001011000000000000000000000001000000000000
000000000000000000000011100101101010101000000000000000
001000000000000000000100000000110000101000000010000000
000000000000000000000111011001011100000110100010000000
001000000000000000000110011111001100001111110000000000

.ramb_tile 10 13
010001000000000000000000000000000000000000
001000110000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000010000000000000000000000000000000
001000000000000000000000000000000000000000
000001000000100000000000000000000000000000
001000100001000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010010100001011000000010111011111111001111110000000000
001001000000100111000111001111001100000110100000000010
101000000000000111100110001001101000000001000100000001
000000000000001111100000000001011001010111100000000000
110000000110001000000111101111111001000111010000100000
011000000000000111000100001111011011010111100000000000
000000000000000111100110101001011001111100000000000000
001000000000000000000100001011001100100100000000000000
000010100000000000000110001001001110111101010100000001
001001000001000000000010000001111000111000100000000000
000000000000001111100111100001101010110100110110000001
001000000000000001000000000000011101110100110000000000
000000000000000000000000001011000001010000100100000000
001000000000000111000011100001101010010110100010000000
000000000000001111100010000001111110001000010100000000
001000000000000111000100000111001010011110110000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
001001001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000001110100000000
000100001100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
100000000000000001100110000111100000000000001000000000
000000000000000000100000000000000000000000000000001000
111000000000000000000000000111111100001100111000000000
000000000000000000000010100000101110110011000000000000
110000000000000000000010100001001000110011000000000000
110000000000000000000000000000101110001100110000000000
000000000000000000000000001001101010000110100100000000
000000000000000000000011101101111111000110000000000000
000000000000000001100000000001000000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000001000000000000101011001000010100100000000
000000000000000001000000000011111011000011010000000000
000000000000000001000111111000001000101000000000000000
000000000000000001000110000111010000010100000000000000
110000000000001001100110000111100000010110100000000000
000000000000000001000000000000000000010110100000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001000000000000000000000000000100100100000
000000000000000111000000000000001001000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000100000

.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001000000100000110000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
101000000000000111100111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
010000100000000000000000000000000000000000000000000000
000000001110000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000100000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 14
000000001110000101000000010101101100000111010000000000
000000000000000000000011001001101111010111100000000000
101000000000000101000011100000000000000000000000000000
000000000000001001000010110000000000000000000000000000
010000001110000001000111010000000001000000100100000000
110000000000000000000011010000001011000000000000000000
000000000000001000000010011000000000000000000000000000
000000000000001011000010010001000000000010000000000000
000000000000000101000010011011011000101001010000000000
000000000000000000100010000001110000111110100000000000
000000000000000000000000001011011100010110110000000000
000000000000001101000000000101101011101111110000000000
000000000010100000000110000000000000000000100100000000
000000000001010000000100000000001010000000000000000000
000000000000000000000000000001101000011110100000000000
000000000000000000000000000001111101011101000000000000

.logic_tile 9 14
000000000000001111100111001001001110000111110000000000
000000000000000001100000000101001010101111110000000000
101000000000001101100110110011001010111111100100100000
000000000000001011000011110101011011101111010000000000
110000001100001101000111010000000000000000000000000000
110000000000000101000111010000000000000000000000000000
000000000000001101000111100101011110010010100000000000
000000000000000111100110100011101001110011110000000000
000000000000000001000110000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000111001101101011010111100000000001
000000000000000011000100001101111101000111010000000000
000000000000000000000011100011011011011110100100000100
000000000000000001000100000001101001111111110000000000
110000000000000011100000001001111001011111100100000000
010000000000000000100000001001101000111111010000100000

.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000011100000010100000000000
000000000000000000000000001011000000000001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001111000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000010
000100000000001000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001110000000000000
000000110000000000
000000000000000000
000100000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000011110000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
100000000000000000000000000101001110000001010100000100
000000000000000000000000000000010000000001010000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001001000000000000000000000000000000000000
100000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010111000000000000000101100000
000000000000000000000010110101100000010110100000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000100010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000010100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
101000000000000000000000001111000001011001100100000001
000000000000000000000000001101001110010110100000000000
010000000000000000000110000101100000000000000000000000
110000000000000000000100000000000000000001000000000000
000000000000001011100000000000000000000000000000000000
000000000000001001000010100000000000000000000000000000
000000000000000000000000000001011110110101010110000000
000000000000000000000000000001101110111001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000010110100000000000
000000000000000001000000000000000000010110100000100000

.logic_tile 8 15
000000000000000000000111010001000000000000000100000000
000000000000000000000010100000100000000001000001000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000011100000000000000100000000
000000000000000000000000000000000000000001000010000010

.logic_tile 9 15
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000011011010011001010100000000
000000000000000000000000000001101110100101010000000001
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
001100111000000000
000000000000000000
000000111000000000
000100001000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011000000000000000000000100
000000000000000000000000000101001111100000010000000000
000000001110000000000000000111011010010000000000000100
000000000000000000000000000000101100010000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111011000101011110000000000
000000000000000000000000000000000000101011110000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000001000000100100100100
000000000000000000000000000000001101000000001001100100
010000000000000000000111000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000010000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 2 17
000000000000011000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000010000
000000000000000000
000011010000000001
000000000000000010
000000000000000000

.io_tile 3 17
100000000000000000
000000000000000001
000000000000000000
010000000000000001
000000000000000000
000000000000000001
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000010000000000010
000011110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000001010001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 17
000000000000000000
000000000000001000
100000000000000000
000000000000000001
000000011000000100
000000000000000100
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
100000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
000000000000000001
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000001
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 10 17
000010000000000010
000001110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 11 17
000010000000000010
000001110000001000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 3 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 1 i_sck$SB_IO_IN_$glb_clk
.sym 2 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 3 r_counter[0]_$glb_clk
.sym 4 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 5 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]_$glb_sr
.sym 7 lvds_clock_buf
.sym 8 i_glob_clock$SB_IO_IN_$glb_clk
.sym 47 i_smi_a1_SB_LUT4_I1_O[2]
.sym 48 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_O[0]
.sym 51 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 180 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2[5]
.sym 181 w_rx_24_fifo_pull
.sym 182 i_smi_a1_SB_LUT4_I1_O[0]
.sym 183 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 184 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 197 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 205 rx_09_fifo.rd_addr[3]
.sym 243 w_smi_data_output[1]
.sym 293 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_I1[5]
.sym 294 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 295 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_O[2]
.sym 296 smi_ctrl_ins.r_fifo_24_pull_SB_DFFESR_Q_E
.sym 297 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E
.sym 298 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 300 lvds_rx_09_inst.o_fifo_data[22]
.sym 316 lvds_rx_09_inst.o_fifo_data[19]
.sym 321 $PACKER_VCC_NET
.sym 328 w_rx_24_fifo_pull
.sym 405 w_rx_24_fifo_data[10]
.sym 406 w_rx_24_fifo_data[14]
.sym 407 w_rx_24_fifo_data[12]
.sym 408 w_rx_24_fifo_data[11]
.sym 409 w_rx_24_fifo_data[7]
.sym 410 w_rx_24_fifo_data[3]
.sym 411 w_rx_24_fifo_data[9]
.sym 412 w_rx_24_fifo_data[5]
.sym 446 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E
.sym 452 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 466 i_smi_a1_SB_LUT4_I1_O[3]
.sym 519 w_rx_24_fifo_data[15]
.sym 521 w_rx_24_fifo_data[2]
.sym 523 w_rx_24_fifo_data[13]
.sym 525 w_rx_24_fifo_data[16]
.sym 526 w_rx_24_fifo_data[8]
.sym 528 w_rx_24_fifo_data[3]
.sym 574 w_rx_24_fifo_data[5]
.sym 596 $PACKER_VCC_NET
.sym 600 $PACKER_VCC_NET
.sym 633 w_rx_24_fifo_data[19]
.sym 634 w_rx_24_fifo_data[27]
.sym 635 w_rx_24_fifo_data[21]
.sym 636 w_rx_24_fifo_data[23]
.sym 637 w_rx_24_fifo_data[17]
.sym 639 w_rx_24_fifo_data[25]
.sym 660 w_rx_24_fifo_data[8]
.sym 679 w_rx_24_fifo_data[15]
.sym 747 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 748 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 749 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 752 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 753 lvds_rx_09_inst.r_phase_count[0]
.sym 775 w_rx_24_fifo_data[19]
.sym 781 w_rx_24_fifo_data[23]
.sym 830 lvds_clock
.sym 845 lvds_clock
.sym 860 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 861 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 862 rx_24_fifo.rd_addr_gray_wr_r[2]
.sym 863 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 864 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 865 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 866 rx_24_fifo.rd_addr_gray_wr[2]
.sym 867 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[3]
.sym 893 w_rx_24_fifo_data[20]
.sym 910 lvds_clock
.sym 940 lvds_clock
.sym 944 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 959 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 974 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 975 lvds_rx_09_inst.r_phase_count[1]
.sym 976 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 977 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1[3]
.sym 978 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1_SB_LUT4_O_2_I0[0]
.sym 979 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1_SB_LUT4_O_1_I3[3]
.sym 980 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 981 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1[2]
.sym 1010 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 1031 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 1050 rx_24_fifo.wr_addr[5]
.sym 1055 $PACKER_VCC_NET
.sym 1088 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 1089 w_rx_24_fifo_push
.sym 1091 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 1094 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 1095 rx_24_fifo.full_o_SB_LUT4_I0_I1[3]
.sym 1148 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 1163 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1_SB_LUT4_O_2_I0[1]
.sym 1173 w_lvds_rx_09_d0
.sym 1174 w_lvds_rx_09_d1
.sym 1183 $PACKER_VCC_NET
.sym 1184 lvds_clock_buf
.sym 1196 $PACKER_VCC_NET
.sym 1203 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 1204 rx_24_fifo.full_o_SB_LUT4_I0_O[1]
.sym 1206 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 1208 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 1209 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 1216 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1_SB_LUT4_O_2_I0[1]
.sym 1253 $PACKER_VCC_NET
.sym 1260 w_lvds_rx_09_d0
.sym 1271 w_lvds_rx_09_d1
.sym 1279 w_rx_24_fifo_push
.sym 1287 lvds_clock
.sym 1297 $PACKER_VCC_NET
.sym 1313 $PACKER_VCC_NET
.sym 1316 w_rx_24_fifo_data[1]
.sym 1317 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 1318 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 1319 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 1320 w_rx_24_fifo_data[0]
.sym 1321 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E
.sym 1322 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 1323 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 1357 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 1360 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 1382 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 1395 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 1401 w_lvds_rx_24_d0
.sym 1402 w_lvds_rx_24_d1
.sym 1411 $PACKER_VCC_NET
.sym 1412 lvds_clock_buf
.sym 1424 $PACKER_VCC_NET
.sym 1431 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 1432 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 1433 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 1434 lvds_rx_24_inst.r_phase_count[0]
.sym 1435 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 1436 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 1437 lvds_rx_24_inst.r_phase_count[1]
.sym 1456 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1_SB_LUT4_O_1_I3[0]
.sym 1472 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 1474 $PACKER_VCC_NET
.sym 1544 w_rx_09_fifo_data[0]
.sym 1550 w_rx_09_fifo_data[1]
.sym 1600 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 1677 w_rx_09_fifo_data[1]
.sym 1683 w_rx_09_fifo_data[1]
.sym 1879 io_smi_data[0]$SB_IO_OUT
.sym 1880 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 1881 w_smi_data_output[4]
.sym 1882 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 1883 w_smi_data_output[3]
.sym 1884 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[0]
.sym 1885 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 1886 io_smi_data[6]$SB_IO_OUT
.sym 1939 i_smi_soe_se$rename$0
.sym 1943 smi_ctrl_ins.r_fifo_24_pull_SB_DFFESR_Q_E
.sym 1955 i_smi_a1_SB_LUT4_I1_O[2]
.sym 2063 w_smi_data_output[6]
.sym 2064 w_smi_data_output[5]
.sym 2065 w_smi_data_output[7]
.sym 2066 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 2067 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 2068 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 2069 w_smi_data_output[1]
.sym 2070 w_smi_data_output[2]
.sym 2074 w_rx_24_fifo_data[1]
.sym 2076 rx_09_fifo.wr_addr[2]
.sym 2079 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 2080 w_rx_09_fifo_data[0]
.sym 2082 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 2084 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[1]
.sym 2085 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 2086 rx_09_fifo.wr_addr[5]
.sym 2091 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 2092 w_smi_data_output[6]
.sym 2093 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 2096 i_smi_a2_SB_LUT4_I1_O[3]
.sym 2098 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 2106 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 2114 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 2116 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E
.sym 2123 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 2124 i_smi_a1_SB_LUT4_I1_O[3]
.sym 2125 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 2126 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_O[2]
.sym 2128 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2136 w_rx_24_fifo_pull
.sym 2138 smi_ctrl_ins.int_cnt_24[5]
.sym 2139 w_rx_09_fifo_pull
.sym 2146 w_rx_09_fifo_data[0]
.sym 2154 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_O[2]
.sym 2155 i_smi_soe_se$rename$0
.sym 2156 w_rx_24_fifo_pull
.sym 2164 i_smi_a2_SB_LUT4_I1_O[3]
.sym 2171 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2176 w_rx_09_fifo_pull
.sym 2185 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_O[2]
.sym 2186 i_smi_soe_se$rename$0
.sym 2191 i_smi_a2_SB_LUT4_I1_O[3]
.sym 2193 w_rx_09_fifo_pull
.sym 2194 w_rx_24_fifo_pull
.sym 2212 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2236 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 2237 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2238 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[3]
.sym 2239 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[3]
.sym 2240 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 2241 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 2246 i_smi_a1_SB_LUT4_I1_O[2]
.sym 2247 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 2251 w_smi_data_output[2]
.sym 2254 lvds_rx_09_inst.o_fifo_data[11]
.sym 2258 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 2259 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E
.sym 2260 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 2263 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 2268 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 2269 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 2270 w_rx_24_fifo_data[9]
.sym 2271 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_O[2]
.sym 2274 w_rx_24_fifo_pull
.sym 2289 smi_ctrl_ins.r_fifo_24_pull_SB_DFFESR_Q_E
.sym 2290 $PACKER_VCC_NET
.sym 2291 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_O[2]
.sym 2293 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 2296 i_smi_soe_se$rename$0
.sym 2297 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_I1[5]
.sym 2298 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 2299 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 2305 smi_ctrl_ins.int_cnt_24[4]
.sym 2306 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2[5]
.sym 2319 $nextpnr_ICESTORM_LC_12$O
.sym 2321 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 2325 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2[4]
.sym 2327 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 2331 $nextpnr_ICESTORM_LC_13$I3
.sym 2334 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 2337 $nextpnr_ICESTORM_LC_13$COUT
.sym 2340 $PACKER_VCC_NET
.sym 2341 $nextpnr_ICESTORM_LC_13$I3
.sym 2344 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_O[2]
.sym 2346 i_smi_soe_se$rename$0
.sym 2347 $nextpnr_ICESTORM_LC_13$COUT
.sym 2351 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_O[2]
.sym 2352 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2[5]
.sym 2353 i_smi_soe_se$rename$0
.sym 2356 smi_ctrl_ins.int_cnt_24[4]
.sym 2362 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_I1[5]
.sym 2363 i_smi_soe_se$rename$0
.sym 2364 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2[5]
.sym 2365 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_O[2]
.sym 2366 smi_ctrl_ins.r_fifo_24_pull_SB_DFFESR_Q_E
.sym 2367 r_counter[0]_$glb_clk
.sym 2368 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]_$glb_sr
.sym 2369 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 2370 i_smi_a1_SB_LUT4_I1_O[1]
.sym 2371 smi_ctrl_ins.int_cnt_24[4]
.sym 2372 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 2373 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 2374 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_O[3]
.sym 2375 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 2376 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 2380 w_rx_09_fifo_data[0]
.sym 2382 i_smi_soe_se$rename$0
.sym 2392 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 2393 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 2394 i_smi_a2_SB_LUT4_I1_O[1]
.sym 2395 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2398 w_rx_24_fifo_data[10]
.sym 2400 w_rx_24_fifo_data[14]
.sym 2402 w_rx_24_fifo_data[12]
.sym 2404 w_rx_24_fifo_data[11]
.sym 2405 w_rx_24_fifo_data[16]
.sym 2409 i_smi_soe_se$rename$0
.sym 2410 w_rx_24_fifo_data[21]
.sym 2411 smi_ctrl_ins.r_fifo_24_pull_SB_DFFESR_Q_E
.sym 2412 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2429 smi_ctrl_ins.int_cnt_24[5]
.sym 2430 i_smi_a1_SB_LUT4_I1_O[2]
.sym 2433 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 2435 i_smi_a1_SB_LUT4_I1_O[0]
.sym 2436 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 2437 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 2439 i_smi_a1_SB_LUT4_I1_O[1]
.sym 2444 i_smi_a1_SB_LUT4_I1_O[3]
.sym 2445 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 2446 i_smi_soe_se$rename$0
.sym 2449 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 2454 $nextpnr_ICESTORM_LC_17$O
.sym 2456 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 2460 $nextpnr_ICESTORM_LC_18$I3
.sym 2462 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 2470 $nextpnr_ICESTORM_LC_18$I3
.sym 2473 smi_ctrl_ins.int_cnt_24[5]
.sym 2482 i_smi_soe_se$rename$0
.sym 2485 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 2488 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 2491 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 2493 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 2494 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 2497 i_smi_a1_SB_LUT4_I1_O[2]
.sym 2498 i_smi_a1_SB_LUT4_I1_O[3]
.sym 2499 i_smi_a1_SB_LUT4_I1_O[1]
.sym 2500 i_smi_a1_SB_LUT4_I1_O[0]
.sym 2502 r_counter[0]_$glb_clk
.sym 2503 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]_$glb_sr
.sym 2504 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 2505 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 2506 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 2507 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 2508 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 2509 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 2510 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 2511 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 2514 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[3]
.sym 2526 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_O[2]
.sym 2528 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 2529 w_rx_24_fifo_data[16]
.sym 2533 i_smi_soe_se$rename$0
.sym 2534 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2535 w_rx_24_fifo_empty
.sym 2537 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E
.sym 2538 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 2539 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 2540 w_rx_24_fifo_data[25]
.sym 2563 w_rx_24_fifo_data[9]
.sym 2564 w_rx_24_fifo_data[8]
.sym 2567 w_rx_24_fifo_data[12]
.sym 2569 w_rx_24_fifo_data[7]
.sym 2570 w_rx_24_fifo_data[3]
.sym 2572 w_rx_24_fifo_data[5]
.sym 2573 w_rx_24_fifo_data[10]
.sym 2579 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2581 w_rx_24_fifo_data[1]
.sym 2592 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2593 w_rx_24_fifo_data[8]
.sym 2596 w_rx_24_fifo_data[12]
.sym 2599 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2602 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2604 w_rx_24_fifo_data[10]
.sym 2609 w_rx_24_fifo_data[9]
.sym 2611 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2614 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2616 w_rx_24_fifo_data[5]
.sym 2620 w_rx_24_fifo_data[1]
.sym 2623 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2626 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2627 w_rx_24_fifo_data[7]
.sym 2633 w_rx_24_fifo_data[3]
.sym 2635 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2636 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 2637 lvds_clock_buf
.sym 2638 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]_$glb_sr
.sym 2639 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 2640 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 2641 w_rx_24_fifo_data[6]
.sym 2642 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 2643 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 2644 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 2645 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 2646 w_rx_24_fifo_data[4]
.sym 2651 w_rx_24_fifo_pull
.sym 2652 w_rx_24_fifo_data[2]
.sym 2655 smi_ctrl_ins.int_cnt_24[5]
.sym 2657 w_rx_09_fifo_data[0]
.sym 2658 w_rx_09_fifo_pull
.sym 2659 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E
.sym 2661 w_rx_24_fifo_data[7]
.sym 2663 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 2665 w_rx_24_fifo_data[20]
.sym 2666 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2670 w_rx_24_fifo_data[27]
.sym 2673 i_smi_a1_SB_LUT4_I1_O[3]
.sym 2674 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 2675 w_rx_24_fifo_data[2]
.sym 2681 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 2693 w_rx_24_fifo_data[14]
.sym 2695 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2703 w_rx_24_fifo_data[11]
.sym 2710 w_rx_24_fifo_data[6]
.sym 2712 w_rx_24_fifo_data[13]
.sym 2713 w_rx_24_fifo_data[0]
.sym 2725 w_rx_24_fifo_data[13]
.sym 2726 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2738 w_rx_24_fifo_data[0]
.sym 2740 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2750 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2751 w_rx_24_fifo_data[11]
.sym 2762 w_rx_24_fifo_data[14]
.sym 2764 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2767 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2770 w_rx_24_fifo_data[6]
.sym 2771 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 2772 lvds_clock_buf
.sym 2773 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]_$glb_sr
.sym 2774 w_rx_24_fifo_data[22]
.sym 2775 w_rx_24_fifo_data[24]
.sym 2776 w_rx_24_fifo_data[28]
.sym 2777 w_rx_24_fifo_data[29]
.sym 2778 w_rx_24_fifo_data[26]
.sym 2779 w_rx_24_fifo_data[18]
.sym 2780 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 2781 w_rx_24_fifo_data[30]
.sym 2782 w_rx_24_fifo_data[13]
.sym 2786 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_O[2]
.sym 2793 w_rx_24_fifo_pull
.sym 2795 w_rx_24_fifo_data[9]
.sym 2799 w_rx_24_fifo_data[0]
.sym 2800 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 2802 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2803 w_rx_24_fifo_data[1]
.sym 2804 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 2807 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 2811 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 2813 lvds_rx_09_inst.r_phase_count[1]
.sym 2827 w_rx_24_fifo_data[15]
.sym 2829 w_rx_24_fifo_data[21]
.sym 2830 w_rx_24_fifo_data[23]
.sym 2841 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2847 w_rx_24_fifo_data[17]
.sym 2849 w_rx_24_fifo_data[25]
.sym 2851 w_rx_24_fifo_data[19]
.sym 2862 w_rx_24_fifo_data[17]
.sym 2863 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2866 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2867 w_rx_24_fifo_data[25]
.sym 2873 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2875 w_rx_24_fifo_data[19]
.sym 2879 w_rx_24_fifo_data[21]
.sym 2880 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2884 w_rx_24_fifo_data[15]
.sym 2887 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2897 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2899 w_rx_24_fifo_data[23]
.sym 2906 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 2907 lvds_clock_buf
.sym 2908 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]_$glb_sr
.sym 2909 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E
.sym 2910 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 2913 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 2914 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 2916 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 2922 w_rx_24_fifo_data[16]
.sym 2923 w_rx_24_fifo_data[21]
.sym 2928 i_smi_soe_se$rename$0
.sym 2929 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2931 w_rx_24_fifo_data[17]
.sym 2934 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 2942 rx_24_fifo.rd_addr_gray_wr_r[2]
.sym 2943 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 2944 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 2947 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 2952 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2964 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 2977 lvds_rx_09_inst.r_phase_count[0]
.sym 2978 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 2979 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 2982 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 2985 lvds_rx_09_inst.r_phase_count[0]
.sym 2986 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2988 lvds_rx_09_inst.r_phase_count[1]
.sym 2991 $PACKER_VCC_NET
.sym 2992 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 2994 $nextpnr_ICESTORM_LC_3$O
.sym 2996 lvds_rx_09_inst.r_phase_count[0]
.sym 3000 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 3002 $PACKER_VCC_NET
.sym 3003 lvds_rx_09_inst.r_phase_count[1]
.sym 3004 lvds_rx_09_inst.r_phase_count[0]
.sym 3007 $PACKER_VCC_NET
.sym 3009 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 3010 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 3014 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 3015 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 3032 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3034 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 3037 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 3041 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 3042 lvds_clock_buf
.sym 3043 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]_$glb_sr
.sym 3045 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1_SB_LUT4_O_I2[1]
.sym 3046 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1_SB_LUT4_O_2_I0[2]
.sym 3047 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1_SB_LUT4_O_1_I3[1]
.sym 3048 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1_SB_LUT4_O_1_I3[2]
.sym 3049 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1_SB_LUT4_O_I2[5]
.sym 3050 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1_SB_LUT4_O_I2[6]
.sym 3051 spi_if_ins.state_if[0]
.sym 3057 w_rx_24_fifo_data[25]
.sym 3063 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E
.sym 3065 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 3069 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 3070 w_rx_24_fifo_push
.sym 3071 $PACKER_VCC_NET
.sym 3072 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 3074 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3077 $PACKER_VCC_NET
.sym 3078 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1_SB_LUT4_O_1_I3[0]
.sym 3079 w_rx_24_fifo_empty
.sym 3086 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 3088 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 3091 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E
.sym 3097 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 3098 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 3101 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 3103 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 3105 rx_24_fifo.rd_addr_gray[2]
.sym 3107 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 3111 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 3113 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 3114 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 3125 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 3127 rx_24_fifo.rd_addr_gray_wr[2]
.sym 3132 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 3133 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 3138 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 3139 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 3143 rx_24_fifo.rd_addr_gray_wr[2]
.sym 3148 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 3150 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 3151 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 3154 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 3155 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 3156 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 3157 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 3160 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 3162 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 3163 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 3167 rx_24_fifo.rd_addr_gray[2]
.sym 3172 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 3173 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 3174 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 3175 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 3177 lvds_clock_buf
.sym 3179 rx_24_fifo.wr_addr[4]
.sym 3180 rx_24_fifo.wr_addr_gray[6]
.sym 3181 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 3182 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1[1]
.sym 3183 rx_24_fifo.wr_addr[6]
.sym 3184 rx_24_fifo.wr_addr[3]
.sym 3185 rx_24_fifo.wr_addr[7]
.sym 3186 rx_24_fifo.wr_addr[2]
.sym 3191 rx_24_fifo.rd_addr_gray[2]
.sym 3192 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 3196 spi_if_ins.state_if[0]
.sym 3201 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 3214 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3220 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 3226 w_rx_24_fifo_push
.sym 3232 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1_SB_LUT4_O_2_I0[1]
.sym 3233 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1_SB_LUT4_O_I2[1]
.sym 3234 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 3235 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1_SB_LUT4_O_1_I3[1]
.sym 3236 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1_SB_LUT4_O_1_I3[2]
.sym 3237 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1_SB_LUT4_O_I2[5]
.sym 3238 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3239 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[3]
.sym 3240 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 3242 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1_SB_LUT4_O_2_I0[2]
.sym 3243 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 3244 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1_SB_LUT4_O_1_I3[2]
.sym 3245 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1_SB_LUT4_O_1_I3[3]
.sym 3248 rx_24_fifo.rd_addr_gray_wr_r[2]
.sym 3250 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 3251 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 3252 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1_SB_LUT4_O_2_I0[0]
.sym 3253 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 3256 w_lvds_rx_09_d0
.sym 3257 w_lvds_rx_09_d1
.sym 3258 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 3262 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1_SB_LUT4_O_1_I3[0]
.sym 3263 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 3265 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3266 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[3]
.sym 3267 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 3268 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 3273 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 3277 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 3278 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[3]
.sym 3279 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3280 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 3283 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1_SB_LUT4_O_1_I3[1]
.sym 3284 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1_SB_LUT4_O_1_I3[2]
.sym 3285 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1_SB_LUT4_O_1_I3[0]
.sym 3286 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1_SB_LUT4_O_1_I3[3]
.sym 3290 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1_SB_LUT4_O_1_I3[2]
.sym 3291 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 3292 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1_SB_LUT4_O_I2[5]
.sym 3295 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1_SB_LUT4_O_I2[1]
.sym 3296 rx_24_fifo.rd_addr_gray_wr_r[2]
.sym 3297 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1_SB_LUT4_O_2_I0[2]
.sym 3301 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 3302 w_lvds_rx_09_d0
.sym 3303 w_lvds_rx_09_d1
.sym 3304 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 3307 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1_SB_LUT4_O_1_I3[1]
.sym 3308 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1_SB_LUT4_O_2_I0[1]
.sym 3309 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1_SB_LUT4_O_2_I0[2]
.sym 3310 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1_SB_LUT4_O_2_I0[0]
.sym 3311 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 3312 lvds_clock_buf
.sym 3313 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]_$glb_sr
.sym 3315 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 3316 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 3317 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 3318 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 3319 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 3320 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 3321 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 3330 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 3338 w_rx_24_fifo_data[1]
.sym 3339 rx_24_fifo.wr_addr[0]
.sym 3341 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1_SB_LUT4_O_I2[1]
.sym 3342 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 3346 w_rx_24_fifo_data[0]
.sym 3358 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 3368 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1_SB_LUT4_O_2_I0[1]
.sym 3369 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 3370 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1[3]
.sym 3371 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 3376 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3377 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 3378 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1[1]
.sym 3379 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 3380 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 3382 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1[2]
.sym 3384 w_rx_24_fifo_push
.sym 3386 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 3387 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 3392 w_rx_24_fifo_full
.sym 3400 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1[1]
.sym 3401 w_rx_24_fifo_push
.sym 3402 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1[2]
.sym 3403 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1[3]
.sym 3406 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 3407 w_rx_24_fifo_full
.sym 3409 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3420 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 3421 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3436 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 3438 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 3439 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 3442 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 3444 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1_SB_LUT4_O_2_I0[1]
.sym 3445 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 3446 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 3447 lvds_clock_buf
.sym 3448 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]_$glb_sr
.sym 3449 rx_24_fifo.full_o_SB_LUT4_I0_I1[1]
.sym 3450 w_rx_24_fifo_full
.sym 3451 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 3452 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 3453 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 3454 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 3455 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 3456 rx_24_fifo.full_o_SB_LUT4_I0_I1[2]
.sym 3462 rx_24_fifo.wr_addr[0]
.sym 3464 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 3465 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 3466 rx_24_fifo.wr_addr[5]
.sym 3470 rx_24_fifo.wr_addr[0]
.sym 3476 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3478 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 3480 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 3482 rx_24_fifo.rd_addr_gray_wr_r[2]
.sym 3486 w_lvds_rx_09_d1
.sym 3493 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 3495 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 3504 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E
.sym 3505 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 3506 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 3509 rx_24_fifo.full_o_SB_LUT4_I0_I1[3]
.sym 3513 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3517 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 3518 rx_24_fifo.full_o_SB_LUT4_I0_I1[1]
.sym 3519 w_rx_24_fifo_full
.sym 3522 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 3527 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3533 rx_24_fifo.full_o_SB_LUT4_I0_I1[2]
.sym 3542 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3547 rx_24_fifo.full_o_SB_LUT4_I0_I1[2]
.sym 3548 w_rx_24_fifo_full
.sym 3549 rx_24_fifo.full_o_SB_LUT4_I0_I1[1]
.sym 3550 rx_24_fifo.full_o_SB_LUT4_I0_I1[3]
.sym 3561 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 3571 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3572 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 3573 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 3578 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3580 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 3581 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E
.sym 3582 lvds_clock_buf
.sym 3583 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]_$glb_sr
.sym 3585 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 3586 rx_24_fifo.full_o_SB_LUT4_I0_O[3]
.sym 3587 rx_24_fifo.full_o_SB_LUT4_I0_O[2]
.sym 3588 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 3589 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 3590 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 3602 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 3608 w_lvds_rx_09_d0
.sym 3609 rx_24_fifo.rd_addr_gray_wr[0]
.sym 3610 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 3612 $PACKER_VCC_NET
.sym 3613 $PACKER_VCC_NET
.sym 3618 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 3626 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E
.sym 3638 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3641 w_lvds_rx_24_d0
.sym 3646 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3647 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 3649 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 3650 w_lvds_rx_24_d1
.sym 3651 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 3659 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 3660 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 3662 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 3668 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 3670 w_lvds_rx_24_d0
.sym 3672 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 3677 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3678 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 3679 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 3682 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 3683 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 3684 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3685 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 3688 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 3689 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 3690 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 3694 w_lvds_rx_24_d1
.sym 3696 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 3700 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 3702 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 3703 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 3706 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3707 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 3708 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 3709 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 3712 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 3713 w_lvds_rx_24_d1
.sym 3714 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3715 w_lvds_rx_24_d0
.sym 3716 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 3717 lvds_clock_buf
.sym 3718 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]_$glb_sr
.sym 3721 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 3722 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 3726 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 3737 w_rx_24_fifo_push
.sym 3738 rx_24_fifo.wr_addr[0]
.sym 3754 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 3773 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 3775 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 3778 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 3783 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 3786 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 3789 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 3792 lvds_rx_24_inst.r_phase_count[0]
.sym 3796 $PACKER_VCC_NET
.sym 3797 $PACKER_VCC_NET
.sym 3798 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 3799 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 3800 lvds_rx_24_inst.r_phase_count[0]
.sym 3801 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 3803 lvds_rx_24_inst.r_phase_count[1]
.sym 3804 $nextpnr_ICESTORM_LC_5$O
.sym 3806 lvds_rx_24_inst.r_phase_count[0]
.sym 3810 lvds_rx_24_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 3812 lvds_rx_24_inst.r_phase_count[1]
.sym 3813 $PACKER_VCC_NET
.sym 3814 lvds_rx_24_inst.r_phase_count[0]
.sym 3818 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 3819 $PACKER_VCC_NET
.sym 3820 lvds_rx_24_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 3823 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 3824 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 3825 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 3826 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 3830 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 3835 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 3836 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 3837 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 3838 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 3841 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 3844 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 3848 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 3851 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 3852 lvds_clock_buf
.sym 3853 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]_$glb_sr
.sym 3878 i_smi_a1$SB_IO_IN
.sym 3915 w_lvds_rx_09_d1
.sym 3916 w_lvds_rx_09_d0
.sym 3933 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[3]
.sym 3941 w_lvds_rx_09_d1
.sym 3943 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[3]
.sym 3976 w_lvds_rx_09_d0
.sym 3977 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[3]
.sym 3986 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 3987 lvds_clock_buf
.sym 3988 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]_$glb_sr
.sym 3990 i_smi_a1_SB_LUT4_I1_O[3]
.sym 3991 i_smi_a2_SB_LUT4_I1_O[3]
.sym 4011 o_shdn_tx_lna$SB_IO_OUT
.sym 4138 i_smi_a2$SB_IO_IN
.sym 4207 o_shdn_tx_lna$SB_IO_OUT
.sym 4237 w_rx_09_fifo_pulled_data[0]
.sym 4238 w_rx_09_fifo_pulled_data[1]
.sym 4239 w_rx_09_fifo_pulled_data[2]
.sym 4240 w_rx_09_fifo_pulled_data[3]
.sym 4241 w_rx_09_fifo_pulled_data[4]
.sym 4242 w_rx_09_fifo_pulled_data[5]
.sym 4243 w_rx_09_fifo_pulled_data[6]
.sym 4244 w_rx_09_fifo_pulled_data[7]
.sym 4248 i_smi_a2_SB_LUT4_I1_O[3]
.sym 4268 i_smi_a1_SB_LUT4_I1_O[3]
.sym 4279 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 4281 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[1]
.sym 4282 w_rx_09_fifo_pulled_data[20]
.sym 4283 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 4284 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 4287 w_rx_09_fifo_pulled_data[16]
.sym 4288 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 4290 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 4292 w_smi_data_output[6]
.sym 4293 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 4294 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 4296 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 4297 i_smi_a3$SB_IO_IN
.sym 4298 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 4299 w_rx_09_fifo_pulled_data[12]
.sym 4300 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[0]
.sym 4301 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 4303 w_rx_09_fifo_pulled_data[0]
.sym 4304 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 4305 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 4306 i_smi_a2_SB_LUT4_I1_O[3]
.sym 4307 w_rx_09_fifo_pulled_data[4]
.sym 4308 w_rx_09_fifo_pulled_data[28]
.sym 4309 smi_ctrl_ins.int_cnt_09[3]
.sym 4310 smi_ctrl_ins.int_cnt_09[3]
.sym 4312 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[1]
.sym 4313 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 4314 i_smi_a2_SB_LUT4_I1_O[3]
.sym 4315 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[0]
.sym 4318 w_rx_09_fifo_pulled_data[0]
.sym 4319 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 4321 i_smi_a2_SB_LUT4_I1_O[3]
.sym 4324 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 4325 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 4326 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 4327 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 4330 w_rx_09_fifo_pulled_data[4]
.sym 4331 smi_ctrl_ins.int_cnt_09[3]
.sym 4332 w_rx_09_fifo_pulled_data[20]
.sym 4333 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 4336 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 4337 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 4338 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 4339 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 4342 w_rx_09_fifo_pulled_data[0]
.sym 4343 smi_ctrl_ins.int_cnt_09[3]
.sym 4344 w_rx_09_fifo_pulled_data[16]
.sym 4345 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 4348 w_rx_09_fifo_pulled_data[12]
.sym 4349 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 4350 w_rx_09_fifo_pulled_data[28]
.sym 4351 smi_ctrl_ins.int_cnt_09[3]
.sym 4355 i_smi_a3$SB_IO_IN
.sym 4357 w_smi_data_output[6]
.sym 4358 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 4359 r_counter[0]_$glb_clk
.sym 4365 w_rx_09_fifo_pulled_data[8]
.sym 4366 w_rx_09_fifo_pulled_data[9]
.sym 4367 w_rx_09_fifo_pulled_data[10]
.sym 4368 w_rx_09_fifo_pulled_data[11]
.sym 4369 w_rx_09_fifo_pulled_data[12]
.sym 4370 w_rx_09_fifo_pulled_data[13]
.sym 4371 w_rx_09_fifo_pulled_data[14]
.sym 4372 w_rx_09_fifo_pulled_data[15]
.sym 4377 io_smi_data[0]$SB_IO_OUT
.sym 4378 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 4379 rx_09_fifo.wr_addr[0]
.sym 4382 lvds_rx_09_inst.o_fifo_data[6]
.sym 4383 w_smi_data_output[4]
.sym 4387 w_smi_data_output[3]
.sym 4388 io_pmod[4]$SB_IO_IN
.sym 4393 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 4394 io_pmod[7]$SB_IO_IN
.sym 4395 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 4402 w_rx_09_fifo_push
.sym 4403 rx_09_fifo.wr_addr[7]
.sym 4404 smi_ctrl_ins.int_cnt_09[3]
.sym 4405 smi_ctrl_ins.int_cnt_09[3]
.sym 4406 w_rx_09_fifo_pulled_data[16]
.sym 4407 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 4409 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 4414 io_smi_data[6]$SB_IO_OUT
.sym 4415 w_rx_09_fifo_pulled_data[20]
.sym 4416 $PACKER_VCC_NET
.sym 4417 i_smi_a3$SB_IO_IN
.sym 4418 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 4420 rx_09_fifo.wr_addr[4]
.sym 4421 rx_09_fifo.wr_addr[3]
.sym 4422 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 4425 rx_09_fifo.wr_addr[2]
.sym 4426 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 4427 rx_09_fifo.wr_addr[6]
.sym 4428 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 4429 w_rx_09_fifo_pulled_data[28]
.sym 4430 rx_09_fifo.wr_addr[6]
.sym 4431 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E
.sym 4442 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 4443 w_rx_09_fifo_pulled_data[1]
.sym 4444 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 4445 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 4446 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 4447 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[3]
.sym 4448 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 4449 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 4450 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 4451 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 4452 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 4454 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[3]
.sym 4455 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 4456 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 4459 w_rx_09_fifo_pulled_data[9]
.sym 4460 smi_ctrl_ins.int_cnt_09[3]
.sym 4462 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 4464 i_smi_a1_SB_LUT4_I1_O[3]
.sym 4466 i_smi_a2_SB_LUT4_I1_O[3]
.sym 4467 w_rx_09_fifo_pulled_data[17]
.sym 4468 w_rx_09_fifo_pulled_data[25]
.sym 4469 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 4472 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 4473 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 4475 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 4476 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 4477 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 4478 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 4481 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 4482 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 4483 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 4484 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 4487 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 4488 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 4489 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 4490 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 4494 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 4495 i_smi_a2_SB_LUT4_I1_O[3]
.sym 4496 i_smi_a1_SB_LUT4_I1_O[3]
.sym 4499 smi_ctrl_ins.int_cnt_09[3]
.sym 4500 w_rx_09_fifo_pulled_data[25]
.sym 4501 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 4502 w_rx_09_fifo_pulled_data[9]
.sym 4505 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 4506 smi_ctrl_ins.int_cnt_09[3]
.sym 4507 w_rx_09_fifo_pulled_data[1]
.sym 4508 w_rx_09_fifo_pulled_data[17]
.sym 4511 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 4512 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 4513 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 4514 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[3]
.sym 4517 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 4518 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 4519 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[3]
.sym 4520 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 4521 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 4522 r_counter[0]_$glb_clk
.sym 4524 w_rx_09_fifo_pulled_data[16]
.sym 4525 w_rx_09_fifo_pulled_data[17]
.sym 4526 w_rx_09_fifo_pulled_data[18]
.sym 4527 w_rx_09_fifo_pulled_data[19]
.sym 4528 w_rx_09_fifo_pulled_data[20]
.sym 4529 w_rx_09_fifo_pulled_data[21]
.sym 4530 w_rx_09_fifo_pulled_data[22]
.sym 4531 w_rx_09_fifo_pulled_data[23]
.sym 4532 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 4536 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 4537 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 4538 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 4540 w_smi_data_output[5]
.sym 4542 w_smi_data_output[7]
.sym 4543 rx_09_fifo.rd_addr[0]
.sym 4544 lvds_rx_09_inst.o_fifo_data[15]
.sym 4545 lvds_rx_09_inst.o_fifo_data[13]
.sym 4546 lvds_rx_09_inst.o_fifo_data[9]
.sym 4548 lvds_rx_09_inst.o_fifo_data[16]
.sym 4549 w_rx_24_fifo_pulled_data[14]
.sym 4550 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 4554 w_rx_09_fifo_pulled_data[25]
.sym 4559 smi_ctrl_ins.int_cnt_24[5]
.sym 4565 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4566 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4567 smi_ctrl_ins.int_cnt_24[4]
.sym 4568 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4569 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4570 smi_ctrl_ins.int_cnt_24[5]
.sym 4572 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 4574 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4576 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E
.sym 4577 i_smi_soe_se$rename$0
.sym 4578 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_O[3]
.sym 4580 $PACKER_VCC_NET
.sym 4582 $PACKER_VCC_NET
.sym 4583 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 4585 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4590 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_O[0]
.sym 4591 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 4592 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4593 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_O[2]
.sym 4597 $nextpnr_ICESTORM_LC_0$O
.sym 4600 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4603 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[2]
.sym 4605 smi_ctrl_ins.int_cnt_24[4]
.sym 4606 $PACKER_VCC_NET
.sym 4611 smi_ctrl_ins.int_cnt_24[5]
.sym 4612 $PACKER_VCC_NET
.sym 4613 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[2]
.sym 4616 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_O[2]
.sym 4617 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4618 i_smi_soe_se$rename$0
.sym 4622 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4623 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 4624 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 4625 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4628 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 4629 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4630 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 4631 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4634 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_O[0]
.sym 4635 i_smi_soe_se$rename$0
.sym 4636 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_O[3]
.sym 4637 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_O[2]
.sym 4640 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4641 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4642 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 4643 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 4644 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E
.sym 4645 r_counter[0]_$glb_clk
.sym 4646 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]_$glb_sr
.sym 4647 w_rx_09_fifo_pulled_data[24]
.sym 4648 w_rx_09_fifo_pulled_data[25]
.sym 4649 w_rx_09_fifo_pulled_data[26]
.sym 4650 w_rx_09_fifo_pulled_data[27]
.sym 4651 w_rx_09_fifo_pulled_data[28]
.sym 4652 w_rx_09_fifo_pulled_data[29]
.sym 4653 w_rx_09_fifo_pulled_data[30]
.sym 4654 w_rx_09_fifo_pulled_data[31]
.sym 4655 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 4659 rx_09_fifo.wr_addr[7]
.sym 4661 rx_09_fifo.wr_addr[4]
.sym 4662 lvds_rx_09_inst.o_fifo_data[17]
.sym 4666 smi_ctrl_ins.int_cnt_24[5]
.sym 4667 rx_09_fifo.wr_addr[5]
.sym 4668 $PACKER_VCC_NET
.sym 4669 w_rx_09_fifo_push
.sym 4670 lvds_rx_09_inst.o_fifo_data[21]
.sym 4672 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 4674 w_rx_24_fifo_pulled_data[9]
.sym 4675 rx_24_fifo.wr_addr[6]
.sym 4677 i_smi_a3$SB_IO_IN
.sym 4678 w_rx_09_fifo_push
.sym 4680 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 4681 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 4688 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 4689 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 4690 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 4691 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 4692 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_O[2]
.sym 4694 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4695 i_smi_a1_SB_LUT4_I1_O[3]
.sym 4697 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 4698 w_rx_24_fifo_pulled_data[9]
.sym 4699 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4700 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4704 w_rx_24_fifo_pulled_data[0]
.sym 4705 i_smi_soe_se$rename$0
.sym 4706 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E
.sym 4707 w_rx_24_fifo_empty
.sym 4709 w_rx_24_fifo_pulled_data[14]
.sym 4710 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 4711 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 4712 i_smi_a2_SB_LUT4_I1_O[1]
.sym 4713 w_rx_24_fifo_pulled_data[1]
.sym 4714 smi_ctrl_ins.int_cnt_24[4]
.sym 4716 i_smi_a2_SB_LUT4_I1_O[3]
.sym 4717 i_smi_a1_SB_LUT4_I1_O[0]
.sym 4718 w_rx_24_fifo_pulled_data[6]
.sym 4719 smi_ctrl_ins.int_cnt_24[5]
.sym 4721 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 4722 w_rx_24_fifo_pulled_data[6]
.sym 4723 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4724 w_rx_24_fifo_pulled_data[14]
.sym 4727 w_rx_24_fifo_empty
.sym 4728 smi_ctrl_ins.int_cnt_24[5]
.sym 4729 smi_ctrl_ins.int_cnt_24[4]
.sym 4730 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4733 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 4735 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_O[2]
.sym 4736 i_smi_soe_se$rename$0
.sym 4739 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 4740 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4741 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4742 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 4745 w_rx_24_fifo_pulled_data[1]
.sym 4746 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 4747 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4748 w_rx_24_fifo_pulled_data[9]
.sym 4751 i_smi_a2_SB_LUT4_I1_O[1]
.sym 4752 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 4753 i_smi_a1_SB_LUT4_I1_O[3]
.sym 4754 i_smi_a1_SB_LUT4_I1_O[0]
.sym 4757 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 4758 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 4759 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 4760 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 4763 i_smi_a2_SB_LUT4_I1_O[3]
.sym 4764 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 4766 w_rx_24_fifo_pulled_data[0]
.sym 4767 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E
.sym 4768 r_counter[0]_$glb_clk
.sym 4769 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]_$glb_sr
.sym 4770 w_rx_24_fifo_pulled_data[0]
.sym 4771 w_rx_24_fifo_pulled_data[1]
.sym 4772 w_rx_24_fifo_pulled_data[2]
.sym 4773 w_rx_24_fifo_pulled_data[3]
.sym 4774 w_rx_24_fifo_pulled_data[4]
.sym 4775 w_rx_24_fifo_pulled_data[5]
.sym 4776 w_rx_24_fifo_pulled_data[6]
.sym 4777 w_rx_24_fifo_pulled_data[7]
.sym 4783 rx_09_fifo.rd_addr[0]
.sym 4784 lvds_rx_09_inst.o_fifo_data[28]
.sym 4785 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 4788 lvds_rx_09_inst.o_fifo_data[24]
.sym 4789 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 4790 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 4791 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 4794 w_rx_24_fifo_pulled_data[28]
.sym 4795 w_rx_24_fifo_pulled_data[16]
.sym 4796 $PACKER_VCC_NET
.sym 4797 rx_24_fifo.wr_addr[2]
.sym 4798 w_rx_24_fifo_pull
.sym 4799 rx_24_fifo.wr_addr[4]
.sym 4803 lvds_rx_09_inst.o_fifo_data[26]
.sym 4804 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 4805 i_smi_a3$SB_IO_IN
.sym 4813 smi_ctrl_ins.int_cnt_24[4]
.sym 4814 $PACKER_VCC_NET
.sym 4815 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 4817 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4818 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 4820 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 4823 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4826 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4828 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 4829 w_rx_24_fifo_pulled_data[2]
.sym 4830 w_rx_24_fifo_pulled_data[3]
.sym 4831 w_rx_24_fifo_pulled_data[12]
.sym 4832 w_rx_24_fifo_pulled_data[13]
.sym 4834 w_rx_24_fifo_pulled_data[7]
.sym 4835 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 4837 w_rx_24_fifo_pulled_data[10]
.sym 4838 w_rx_24_fifo_pulled_data[11]
.sym 4839 w_rx_24_fifo_pulled_data[4]
.sym 4840 w_rx_24_fifo_pulled_data[5]
.sym 4842 w_rx_24_fifo_pulled_data[15]
.sym 4844 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4845 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 4846 w_rx_24_fifo_pulled_data[11]
.sym 4847 w_rx_24_fifo_pulled_data[3]
.sym 4850 $PACKER_VCC_NET
.sym 4851 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4853 smi_ctrl_ins.int_cnt_24[4]
.sym 4856 w_rx_24_fifo_pulled_data[2]
.sym 4857 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 4858 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4859 w_rx_24_fifo_pulled_data[10]
.sym 4862 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 4863 w_rx_24_fifo_pulled_data[12]
.sym 4864 w_rx_24_fifo_pulled_data[4]
.sym 4865 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4868 w_rx_24_fifo_pulled_data[15]
.sym 4869 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 4870 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4871 w_rx_24_fifo_pulled_data[7]
.sym 4874 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 4875 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 4876 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4877 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4880 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 4881 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 4882 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 4883 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 4886 w_rx_24_fifo_pulled_data[13]
.sym 4887 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4888 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 4889 w_rx_24_fifo_pulled_data[5]
.sym 4893 w_rx_24_fifo_pulled_data[8]
.sym 4894 w_rx_24_fifo_pulled_data[9]
.sym 4895 w_rx_24_fifo_pulled_data[10]
.sym 4896 w_rx_24_fifo_pulled_data[11]
.sym 4897 w_rx_24_fifo_pulled_data[12]
.sym 4898 w_rx_24_fifo_pulled_data[13]
.sym 4899 w_rx_24_fifo_pulled_data[14]
.sym 4900 w_rx_24_fifo_pulled_data[15]
.sym 4903 i_smi_a1_SB_LUT4_I1_O[3]
.sym 4905 w_rx_09_fifo_pull
.sym 4909 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 4911 w_rx_24_fifo_data[1]
.sym 4912 w_rx_24_fifo_data[0]
.sym 4913 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E
.sym 4917 rx_24_fifo.wr_addr[7]
.sym 4918 w_rx_24_fifo_pulled_data[24]
.sym 4922 w_rx_24_fifo_pulled_data[26]
.sym 4924 w_rx_24_fifo_pulled_data[27]
.sym 4926 rx_24_fifo.wr_addr[7]
.sym 4927 rx_24_fifo.wr_addr[3]
.sym 4928 w_rx_24_fifo_pulled_data[29]
.sym 4934 w_rx_24_fifo_pulled_data[0]
.sym 4935 w_rx_24_fifo_pulled_data[29]
.sym 4936 w_rx_24_fifo_data[2]
.sym 4937 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4940 w_rx_24_fifo_pulled_data[27]
.sym 4942 w_rx_24_fifo_pulled_data[24]
.sym 4943 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 4944 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4945 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4946 w_rx_24_fifo_pulled_data[26]
.sym 4950 w_rx_24_fifo_pulled_data[8]
.sym 4952 w_rx_24_fifo_pulled_data[18]
.sym 4953 w_rx_24_fifo_pulled_data[19]
.sym 4954 w_rx_24_fifo_pulled_data[28]
.sym 4955 w_rx_24_fifo_pulled_data[16]
.sym 4958 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 4962 w_rx_24_fifo_pulled_data[20]
.sym 4963 w_rx_24_fifo_pulled_data[21]
.sym 4965 w_rx_24_fifo_data[4]
.sym 4967 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 4968 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4969 w_rx_24_fifo_pulled_data[0]
.sym 4970 w_rx_24_fifo_pulled_data[16]
.sym 4973 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4974 w_rx_24_fifo_pulled_data[27]
.sym 4975 w_rx_24_fifo_pulled_data[19]
.sym 4976 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 4979 w_rx_24_fifo_data[4]
.sym 4982 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4985 w_rx_24_fifo_pulled_data[24]
.sym 4986 w_rx_24_fifo_pulled_data[8]
.sym 4987 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 4988 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4991 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 4992 w_rx_24_fifo_pulled_data[29]
.sym 4993 w_rx_24_fifo_pulled_data[21]
.sym 4994 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4997 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4998 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 4999 w_rx_24_fifo_pulled_data[20]
.sym 5000 w_rx_24_fifo_pulled_data[28]
.sym 5003 w_rx_24_fifo_pulled_data[18]
.sym 5004 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5005 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5006 w_rx_24_fifo_pulled_data[26]
.sym 5009 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5012 w_rx_24_fifo_data[2]
.sym 5013 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 5014 lvds_clock_buf
.sym 5015 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]_$glb_sr
.sym 5016 w_rx_24_fifo_pulled_data[16]
.sym 5017 w_rx_24_fifo_pulled_data[17]
.sym 5018 w_rx_24_fifo_pulled_data[18]
.sym 5019 w_rx_24_fifo_pulled_data[19]
.sym 5020 w_rx_24_fifo_pulled_data[20]
.sym 5021 w_rx_24_fifo_pulled_data[21]
.sym 5022 w_rx_24_fifo_pulled_data[22]
.sym 5023 w_rx_24_fifo_pulled_data[23]
.sym 5024 i_smi_a2_SB_LUT4_I1_O[3]
.sym 5027 i_smi_a2_SB_LUT4_I1_O[3]
.sym 5028 i_smi_a2_SB_LUT4_I1_O[1]
.sym 5030 w_rx_24_fifo_data[10]
.sym 5033 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 5034 w_rx_24_fifo_data[11]
.sym 5035 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 5036 w_rx_24_fifo_data[14]
.sym 5038 w_rx_24_fifo_data[12]
.sym 5042 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 5048 w_rx_24_fifo_pulled_data[14]
.sym 5057 w_rx_24_fifo_data[22]
.sym 5058 w_rx_24_fifo_data[27]
.sym 5064 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5065 w_rx_24_fifo_data[16]
.sym 5067 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5071 w_rx_24_fifo_data[20]
.sym 5072 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5075 w_rx_24_fifo_data[28]
.sym 5077 w_rx_24_fifo_data[26]
.sym 5079 w_rx_24_fifo_pulled_data[30]
.sym 5082 w_rx_24_fifo_data[24]
.sym 5087 w_rx_24_fifo_pulled_data[22]
.sym 5091 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5093 w_rx_24_fifo_data[20]
.sym 5096 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5097 w_rx_24_fifo_data[22]
.sym 5104 w_rx_24_fifo_data[26]
.sym 5105 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5108 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5110 w_rx_24_fifo_data[27]
.sym 5115 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5116 w_rx_24_fifo_data[24]
.sym 5120 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5122 w_rx_24_fifo_data[16]
.sym 5126 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5127 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5128 w_rx_24_fifo_pulled_data[30]
.sym 5129 w_rx_24_fifo_pulled_data[22]
.sym 5132 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5135 w_rx_24_fifo_data[28]
.sym 5136 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 5137 lvds_clock_buf
.sym 5138 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]_$glb_sr
.sym 5139 w_rx_24_fifo_pulled_data[24]
.sym 5140 w_rx_24_fifo_pulled_data[25]
.sym 5141 w_rx_24_fifo_pulled_data[26]
.sym 5142 w_rx_24_fifo_pulled_data[27]
.sym 5143 w_rx_24_fifo_pulled_data[28]
.sym 5144 w_rx_24_fifo_pulled_data[29]
.sym 5145 w_rx_24_fifo_pulled_data[30]
.sym 5146 w_rx_24_fifo_pulled_data[31]
.sym 5153 w_rx_24_fifo_data[18]
.sym 5154 i_smi_soe_se$rename$0
.sym 5155 $PACKER_VCC_NET
.sym 5159 w_rx_24_fifo_data[29]
.sym 5160 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5161 w_rx_24_fifo_push
.sym 5167 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 5171 rx_24_fifo.wr_addr[6]
.sym 5173 i_smi_a3$SB_IO_IN
.sym 5180 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5182 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 5183 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 5187 w_rx_24_fifo_pulled_data[23]
.sym 5189 w_rx_24_fifo_pulled_data[17]
.sym 5190 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5193 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5197 w_rx_24_fifo_pulled_data[25]
.sym 5199 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 5200 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 5202 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 5211 w_rx_24_fifo_pulled_data[31]
.sym 5213 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 5214 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 5215 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 5221 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 5237 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5243 w_rx_24_fifo_pulled_data[25]
.sym 5244 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5245 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5246 w_rx_24_fifo_pulled_data[17]
.sym 5255 w_rx_24_fifo_pulled_data[23]
.sym 5256 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5257 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5258 w_rx_24_fifo_pulled_data[31]
.sym 5259 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 5260 lvds_clock_buf
.sym 5261 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]_$glb_sr
.sym 5274 w_rx_24_fifo_data[27]
.sym 5276 w_rx_24_fifo_data[20]
.sym 5279 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5281 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 5289 rx_24_fifo.wr_addr[2]
.sym 5290 w_rx_24_fifo_pulled_data[28]
.sym 5291 rx_24_fifo.wr_addr[4]
.sym 5292 spi_if_ins.state_if[0]
.sym 5293 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 5294 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 5295 w_rx_24_fifo_pull
.sym 5303 rx_24_fifo.wr_addr[4]
.sym 5305 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 5307 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 5308 rx_24_fifo.wr_addr[3]
.sym 5310 rx_24_fifo.wr_addr[2]
.sym 5314 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 5315 rx_24_fifo.wr_addr[6]
.sym 5316 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 5317 rx_24_fifo.wr_addr[7]
.sym 5333 rx_24_fifo.wr_addr[5]
.sym 5335 $nextpnr_ICESTORM_LC_6$O
.sym 5338 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 5341 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 5344 rx_24_fifo.wr_addr[2]
.sym 5345 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 5347 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 5349 rx_24_fifo.wr_addr[3]
.sym 5351 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 5353 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 5355 rx_24_fifo.wr_addr[4]
.sym 5357 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 5359 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 5361 rx_24_fifo.wr_addr[5]
.sym 5363 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 5365 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 5368 rx_24_fifo.wr_addr[6]
.sym 5369 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 5373 rx_24_fifo.wr_addr[7]
.sym 5375 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 5381 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 5382 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 5383 r_counter[0]_$glb_clk
.sym 5384 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 5397 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5401 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1_SB_LUT4_O_I2[1]
.sym 5402 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 5404 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 5411 rx_24_fifo.wr_addr[3]
.sym 5413 rx_24_fifo.wr_addr[7]
.sym 5419 rx_24_fifo.wr_addr_gray[6]
.sym 5420 spi_if_ins.state_if[0]
.sym 5427 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 5429 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 5430 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 5432 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1_SB_LUT4_O_I2[6]
.sym 5436 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 5439 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1_SB_LUT4_O_I2[5]
.sym 5440 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 5441 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 5450 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 5453 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 5454 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 5461 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 5465 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 5468 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 5472 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 5477 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 5478 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1_SB_LUT4_O_I2[6]
.sym 5479 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 5480 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1_SB_LUT4_O_I2[5]
.sym 5484 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 5491 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 5495 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 5501 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 5505 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 5506 lvds_clock_buf
.sym 5507 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]_$glb_sr
.sym 5532 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 5533 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 5534 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 5536 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 5541 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 5543 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 5549 rx_24_fifo.wr_addr[4]
.sym 5551 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 5553 rx_24_fifo.wr_addr[0]
.sym 5555 rx_24_fifo.wr_addr[7]
.sym 5559 rx_24_fifo.wr_addr[0]
.sym 5561 rx_24_fifo.wr_addr[6]
.sym 5562 rx_24_fifo.wr_addr[3]
.sym 5563 rx_24_fifo.wr_addr[5]
.sym 5564 rx_24_fifo.wr_addr[2]
.sym 5581 $nextpnr_ICESTORM_LC_10$O
.sym 5583 rx_24_fifo.wr_addr[0]
.sym 5587 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 5589 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 5591 rx_24_fifo.wr_addr[0]
.sym 5593 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 5596 rx_24_fifo.wr_addr[2]
.sym 5597 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 5599 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 5601 rx_24_fifo.wr_addr[3]
.sym 5603 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 5605 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 5608 rx_24_fifo.wr_addr[4]
.sym 5609 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 5611 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 5614 rx_24_fifo.wr_addr[5]
.sym 5615 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 5617 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 5619 rx_24_fifo.wr_addr[6]
.sym 5621 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 5625 rx_24_fifo.wr_addr[7]
.sym 5627 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 5650 w_rx_24_fifo_empty
.sym 5651 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1_SB_LUT4_O_1_I3[0]
.sym 5663 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 5664 i_smi_a3$SB_IO_IN
.sym 5665 w_rx_24_fifo_full
.sym 5673 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 5674 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 5676 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 5677 rx_24_fifo.wr_addr[0]
.sym 5678 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 5679 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1_SB_LUT4_O_I2[1]
.sym 5680 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 5683 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 5684 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 5685 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 5686 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 5687 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 5688 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 5692 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 5693 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 5694 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 5697 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 5700 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 5705 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 5706 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 5707 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 5708 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 5711 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 5713 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 5714 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 5717 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 5718 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 5724 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 5726 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 5729 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 5730 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 5731 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 5732 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1_SB_LUT4_O_I2[1]
.sym 5735 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 5737 rx_24_fifo.wr_addr[0]
.sym 5741 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 5743 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 5748 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 5749 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 5750 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 5752 lvds_clock_buf
.sym 5753 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]_$glb_sr
.sym 5780 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 5795 rx_24_fifo.wr_addr[0]
.sym 5797 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 5798 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 5800 rx_24_fifo.rd_addr_gray_wr_r[2]
.sym 5802 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5803 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1_SB_LUT4_O_1_I3[0]
.sym 5804 w_rx_24_fifo_push
.sym 5806 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 5808 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 5809 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 5810 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 5812 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 5813 rx_24_fifo.full_o_SB_LUT4_I0_O[3]
.sym 5814 rx_24_fifo.full_o_SB_LUT4_I0_O[2]
.sym 5821 rx_24_fifo.full_o_SB_LUT4_I0_O[1]
.sym 5822 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 5823 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 5834 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5836 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 5840 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 5841 rx_24_fifo.rd_addr_gray_wr_r[2]
.sym 5842 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 5843 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 5846 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1_SB_LUT4_O_1_I3[0]
.sym 5847 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 5848 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 5849 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 5852 rx_24_fifo.full_o_SB_LUT4_I0_O[3]
.sym 5853 rx_24_fifo.full_o_SB_LUT4_I0_O[1]
.sym 5854 w_rx_24_fifo_push
.sym 5855 rx_24_fifo.full_o_SB_LUT4_I0_O[2]
.sym 5859 w_rx_24_fifo_push
.sym 5860 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 5864 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 5866 rx_24_fifo.wr_addr[0]
.sym 5874 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 5875 lvds_clock_buf
.sym 5876 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]_$glb_sr
.sym 5889 rx_24_fifo.wr_addr[0]
.sym 5891 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 5920 rx_24_fifo.rd_addr_gray_wr[5]
.sym 5923 rx_24_fifo.rd_addr_gray_wr[0]
.sym 5926 rx_24_fifo.rd_addr_gray_wr[1]
.sym 5965 rx_24_fifo.rd_addr_gray_wr[5]
.sym 5969 rx_24_fifo.rd_addr_gray_wr[0]
.sym 5995 rx_24_fifo.rd_addr_gray_wr[1]
.sym 5998 lvds_clock_buf
.sym 6016 rx_24_fifo.rd_addr_gray_wr[5]
.sym 6022 rx_24_fifo.rd_addr_gray_wr[1]
.sym 6144 rx_24_fifo.rd_addr_gray_wr[0]
.sym 6151 i_smi_a3$SB_IO_IN
.sym 6176 i_smi_a1$SB_IO_IN
.sym 6180 i_smi_a3$SB_IO_IN
.sym 6190 i_smi_a2$SB_IO_IN
.sym 6203 i_smi_a1$SB_IO_IN
.sym 6204 i_smi_a3$SB_IO_IN
.sym 6205 i_smi_a2$SB_IO_IN
.sym 6210 i_smi_a2$SB_IO_IN
.sym 6211 i_smi_a3$SB_IO_IN
.sym 6212 i_smi_a1$SB_IO_IN
.sym 6246 i_smi_a3$SB_IO_IN
.sym 6260 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 6294 o_shdn_tx_lna$SB_IO_OUT
.sym 6312 o_shdn_tx_lna$SB_IO_OUT
.sym 6316 i_smi_a1$SB_IO_IN
.sym 6346 lvds_rx_09_inst.o_fifo_data[8]
.sym 6347 lvds_rx_09_inst.o_fifo_data[16]
.sym 6348 lvds_rx_09_inst.o_fifo_data[12]
.sym 6349 lvds_rx_09_inst.o_fifo_data[14]
.sym 6350 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 6351 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[1]
.sym 6352 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 6353 lvds_rx_09_inst.o_fifo_data[10]
.sym 6372 w_rx_09_fifo_data[1]
.sym 6379 io_smi_data[6]$SB_IO_OUT
.sym 6380 io_pmod[7]$SB_IO_IN
.sym 6386 lvds_rx_09_inst.o_fifo_data[7]
.sym 6390 w_rx_09_fifo_push
.sym 6391 rx_09_fifo.wr_addr[7]
.sym 6394 io_pmod[6]$SB_IO_IN
.sym 6396 $PACKER_VCC_NET
.sym 6397 $PACKER_VCC_NET
.sym 6398 io_pmod[4]$SB_IO_IN
.sym 6399 io_pmod[7]$SB_IO_IN
.sym 6400 lvds_rx_09_inst.o_fifo_data[6]
.sym 6401 rx_09_fifo.wr_addr[0]
.sym 6403 rx_09_fifo.wr_addr[5]
.sym 6405 w_rx_09_fifo_data[0]
.sym 6406 w_rx_09_fifo_data[1]
.sym 6408 rx_09_fifo.wr_addr[6]
.sym 6411 rx_09_fifo.wr_addr[2]
.sym 6412 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 6413 io_pmod[5]$SB_IO_IN
.sym 6415 rx_09_fifo.wr_addr[4]
.sym 6416 rx_09_fifo.wr_addr[3]
.sym 6422 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 6423 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 6424 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 6425 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 6426 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 6427 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 6428 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 6429 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 6430 $PACKER_VCC_NET
.sym 6431 $PACKER_VCC_NET
.sym 6432 $PACKER_VCC_NET
.sym 6433 $PACKER_VCC_NET
.sym 6434 $PACKER_VCC_NET
.sym 6435 $PACKER_VCC_NET
.sym 6436 $PACKER_VCC_NET
.sym 6437 $PACKER_VCC_NET
.sym 6438 rx_09_fifo.wr_addr[0]
.sym 6439 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 6441 rx_09_fifo.wr_addr[2]
.sym 6442 rx_09_fifo.wr_addr[3]
.sym 6443 rx_09_fifo.wr_addr[4]
.sym 6444 rx_09_fifo.wr_addr[5]
.sym 6445 rx_09_fifo.wr_addr[6]
.sym 6446 rx_09_fifo.wr_addr[7]
.sym 6449 lvds_clock_buf
.sym 6450 $PACKER_VCC_NET
.sym 6451 w_rx_09_fifo_data[0]
.sym 6452 w_rx_09_fifo_data[1]
.sym 6453 io_pmod[4]$SB_IO_IN
.sym 6454 io_pmod[5]$SB_IO_IN
.sym 6455 io_pmod[6]$SB_IO_IN
.sym 6456 io_pmod[7]$SB_IO_IN
.sym 6457 lvds_rx_09_inst.o_fifo_data[6]
.sym 6458 lvds_rx_09_inst.o_fifo_data[7]
.sym 6459 w_rx_09_fifo_push
.sym 6460 i_smi_a3$SB_IO_IN
.sym 6463 i_smi_a3$SB_IO_IN
.sym 6464 lvds_rx_09_inst.o_fifo_data[7]
.sym 6473 lvds_rx_09_inst.o_fifo_data[16]
.sym 6474 io_pmod[6]$SB_IO_IN
.sym 6477 w_rx_09_fifo_pulled_data[27]
.sym 6487 io_pmod[5]$SB_IO_IN
.sym 6488 $PACKER_VCC_NET
.sym 6490 w_rx_09_fifo_pulled_data[2]
.sym 6492 smi_ctrl_ins.int_cnt_09[3]
.sym 6494 w_rx_09_fifo_pulled_data[31]
.sym 6496 w_rx_09_fifo_pulled_data[26]
.sym 6497 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 6499 $PACKER_VCC_NET
.sym 6500 $PACKER_VCC_NET
.sym 6501 w_rx_09_fifo_pulled_data[19]
.sym 6505 $PACKER_VCC_NET
.sym 6506 w_rx_09_fifo_pulled_data[24]
.sym 6507 rx_09_fifo.wr_addr[3]
.sym 6512 rx_09_fifo.rd_addr[3]
.sym 6513 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 6517 w_rx_09_fifo_pulled_data[29]
.sym 6518 rx_09_fifo.wr_addr[0]
.sym 6528 rx_09_fifo.rd_addr[0]
.sym 6529 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 6530 lvds_rx_09_inst.o_fifo_data[13]
.sym 6531 lvds_rx_09_inst.o_fifo_data[14]
.sym 6532 $PACKER_VCC_NET
.sym 6533 rx_09_fifo.rd_addr[3]
.sym 6534 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 6535 lvds_rx_09_inst.o_fifo_data[10]
.sym 6536 lvds_rx_09_inst.o_fifo_data[8]
.sym 6537 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 6538 lvds_rx_09_inst.o_fifo_data[12]
.sym 6539 lvds_rx_09_inst.o_fifo_data[15]
.sym 6540 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 6541 lvds_rx_09_inst.o_fifo_data[9]
.sym 6542 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 6550 lvds_rx_09_inst.o_fifo_data[11]
.sym 6553 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 6555 $PACKER_VCC_NET
.sym 6557 w_rx_09_fifo_pull
.sym 6558 $PACKER_VCC_NET
.sym 6560 lvds_rx_09_inst.o_fifo_data[23]
.sym 6561 lvds_rx_09_inst.o_fifo_data[25]
.sym 6562 lvds_rx_09_inst.o_fifo_data[30]
.sym 6563 lvds_rx_09_inst.o_fifo_data[31]
.sym 6564 lvds_rx_09_inst.o_fifo_data[20]
.sym 6565 lvds_rx_09_inst.o_fifo_data[29]
.sym 6566 lvds_rx_09_inst.o_fifo_data[27]
.sym 6567 lvds_rx_09_inst.o_fifo_data[18]
.sym 6568 $PACKER_VCC_NET
.sym 6569 $PACKER_VCC_NET
.sym 6570 $PACKER_VCC_NET
.sym 6571 $PACKER_VCC_NET
.sym 6572 $PACKER_VCC_NET
.sym 6573 $PACKER_VCC_NET
.sym 6574 $PACKER_VCC_NET
.sym 6575 $PACKER_VCC_NET
.sym 6576 rx_09_fifo.rd_addr[0]
.sym 6577 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 6579 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 6580 rx_09_fifo.rd_addr[3]
.sym 6581 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 6582 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 6583 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 6584 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 6587 r_counter[0]_$glb_clk
.sym 6588 $PACKER_VCC_NET
.sym 6589 w_rx_09_fifo_pull
.sym 6590 lvds_rx_09_inst.o_fifo_data[10]
.sym 6591 lvds_rx_09_inst.o_fifo_data[11]
.sym 6592 lvds_rx_09_inst.o_fifo_data[12]
.sym 6593 lvds_rx_09_inst.o_fifo_data[13]
.sym 6594 lvds_rx_09_inst.o_fifo_data[14]
.sym 6595 lvds_rx_09_inst.o_fifo_data[15]
.sym 6596 lvds_rx_09_inst.o_fifo_data[8]
.sym 6597 lvds_rx_09_inst.o_fifo_data[9]
.sym 6602 i_smi_a3$SB_IO_IN
.sym 6604 smi_ctrl_ins.int_cnt_09[3]
.sym 6607 rx_09_fifo.wr_addr[7]
.sym 6608 smi_ctrl_ins.int_cnt_09[3]
.sym 6610 smi_ctrl_ins.int_cnt_09[3]
.sym 6612 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 6617 $PACKER_VCC_NET
.sym 6620 rx_24_fifo.wr_addr[0]
.sym 6621 $PACKER_VCC_NET
.sym 6622 rx_09_fifo.rd_addr_gray_wr[0]
.sym 6623 w_rx_09_fifo_pull
.sym 6624 rx_24_fifo.wr_addr[5]
.sym 6625 w_rx_09_fifo_pulled_data[27]
.sym 6630 lvds_rx_09_inst.o_fifo_data[19]
.sym 6632 $PACKER_VCC_NET
.sym 6633 rx_09_fifo.wr_addr[5]
.sym 6634 lvds_rx_09_inst.o_fifo_data[21]
.sym 6635 rx_09_fifo.wr_addr[7]
.sym 6636 lvds_rx_09_inst.o_fifo_data[17]
.sym 6639 rx_09_fifo.wr_addr[2]
.sym 6640 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 6641 rx_09_fifo.wr_addr[6]
.sym 6642 $PACKER_VCC_NET
.sym 6643 w_rx_09_fifo_push
.sym 6644 lvds_rx_09_inst.o_fifo_data[22]
.sym 6645 rx_09_fifo.wr_addr[4]
.sym 6646 lvds_rx_09_inst.o_fifo_data[23]
.sym 6647 lvds_rx_09_inst.o_fifo_data[16]
.sym 6651 rx_09_fifo.wr_addr[3]
.sym 6653 lvds_rx_09_inst.o_fifo_data[18]
.sym 6658 lvds_rx_09_inst.o_fifo_data[20]
.sym 6661 rx_09_fifo.wr_addr[0]
.sym 6664 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 6665 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 6667 rx_09_fifo.rd_addr_gray_wr[7]
.sym 6668 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[0]
.sym 6670 $PACKER_VCC_NET
.sym 6671 $PACKER_VCC_NET
.sym 6672 $PACKER_VCC_NET
.sym 6673 $PACKER_VCC_NET
.sym 6674 $PACKER_VCC_NET
.sym 6675 $PACKER_VCC_NET
.sym 6676 $PACKER_VCC_NET
.sym 6677 $PACKER_VCC_NET
.sym 6678 rx_09_fifo.wr_addr[0]
.sym 6679 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 6681 rx_09_fifo.wr_addr[2]
.sym 6682 rx_09_fifo.wr_addr[3]
.sym 6683 rx_09_fifo.wr_addr[4]
.sym 6684 rx_09_fifo.wr_addr[5]
.sym 6685 rx_09_fifo.wr_addr[6]
.sym 6686 rx_09_fifo.wr_addr[7]
.sym 6689 lvds_clock_buf
.sym 6690 $PACKER_VCC_NET
.sym 6691 lvds_rx_09_inst.o_fifo_data[16]
.sym 6692 lvds_rx_09_inst.o_fifo_data[17]
.sym 6693 lvds_rx_09_inst.o_fifo_data[18]
.sym 6694 lvds_rx_09_inst.o_fifo_data[19]
.sym 6695 lvds_rx_09_inst.o_fifo_data[20]
.sym 6696 lvds_rx_09_inst.o_fifo_data[21]
.sym 6697 lvds_rx_09_inst.o_fifo_data[22]
.sym 6698 lvds_rx_09_inst.o_fifo_data[23]
.sym 6699 w_rx_09_fifo_push
.sym 6703 w_rx_09_fifo_data[1]
.sym 6705 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 6706 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 6708 lvds_rx_09_inst.o_fifo_data[26]
.sym 6709 i_smi_a3$SB_IO_IN
.sym 6710 $PACKER_VCC_NET
.sym 6711 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 6712 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 6715 $PACKER_VCC_NET
.sym 6717 rx_24_fifo.rd_addr[3]
.sym 6720 w_rx_09_fifo_pulled_data[30]
.sym 6721 smi_ctrl_ins.int_cnt_09[5]
.sym 6722 smi_ctrl_ins.int_cnt_09[3]
.sym 6724 smi_ctrl_ins.int_cnt_09[4]
.sym 6727 rx_24_fifo.rd_addr[2]
.sym 6732 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 6733 lvds_rx_09_inst.o_fifo_data[24]
.sym 6734 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 6735 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 6736 rx_09_fifo.rd_addr[0]
.sym 6738 lvds_rx_09_inst.o_fifo_data[27]
.sym 6739 lvds_rx_09_inst.o_fifo_data[28]
.sym 6741 lvds_rx_09_inst.o_fifo_data[25]
.sym 6742 lvds_rx_09_inst.o_fifo_data[30]
.sym 6743 lvds_rx_09_inst.o_fifo_data[31]
.sym 6744 rx_09_fifo.rd_addr[3]
.sym 6745 lvds_rx_09_inst.o_fifo_data[29]
.sym 6746 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 6747 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 6752 w_rx_09_fifo_pull
.sym 6753 lvds_rx_09_inst.o_fifo_data[26]
.sym 6755 $PACKER_VCC_NET
.sym 6759 $PACKER_VCC_NET
.sym 6762 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 6766 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I0_I1[5]
.sym 6767 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 6768 w_rx_09_fifo_pull
.sym 6770 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 6771 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 6772 $PACKER_VCC_NET
.sym 6773 $PACKER_VCC_NET
.sym 6774 $PACKER_VCC_NET
.sym 6775 $PACKER_VCC_NET
.sym 6776 $PACKER_VCC_NET
.sym 6777 $PACKER_VCC_NET
.sym 6778 $PACKER_VCC_NET
.sym 6779 $PACKER_VCC_NET
.sym 6780 rx_09_fifo.rd_addr[0]
.sym 6781 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 6783 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 6784 rx_09_fifo.rd_addr[3]
.sym 6785 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 6786 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 6787 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 6788 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 6791 r_counter[0]_$glb_clk
.sym 6792 $PACKER_VCC_NET
.sym 6793 w_rx_09_fifo_pull
.sym 6794 lvds_rx_09_inst.o_fifo_data[26]
.sym 6795 lvds_rx_09_inst.o_fifo_data[27]
.sym 6796 lvds_rx_09_inst.o_fifo_data[28]
.sym 6797 lvds_rx_09_inst.o_fifo_data[29]
.sym 6798 lvds_rx_09_inst.o_fifo_data[30]
.sym 6799 lvds_rx_09_inst.o_fifo_data[31]
.sym 6800 lvds_rx_09_inst.o_fifo_data[24]
.sym 6801 lvds_rx_09_inst.o_fifo_data[25]
.sym 6806 rx_09_fifo.wr_addr[4]
.sym 6808 rx_09_fifo.wr_addr[3]
.sym 6809 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 6810 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 6812 rx_09_fifo.wr_addr[2]
.sym 6814 rx_09_fifo.wr_addr[6]
.sym 6817 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 6819 w_rx_09_fifo_pulled_data[26]
.sym 6822 $PACKER_VCC_NET
.sym 6823 w_rx_24_fifo_push
.sym 6825 $PACKER_VCC_NET
.sym 6829 w_rx_09_fifo_pulled_data[31]
.sym 6834 rx_24_fifo.wr_addr[6]
.sym 6838 w_rx_24_fifo_push
.sym 6839 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 6840 w_rx_24_fifo_data[3]
.sym 6842 w_rx_24_fifo_data[0]
.sym 6843 w_rx_24_fifo_data[1]
.sym 6848 $PACKER_VCC_NET
.sym 6849 rx_24_fifo.wr_addr[0]
.sym 6850 w_rx_24_fifo_data[7]
.sym 6851 w_rx_24_fifo_data[2]
.sym 6852 rx_24_fifo.wr_addr[2]
.sym 6853 rx_24_fifo.wr_addr[5]
.sym 6854 rx_24_fifo.wr_addr[4]
.sym 6855 rx_24_fifo.wr_addr[7]
.sym 6856 w_rx_24_fifo_data[5]
.sym 6857 w_rx_24_fifo_data[4]
.sym 6860 w_rx_24_fifo_data[6]
.sym 6861 $PACKER_VCC_NET
.sym 6864 rx_24_fifo.wr_addr[3]
.sym 6869 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[5]
.sym 6870 i_smi_a2_SB_LUT4_I1_O[1]
.sym 6871 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E
.sym 6872 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 6873 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 6874 $PACKER_VCC_NET
.sym 6875 $PACKER_VCC_NET
.sym 6876 $PACKER_VCC_NET
.sym 6877 $PACKER_VCC_NET
.sym 6878 $PACKER_VCC_NET
.sym 6879 $PACKER_VCC_NET
.sym 6880 $PACKER_VCC_NET
.sym 6881 $PACKER_VCC_NET
.sym 6882 rx_24_fifo.wr_addr[0]
.sym 6883 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 6885 rx_24_fifo.wr_addr[2]
.sym 6886 rx_24_fifo.wr_addr[3]
.sym 6887 rx_24_fifo.wr_addr[4]
.sym 6888 rx_24_fifo.wr_addr[5]
.sym 6889 rx_24_fifo.wr_addr[6]
.sym 6890 rx_24_fifo.wr_addr[7]
.sym 6893 lvds_clock_buf
.sym 6894 $PACKER_VCC_NET
.sym 6895 w_rx_24_fifo_data[0]
.sym 6896 w_rx_24_fifo_data[1]
.sym 6897 w_rx_24_fifo_data[2]
.sym 6898 w_rx_24_fifo_data[3]
.sym 6899 w_rx_24_fifo_data[4]
.sym 6900 w_rx_24_fifo_data[5]
.sym 6901 w_rx_24_fifo_data[6]
.sym 6902 w_rx_24_fifo_data[7]
.sym 6903 w_rx_24_fifo_push
.sym 6907 i_smi_a3$SB_IO_IN
.sym 6910 smi_ctrl_ins.int_cnt_24[5]
.sym 6926 w_rx_24_fifo_data[20]
.sym 6929 rx_24_fifo.rd_addr[4]
.sym 6930 rx_24_fifo.rd_addr[4]
.sym 6931 $PACKER_VCC_NET
.sym 6936 rx_24_fifo.rd_addr[4]
.sym 6939 w_rx_24_fifo_data[14]
.sym 6940 w_rx_24_fifo_data[13]
.sym 6941 w_rx_24_fifo_data[12]
.sym 6942 $PACKER_VCC_NET
.sym 6943 w_rx_24_fifo_data[10]
.sym 6944 rx_24_fifo.rd_addr[3]
.sym 6945 w_rx_24_fifo_data[11]
.sym 6946 w_rx_24_fifo_data[8]
.sym 6947 w_rx_24_fifo_data[15]
.sym 6950 $PACKER_VCC_NET
.sym 6952 rx_24_fifo.rd_addr[0]
.sym 6954 rx_24_fifo.rd_addr[2]
.sym 6957 rx_24_fifo.rd_addr[5]
.sym 6961 rx_24_fifo.rd_addr[6]
.sym 6963 $PACKER_VCC_NET
.sym 6964 rx_24_fifo.rd_addr[1]
.sym 6965 w_rx_24_fifo_pull
.sym 6966 rx_24_fifo.rd_addr[7]
.sym 6967 w_rx_24_fifo_data[9]
.sym 6968 rx_24_fifo.rd_addr[0]
.sym 6969 rx_24_fifo.rd_addr[6]
.sym 6971 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 6972 rx_24_fifo.rd_addr[1]
.sym 6973 rx_24_fifo.rd_addr[5]
.sym 6974 rx_24_fifo.rd_addr[7]
.sym 6975 rx_24_fifo.rd_addr_gray[2]
.sym 6976 $PACKER_VCC_NET
.sym 6977 $PACKER_VCC_NET
.sym 6978 $PACKER_VCC_NET
.sym 6979 $PACKER_VCC_NET
.sym 6980 $PACKER_VCC_NET
.sym 6981 $PACKER_VCC_NET
.sym 6982 $PACKER_VCC_NET
.sym 6983 $PACKER_VCC_NET
.sym 6984 rx_24_fifo.rd_addr[0]
.sym 6985 rx_24_fifo.rd_addr[1]
.sym 6987 rx_24_fifo.rd_addr[2]
.sym 6988 rx_24_fifo.rd_addr[3]
.sym 6989 rx_24_fifo.rd_addr[4]
.sym 6990 rx_24_fifo.rd_addr[5]
.sym 6991 rx_24_fifo.rd_addr[6]
.sym 6992 rx_24_fifo.rd_addr[7]
.sym 6995 r_counter[0]_$glb_clk
.sym 6996 $PACKER_VCC_NET
.sym 6997 w_rx_24_fifo_pull
.sym 6998 w_rx_24_fifo_data[10]
.sym 6999 w_rx_24_fifo_data[11]
.sym 7000 w_rx_24_fifo_data[12]
.sym 7001 w_rx_24_fifo_data[13]
.sym 7002 w_rx_24_fifo_data[14]
.sym 7003 w_rx_24_fifo_data[15]
.sym 7004 w_rx_24_fifo_data[8]
.sym 7005 w_rx_24_fifo_data[9]
.sym 7011 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 7012 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 7013 w_rx_24_fifo_data[15]
.sym 7018 w_rx_09_fifo_push
.sym 7020 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 7022 $PACKER_VCC_NET
.sym 7024 rx_24_fifo.wr_addr[5]
.sym 7025 rx_24_fifo.rd_addr[5]
.sym 7026 $PACKER_VCC_NET
.sym 7027 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[1]
.sym 7029 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 7030 rx_24_fifo.rd_addr[3]
.sym 7032 rx_24_fifo.wr_addr[0]
.sym 7033 rx_24_fifo.rd_addr[6]
.sym 7038 rx_24_fifo.wr_addr[0]
.sym 7040 rx_24_fifo.wr_addr[2]
.sym 7041 rx_24_fifo.wr_addr[5]
.sym 7042 w_rx_24_fifo_data[19]
.sym 7043 w_rx_24_fifo_data[18]
.sym 7045 $PACKER_VCC_NET
.sym 7046 w_rx_24_fifo_data[22]
.sym 7047 rx_24_fifo.wr_addr[4]
.sym 7049 $PACKER_VCC_NET
.sym 7050 rx_24_fifo.wr_addr[7]
.sym 7051 w_rx_24_fifo_push
.sym 7052 rx_24_fifo.wr_addr[3]
.sym 7053 $PACKER_VCC_NET
.sym 7054 w_rx_24_fifo_data[17]
.sym 7055 w_rx_24_fifo_data[16]
.sym 7056 w_rx_24_fifo_data[21]
.sym 7058 rx_24_fifo.wr_addr[6]
.sym 7060 w_rx_24_fifo_data[23]
.sym 7062 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 7064 w_rx_24_fifo_data[20]
.sym 7070 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 7071 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 7072 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 7073 rx_24_fifo.wr_addr_gray_rd[7]
.sym 7074 rx_24_fifo.wr_addr_gray_rd[6]
.sym 7075 rx_24_fifo.wr_addr_gray_rd_r[7]
.sym 7076 rx_24_fifo.wr_addr_gray_rd[3]
.sym 7077 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 7078 $PACKER_VCC_NET
.sym 7079 $PACKER_VCC_NET
.sym 7080 $PACKER_VCC_NET
.sym 7081 $PACKER_VCC_NET
.sym 7082 $PACKER_VCC_NET
.sym 7083 $PACKER_VCC_NET
.sym 7084 $PACKER_VCC_NET
.sym 7085 $PACKER_VCC_NET
.sym 7086 rx_24_fifo.wr_addr[0]
.sym 7087 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 7089 rx_24_fifo.wr_addr[2]
.sym 7090 rx_24_fifo.wr_addr[3]
.sym 7091 rx_24_fifo.wr_addr[4]
.sym 7092 rx_24_fifo.wr_addr[5]
.sym 7093 rx_24_fifo.wr_addr[6]
.sym 7094 rx_24_fifo.wr_addr[7]
.sym 7097 lvds_clock_buf
.sym 7098 $PACKER_VCC_NET
.sym 7099 w_rx_24_fifo_data[16]
.sym 7100 w_rx_24_fifo_data[17]
.sym 7101 w_rx_24_fifo_data[18]
.sym 7102 w_rx_24_fifo_data[19]
.sym 7103 w_rx_24_fifo_data[20]
.sym 7104 w_rx_24_fifo_data[21]
.sym 7105 w_rx_24_fifo_data[22]
.sym 7106 w_rx_24_fifo_data[23]
.sym 7107 w_rx_24_fifo_push
.sym 7116 rx_24_fifo.wr_addr[2]
.sym 7121 spi_if_ins.state_if[0]
.sym 7123 rx_24_fifo.wr_addr[4]
.sym 7124 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 7125 rx_24_fifo.rd_addr[3]
.sym 7126 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 7127 rx_24_fifo.rd_addr[2]
.sym 7129 rx_24_fifo.wr_addr_gray[3]
.sym 7130 smi_ctrl_ins.int_cnt_09[3]
.sym 7132 rx_24_fifo.rd_addr[7]
.sym 7140 rx_24_fifo.rd_addr[0]
.sym 7142 rx_24_fifo.rd_addr[2]
.sym 7145 rx_24_fifo.rd_addr[5]
.sym 7148 rx_24_fifo.rd_addr[3]
.sym 7149 rx_24_fifo.rd_addr[6]
.sym 7151 w_rx_24_fifo_data[31]
.sym 7152 rx_24_fifo.rd_addr[1]
.sym 7153 w_rx_24_fifo_data[27]
.sym 7154 rx_24_fifo.rd_addr[7]
.sym 7156 rx_24_fifo.rd_addr[4]
.sym 7157 w_rx_24_fifo_data[24]
.sym 7158 $PACKER_VCC_NET
.sym 7160 $PACKER_VCC_NET
.sym 7163 w_rx_24_fifo_data[30]
.sym 7164 $PACKER_VCC_NET
.sym 7165 w_rx_24_fifo_data[25]
.sym 7166 w_rx_24_fifo_data[28]
.sym 7167 w_rx_24_fifo_data[29]
.sym 7168 w_rx_24_fifo_data[26]
.sym 7169 w_rx_24_fifo_pull
.sym 7173 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 7174 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[1]
.sym 7175 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 7176 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 7177 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 7178 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 7179 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 7180 $PACKER_VCC_NET
.sym 7181 $PACKER_VCC_NET
.sym 7182 $PACKER_VCC_NET
.sym 7183 $PACKER_VCC_NET
.sym 7184 $PACKER_VCC_NET
.sym 7185 $PACKER_VCC_NET
.sym 7186 $PACKER_VCC_NET
.sym 7187 $PACKER_VCC_NET
.sym 7188 rx_24_fifo.rd_addr[0]
.sym 7189 rx_24_fifo.rd_addr[1]
.sym 7191 rx_24_fifo.rd_addr[2]
.sym 7192 rx_24_fifo.rd_addr[3]
.sym 7193 rx_24_fifo.rd_addr[4]
.sym 7194 rx_24_fifo.rd_addr[5]
.sym 7195 rx_24_fifo.rd_addr[6]
.sym 7196 rx_24_fifo.rd_addr[7]
.sym 7199 r_counter[0]_$glb_clk
.sym 7200 $PACKER_VCC_NET
.sym 7201 w_rx_24_fifo_pull
.sym 7202 w_rx_24_fifo_data[26]
.sym 7203 w_rx_24_fifo_data[27]
.sym 7204 w_rx_24_fifo_data[28]
.sym 7205 w_rx_24_fifo_data[29]
.sym 7206 w_rx_24_fifo_data[30]
.sym 7207 w_rx_24_fifo_data[31]
.sym 7208 w_rx_24_fifo_data[24]
.sym 7209 w_rx_24_fifo_data[25]
.sym 7216 rx_24_fifo.wr_addr[7]
.sym 7217 w_rx_24_fifo_data[31]
.sym 7219 spi_if_ins.state_if[0]
.sym 7220 rx_24_fifo.wr_addr_gray[6]
.sym 7221 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 7226 w_rx_24_fifo_push
.sym 7274 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 7275 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 7276 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[3]
.sym 7280 w_tx_data_smi[3]
.sym 7281 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[0]
.sym 7318 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 7330 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 7332 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 7336 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 7337 rx_24_fifo.rd_addr[4]
.sym 7339 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 7377 rx_24_fifo.rd_addr_gray_wr[3]
.sym 7378 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 7383 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1_SB_LUT4_O_2_I0[1]
.sym 7421 w_rx_24_fifo_full
.sym 7430 rx_24_fifo.rd_addr[3]
.sym 7431 rx_24_fifo.wr_addr[5]
.sym 7433 $PACKER_VCC_NET
.sym 7439 rx_24_fifo.wr_addr[0]
.sym 7479 rx_24_fifo.rd_addr_gray[5]
.sym 7482 rx_24_fifo.rd_addr[4]
.sym 7483 rx_24_fifo.rd_addr[2]
.sym 7484 rx_24_fifo.rd_addr[3]
.sym 7485 rx_24_fifo.rd_addr_gray[3]
.sym 7521 rx_24_fifo.rd_addr_gray_wr[6]
.sym 7531 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 7532 rx_24_fifo.wr_addr_gray[3]
.sym 7535 rx_24_fifo.rd_addr[2]
.sym 7537 rx_24_fifo.rd_addr[3]
.sym 7542 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1_SB_LUT4_O_2_I0[1]
.sym 7543 rx_24_fifo.rd_addr_gray[5]
.sym 7580 rx_24_fifo.wr_addr[5]
.sym 7581 rx_24_fifo.wr_addr_gray[4]
.sym 7582 rx_24_fifo.wr_addr_gray[0]
.sym 7583 rx_24_fifo.wr_addr_gray[1]
.sym 7584 rx_24_fifo.wr_addr[0]
.sym 7585 rx_24_fifo.wr_addr_gray[5]
.sym 7586 rx_24_fifo.wr_addr_gray[3]
.sym 7587 rx_24_fifo.wr_addr_gray[2]
.sym 7632 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 7687 rx_24_fifo.rd_addr_gray_wr[5]
.sym 7723 i_smi_a3$SB_IO_IN
.sym 7725 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 7729 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 7730 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 7731 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 7733 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 7734 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 7742 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 7744 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 7832 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 8088 i_smi_a3$SB_IO_IN
.sym 8093 io_smi_data[6]$SB_IO_OUT
.sym 8115 io_smi_data[6]$SB_IO_OUT
.sym 8119 lvds_rx_09_inst.o_fifo_data[15]
.sym 8120 lvds_rx_09_inst.o_fifo_data[9]
.sym 8121 lvds_rx_09_inst.o_fifo_data[6]
.sym 8122 lvds_rx_09_inst.o_fifo_data[7]
.sym 8124 lvds_rx_09_inst.o_fifo_data[11]
.sym 8125 lvds_rx_09_inst.o_fifo_data[13]
.sym 8162 lvds_rx_09_inst.o_fifo_data[12]
.sym 8163 lvds_rx_09_inst.o_fifo_data[14]
.sym 8168 lvds_rx_09_inst.o_fifo_data[8]
.sym 8169 w_rx_09_fifo_pulled_data[27]
.sym 8171 w_rx_09_fifo_pulled_data[3]
.sym 8174 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 8175 smi_ctrl_ins.int_cnt_09[3]
.sym 8179 w_rx_09_fifo_pulled_data[11]
.sym 8180 w_rx_09_fifo_pulled_data[24]
.sym 8181 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8183 w_rx_09_fifo_pulled_data[19]
.sym 8184 w_rx_09_fifo_pulled_data[8]
.sym 8186 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 8187 lvds_rx_09_inst.o_fifo_data[6]
.sym 8191 lvds_rx_09_inst.o_fifo_data[10]
.sym 8193 lvds_rx_09_inst.o_fifo_data[6]
.sym 8194 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8199 lvds_rx_09_inst.o_fifo_data[14]
.sym 8201 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8205 lvds_rx_09_inst.o_fifo_data[10]
.sym 8206 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8211 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8214 lvds_rx_09_inst.o_fifo_data[12]
.sym 8217 smi_ctrl_ins.int_cnt_09[3]
.sym 8218 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 8219 w_rx_09_fifo_pulled_data[27]
.sym 8220 w_rx_09_fifo_pulled_data[11]
.sym 8223 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 8224 smi_ctrl_ins.int_cnt_09[3]
.sym 8225 w_rx_09_fifo_pulled_data[8]
.sym 8226 w_rx_09_fifo_pulled_data[24]
.sym 8229 smi_ctrl_ins.int_cnt_09[3]
.sym 8230 w_rx_09_fifo_pulled_data[19]
.sym 8231 w_rx_09_fifo_pulled_data[3]
.sym 8232 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 8235 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8237 lvds_rx_09_inst.o_fifo_data[8]
.sym 8239 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 8240 lvds_clock_buf
.sym 8241 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]_$glb_sr
.sym 8246 io_smi_data[2]$SB_IO_OUT
.sym 8247 io_smi_data[1]$SB_IO_OUT
.sym 8248 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 8249 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 8251 io_smi_data[7]$SB_IO_OUT
.sym 8255 rx_09_fifo.rd_addr_gray_wr[4]
.sym 8260 $PACKER_VCC_NET
.sym 8262 $PACKER_VCC_NET
.sym 8263 rx_09_fifo.rd_addr_gray_wr[0]
.sym 8274 lvds_rx_09_inst.o_fifo_data[11]
.sym 8275 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8277 io_smi_data[1]$SB_IO_OUT
.sym 8278 io_pmod[7]$SB_IO_IN
.sym 8292 io_smi_data[2]$SB_IO_OUT
.sym 8299 lvds_rx_09_inst.o_fifo_data[16]
.sym 8323 w_rx_09_fifo_pulled_data[2]
.sym 8324 smi_ctrl_ins.int_cnt_09[3]
.sym 8325 w_rx_09_fifo_pulled_data[10]
.sym 8328 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8329 w_rx_09_fifo_pulled_data[14]
.sym 8330 w_rx_09_fifo_pulled_data[15]
.sym 8332 smi_ctrl_ins.int_cnt_09[3]
.sym 8333 w_rx_09_fifo_pulled_data[30]
.sym 8335 w_rx_09_fifo_pulled_data[31]
.sym 8336 w_rx_09_fifo_pulled_data[13]
.sym 8337 w_rx_09_fifo_pulled_data[26]
.sym 8338 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8339 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8341 w_rx_09_fifo_pulled_data[18]
.sym 8342 w_rx_09_fifo_pulled_data[29]
.sym 8344 w_rx_09_fifo_pulled_data[21]
.sym 8345 w_rx_09_fifo_pulled_data[22]
.sym 8346 w_rx_09_fifo_pulled_data[23]
.sym 8349 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 8350 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8352 w_rx_09_fifo_pulled_data[5]
.sym 8353 w_rx_09_fifo_pulled_data[6]
.sym 8354 w_rx_09_fifo_pulled_data[7]
.sym 8356 w_rx_09_fifo_pulled_data[2]
.sym 8357 smi_ctrl_ins.int_cnt_09[3]
.sym 8358 w_rx_09_fifo_pulled_data[18]
.sym 8359 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 8362 w_rx_09_fifo_pulled_data[26]
.sym 8363 w_rx_09_fifo_pulled_data[10]
.sym 8364 smi_ctrl_ins.int_cnt_09[3]
.sym 8365 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8368 w_rx_09_fifo_pulled_data[14]
.sym 8369 w_rx_09_fifo_pulled_data[30]
.sym 8370 smi_ctrl_ins.int_cnt_09[3]
.sym 8371 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8374 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 8375 smi_ctrl_ins.int_cnt_09[3]
.sym 8376 w_rx_09_fifo_pulled_data[23]
.sym 8377 w_rx_09_fifo_pulled_data[7]
.sym 8380 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8381 w_rx_09_fifo_pulled_data[15]
.sym 8382 smi_ctrl_ins.int_cnt_09[3]
.sym 8383 w_rx_09_fifo_pulled_data[31]
.sym 8386 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 8387 smi_ctrl_ins.int_cnt_09[3]
.sym 8388 w_rx_09_fifo_pulled_data[6]
.sym 8389 w_rx_09_fifo_pulled_data[22]
.sym 8392 w_rx_09_fifo_pulled_data[13]
.sym 8393 smi_ctrl_ins.int_cnt_09[3]
.sym 8394 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8395 w_rx_09_fifo_pulled_data[29]
.sym 8398 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 8399 smi_ctrl_ins.int_cnt_09[3]
.sym 8400 w_rx_09_fifo_pulled_data[21]
.sym 8401 w_rx_09_fifo_pulled_data[5]
.sym 8405 lvds_rx_09_inst.o_fifo_data[24]
.sym 8406 lvds_rx_09_inst.o_fifo_data[22]
.sym 8407 lvds_rx_09_inst.o_fifo_data[19]
.sym 8408 lvds_rx_09_inst.o_fifo_data[28]
.sym 8409 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 8410 lvds_rx_09_inst.o_fifo_data[26]
.sym 8411 lvds_rx_09_inst.o_fifo_data[21]
.sym 8412 lvds_rx_09_inst.o_fifo_data[17]
.sym 8418 io_pmod[5]$SB_IO_IN
.sym 8419 w_rx_09_fifo_pulled_data[30]
.sym 8424 smi_ctrl_ins.int_cnt_09[3]
.sym 8426 w_smi_data_output[1]
.sym 8428 smi_ctrl_ins.int_cnt_09[4]
.sym 8429 rx_09_fifo.wr_addr[2]
.sym 8430 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[0]
.sym 8437 rx_09_fifo.wr_addr[5]
.sym 8438 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 8440 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 8447 lvds_rx_09_inst.o_fifo_data[25]
.sym 8453 lvds_rx_09_inst.o_fifo_data[18]
.sym 8462 lvds_rx_09_inst.o_fifo_data[23]
.sym 8465 lvds_rx_09_inst.o_fifo_data[16]
.sym 8468 lvds_rx_09_inst.o_fifo_data[27]
.sym 8471 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8473 lvds_rx_09_inst.o_fifo_data[28]
.sym 8475 lvds_rx_09_inst.o_fifo_data[29]
.sym 8476 lvds_rx_09_inst.o_fifo_data[21]
.sym 8480 lvds_rx_09_inst.o_fifo_data[21]
.sym 8481 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8486 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8488 lvds_rx_09_inst.o_fifo_data[23]
.sym 8491 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8493 lvds_rx_09_inst.o_fifo_data[28]
.sym 8498 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8500 lvds_rx_09_inst.o_fifo_data[29]
.sym 8503 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8504 lvds_rx_09_inst.o_fifo_data[18]
.sym 8510 lvds_rx_09_inst.o_fifo_data[27]
.sym 8512 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8515 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8516 lvds_rx_09_inst.o_fifo_data[25]
.sym 8522 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8523 lvds_rx_09_inst.o_fifo_data[16]
.sym 8525 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 8526 lvds_clock_buf
.sym 8527 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]_$glb_sr
.sym 8528 rx_09_fifo.wr_addr[0]
.sym 8529 rx_09_fifo.wr_addr[3]
.sym 8530 rx_09_fifo.wr_addr[5]
.sym 8531 rx_09_fifo.wr_addr_gray[3]
.sym 8532 rx_09_fifo.wr_addr[4]
.sym 8533 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 8534 rx_09_fifo.wr_addr[2]
.sym 8535 rx_09_fifo.wr_addr[6]
.sym 8539 rx_24_fifo.rd_addr[0]
.sym 8543 $PACKER_VCC_NET
.sym 8546 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 8548 $PACKER_VCC_NET
.sym 8552 rx_09_fifo.wr_addr[7]
.sym 8553 i_smi_a1_SB_LUT4_I1_O[2]
.sym 8557 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8558 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[5]
.sym 8571 $PACKER_VCC_NET
.sym 8573 rx_09_fifo.rd_addr_gray_wr[0]
.sym 8579 $PACKER_VCC_NET
.sym 8589 smi_ctrl_ins.int_cnt_09[5]
.sym 8590 rx_09_fifo.rd_addr_gray_wr[7]
.sym 8592 smi_ctrl_ins.int_cnt_09[3]
.sym 8594 smi_ctrl_ins.int_cnt_09[4]
.sym 8596 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 8601 $nextpnr_ICESTORM_LC_11$O
.sym 8603 smi_ctrl_ins.int_cnt_09[3]
.sym 8607 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 8609 smi_ctrl_ins.int_cnt_09[4]
.sym 8610 $PACKER_VCC_NET
.sym 8614 smi_ctrl_ins.int_cnt_09[5]
.sym 8616 $PACKER_VCC_NET
.sym 8617 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 8623 rx_09_fifo.rd_addr_gray_wr[0]
.sym 8633 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 8641 rx_09_fifo.rd_addr_gray_wr[7]
.sym 8649 lvds_clock_buf
.sym 8652 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 8653 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 8654 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 8655 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[4]
.sym 8656 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[5]
.sym 8657 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[1]
.sym 8658 $io_pmod[4]$iobuf_i
.sym 8665 $PACKER_VCC_NET
.sym 8666 rx_09_fifo.rd_addr[3]
.sym 8667 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 8670 rx_09_fifo.wr_addr[0]
.sym 8671 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 8672 rx_09_fifo.wr_addr[3]
.sym 8675 rx_24_fifo.rd_addr[0]
.sym 8677 rx_24_fifo.rd_addr[6]
.sym 8679 i_smi_soe_se$rename$0
.sym 8680 io_pmod[2]$SB_IO_IN
.sym 8684 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 8685 rx_24_fifo.rd_addr[5]
.sym 8692 rx_09_fifo.wr_addr[0]
.sym 8695 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 8696 smi_ctrl_ins.int_cnt_09[4]
.sym 8697 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 8701 smi_ctrl_ins.int_cnt_09[5]
.sym 8703 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 8704 i_smi_a2_SB_LUT4_I1_O[1]
.sym 8719 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E
.sym 8722 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 8724 $nextpnr_ICESTORM_LC_19$O
.sym 8726 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 8730 $nextpnr_ICESTORM_LC_20$I3
.sym 8732 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 8740 $nextpnr_ICESTORM_LC_20$I3
.sym 8744 smi_ctrl_ins.int_cnt_09[5]
.sym 8752 i_smi_a2_SB_LUT4_I1_O[1]
.sym 8763 smi_ctrl_ins.int_cnt_09[4]
.sym 8767 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 8768 rx_09_fifo.wr_addr[0]
.sym 8769 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 8771 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E
.sym 8772 r_counter[0]_$glb_clk
.sym 8773 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]_$glb_sr
.sym 8774 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 8775 i_smi_a2_SB_LUT4_I1_O[0]
.sym 8776 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8777 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 8778 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 8779 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 8780 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 8781 w_rx_09_fifo_push
.sym 8787 $PACKER_VCC_NET
.sym 8789 $PACKER_VCC_NET
.sym 8791 $io_pmod[4]$iobuf_i
.sym 8792 $PACKER_VCC_NET
.sym 8796 w_rx_09_fifo_pull
.sym 8797 $PACKER_VCC_NET
.sym 8799 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 8801 rx_24_fifo.rd_addr[2]
.sym 8808 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E
.sym 8815 $PACKER_VCC_NET
.sym 8818 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 8819 i_smi_a2_SB_LUT4_I1_O[1]
.sym 8821 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 8822 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 8823 i_smi_a1_SB_LUT4_I1_O[2]
.sym 8826 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 8827 i_smi_a2_SB_LUT4_I1_O[3]
.sym 8828 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 8829 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 8833 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 8836 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 8839 i_smi_soe_se$rename$0
.sym 8840 i_smi_a2_SB_LUT4_I1_O[0]
.sym 8844 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_O[2]
.sym 8847 $nextpnr_ICESTORM_LC_1$O
.sym 8849 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 8853 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[4]
.sym 8856 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 8859 $nextpnr_ICESTORM_LC_2$I3
.sym 8862 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 8865 $nextpnr_ICESTORM_LC_2$COUT
.sym 8867 $PACKER_VCC_NET
.sym 8869 $nextpnr_ICESTORM_LC_2$I3
.sym 8873 i_smi_soe_se$rename$0
.sym 8874 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_O[2]
.sym 8875 $nextpnr_ICESTORM_LC_2$COUT
.sym 8878 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 8881 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 8884 i_smi_a2_SB_LUT4_I1_O[0]
.sym 8885 i_smi_a2_SB_LUT4_I1_O[3]
.sym 8886 i_smi_a2_SB_LUT4_I1_O[1]
.sym 8887 i_smi_a1_SB_LUT4_I1_O[2]
.sym 8892 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 8894 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 8895 r_counter[0]_$glb_clk
.sym 8896 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 8897 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 8899 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 8901 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 8902 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 8904 spi_if_ins.state_if[1]
.sym 8912 smi_ctrl_ins.int_cnt_09[5]
.sym 8918 smi_ctrl_ins.int_cnt_09[3]
.sym 8920 smi_ctrl_ins.int_cnt_09[4]
.sym 8921 rx_24_fifo.rd_addr[1]
.sym 8923 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 8925 w_rx_24_fifo_pull
.sym 8927 rx_24_fifo.rd_addr_gray[2]
.sym 8928 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E
.sym 8929 rx_24_fifo.rd_addr[0]
.sym 8930 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 8931 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 8932 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 8949 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 8954 rx_24_fifo.rd_addr[0]
.sym 8956 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 8957 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 8958 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[1]
.sym 8960 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 8964 smi_ctrl_ins.int_cnt_09[3]
.sym 8966 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 8968 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 8971 rx_24_fifo.rd_addr[0]
.sym 8979 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 8991 smi_ctrl_ins.int_cnt_09[3]
.sym 8995 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 9003 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 9008 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 9014 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 9016 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[1]
.sym 9017 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 9018 r_counter[0]_$glb_clk
.sym 9019 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]_$glb_sr
.sym 9020 w_fetch
.sym 9021 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 9022 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 9023 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 9024 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 9026 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O[0]
.sym 9027 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 9045 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 9046 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 9050 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[0]
.sym 9053 rx_24_fifo.rd_addr[7]
.sym 9054 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 9062 rx_24_fifo.wr_addr_gray[6]
.sym 9065 rx_24_fifo.wr_addr_gray_rd[6]
.sym 9068 rx_24_fifo.wr_addr[7]
.sym 9070 rx_24_fifo.rd_addr[4]
.sym 9071 rx_24_fifo.rd_addr[2]
.sym 9072 rx_24_fifo.wr_addr_gray_rd[7]
.sym 9073 rx_24_fifo.rd_addr[3]
.sym 9075 rx_24_fifo.wr_addr_gray_rd[3]
.sym 9076 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[0]
.sym 9081 rx_24_fifo.wr_addr_gray[3]
.sym 9084 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 9086 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 9094 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 9095 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 9096 rx_24_fifo.rd_addr[4]
.sym 9097 rx_24_fifo.rd_addr[3]
.sym 9102 rx_24_fifo.wr_addr_gray_rd[3]
.sym 9106 rx_24_fifo.wr_addr_gray_rd[6]
.sym 9114 rx_24_fifo.wr_addr[7]
.sym 9119 rx_24_fifo.wr_addr_gray[6]
.sym 9127 rx_24_fifo.wr_addr_gray_rd[7]
.sym 9132 rx_24_fifo.wr_addr_gray[3]
.sym 9136 rx_24_fifo.rd_addr[2]
.sym 9139 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[0]
.sym 9141 r_counter[0]_$glb_clk
.sym 9143 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 9144 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 9145 rx_24_fifo.rd_addr_gray_wr[7]
.sym 9147 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 9148 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 9150 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 9156 rx_24_fifo.rd_addr[4]
.sym 9157 w_rx_24_fifo_data[20]
.sym 9162 w_fetch
.sym 9165 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 9167 rx_24_fifo.rd_addr[0]
.sym 9168 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 9169 rx_24_fifo.rd_addr[6]
.sym 9176 w_rx_24_fifo_empty
.sym 9177 rx_24_fifo.rd_addr[5]
.sym 9186 rx_24_fifo.rd_addr[6]
.sym 9190 rx_24_fifo.rd_addr[3]
.sym 9193 rx_24_fifo.rd_addr[1]
.sym 9194 rx_24_fifo.rd_addr[5]
.sym 9196 rx_24_fifo.rd_addr[7]
.sym 9201 rx_24_fifo.rd_addr[0]
.sym 9204 rx_24_fifo.rd_addr[0]
.sym 9205 rx_24_fifo.rd_addr[4]
.sym 9214 rx_24_fifo.rd_addr[2]
.sym 9216 $nextpnr_ICESTORM_LC_9$O
.sym 9218 rx_24_fifo.rd_addr[0]
.sym 9222 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 9224 rx_24_fifo.rd_addr[1]
.sym 9226 rx_24_fifo.rd_addr[0]
.sym 9228 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 9230 rx_24_fifo.rd_addr[2]
.sym 9232 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 9234 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 9236 rx_24_fifo.rd_addr[3]
.sym 9238 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 9240 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 9242 rx_24_fifo.rd_addr[4]
.sym 9244 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 9246 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 9249 rx_24_fifo.rd_addr[5]
.sym 9250 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 9252 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 9255 rx_24_fifo.rd_addr[6]
.sym 9256 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 9259 rx_24_fifo.rd_addr[7]
.sym 9262 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 9266 w_load
.sym 9267 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O[3]
.sym 9268 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 9269 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 9271 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 9272 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 9279 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 9282 $PACKER_VCC_NET
.sym 9286 rx_24_fifo.rd_addr[3]
.sym 9291 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[1]
.sym 9297 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 9298 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 9300 rx_24_fifo.rd_addr[2]
.sym 9301 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 9310 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 9311 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 9312 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 9313 w_rx_24_fifo_full
.sym 9317 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[1]
.sym 9318 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 9320 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 9321 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 9325 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[3]
.sym 9326 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 9327 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[0]
.sym 9340 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 9343 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 9346 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 9348 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 9352 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 9353 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 9378 w_rx_24_fifo_full
.sym 9382 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[1]
.sym 9383 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[3]
.sym 9384 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 9385 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[0]
.sym 9386 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 9387 r_counter[0]_$glb_clk
.sym 9388 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 9389 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O[2]
.sym 9390 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O[1]
.sym 9391 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.sym 9393 w_rx_24_fifo_empty
.sym 9395 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 9408 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 9413 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[0]
.sym 9420 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 9422 w_tx_data_smi[3]
.sym 9437 rx_24_fifo.rd_addr_gray[3]
.sym 9442 rx_24_fifo.rd_addr_gray_wr[6]
.sym 9455 rx_24_fifo.rd_addr_gray_wr[3]
.sym 9469 rx_24_fifo.rd_addr_gray[3]
.sym 9476 rx_24_fifo.rd_addr_gray_wr[6]
.sym 9508 rx_24_fifo.rd_addr_gray_wr[3]
.sym 9510 lvds_clock_buf
.sym 9513 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 9514 rx_24_fifo.wr_addr_gray_rd[1]
.sym 9515 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 9516 rx_24_fifo.wr_addr_gray_rd[0]
.sym 9517 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 9518 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[0]
.sym 9519 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 9529 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 9538 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 9541 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[0]
.sym 9556 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 9558 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 9561 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[1]
.sym 9563 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 9564 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 9594 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 9613 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 9618 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[1]
.sym 9625 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 9628 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 9630 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 9632 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 9633 r_counter[0]_$glb_clk
.sym 9634 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]_$glb_sr
.sym 9635 rx_24_fifo.wr_addr_gray_rd[5]
.sym 9640 rx_24_fifo.wr_addr_gray_rd[4]
.sym 9642 rx_24_fifo.wr_addr_gray_rd[2]
.sym 9659 rx_24_fifo.wr_addr[0]
.sym 9664 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 9667 rx_24_fifo.wr_addr[5]
.sym 9680 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 9682 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 9684 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 9685 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 9688 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 9689 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 9694 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 9696 rx_24_fifo.wr_addr[0]
.sym 9702 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 9704 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 9711 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 9717 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 9724 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 9730 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 9733 rx_24_fifo.wr_addr[0]
.sym 9741 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 9742 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 9745 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 9746 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 9754 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 9755 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 9756 lvds_clock_buf
.sym 9757 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]_$glb_sr
.sym 9793 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 9801 rx_24_fifo.rd_addr_gray[5]
.sym 9865 rx_24_fifo.rd_addr_gray[5]
.sym 9879 lvds_clock_buf
.sym 10138 o_shdn_rx_lna$SB_IO_OUT
.sym 10147 o_shdn_tx_lna$SB_IO_OUT
.sym 10163 o_shdn_rx_lna$SB_IO_OUT
.sym 10172 o_shdn_rx_lna$SB_IO_OUT
.sym 10181 o_shdn_rx_lna$SB_IO_OUT
.sym 10201 io_smi_data[2]$SB_IO_OUT
.sym 10204 io_smi_data[1]$SB_IO_OUT
.sym 10217 io_smi_data[1]$SB_IO_OUT
.sym 10223 io_smi_data[2]$SB_IO_OUT
.sym 10226 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 10227 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 10228 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 10229 io_smi_data[3]$SB_IO_OUT
.sym 10230 io_smi_data[4]$SB_IO_OUT
.sym 10232 rx_09_fifo.rd_addr_gray_wr[6]
.sym 10233 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 10241 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 10268 io_pmod[7]$SB_IO_IN
.sym 10272 lvds_rx_09_inst.o_fifo_data[7]
.sym 10278 lvds_rx_09_inst.o_fifo_data[9]
.sym 10281 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 10289 io_pmod[6]$SB_IO_IN
.sym 10291 lvds_rx_09_inst.o_fifo_data[13]
.sym 10298 lvds_rx_09_inst.o_fifo_data[11]
.sym 10308 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 10309 lvds_rx_09_inst.o_fifo_data[13]
.sym 10313 lvds_rx_09_inst.o_fifo_data[7]
.sym 10315 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 10319 io_pmod[6]$SB_IO_IN
.sym 10320 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 10325 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 10327 io_pmod[7]$SB_IO_IN
.sym 10338 lvds_rx_09_inst.o_fifo_data[9]
.sym 10339 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 10345 lvds_rx_09_inst.o_fifo_data[11]
.sym 10346 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 10347 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 10348 lvds_clock_buf
.sym 10349 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]_$glb_sr
.sym 10355 rx_09_fifo.wr_addr[7]
.sym 10356 rx_09_fifo.wr_addr_gray[5]
.sym 10359 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 10360 rx_09_fifo.wr_addr_gray[6]
.sym 10361 rx_09_fifo.wr_addr_gray[4]
.sym 10378 io_smi_data[0]$SB_IO_OUT
.sym 10383 io_pmod[6]$SB_IO_IN
.sym 10384 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 10385 lvds_rx_09_inst.o_fifo_data[13]
.sym 10388 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 10389 lvds_rx_09_inst.o_fifo_data[15]
.sym 10391 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 10392 lvds_rx_09_inst.o_fifo_data[9]
.sym 10393 io_smi_data[7]$SB_IO_OUT
.sym 10403 rx_09_fifo.wr_addr[7]
.sym 10405 $PACKER_VCC_NET
.sym 10406 rx_09_fifo.rd_addr_gray[6]
.sym 10407 lvds_rx_09_inst.o_fifo_data[15]
.sym 10414 lvds_rx_09_inst.o_fifo_data[24]
.sym 10419 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 10420 lvds_rx_09_inst.o_fifo_data[28]
.sym 10431 smi_ctrl_ins.int_cnt_09[3]
.sym 10433 w_smi_data_output[1]
.sym 10435 smi_ctrl_ins.int_cnt_09[4]
.sym 10437 w_smi_data_output[2]
.sym 10448 w_smi_data_output[7]
.sym 10455 i_smi_a3$SB_IO_IN
.sym 10459 $PACKER_VCC_NET
.sym 10460 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 10464 w_smi_data_output[2]
.sym 10467 i_smi_a3$SB_IO_IN
.sym 10470 i_smi_a3$SB_IO_IN
.sym 10471 w_smi_data_output[1]
.sym 10476 smi_ctrl_ins.int_cnt_09[3]
.sym 10477 $PACKER_VCC_NET
.sym 10478 smi_ctrl_ins.int_cnt_09[4]
.sym 10483 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 10494 i_smi_a3$SB_IO_IN
.sym 10496 w_smi_data_output[7]
.sym 10513 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 10514 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 10515 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 10516 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 10517 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 10518 rx_09_fifo.rd_addr_gray[6]
.sym 10519 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 10520 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 10525 io_pmod[7]$SB_IO_IN
.sym 10533 w_smi_data_output[2]
.sym 10534 rx_09_fifo.wr_addr[7]
.sym 10538 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 10539 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 10542 rx_09_fifo.wr_addr[0]
.sym 10544 w_rx_09_fifo_pull
.sym 10546 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 10558 lvds_rx_09_inst.o_fifo_data[20]
.sym 10561 lvds_rx_09_inst.o_fifo_data[17]
.sym 10564 lvds_rx_09_inst.o_fifo_data[19]
.sym 10567 lvds_rx_09_inst.o_fifo_data[26]
.sym 10571 lvds_rx_09_inst.o_fifo_data[22]
.sym 10573 lvds_rx_09_inst.o_fifo_data[15]
.sym 10578 lvds_rx_09_inst.o_fifo_data[24]
.sym 10579 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 10581 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 10582 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 10587 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 10590 lvds_rx_09_inst.o_fifo_data[22]
.sym 10594 lvds_rx_09_inst.o_fifo_data[20]
.sym 10596 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 10599 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 10600 lvds_rx_09_inst.o_fifo_data[17]
.sym 10606 lvds_rx_09_inst.o_fifo_data[26]
.sym 10608 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 10612 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 10613 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 10618 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 10619 lvds_rx_09_inst.o_fifo_data[24]
.sym 10623 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 10624 lvds_rx_09_inst.o_fifo_data[19]
.sym 10629 lvds_rx_09_inst.o_fifo_data[15]
.sym 10632 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 10633 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 10634 lvds_clock_buf
.sym 10635 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]_$glb_sr
.sym 10638 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 10639 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 10640 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 10641 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 10642 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 10643 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 10650 i_smi_soe_se$rename$0
.sym 10651 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 10655 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 10662 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 10666 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 10667 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 10668 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 10670 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 10671 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 10685 rx_09_fifo.wr_addr[0]
.sym 10689 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 10695 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 10696 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 10697 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 10699 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 10701 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 10704 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 10706 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 10713 rx_09_fifo.wr_addr[0]
.sym 10716 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 10722 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 10730 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 10734 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 10740 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 10746 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 10753 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 10756 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 10757 lvds_clock_buf
.sym 10758 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]_$glb_sr
.sym 10759 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 10760 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0[0]
.sym 10761 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 10762 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 10763 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[2]
.sym 10764 w_rx_09_fifo_full
.sym 10765 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[3]
.sym 10766 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0[2]
.sym 10767 rx_09_fifo.wr_addr_gray_rd[3]
.sym 10777 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_O[2]
.sym 10779 rx_09_fifo.wr_addr_gray[3]
.sym 10784 rx_09_fifo.wr_addr[5]
.sym 10786 w_rx_09_fifo_push
.sym 10788 rx_09_fifo.wr_addr[4]
.sym 10790 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 10792 i_smi_soe_se$rename$0
.sym 10802 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 10804 rx_09_fifo.wr_addr[7]
.sym 10806 rx_09_fifo.wr_addr[2]
.sym 10807 rx_09_fifo.wr_addr[6]
.sym 10809 rx_09_fifo.wr_addr[3]
.sym 10810 rx_09_fifo.wr_addr[5]
.sym 10812 rx_09_fifo.wr_addr[4]
.sym 10813 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 10815 w_rx_09_fifo_data[0]
.sym 10832 $nextpnr_ICESTORM_LC_4$O
.sym 10835 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 10838 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 10840 rx_09_fifo.wr_addr[2]
.sym 10842 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 10844 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 10847 rx_09_fifo.wr_addr[3]
.sym 10848 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 10850 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 10853 rx_09_fifo.wr_addr[4]
.sym 10854 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 10856 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 10858 rx_09_fifo.wr_addr[5]
.sym 10860 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 10862 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 10865 rx_09_fifo.wr_addr[6]
.sym 10866 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 10869 rx_09_fifo.wr_addr[7]
.sym 10872 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 10876 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 10878 w_rx_09_fifo_data[0]
.sym 10879 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 10880 lvds_clock_buf
.sym 10881 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]_$glb_sr
.sym 10883 spi_if_ins.r_tx_byte[0]
.sym 10884 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 10885 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0[1]
.sym 10887 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E
.sym 10894 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[0]
.sym 10898 smi_ctrl_ins.int_cnt_24[5]
.sym 10900 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 10903 w_rx_09_fifo_data[0]
.sym 10923 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_O[2]
.sym 10924 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 10925 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 10926 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 10927 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[4]
.sym 10928 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 10929 smi_ctrl_ins.int_cnt_09[5]
.sym 10930 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[5]
.sym 10932 io_pmod[2]$SB_IO_IN
.sym 10933 smi_ctrl_ins.int_cnt_09[3]
.sym 10934 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 10935 smi_ctrl_ins.int_cnt_09[4]
.sym 10936 w_rx_09_fifo_full
.sym 10938 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 10940 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 10941 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 10942 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 10943 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 10946 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 10947 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 10948 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 10949 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I0_I1[5]
.sym 10950 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E
.sym 10952 i_smi_soe_se$rename$0
.sym 10953 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 10956 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_O[2]
.sym 10957 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[5]
.sym 10958 i_smi_soe_se$rename$0
.sym 10959 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I0_I1[5]
.sym 10962 smi_ctrl_ins.int_cnt_09[4]
.sym 10963 io_pmod[2]$SB_IO_IN
.sym 10964 smi_ctrl_ins.int_cnt_09[3]
.sym 10965 smi_ctrl_ins.int_cnt_09[5]
.sym 10969 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 10971 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 10974 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 10975 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 10976 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 10977 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 10981 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 10982 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[4]
.sym 10986 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 10987 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 10988 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 10989 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 10992 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 10993 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 10994 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 10995 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 10998 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 10999 w_rx_09_fifo_full
.sym 11000 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 11002 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E
.sym 11003 lvds_clock_buf
.sym 11004 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]_$glb_sr
.sym 11005 w_tx_data_smi[1]
.sym 11007 w_tx_data_smi[2]
.sym 11012 w_tx_data_smi[0]
.sym 11017 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_O[2]
.sym 11022 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 11023 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 11026 spi_if_ins.r_tx_byte[0]
.sym 11029 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 11030 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 11034 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 11046 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 11048 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 11050 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 11051 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 11053 spi_if_ins.state_if[1]
.sym 11054 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 11059 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 11062 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 11069 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11077 spi_if_ins.state_if[0]
.sym 11080 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11081 spi_if_ins.state_if[0]
.sym 11082 spi_if_ins.state_if[1]
.sym 11091 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 11103 spi_if_ins.state_if[0]
.sym 11104 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11105 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 11106 spi_if_ins.state_if[1]
.sym 11109 spi_if_ins.state_if[1]
.sym 11111 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11112 spi_if_ins.state_if[0]
.sym 11121 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 11122 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 11123 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 11124 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 11125 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 11126 r_counter[0]_$glb_clk
.sym 11129 w_rx_24_fifo_data[20]
.sym 11130 spi_if_ins.o_cs_SB_LUT4_I2_2_O[3]
.sym 11131 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 11132 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 11133 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 11134 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 11135 w_rx_24_fifo_data[31]
.sym 11140 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 11141 w_rx_24_fifo_empty
.sym 11144 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 11146 io_pmod[2]$SB_IO_IN
.sym 11147 i_smi_soe_se$rename$0
.sym 11150 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 11151 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 11158 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 11160 w_fetch
.sym 11163 spi_if_ins.state_if[1]
.sym 11169 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 11170 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 11174 rx_24_fifo.wr_addr_gray_rd_r[7]
.sym 11176 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11177 w_rx_24_fifo_pull
.sym 11179 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 11182 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 11184 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 11190 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 11191 rx_24_fifo.rd_addr[7]
.sym 11192 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 11194 rx_24_fifo.rd_addr[6]
.sym 11196 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 11197 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 11198 w_rx_24_fifo_empty
.sym 11199 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 11200 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 11203 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11205 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 11208 rx_24_fifo.wr_addr_gray_rd_r[7]
.sym 11209 rx_24_fifo.rd_addr[7]
.sym 11210 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 11211 rx_24_fifo.rd_addr[6]
.sym 11215 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 11220 rx_24_fifo.wr_addr_gray_rd_r[7]
.sym 11222 w_rx_24_fifo_pull
.sym 11223 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 11227 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 11229 w_rx_24_fifo_pull
.sym 11238 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 11239 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 11240 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 11241 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 11244 w_rx_24_fifo_pull
.sym 11245 w_rx_24_fifo_empty
.sym 11246 rx_24_fifo.wr_addr_gray_rd_r[7]
.sym 11247 rx_24_fifo.rd_addr[7]
.sym 11248 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 11249 r_counter[0]_$glb_clk
.sym 11250 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 11251 r_tx_data[0]
.sym 11252 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 11253 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 11254 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 11255 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 11258 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 11259 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 11263 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 11276 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 11278 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 11282 w_rx_24_fifo_data[29]
.sym 11283 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 11284 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O[0]
.sym 11286 w_rx_24_fifo_data[18]
.sym 11293 rx_24_fifo.rd_addr[0]
.sym 11294 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11296 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 11301 rx_24_fifo.rd_addr[1]
.sym 11304 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 11305 rx_24_fifo.rd_addr[7]
.sym 11306 spi_if_ins.state_if[0]
.sym 11310 rx_24_fifo.rd_addr_gray_wr[7]
.sym 11311 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 11315 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 11317 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 11322 rx_24_fifo.rd_addr[2]
.sym 11323 spi_if_ins.state_if[1]
.sym 11325 spi_if_ins.state_if[1]
.sym 11326 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 11327 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11328 spi_if_ins.state_if[0]
.sym 11331 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 11333 rx_24_fifo.rd_addr[0]
.sym 11337 rx_24_fifo.rd_addr[7]
.sym 11351 rx_24_fifo.rd_addr_gray_wr[7]
.sym 11356 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 11367 rx_24_fifo.rd_addr[2]
.sym 11368 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 11369 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 11370 rx_24_fifo.rd_addr[1]
.sym 11372 lvds_clock_buf
.sym 11377 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 11380 w_tx_data_sys[0]
.sym 11386 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 11387 w_tx_data_smi[3]
.sym 11388 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 11392 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11394 spi_if_ins.state_if[0]
.sym 11400 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 11402 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 11406 w_load
.sym 11409 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 11420 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 11421 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 11426 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 11427 rx_24_fifo.rd_addr[0]
.sym 11428 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 11429 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 11430 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[0]
.sym 11436 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 11437 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 11438 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 11440 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 11441 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[1]
.sym 11442 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 11443 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 11445 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 11446 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 11451 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 11454 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 11455 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[0]
.sym 11456 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 11457 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 11460 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 11463 rx_24_fifo.rd_addr[0]
.sym 11466 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 11467 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 11468 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 11469 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 11480 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[1]
.sym 11481 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 11484 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 11487 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 11494 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 11495 r_counter[0]_$glb_clk
.sym 11496 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 11499 rx_24_fifo.rd_addr_gray_wr[6]
.sym 11511 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 11522 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 11538 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O[2]
.sym 11539 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O[3]
.sym 11540 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 11541 rx_24_fifo.rd_addr[5]
.sym 11545 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 11547 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 11548 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.sym 11549 rx_24_fifo.rd_addr[6]
.sym 11551 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 11553 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 11554 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O[0]
.sym 11555 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O[1]
.sym 11558 rx_24_fifo.rd_addr[4]
.sym 11562 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 11563 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 11571 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 11573 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 11577 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.sym 11578 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 11579 rx_24_fifo.rd_addr[5]
.sym 11580 rx_24_fifo.rd_addr[4]
.sym 11583 rx_24_fifo.rd_addr[6]
.sym 11585 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 11595 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O[0]
.sym 11596 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O[3]
.sym 11597 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O[2]
.sym 11598 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O[1]
.sym 11607 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 11608 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 11609 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 11610 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 11618 r_counter[0]_$glb_clk
.sym 11619 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]_$glb_sr
.sym 11621 rx_24_fifo.rd_addr_gray[1]
.sym 11622 rx_24_fifo.rd_addr_gray[4]
.sym 11624 rx_24_fifo.rd_addr_gray[6]
.sym 11627 rx_24_fifo.rd_addr_gray[0]
.sym 11642 w_rx_24_fifo_empty
.sym 11646 rx_24_fifo.rd_addr_gray_wr[1]
.sym 11663 rx_24_fifo.wr_addr_gray_rd[1]
.sym 11666 rx_24_fifo.wr_addr_gray_rd[4]
.sym 11669 rx_24_fifo.wr_addr_gray_rd[5]
.sym 11676 rx_24_fifo.wr_addr_gray_rd[2]
.sym 11679 rx_24_fifo.wr_addr_gray[0]
.sym 11680 rx_24_fifo.wr_addr_gray[1]
.sym 11689 rx_24_fifo.wr_addr_gray_rd[0]
.sym 11702 rx_24_fifo.wr_addr_gray_rd[4]
.sym 11707 rx_24_fifo.wr_addr_gray[1]
.sym 11715 rx_24_fifo.wr_addr_gray_rd[1]
.sym 11718 rx_24_fifo.wr_addr_gray[0]
.sym 11726 rx_24_fifo.wr_addr_gray_rd[0]
.sym 11732 rx_24_fifo.wr_addr_gray_rd[2]
.sym 11736 rx_24_fifo.wr_addr_gray_rd[5]
.sym 11741 r_counter[0]_$glb_clk
.sym 11746 rx_24_fifo.rd_addr_gray_wr[4]
.sym 11747 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1_SB_LUT4_O_1_I3[0]
.sym 11748 rx_24_fifo.rd_addr_gray_wr[0]
.sym 11750 rx_24_fifo.rd_addr_gray_wr[1]
.sym 11752 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 11760 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 11768 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1_SB_LUT4_O_1_I3[0]
.sym 11770 rx_24_fifo.rd_addr_gray_wr[0]
.sym 11785 rx_24_fifo.wr_addr_gray[4]
.sym 11797 rx_24_fifo.wr_addr_gray[5]
.sym 11799 rx_24_fifo.wr_addr_gray[2]
.sym 11817 rx_24_fifo.wr_addr_gray[5]
.sym 11849 rx_24_fifo.wr_addr_gray[4]
.sym 11862 rx_24_fifo.wr_addr_gray[2]
.sym 11864 r_counter[0]_$glb_clk
.sym 11878 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 12117 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 12124 o_shdn_tx_lna$SB_IO_OUT
.sym 12245 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 12310 io_smi_data[0]$SB_IO_OUT
.sym 12313 io_smi_data[7]$SB_IO_OUT
.sym 12319 io_smi_data[0]$SB_IO_OUT
.sym 12333 io_smi_data[7]$SB_IO_OUT
.sym 12335 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 12336 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 12337 rx_09_fifo.wr_addr_gray_rd[7]
.sym 12338 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 12340 rx_09_fifo.wr_addr_gray_rd_r[2]
.sym 12342 rx_09_fifo.wr_addr_gray_rd[6]
.sym 12351 r_tx_data[0]
.sym 12361 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 12369 io_pmod[6]$SB_IO_IN
.sym 12384 i_smi_a3$SB_IO_IN
.sym 12386 rx_09_fifo.rd_addr_gray_wr[3]
.sym 12388 w_smi_data_output[3]
.sym 12389 w_smi_data_output[4]
.sym 12390 rx_09_fifo.rd_addr_gray_wr[4]
.sym 12392 rx_09_fifo.rd_addr_gray_wr[5]
.sym 12399 rx_09_fifo.rd_addr_gray_wr[6]
.sym 12403 rx_09_fifo.rd_addr_gray[6]
.sym 12410 rx_09_fifo.rd_addr_gray_wr[5]
.sym 12419 rx_09_fifo.rd_addr_gray_wr[4]
.sym 12422 rx_09_fifo.rd_addr_gray_wr[3]
.sym 12428 i_smi_a3$SB_IO_IN
.sym 12431 w_smi_data_output[3]
.sym 12435 i_smi_a3$SB_IO_IN
.sym 12437 w_smi_data_output[4]
.sym 12447 rx_09_fifo.rd_addr_gray[6]
.sym 12455 rx_09_fifo.rd_addr_gray_wr[6]
.sym 12457 lvds_clock_buf
.sym 12463 rx_09_fifo.wr_addr_gray_rd[5]
.sym 12464 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 12465 rx_09_fifo.wr_addr_gray_rd_r[5]
.sym 12466 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 12467 rx_09_fifo.wr_addr_gray_rd_r[0]
.sym 12468 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 12469 rx_09_fifo.wr_addr_gray_rd[2]
.sym 12470 rx_09_fifo.wr_addr_gray_rd[4]
.sym 12472 rx_09_fifo.rd_addr_gray_wr[3]
.sym 12475 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 12476 io_pmod[4]$SB_IO_IN
.sym 12478 w_smi_data_output[3]
.sym 12479 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 12481 w_smi_data_output[4]
.sym 12484 rx_09_fifo.rd_addr_gray_wr[5]
.sym 12485 io_smi_data[4]$SB_IO_OUT
.sym 12493 rx_09_fifo.wr_addr[7]
.sym 12495 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 12514 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 12516 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 12517 rx_09_fifo.wr_addr_gray_rd_r[3]
.sym 12518 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 12519 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 12520 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 12523 rx_09_fifo.wr_addr_gray_rd[1]
.sym 12524 rx_09_fifo.wr_addr_gray_rd_r[2]
.sym 12528 rx_09_fifo.wr_addr[7]
.sym 12529 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 12544 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 12546 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 12553 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 12555 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 12559 w_rx_09_fifo_pull
.sym 12562 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 12567 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 12580 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 12585 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 12605 w_rx_09_fifo_pull
.sym 12606 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 12611 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 12618 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 12619 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 12620 lvds_clock_buf
.sym 12621 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]_$glb_sr
.sym 12622 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[1]
.sym 12623 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I2_O[2]
.sym 12624 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I2_O[0]
.sym 12625 rx_09_fifo.wr_addr_gray[1]
.sym 12626 rx_09_fifo.wr_addr_gray[2]
.sym 12627 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[3]
.sym 12628 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 12629 rx_09_fifo.wr_addr_gray[0]
.sym 12631 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 12636 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 12638 rx_09_fifo.rd_addr[0]
.sym 12641 w_smi_data_output[5]
.sym 12647 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 12665 w_rx_09_fifo_push
.sym 12667 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 12668 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 12669 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 12670 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 12675 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 12677 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 12678 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 12679 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[1]
.sym 12680 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 12682 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 12684 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 12685 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 12686 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 12690 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 12691 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 12694 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 12697 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 12698 w_rx_09_fifo_push
.sym 12702 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 12703 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 12704 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 12705 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 12708 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 12709 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 12710 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 12711 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 12714 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 12722 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 12723 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 12727 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[1]
.sym 12733 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 12735 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 12738 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 12741 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 12742 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 12743 r_counter[0]_$glb_clk
.sym 12744 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]_$glb_sr
.sym 12745 rx_09_fifo.wr_addr_gray_rd[0]
.sym 12746 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I2_O[3]
.sym 12747 rx_09_fifo.wr_addr_gray_rd[1]
.sym 12748 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 12749 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 12750 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 12751 rx_09_fifo.wr_addr_gray_rd[3]
.sym 12752 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 12757 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 12760 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 12761 w_rx_09_fifo_push
.sym 12763 $PACKER_VCC_NET
.sym 12764 smi_ctrl_ins.int_cnt_24[5]
.sym 12765 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 12772 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 12779 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E
.sym 12780 smi_ctrl_ins.int_cnt_09[3]
.sym 12786 rx_09_fifo.wr_addr[0]
.sym 12790 rx_09_fifo.wr_addr[4]
.sym 12791 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 12792 rx_09_fifo.wr_addr[2]
.sym 12793 rx_09_fifo.wr_addr[6]
.sym 12795 rx_09_fifo.wr_addr[3]
.sym 12796 rx_09_fifo.wr_addr[5]
.sym 12805 rx_09_fifo.wr_addr[7]
.sym 12818 $nextpnr_ICESTORM_LC_8$O
.sym 12821 rx_09_fifo.wr_addr[0]
.sym 12824 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 12827 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 12830 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 12833 rx_09_fifo.wr_addr[2]
.sym 12834 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 12836 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 12838 rx_09_fifo.wr_addr[3]
.sym 12840 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 12842 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 12845 rx_09_fifo.wr_addr[4]
.sym 12846 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 12848 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 12851 rx_09_fifo.wr_addr[5]
.sym 12852 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 12854 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 12856 rx_09_fifo.wr_addr[6]
.sym 12858 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 12863 rx_09_fifo.wr_addr[7]
.sym 12864 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 12868 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 12869 spi_if_ins.r_tx_byte[7]
.sym 12870 spi_if_ins.r_tx_byte[3]
.sym 12871 spi_if_ins.r_tx_byte[1]
.sym 12873 spi_if_ins.r_tx_byte[2]
.sym 12875 spi_if_ins.r_tx_byte[5]
.sym 12881 io_pmod[2]$SB_IO_IN
.sym 12882 rx_09_fifo.rd_addr[0]
.sym 12884 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 12887 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 12888 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 12889 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 12894 w_rx_09_fifo_full
.sym 12903 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 12909 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 12910 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 12912 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0[1]
.sym 12913 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[2]
.sym 12914 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[0]
.sym 12915 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[1]
.sym 12916 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 12919 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 12920 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 12921 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[4]
.sym 12922 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[5]
.sym 12923 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 12924 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0[2]
.sym 12925 rx_09_fifo.wr_addr[0]
.sym 12926 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0[0]
.sym 12930 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 12931 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 12938 w_rx_09_fifo_full
.sym 12939 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[3]
.sym 12940 w_rx_09_fifo_push
.sym 12942 rx_09_fifo.wr_addr[0]
.sym 12945 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 12948 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 12950 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 12951 rx_09_fifo.wr_addr[0]
.sym 12954 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[1]
.sym 12955 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[0]
.sym 12956 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[2]
.sym 12957 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[3]
.sym 12960 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 12961 w_rx_09_fifo_push
.sym 12962 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[0]
.sym 12963 w_rx_09_fifo_full
.sym 12966 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[5]
.sym 12967 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 12972 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 12973 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 12975 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 12978 w_rx_09_fifo_push
.sym 12979 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0[1]
.sym 12980 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0[2]
.sym 12981 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0[0]
.sym 12984 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[4]
.sym 12985 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 12987 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[5]
.sym 12989 lvds_clock_buf
.sym 12990 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]_$glb_sr
.sym 12996 smi_ctrl_ins.int_cnt_09[3]
.sym 12997 smi_ctrl_ins.int_cnt_09[4]
.sym 12998 smi_ctrl_ins.int_cnt_09[5]
.sym 13005 rx_09_fifo.wr_addr[0]
.sym 13011 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E
.sym 13023 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 13025 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 13026 w_tx_data_io[0]
.sym 13032 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 13034 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13035 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 13046 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 13049 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 13051 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 13055 r_tx_data[0]
.sym 13057 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 13060 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 13073 r_tx_data[0]
.sym 13078 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 13080 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 13083 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 13085 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 13086 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 13095 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 13096 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 13097 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 13111 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13112 r_counter[0]_$glb_clk
.sym 13118 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 13126 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 13130 i_ss_SB_LUT4_I3_O
.sym 13140 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13146 w_tx_data_smi[1]
.sym 13156 io_pmod[2]$SB_IO_IN
.sym 13159 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 13166 w_rx_09_fifo_full
.sym 13167 w_rx_24_fifo_empty
.sym 13173 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 13188 w_rx_09_fifo_full
.sym 13201 w_rx_24_fifo_empty
.sym 13232 io_pmod[2]$SB_IO_IN
.sym 13234 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 13235 r_counter[0]_$glb_clk
.sym 13236 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 13238 w_cs[3]
.sym 13239 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[2]
.sym 13241 w_cs[2]
.sym 13242 w_cs[1]
.sym 13245 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 13253 $PACKER_VCC_NET
.sym 13254 i_smi_soe_se$rename$0
.sym 13262 w_cs[2]
.sym 13264 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 13265 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 13268 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13272 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 13281 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 13283 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 13285 w_tx_data_smi[0]
.sym 13290 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 13291 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 13293 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 13296 w_tx_data_io[0]
.sym 13300 spi_if_ins.state_if[0]
.sym 13301 spi_if_ins.state_if[1]
.sym 13303 spi_if_ins.o_cs_SB_LUT4_I2_1_O[1]
.sym 13305 w_rx_24_fifo_data[29]
.sym 13306 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 13307 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 13308 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 13309 w_rx_24_fifo_data[18]
.sym 13319 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 13320 w_rx_24_fifo_data[18]
.sym 13323 w_tx_data_io[0]
.sym 13324 w_tx_data_smi[0]
.sym 13325 spi_if_ins.o_cs_SB_LUT4_I2_1_O[1]
.sym 13326 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 13330 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 13331 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 13332 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 13335 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 13337 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 13338 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 13341 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 13343 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 13344 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 13347 spi_if_ins.state_if[0]
.sym 13350 spi_if_ins.state_if[1]
.sym 13353 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 13354 w_rx_24_fifo_data[29]
.sym 13357 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 13358 lvds_clock_buf
.sym 13359 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]_$glb_sr
.sym 13360 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 13361 spi_if_ins.o_cs_SB_LUT4_I2_1_O[1]
.sym 13362 spi_if_ins.r_tx_data_valid
.sym 13363 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 13364 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 13365 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 13366 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 13375 spi_if_ins.w_rx_data[6]
.sym 13376 w_rx_24_fifo_data[20]
.sym 13377 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 13390 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 13404 spi_if_ins.state_if[0]
.sym 13405 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 13407 w_tx_data_sys[0]
.sym 13408 spi_if_ins.state_if[1]
.sym 13410 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13411 spi_if_ins.o_cs_SB_LUT4_I2_2_O[3]
.sym 13415 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 13416 spi_if_ins.state_if[1]
.sym 13417 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 13420 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 13422 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 13425 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 13428 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 13434 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 13435 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 13436 w_tx_data_sys[0]
.sym 13437 spi_if_ins.o_cs_SB_LUT4_I2_2_O[3]
.sym 13440 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 13442 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 13446 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 13452 spi_if_ins.state_if[0]
.sym 13454 spi_if_ins.state_if[1]
.sym 13455 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13458 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13459 spi_if_ins.state_if[0]
.sym 13460 spi_if_ins.state_if[1]
.sym 13461 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 13476 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 13477 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13478 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 13480 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 13481 i_glob_clock$SB_IO_IN_$glb_clk
.sym 13483 w_cs[0]
.sym 13484 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 13485 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[1]
.sym 13486 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 13489 w_ioc[4]
.sym 13490 w_ioc[3]
.sym 13498 spi_if_ins.w_rx_data[6]
.sym 13504 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 13511 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 13539 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 13544 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 13551 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 13576 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 13595 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 13603 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 13604 r_counter[0]_$glb_clk
.sym 13606 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[1]
.sym 13607 w_ioc[1]
.sym 13608 w_ioc[2]
.sym 13609 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 13610 io_ctrl_ins.i_cs_SB_LUT4_I3_O[0]
.sym 13611 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 13613 w_ioc[0]
.sym 13619 spi_if_ins.w_rx_data[4]
.sym 13623 w_fetch
.sym 13630 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 13641 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 13659 rx_24_fifo.rd_addr_gray[6]
.sym 13695 rx_24_fifo.rd_addr_gray[6]
.sym 13727 lvds_clock_buf
.sym 13730 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 13732 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 13733 sys_ctrl_ins.reset_cmd
.sym 13734 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 13735 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 13736 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[0]
.sym 13741 spi_if_ins.w_rx_data[2]
.sym 13744 spi_if_ins.w_rx_data[0]
.sym 13748 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[1]
.sym 13749 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 13755 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 13756 spi_if_ins.w_rx_data[1]
.sym 13764 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 13772 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 13775 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 13776 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 13781 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 13783 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 13810 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 13815 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 13827 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 13847 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 13849 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 13850 r_counter[0]_$glb_clk
.sym 13851 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]_$glb_sr
.sym 13854 io_ctrl_ins.rf_mode_SB_DFFESR_Q_E
.sym 13855 io_ctrl_ins.debug_mode[1]
.sym 13856 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 13865 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 13873 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 13875 w_load
.sym 13879 w_rx_data[2]
.sym 13880 sys_ctrl_ins.reset_cmd
.sym 13900 rx_24_fifo.rd_addr_gray[0]
.sym 13902 rx_24_fifo.rd_addr_gray[1]
.sym 13903 rx_24_fifo.rd_addr_gray[4]
.sym 13920 rx_24_fifo.rd_addr_gray_wr[4]
.sym 13944 rx_24_fifo.rd_addr_gray[4]
.sym 13950 rx_24_fifo.rd_addr_gray_wr[4]
.sym 13958 rx_24_fifo.rd_addr_gray[0]
.sym 13969 rx_24_fifo.rd_addr_gray[1]
.sym 13973 lvds_clock_buf
.sym 13978 io_ctrl_ins.rf_pin_state[2]
.sym 13981 io_ctrl_ins.rf_pin_state[1]
.sym 13993 w_rx_data[3]
.sym 14001 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 14002 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 14099 o_shdn_rx_lna$SB_IO_OUT
.sym 14100 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 14102 o_shdn_tx_lna$SB_IO_OUT
.sym 14105 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 14110 w_rx_data[1]
.sym 14128 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 14222 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 14243 o_led1$SB_IO_OUT
.sym 14256 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 14266 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 14287 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 14326 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 14328 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 14344 i_smi_a1$SB_IO_IN
.sym 14358 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 14388 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 14399 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 14414 i_smi_a1$SB_IO_IN
.sym 14418 i_sck$SB_IO_IN
.sym 14419 io_smi_data[3]$SB_IO_OUT
.sym 14436 i_sck$SB_IO_IN
.sym 14439 io_smi_data[3]$SB_IO_OUT
.sym 14445 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 14446 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 14447 rx_09_fifo.rd_addr_gray_wr[1]
.sym 14449 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 14450 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 14465 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 14475 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 14476 i_sck$SB_IO_IN
.sym 14478 io_pmod[7]$SB_IO_IN
.sym 14488 rx_09_fifo.wr_addr_gray_rd[7]
.sym 14493 rx_09_fifo.wr_addr_gray_rd[4]
.sym 14500 rx_09_fifo.wr_addr_gray_rd[2]
.sym 14501 rx_09_fifo.wr_addr_gray_rd[6]
.sym 14503 rx_09_fifo.wr_addr[7]
.sym 14508 rx_09_fifo.wr_addr_gray[6]
.sym 14520 rx_09_fifo.wr_addr_gray_rd[4]
.sym 14528 rx_09_fifo.wr_addr_gray_rd[6]
.sym 14534 rx_09_fifo.wr_addr[7]
.sym 14540 rx_09_fifo.wr_addr_gray_rd[7]
.sym 14549 rx_09_fifo.wr_addr_gray_rd[2]
.sym 14562 rx_09_fifo.wr_addr_gray[6]
.sym 14566 r_counter[0]_$glb_clk
.sym 14572 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 14573 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 14574 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 14575 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 14576 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[0]
.sym 14577 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 14578 rx_09_fifo.rd_addr_gray[1]
.sym 14579 rx_09_fifo.rd_addr[3]
.sym 14580 rx_09_fifo.rd_addr_gray_wr[2]
.sym 14582 w_cs[1]
.sym 14594 io_pmod[6]$SB_IO_IN
.sym 14605 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 14626 rx_09_fifo.wr_addr_gray_rd[0]
.sym 14629 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 14633 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 14634 rx_09_fifo.rd_addr[3]
.sym 14635 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 14650 rx_09_fifo.wr_addr_gray_rd[0]
.sym 14653 rx_09_fifo.wr_addr_gray[2]
.sym 14654 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[3]
.sym 14656 rx_09_fifo.wr_addr_gray[4]
.sym 14657 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[1]
.sym 14658 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 14659 rx_09_fifo.wr_addr_gray[5]
.sym 14660 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 14665 rx_09_fifo.wr_addr_gray_rd[5]
.sym 14668 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 14669 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[0]
.sym 14675 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 14677 rx_09_fifo.wr_addr_gray_rd[1]
.sym 14685 rx_09_fifo.wr_addr_gray[5]
.sym 14688 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 14689 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 14690 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 14691 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 14696 rx_09_fifo.wr_addr_gray_rd[5]
.sym 14700 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[1]
.sym 14701 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 14702 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[3]
.sym 14703 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[0]
.sym 14707 rx_09_fifo.wr_addr_gray_rd[0]
.sym 14714 rx_09_fifo.wr_addr_gray_rd[1]
.sym 14718 rx_09_fifo.wr_addr_gray[2]
.sym 14724 rx_09_fifo.wr_addr_gray[4]
.sym 14729 r_counter[0]_$glb_clk
.sym 14732 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 14733 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 14734 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 14735 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 14736 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[3]
.sym 14737 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 14738 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 14745 smi_ctrl_ins.int_cnt_09[3]
.sym 14751 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 14753 rx_09_fifo.wr_addr_gray_rd_r[0]
.sym 14756 r_tx_data[7]
.sym 14758 r_tx_data[1]
.sym 14760 r_tx_data[5]
.sym 14763 r_tx_data[2]
.sym 14764 w_rx_09_fifo_pull
.sym 14774 rx_09_fifo.wr_addr_gray_rd_r[2]
.sym 14776 rx_09_fifo.wr_addr_gray_rd_r[3]
.sym 14778 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 14779 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 14781 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I2_O[3]
.sym 14782 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I2_O[0]
.sym 14783 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 14785 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 14786 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 14787 rx_09_fifo.rd_addr[3]
.sym 14788 w_rx_09_fifo_pull
.sym 14789 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I2_O[2]
.sym 14795 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 14796 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 14798 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 14799 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 14802 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 14806 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 14808 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 14812 rx_09_fifo.rd_addr[3]
.sym 14814 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 14817 rx_09_fifo.wr_addr_gray_rd_r[2]
.sym 14818 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 14819 rx_09_fifo.rd_addr[3]
.sym 14823 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 14829 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 14830 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 14836 w_rx_09_fifo_pull
.sym 14837 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 14838 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 14841 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I2_O[3]
.sym 14842 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I2_O[0]
.sym 14843 rx_09_fifo.wr_addr_gray_rd_r[3]
.sym 14844 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I2_O[2]
.sym 14847 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 14851 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 14852 lvds_clock_buf
.sym 14853 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]_$glb_sr
.sym 14856 spi_if_ins.spi.r_tx_bit_count[2]
.sym 14857 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 14858 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 14859 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 14860 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 14861 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 14867 $PACKER_VCC_NET
.sym 14868 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 14869 i_smi_a3$SB_IO_IN
.sym 14870 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 14874 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 14883 sys_ctrl_ins.reset_cmd
.sym 14885 r_tx_data[3]
.sym 14888 smi_ctrl_ins.int_cnt_09[3]
.sym 14896 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 14897 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 14898 rx_09_fifo.wr_addr_gray[1]
.sym 14902 rx_09_fifo.wr_addr_gray[0]
.sym 14903 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 14905 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 14906 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 14907 io_pmod[2]$SB_IO_IN
.sym 14910 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 14912 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 14913 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 14914 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 14915 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 14916 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 14917 rx_09_fifo.wr_addr_gray[3]
.sym 14919 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 14920 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 14921 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 14922 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 14924 w_rx_09_fifo_pull
.sym 14926 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 14929 rx_09_fifo.wr_addr_gray[0]
.sym 14934 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 14935 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 14936 io_pmod[2]$SB_IO_IN
.sym 14937 w_rx_09_fifo_pull
.sym 14943 rx_09_fifo.wr_addr_gray[1]
.sym 14946 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 14947 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 14948 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 14949 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 14952 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 14953 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 14954 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 14955 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 14958 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 14959 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 14960 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 14961 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 14964 rx_09_fifo.wr_addr_gray[3]
.sym 14972 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 14973 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 14975 r_counter[0]_$glb_clk
.sym 14977 spi_if_ins.spi.r_tx_byte[2]
.sym 14978 spi_if_ins.spi.r_tx_byte[1]
.sym 14979 spi_if_ins.spi.r_tx_byte[7]
.sym 14980 spi_if_ins.spi.r_tx_byte[5]
.sym 14981 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 14982 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 14983 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 14984 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 14989 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 14999 rx_09_fifo.wr_addr_gray_rd_r[3]
.sym 15000 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 15002 spi_if_ins.spi.r_tx_byte[3]
.sym 15005 i_smi_soe_se$rename$0
.sym 15009 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15012 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 15018 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 15025 rx_09_fifo.wr_addr[0]
.sym 15026 r_tx_data[7]
.sym 15028 r_tx_data[1]
.sym 15029 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15030 r_tx_data[5]
.sym 15035 r_tx_data[2]
.sym 15045 r_tx_data[3]
.sym 15051 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 15054 rx_09_fifo.wr_addr[0]
.sym 15057 r_tx_data[7]
.sym 15063 r_tx_data[3]
.sym 15071 r_tx_data[1]
.sym 15081 r_tx_data[2]
.sym 15093 r_tx_data[5]
.sym 15097 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15098 r_counter[0]_$glb_clk
.sym 15102 sys_ctrl_ins.reset_count[2]
.sym 15103 sys_ctrl_ins.reset_count[3]
.sym 15104 sys_ctrl_ins.reset_count[1]
.sym 15105 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 15106 sys_ctrl_ins.reset_count[0]
.sym 15107 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 15110 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 15114 smi_ctrl_ins.int_cnt_24[5]
.sym 15116 spi_if_ins.r_tx_byte[7]
.sym 15117 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15124 i_ss$SB_IO_IN
.sym 15125 spi_if_ins.r_tx_byte[3]
.sym 15131 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 15152 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E
.sym 15154 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 15157 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_O[2]
.sym 15162 smi_ctrl_ins.int_cnt_09[3]
.sym 15165 i_smi_soe_se$rename$0
.sym 15166 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 15204 i_smi_soe_se$rename$0
.sym 15206 smi_ctrl_ins.int_cnt_09[3]
.sym 15207 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_O[2]
.sym 15210 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_O[2]
.sym 15212 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 15213 i_smi_soe_se$rename$0
.sym 15217 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_O[2]
.sym 15218 i_smi_soe_se$rename$0
.sym 15219 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 15220 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E
.sym 15221 r_counter[0]_$glb_clk
.sym 15222 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]_$glb_sr
.sym 15223 spi_if_ins.spi.r_tx_byte[3]
.sym 15225 spi_if_ins.spi.r_tx_byte[6]
.sym 15228 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 15242 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 15247 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 15248 r_tx_data[7]
.sym 15250 r_tx_data[1]
.sym 15253 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 15254 r_tx_data[2]
.sym 15256 r_tx_data[5]
.sym 15257 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 15267 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15322 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15344 r_counter[0]_$glb_clk
.sym 15347 spi_if_ins.spi.r_rx_byte[6]
.sym 15349 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 15351 w_smi_read_req
.sym 15366 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 15370 sys_ctrl_ins.reset_cmd
.sym 15371 spi_if_ins.r_tx_byte[4]
.sym 15372 r_tx_data[3]
.sym 15375 spi_if_ins.w_rx_data[5]
.sym 15378 sys_ctrl_ins.reset_cmd
.sym 15392 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 15393 spi_if_ins.w_rx_data[6]
.sym 15396 spi_if_ins.o_cs_SB_LUT4_I2_1_O[1]
.sym 15405 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 15408 spi_if_ins.w_rx_data[5]
.sym 15413 w_tx_data_smi[2]
.sym 15416 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 15427 spi_if_ins.w_rx_data[6]
.sym 15428 spi_if_ins.w_rx_data[5]
.sym 15433 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 15434 spi_if_ins.o_cs_SB_LUT4_I2_1_O[1]
.sym 15435 w_tx_data_smi[2]
.sym 15445 spi_if_ins.w_rx_data[5]
.sym 15446 spi_if_ins.w_rx_data[6]
.sym 15450 spi_if_ins.w_rx_data[5]
.sym 15451 spi_if_ins.w_rx_data[6]
.sym 15466 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 15467 r_counter[0]_$glb_clk
.sym 15468 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 15469 r_tx_data[7]
.sym 15470 r_tx_data[1]
.sym 15471 r_tx_data[4]
.sym 15472 r_tx_data[2]
.sym 15473 r_tx_data[5]
.sym 15474 spi_if_ins.w_rx_data[5]
.sym 15475 r_tx_data[6]
.sym 15476 r_tx_data[3]
.sym 15488 w_tx_data_io[0]
.sym 15493 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[1]
.sym 15500 w_tx_data_io[4]
.sym 15501 spi_if_ins.r_tx_byte[6]
.sym 15510 w_cs[0]
.sym 15511 w_cs[3]
.sym 15512 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 15513 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 15514 w_cs[2]
.sym 15515 w_cs[1]
.sym 15516 spi_if_ins.w_rx_data[6]
.sym 15518 w_cs[0]
.sym 15519 w_cs[3]
.sym 15522 w_cs[2]
.sym 15530 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 15535 spi_if_ins.w_rx_data[5]
.sym 15543 w_cs[3]
.sym 15544 w_cs[1]
.sym 15545 w_cs[0]
.sym 15546 w_cs[2]
.sym 15549 w_cs[1]
.sym 15550 w_cs[0]
.sym 15551 w_cs[3]
.sym 15552 w_cs[2]
.sym 15556 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 15561 w_cs[2]
.sym 15562 w_cs[0]
.sym 15563 w_cs[1]
.sym 15564 w_cs[3]
.sym 15567 w_cs[3]
.sym 15568 w_cs[1]
.sym 15569 w_cs[2]
.sym 15570 w_cs[0]
.sym 15573 w_cs[1]
.sym 15574 w_cs[2]
.sym 15575 w_cs[0]
.sym 15576 w_cs[3]
.sym 15579 spi_if_ins.w_rx_data[6]
.sym 15581 spi_if_ins.w_rx_data[5]
.sym 15589 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 15590 r_counter[0]_$glb_clk
.sym 15591 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 15592 spi_if_ins.r_tx_byte[4]
.sym 15594 spi_if_ins.r_tx_byte[6]
.sym 15604 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 15607 w_tx_data_io[5]
.sym 15608 i_mosi$SB_IO_IN
.sym 15609 w_tx_data_smi[1]
.sym 15615 w_tx_data_io[7]
.sym 15620 w_fetch
.sym 15624 w_cs[0]
.sym 15625 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 15627 w_fetch
.sym 15633 spi_if_ins.w_rx_data[3]
.sym 15634 w_ioc[1]
.sym 15635 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 15637 spi_if_ins.w_rx_data[4]
.sym 15639 w_fetch
.sym 15641 w_cs[2]
.sym 15646 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 15647 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 15657 w_cs[0]
.sym 15659 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[1]
.sym 15664 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 15667 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 15672 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[1]
.sym 15675 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 15678 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 15679 w_ioc[1]
.sym 15680 w_fetch
.sym 15681 w_cs[2]
.sym 15685 w_fetch
.sym 15686 w_cs[0]
.sym 15687 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 15702 spi_if_ins.w_rx_data[4]
.sym 15709 spi_if_ins.w_rx_data[3]
.sym 15712 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 15713 r_counter[0]_$glb_clk
.sym 15715 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[0]
.sym 15716 io_ctrl_ins.pmod_dir_state[1]
.sym 15717 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 15718 io_ctrl_ins.pmod_dir_state[6]
.sym 15719 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 15720 io_ctrl_ins.pmod_dir_state[3]
.sym 15721 io_ctrl_ins.pmod_dir_state[4]
.sym 15722 io_ctrl_ins.pmod_dir_state[7]
.sym 15731 spi_if_ins.w_rx_data[1]
.sym 15735 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15737 spi_if_ins.w_rx_data[3]
.sym 15745 w_ioc[0]
.sym 15747 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[1]
.sym 15749 $PACKER_VCC_NET
.sym 15750 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 15757 w_ioc[1]
.sym 15761 spi_if_ins.w_rx_data[2]
.sym 15762 spi_if_ins.w_rx_data[0]
.sym 15764 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 15768 io_ctrl_ins.i_cs_SB_LUT4_I3_O[0]
.sym 15769 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 15770 w_ioc[4]
.sym 15771 w_ioc[3]
.sym 15774 w_ioc[2]
.sym 15779 spi_if_ins.w_rx_data[1]
.sym 15780 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[1]
.sym 15783 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 15785 w_cs[1]
.sym 15787 w_fetch
.sym 15789 w_ioc[2]
.sym 15790 w_ioc[1]
.sym 15791 w_ioc[3]
.sym 15792 w_ioc[4]
.sym 15797 spi_if_ins.w_rx_data[1]
.sym 15804 spi_if_ins.w_rx_data[2]
.sym 15807 io_ctrl_ins.i_cs_SB_LUT4_I3_O[0]
.sym 15810 w_fetch
.sym 15813 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 15814 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 15815 w_cs[1]
.sym 15816 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[1]
.sym 15819 w_ioc[4]
.sym 15820 w_ioc[3]
.sym 15822 w_ioc[2]
.sym 15834 spi_if_ins.w_rx_data[0]
.sym 15835 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 15836 r_counter[0]_$glb_clk
.sym 15838 io_ctrl_ins.o_pmod[6]
.sym 15839 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 15840 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 15841 io_ctrl_ins.o_pmod[4]
.sym 15842 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[0]
.sym 15843 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 15844 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 15845 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 15851 io_ctrl_ins.pmod_dir_state[4]
.sym 15854 w_rx_data[2]
.sym 15862 sys_ctrl_ins.reset_cmd
.sym 15864 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 15865 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 15866 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 15868 io_ctrl_ins.pmod_dir_state[3]
.sym 15873 w_ioc[0]
.sym 15880 w_ioc[1]
.sym 15882 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 15884 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 15888 w_ioc[1]
.sym 15889 w_ioc[2]
.sym 15891 w_load
.sym 15892 w_fetch
.sym 15894 w_ioc[0]
.sym 15896 w_cs[0]
.sym 15901 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 15905 w_cs[1]
.sym 15906 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 15908 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 15909 $PACKER_VCC_NET
.sym 15918 w_ioc[2]
.sym 15919 w_ioc[0]
.sym 15920 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 15921 w_ioc[1]
.sym 15930 w_load
.sym 15931 w_fetch
.sym 15932 w_cs[0]
.sym 15933 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 15939 $PACKER_VCC_NET
.sym 15942 w_cs[0]
.sym 15949 w_ioc[1]
.sym 15950 w_ioc[0]
.sym 15951 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 15954 w_cs[1]
.sym 15956 w_load
.sym 15957 w_fetch
.sym 15958 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 15959 r_counter[0]_$glb_clk
.sym 15960 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 15961 io_ctrl_ins.rf_mode[2]
.sym 15962 io_ctrl_ins.rf_mode[0]
.sym 15963 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 15964 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[3]
.sym 15965 io_ctrl_ins.debug_mode[0]
.sym 15966 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 15967 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 15968 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 15973 io_ctrl_ins.rf_pin_state[0]
.sym 15977 io_ctrl_ins.rf_pin_state[4]
.sym 15982 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 15983 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 15985 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[1]
.sym 15987 w_rx_data[1]
.sym 15994 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 15996 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[0]
.sym 16007 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 16011 w_rx_data[3]
.sym 16013 w_rx_data[1]
.sym 16017 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[0]
.sym 16020 io_ctrl_ins.rf_mode_SB_DFFESR_Q_E
.sym 16033 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 16047 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[0]
.sym 16048 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 16049 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 16054 w_rx_data[1]
.sym 16061 w_rx_data[3]
.sym 16081 io_ctrl_ins.rf_mode_SB_DFFESR_Q_E
.sym 16082 r_counter[0]_$glb_clk
.sym 16083 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]_$glb_sr
.sym 16084 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[2]
.sym 16086 io_ctrl_ins.o_pmod[2]
.sym 16087 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 16088 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 16089 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[2]
.sym 16090 io_ctrl_ins.o_pmod[1]
.sym 16091 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[3]
.sym 16096 i_button_SB_LUT4_I3_O[0]
.sym 16097 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16101 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 16104 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[0]
.sym 16106 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16113 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16115 o_shdn_rx_lna$SB_IO_OUT
.sym 16116 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16127 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 16130 w_rx_data[1]
.sym 16132 w_rx_data[2]
.sym 16176 w_rx_data[2]
.sym 16197 w_rx_data[1]
.sym 16204 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 16205 r_counter[0]_$glb_clk
.sym 16207 o_led1$SB_IO_OUT
.sym 16213 o_ldo_2v8_en
.sym 16214 o_led0$SB_IO_OUT
.sym 16224 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 16231 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 16232 io_ctrl_ins.rf_mode[2]
.sym 16236 i_button$SB_IO_IN
.sym 16248 io_ctrl_ins.rf_mode[2]
.sym 16251 io_ctrl_ins.rf_pin_state[2]
.sym 16259 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 16260 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 16261 sys_ctrl_ins.reset_cmd
.sym 16262 io_ctrl_ins.rf_pin_state[1]
.sym 16273 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16276 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16287 io_ctrl_ins.rf_pin_state[1]
.sym 16288 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16289 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16294 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 16305 io_ctrl_ins.rf_mode[2]
.sym 16306 io_ctrl_ins.rf_pin_state[2]
.sym 16307 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16308 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16324 sys_ctrl_ins.reset_cmd
.sym 16327 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 16328 r_counter[0]_$glb_clk
.sym 16337 $PACKER_GND_NET
.sym 16347 o_led0$SB_IO_OUT
.sym 16358 i_config[3]$SB_IO_IN
.sym 16382 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 16391 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 16394 $PACKER_GND_NET
.sym 16412 $PACKER_GND_NET
.sym 16450 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 16451 r_counter[0]_$glb_clk
.sym 16452 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 16453 i_config[3]$SB_IO_IN
.sym 16455 i_button$SB_IO_IN
.sym 16466 $PACKER_GND_NET
.sym 16497 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 16512 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 16523 i_smi_a3$SB_IO_IN
.sym 16554 io_smi_data[4]$SB_IO_OUT
.sym 16557 i_smi_a3$SB_IO_IN
.sym 16558 rx_09_fifo.rd_addr_gray_wr[5]
.sym 16559 io_smi_data[5]$SB_IO_OUT
.sym 16560 rx_09_fifo.rd_addr_gray_wr[0]
.sym 16572 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 16595 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 16596 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 16597 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 16600 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 16602 rx_09_fifo.rd_addr[3]
.sym 16606 rx_09_fifo.rd_addr_gray_wr[2]
.sym 16608 rx_09_fifo.wr_addr_gray_rd_r[2]
.sym 16609 rx_09_fifo.rd_addr_gray[1]
.sym 16614 rx_09_fifo.rd_addr_gray_wr[1]
.sym 16617 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 16635 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 16636 rx_09_fifo.rd_addr[3]
.sym 16637 rx_09_fifo.wr_addr_gray_rd_r[2]
.sym 16640 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 16641 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 16642 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 16643 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 16648 rx_09_fifo.rd_addr_gray[1]
.sym 16660 rx_09_fifo.rd_addr_gray_wr[1]
.sym 16666 rx_09_fifo.rd_addr_gray_wr[2]
.sym 16675 lvds_clock_buf
.sym 16681 $io_pmod[2]$iobuf_i
.sym 16682 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 16683 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 16684 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 16685 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 16686 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 16688 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 16697 $PACKER_VCC_NET
.sym 16698 rx_09_fifo.rd_addr_gray_wr[0]
.sym 16710 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 16724 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 16731 rx_09_fifo.rd_addr_gray[5]
.sym 16737 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 16759 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 16760 rx_09_fifo.wr_addr_gray_rd_r[5]
.sym 16762 rx_09_fifo.wr_addr_gray_rd_r[0]
.sym 16767 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 16768 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 16769 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 16770 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 16772 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 16776 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 16777 rx_09_fifo.rd_addr[0]
.sym 16780 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 16783 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 16784 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 16787 rx_09_fifo.wr_addr_gray_rd_r[2]
.sym 16788 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 16791 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 16792 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 16793 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 16794 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 16797 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 16800 rx_09_fifo.wr_addr_gray_rd_r[5]
.sym 16803 rx_09_fifo.wr_addr_gray_rd_r[5]
.sym 16805 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 16809 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 16811 rx_09_fifo.rd_addr[0]
.sym 16812 rx_09_fifo.wr_addr_gray_rd_r[0]
.sym 16815 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 16816 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 16817 rx_09_fifo.wr_addr_gray_rd_r[2]
.sym 16821 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 16828 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 16830 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 16836 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 16837 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 16838 r_counter[0]_$glb_clk
.sym 16839 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]_$glb_sr
.sym 16840 rx_09_fifo.rd_addr_gray[0]
.sym 16841 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 16842 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 16843 rx_09_fifo.rd_addr[0]
.sym 16844 rx_09_fifo.rd_addr_gray[5]
.sym 16845 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 16846 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 16847 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 16853 io_pmod[5]$SB_IO_IN
.sym 16854 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 16864 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 16894 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 16896 rx_09_fifo.rd_addr[3]
.sym 16898 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 16902 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 16903 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 16908 rx_09_fifo.rd_addr[0]
.sym 16911 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 16912 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 16913 $nextpnr_ICESTORM_LC_7$O
.sym 16916 rx_09_fifo.rd_addr[0]
.sym 16919 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 16922 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 16923 rx_09_fifo.rd_addr[0]
.sym 16925 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 16928 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 16929 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 16931 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 16933 rx_09_fifo.rd_addr[3]
.sym 16935 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 16937 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 16940 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 16941 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 16943 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 16946 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 16947 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 16949 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 16951 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 16953 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 16957 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 16959 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 16963 rx_09_fifo.wr_addr_gray_rd_r[3]
.sym 16964 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 16965 spi_if_ins.spi.SCKr[1]
.sym 16966 spi_if_ins.spi.SCKr[0]
.sym 16967 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 16969 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 16970 spi_if_ins.spi.SCKr[2]
.sym 16971 $PACKER_VCC_NET
.sym 16976 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 16977 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[3]
.sym 16980 $PACKER_VCC_NET
.sym 16981 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 16983 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 16985 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 16989 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 16993 spi_if_ins.r_tx_byte[0]
.sym 17006 spi_if_ins.spi.r_tx_byte[7]
.sym 17007 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17008 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17009 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 17010 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 17011 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 17014 $PACKER_VCC_NET
.sym 17017 $PACKER_VCC_NET
.sym 17022 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 17024 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 17025 spi_if_ins.spi.r_tx_byte[3]
.sym 17029 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 17030 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17033 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 17035 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 17036 $nextpnr_ICESTORM_LC_15$O
.sym 17039 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17042 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 17044 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 17045 $PACKER_VCC_NET
.sym 17049 $PACKER_VCC_NET
.sym 17050 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17052 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 17055 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 17056 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 17057 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 17058 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 17061 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17067 $PACKER_VCC_NET
.sym 17069 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 17070 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17073 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 17075 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 17076 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17079 spi_if_ins.spi.r_tx_byte[3]
.sym 17080 spi_if_ins.spi.r_tx_byte[7]
.sym 17081 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17082 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17083 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 17084 r_counter[0]_$glb_clk
.sym 17085 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 17087 smi_ctrl_ins.int_cnt_24[5]
.sym 17099 i_ss$SB_IO_IN
.sym 17100 $PACKER_VCC_NET
.sym 17101 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17105 $PACKER_VCC_NET
.sym 17106 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 17109 i_sck$SB_IO_IN
.sym 17113 w_smi_read_req
.sym 17114 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 17121 i_smi_soe_se$rename$0
.sym 17128 spi_if_ins.r_tx_byte[7]
.sym 17130 spi_if_ins.r_tx_byte[1]
.sym 17131 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17132 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 17136 spi_if_ins.spi.r_tx_byte[1]
.sym 17137 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17138 spi_if_ins.spi.r_tx_byte[5]
.sym 17139 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17140 spi_if_ins.r_tx_byte[2]
.sym 17142 spi_if_ins.r_tx_byte[5]
.sym 17143 spi_if_ins.spi.r_tx_byte[2]
.sym 17145 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 17147 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 17153 spi_if_ins.r_tx_byte[0]
.sym 17154 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17156 spi_if_ins.spi.r_tx_byte[6]
.sym 17160 spi_if_ins.r_tx_byte[2]
.sym 17166 spi_if_ins.r_tx_byte[1]
.sym 17173 spi_if_ins.r_tx_byte[7]
.sym 17179 spi_if_ins.r_tx_byte[5]
.sym 17184 spi_if_ins.spi.r_tx_byte[5]
.sym 17185 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17186 spi_if_ins.spi.r_tx_byte[1]
.sym 17187 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17190 spi_if_ins.r_tx_byte[0]
.sym 17196 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 17197 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 17198 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 17199 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17202 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17203 spi_if_ins.spi.r_tx_byte[6]
.sym 17204 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17205 spi_if_ins.spi.r_tx_byte[2]
.sym 17206 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17207 r_counter[0]_$glb_clk
.sym 17208 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17211 spi_if_ins.spi.r_rx_bit_count[2]
.sym 17212 spi_if_ins.spi.r_rx_bit_count[0]
.sym 17214 spi_if_ins.spi.r_rx_bit_count[1]
.sym 17222 $PACKER_VCC_NET
.sym 17224 $io_pmod[4]$iobuf_i
.sym 17227 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17231 $PACKER_VCC_NET
.sym 17238 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_O[2]
.sym 17239 spi_if_ins.w_rx_data[6]
.sym 17240 i_mosi$SB_IO_IN
.sym 17242 spi_if_ins.spi.r_tx_byte[6]
.sym 17252 sys_ctrl_ins.reset_count[2]
.sym 17254 sys_ctrl_ins.reset_cmd
.sym 17255 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 17259 sys_ctrl_ins.reset_cmd
.sym 17261 sys_ctrl_ins.reset_count[3]
.sym 17262 sys_ctrl_ins.reset_count[1]
.sym 17263 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 17268 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 17272 sys_ctrl_ins.reset_count[0]
.sym 17280 sys_ctrl_ins.reset_count[0]
.sym 17282 $nextpnr_ICESTORM_LC_16$O
.sym 17284 sys_ctrl_ins.reset_count[0]
.sym 17288 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 17291 sys_ctrl_ins.reset_count[1]
.sym 17294 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 17295 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 17297 sys_ctrl_ins.reset_count[2]
.sym 17298 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 17301 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 17302 sys_ctrl_ins.reset_count[3]
.sym 17304 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 17308 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 17309 sys_ctrl_ins.reset_count[0]
.sym 17310 sys_ctrl_ins.reset_count[1]
.sym 17313 sys_ctrl_ins.reset_count[1]
.sym 17314 sys_ctrl_ins.reset_count[3]
.sym 17315 sys_ctrl_ins.reset_count[0]
.sym 17316 sys_ctrl_ins.reset_count[2]
.sym 17319 sys_ctrl_ins.reset_count[0]
.sym 17327 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 17328 sys_ctrl_ins.reset_cmd
.sym 17329 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 17330 r_counter[0]_$glb_clk
.sym 17331 sys_ctrl_ins.reset_cmd
.sym 17333 spi_if_ins.w_rx_data[6]
.sym 17334 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 17335 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 17339 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 17345 i_ss$SB_IO_IN
.sym 17355 sys_ctrl_ins.reset_cmd
.sym 17358 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 17365 w_tx_data_io[3]
.sym 17378 spi_if_ins.r_tx_byte[3]
.sym 17383 spi_if_ins.r_tx_byte[6]
.sym 17384 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17394 spi_if_ins.r_tx_byte[4]
.sym 17402 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17409 spi_if_ins.r_tx_byte[3]
.sym 17419 spi_if_ins.r_tx_byte[6]
.sym 17436 spi_if_ins.r_tx_byte[4]
.sym 17452 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17453 r_counter[0]_$glb_clk
.sym 17454 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17455 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 17456 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 17457 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 17458 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 17459 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 17460 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 17461 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 17462 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 17467 i_smi_soe_se$rename$0
.sym 17471 spi_if_ins.r_tx_byte[6]
.sym 17472 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17476 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17490 w_tx_data_io[1]
.sym 17497 i_ss$SB_IO_IN
.sym 17505 io_pmod[2]$SB_IO_IN
.sym 17507 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 17514 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 17522 spi_if_ins.r_tx_data_valid
.sym 17525 w_rx_24_fifo_empty
.sym 17536 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 17547 spi_if_ins.r_tx_data_valid
.sym 17549 i_ss$SB_IO_IN
.sym 17560 w_rx_24_fifo_empty
.sym 17562 io_pmod[2]$SB_IO_IN
.sym 17575 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 17576 i_sck$SB_IO_IN_$glb_clk
.sym 17578 spi_if_ins.spi.r_rx_byte[0]
.sym 17579 spi_if_ins.spi.r_rx_byte[4]
.sym 17580 spi_if_ins.spi.r_rx_byte[2]
.sym 17582 spi_if_ins.spi.r_rx_byte[7]
.sym 17583 spi_if_ins.spi.r_rx_byte[1]
.sym 17584 spi_if_ins.spi.r_rx_byte[3]
.sym 17585 spi_if_ins.spi.r_rx_byte[5]
.sym 17592 w_smi_read_req
.sym 17595 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 17598 i_ss$SB_IO_IN
.sym 17601 io_pmod[2]$SB_IO_IN
.sym 17602 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[0]
.sym 17605 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17608 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17609 w_smi_read_req
.sym 17610 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 17611 w_rx_24_fifo_empty
.sym 17612 w_tx_data_io[2]
.sym 17613 io_pmod[2]$SB_IO_IN
.sym 17619 w_tx_data_io[2]
.sym 17623 w_tx_data_io[7]
.sym 17624 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 17625 w_tx_data_io[5]
.sym 17628 spi_if_ins.o_cs_SB_LUT4_I2_1_O[1]
.sym 17630 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 17631 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 17632 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 17633 w_tx_data_smi[1]
.sym 17635 w_tx_data_io[3]
.sym 17640 w_tx_data_io[6]
.sym 17645 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[2]
.sym 17646 spi_if_ins.w_rx_data[5]
.sym 17647 w_tx_data_smi[3]
.sym 17649 w_tx_data_io[4]
.sym 17650 w_tx_data_io[1]
.sym 17653 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 17654 w_tx_data_io[7]
.sym 17655 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 17658 w_tx_data_smi[1]
.sym 17659 spi_if_ins.o_cs_SB_LUT4_I2_1_O[1]
.sym 17660 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 17661 w_tx_data_io[1]
.sym 17665 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 17667 w_tx_data_io[4]
.sym 17670 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 17671 w_tx_data_io[2]
.sym 17672 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[2]
.sym 17677 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 17678 w_tx_data_io[5]
.sym 17679 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 17685 spi_if_ins.w_rx_data[5]
.sym 17689 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 17691 w_tx_data_io[6]
.sym 17694 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 17695 w_tx_data_io[3]
.sym 17696 w_tx_data_smi[3]
.sym 17697 spi_if_ins.o_cs_SB_LUT4_I2_1_O[1]
.sym 17698 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 17699 i_glob_clock$SB_IO_IN_$glb_clk
.sym 17700 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 17701 spi_if_ins.w_rx_data[3]
.sym 17702 spi_if_ins.w_rx_data[0]
.sym 17703 spi_if_ins.w_rx_data[4]
.sym 17704 spi_if_ins.w_rx_data[5]
.sym 17706 spi_if_ins.w_rx_data[1]
.sym 17707 spi_if_ins.w_rx_data[2]
.sym 17708 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 17716 $PACKER_VCC_NET
.sym 17725 w_rx_data[0]
.sym 17726 w_tx_data_io[6]
.sym 17727 spi_if_ins.w_rx_data[6]
.sym 17728 io_ctrl_ins.pmod_dir_state[7]
.sym 17732 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 17748 r_tx_data[6]
.sym 17752 r_tx_data[4]
.sym 17753 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 17778 r_tx_data[4]
.sym 17789 r_tx_data[6]
.sym 17821 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 17822 r_counter[0]_$glb_clk
.sym 17824 w_rx_data[7]
.sym 17825 w_rx_data[3]
.sym 17826 w_rx_data[1]
.sym 17827 w_rx_data[6]
.sym 17828 w_rx_data[4]
.sym 17829 w_rx_data[2]
.sym 17830 w_rx_data[0]
.sym 17831 w_rx_data[5]
.sym 17839 spi_if_ins.w_rx_data[5]
.sym 17840 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 17849 w_rx_data[4]
.sym 17852 w_tx_data_io[3]
.sym 17855 w_rx_data[5]
.sym 17857 w_rx_data[7]
.sym 17858 io_ctrl_ins.pmod_dir_state[1]
.sym 17875 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 17883 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 17884 w_rx_data[6]
.sym 17887 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 17889 w_rx_data[7]
.sym 17890 w_rx_data[3]
.sym 17891 w_rx_data[1]
.sym 17893 w_rx_data[4]
.sym 17894 w_rx_data[2]
.sym 17895 w_rx_data[0]
.sym 17898 w_rx_data[2]
.sym 17904 w_rx_data[1]
.sym 17912 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 17913 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 17918 w_rx_data[6]
.sym 17925 w_rx_data[0]
.sym 17931 w_rx_data[3]
.sym 17937 w_rx_data[4]
.sym 17942 w_rx_data[7]
.sym 17944 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 17945 r_counter[0]_$glb_clk
.sym 17947 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 17948 io_ctrl_ins.rf_pin_state[6]
.sym 17949 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 17950 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 17951 io_ctrl_ins.rf_pin_state[0]
.sym 17952 io_ctrl_ins.rf_pin_state[4]
.sym 17953 io_ctrl_ins.rf_pin_state[7]
.sym 17954 io_ctrl_ins.rf_pin_state[3]
.sym 17955 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 17960 w_tx_data_io[4]
.sym 17964 w_rx_data[5]
.sym 17965 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 17967 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 17969 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 17970 w_rx_data[1]
.sym 17971 w_rx_data[1]
.sym 17973 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 17974 w_tx_data_io[1]
.sym 17976 io_ctrl_ins.rf_mode[2]
.sym 17977 w_rx_data[2]
.sym 17979 w_rx_data[0]
.sym 17981 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 17982 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[3]
.sym 17990 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 17991 w_rx_data[6]
.sym 17994 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 17996 io_ctrl_ins.o_pmod[6]
.sym 17999 io_ctrl_ins.pmod_dir_state[6]
.sym 18000 w_rx_data[4]
.sym 18002 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 18003 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[0]
.sym 18004 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[1]
.sym 18005 w_ioc[1]
.sym 18009 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 18015 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 18019 w_ioc[0]
.sym 18024 w_rx_data[6]
.sym 18027 w_ioc[1]
.sym 18029 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 18030 w_ioc[0]
.sym 18033 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 18035 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[0]
.sym 18041 w_rx_data[4]
.sym 18045 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 18046 io_ctrl_ins.o_pmod[6]
.sym 18047 io_ctrl_ins.pmod_dir_state[6]
.sym 18048 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 18051 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 18052 w_ioc[0]
.sym 18053 w_ioc[1]
.sym 18057 w_ioc[0]
.sym 18059 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[1]
.sym 18063 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 18065 w_ioc[1]
.sym 18066 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[1]
.sym 18067 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 18068 r_counter[0]_$glb_clk
.sym 18070 io_ctrl_ins.o_pmod[5]
.sym 18071 io_ctrl_ins.o_pmod[3]
.sym 18072 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 18073 io_ctrl_ins.o_pmod[7]
.sym 18074 i_button_SB_LUT4_I3_O[0]
.sym 18075 io_ctrl_ins.o_pmod[0]
.sym 18076 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 18077 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[0]
.sym 18084 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 18085 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 18092 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[0]
.sym 18094 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[0]
.sym 18096 w_tx_data_io[2]
.sym 18099 w_rx_data[2]
.sym 18101 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 18102 io_ctrl_ins.rf_mode[2]
.sym 18113 io_ctrl_ins.rf_mode_SB_DFFESR_Q_E
.sym 18115 io_ctrl_ins.debug_mode[0]
.sym 18117 io_ctrl_ins.o_pmod[1]
.sym 18119 w_rx_data[4]
.sym 18121 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 18122 io_ctrl_ins.debug_mode[1]
.sym 18123 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18125 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 18130 io_ctrl_ins.pmod_dir_state[1]
.sym 18133 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 18135 io_ctrl_ins.rf_mode[2]
.sym 18137 w_rx_data[2]
.sym 18139 w_rx_data[0]
.sym 18141 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 18147 w_rx_data[4]
.sym 18150 w_rx_data[2]
.sym 18157 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 18159 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 18162 io_ctrl_ins.pmod_dir_state[1]
.sym 18163 io_ctrl_ins.o_pmod[1]
.sym 18164 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 18165 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 18171 w_rx_data[0]
.sym 18174 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18175 io_ctrl_ins.debug_mode[1]
.sym 18176 io_ctrl_ins.rf_mode[2]
.sym 18177 io_ctrl_ins.debug_mode[0]
.sym 18180 io_ctrl_ins.debug_mode[0]
.sym 18182 io_ctrl_ins.debug_mode[1]
.sym 18186 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 18188 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 18190 io_ctrl_ins.rf_mode_SB_DFFESR_Q_E
.sym 18191 r_counter[0]_$glb_clk
.sym 18192 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]_$glb_sr
.sym 18193 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 18194 w_tx_data_io[1]
.sym 18196 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 18198 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[1]
.sym 18199 w_tx_data_io[3]
.sym 18200 w_tx_data_io[2]
.sym 18201 io_ctrl_ins.debug_mode[0]
.sym 18205 io_ctrl_ins.rf_mode[2]
.sym 18206 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 18207 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 18209 io_ctrl_ins.rf_mode[0]
.sym 18210 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[1]
.sym 18211 i_button$SB_IO_IN
.sym 18214 w_ioc[0]
.sym 18216 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 18217 w_rx_data[0]
.sym 18220 o_led0$SB_IO_OUT
.sym 18222 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 18224 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 18226 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18235 io_ctrl_ins.rf_mode[0]
.sym 18236 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 18238 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 18239 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 18240 o_ldo_2v8_en
.sym 18241 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[0]
.sym 18243 w_rx_data[1]
.sym 18244 w_ioc[0]
.sym 18245 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 18246 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[1]
.sym 18248 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 18249 w_rx_data[2]
.sym 18251 o_shdn_rx_lna$SB_IO_OUT
.sym 18252 io_ctrl_ins.o_pmod[2]
.sym 18253 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 18254 o_shdn_tx_lna$SB_IO_OUT
.sym 18261 io_ctrl_ins.debug_mode[1]
.sym 18267 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 18268 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 18269 io_ctrl_ins.debug_mode[1]
.sym 18270 o_shdn_rx_lna$SB_IO_OUT
.sym 18281 w_rx_data[2]
.sym 18285 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 18291 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 18292 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 18294 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[0]
.sym 18297 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[1]
.sym 18298 io_ctrl_ins.o_pmod[2]
.sym 18299 w_ioc[0]
.sym 18300 o_shdn_tx_lna$SB_IO_OUT
.sym 18305 w_rx_data[1]
.sym 18309 io_ctrl_ins.rf_mode[0]
.sym 18310 o_ldo_2v8_en
.sym 18311 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 18312 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 18313 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 18314 r_counter[0]_$glb_clk
.sym 18321 o_tr_vc2$SB_IO_OUT
.sym 18329 io_ctrl_ins.pmod_dir_state[3]
.sym 18330 i_config[3]$SB_IO_IN
.sym 18331 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 18334 w_ioc[0]
.sym 18341 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18343 o_rx_h_tx_l_b$SB_IO_OUT
.sym 18348 w_tx_data_io[3]
.sym 18359 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 18360 w_rx_data[1]
.sym 18369 w_rx_data[2]
.sym 18377 w_rx_data[0]
.sym 18391 w_rx_data[1]
.sym 18429 w_rx_data[2]
.sym 18433 w_rx_data[0]
.sym 18436 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 18437 r_counter[0]_$glb_clk
.sym 18438 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]_$glb_sr
.sym 18562 i_config[1]$SB_IO_IN
.sym 18564 i_config[2]$SB_IO_IN
.sym 18636 io_smi_data[4]$SB_IO_OUT
.sym 18641 i_smi_a3$SB_IO_IN
.sym 18649 i_smi_a3$SB_IO_IN
.sym 18654 io_smi_data[4]$SB_IO_OUT
.sym 18693 i_sck$SB_IO_IN
.sym 18695 i_mosi$SB_IO_IN
.sym 18712 rx_09_fifo.rd_addr_gray[0]
.sym 18715 i_smi_a3$SB_IO_IN
.sym 18719 rx_09_fifo.rd_addr_gray[5]
.sym 18724 io_smi_data[4]$SB_IO_OUT
.sym 18727 w_smi_data_output[5]
.sym 18742 io_smi_data[4]$SB_IO_OUT
.sym 18763 i_smi_a3$SB_IO_IN
.sym 18767 rx_09_fifo.rd_addr_gray[5]
.sym 18773 w_smi_data_output[5]
.sym 18775 i_smi_a3$SB_IO_IN
.sym 18781 rx_09_fifo.rd_addr_gray[0]
.sym 18783 lvds_clock_buf
.sym 18785 $io_pmod[3]$iobuf_i
.sym 18821 w_smi_data_output[5]
.sym 18831 rx_09_fifo.rd_addr_gray[0]
.sym 18834 $io_pmod[2]$iobuf_i
.sym 18844 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 18846 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 18851 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 18852 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 18855 rx_09_fifo.rd_addr[0]
.sym 18868 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 18869 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 18871 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 18872 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 18873 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 18874 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 18875 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 18876 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 18877 rx_09_fifo.rd_addr[0]
.sym 18879 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 18881 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 18883 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 18884 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 18886 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 18887 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[3]
.sym 18888 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 18889 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 18890 rx_09_fifo.wr_addr_gray_rd_r[0]
.sym 18891 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 18892 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 18893 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 18894 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 18899 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 18900 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 18901 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 18902 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 18906 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 18907 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 18908 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 18911 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 18912 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 18913 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 18914 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[3]
.sym 18917 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 18919 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 18920 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 18923 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 18924 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 18925 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 18926 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 18929 rx_09_fifo.wr_addr_gray_rd_r[0]
.sym 18932 rx_09_fifo.rd_addr[0]
.sym 18941 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 18942 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 18943 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 18944 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 18946 r_counter[0]_$glb_clk
.sym 18947 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]_$glb_sr
.sym 18960 io_pmod[7]$SB_IO_IN
.sym 18989 rx_09_fifo.wr_addr_gray_rd_r[3]
.sym 18992 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 18994 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[3]
.sym 18995 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 18998 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 18999 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 19008 rx_09_fifo.rd_addr[0]
.sym 19016 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 19022 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 19025 rx_09_fifo.rd_addr[0]
.sym 19030 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[3]
.sym 19036 rx_09_fifo.wr_addr_gray_rd_r[3]
.sym 19037 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 19040 rx_09_fifo.rd_addr[0]
.sym 19046 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 19047 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[3]
.sym 19053 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 19060 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 19064 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 19068 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 19069 r_counter[0]_$glb_clk
.sym 19070 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]_$glb_sr
.sym 19092 w_smi_read_req
.sym 19098 rx_09_fifo.rd_addr[0]
.sym 19102 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 19114 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19116 i_sck$SB_IO_IN
.sym 19120 rx_09_fifo.wr_addr_gray_rd[3]
.sym 19124 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19126 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19131 spi_if_ins.spi.SCKr[0]
.sym 19138 spi_if_ins.spi.SCKr[1]
.sym 19143 spi_if_ins.spi.SCKr[2]
.sym 19148 rx_09_fifo.wr_addr_gray_rd[3]
.sym 19151 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19152 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19153 spi_if_ins.spi.SCKr[1]
.sym 19154 spi_if_ins.spi.SCKr[2]
.sym 19160 spi_if_ins.spi.SCKr[0]
.sym 19164 i_sck$SB_IO_IN
.sym 19170 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19171 spi_if_ins.spi.SCKr[2]
.sym 19172 spi_if_ins.spi.SCKr[1]
.sym 19182 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19189 spi_if_ins.spi.SCKr[1]
.sym 19192 r_counter[0]_$glb_clk
.sym 19206 i_mosi$SB_IO_IN
.sym 19221 $PACKER_VCC_NET
.sym 19224 $io_pmod[2]$iobuf_i
.sym 19228 smi_ctrl_ins.int_cnt_24[5]
.sym 19256 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 19260 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_O[2]
.sym 19261 i_smi_soe_se$rename$0
.sym 19262 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E
.sym 19274 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 19275 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_O[2]
.sym 19276 i_smi_soe_se$rename$0
.sym 19314 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E
.sym 19315 r_counter[0]_$glb_clk
.sym 19316 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]_$glb_sr
.sym 19328 i_config[1]$SB_IO_IN
.sym 19333 smi_ctrl_ins.int_cnt_24[5]
.sym 19341 io_pmod[2]$SB_IO_IN
.sym 19348 spi_if_ins.w_rx_data[6]
.sym 19361 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19362 i_ss$SB_IO_IN
.sym 19371 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19376 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19390 $nextpnr_ICESTORM_LC_14$O
.sym 19392 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19396 spi_if_ins.spi.r_rx_bit_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 19398 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19403 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19406 spi_if_ins.spi.r_rx_bit_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 19411 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19421 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19424 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19438 i_sck$SB_IO_IN_$glb_clk
.sym 19439 i_ss$SB_IO_IN
.sym 19452 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 19474 spi_if_ins.w_rx_data[6]
.sym 19483 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19486 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19491 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19492 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19498 spi_if_ins.spi.r_rx_byte[6]
.sym 19512 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 19520 spi_if_ins.spi.r_rx_byte[6]
.sym 19526 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 19532 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19533 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19534 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19556 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19557 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19558 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19560 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19561 r_counter[0]_$glb_clk
.sym 19576 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19582 i_smi_soe_se$rename$0
.sym 19583 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 19590 i_ss_SB_LUT4_I3_O
.sym 19606 i_ss_SB_LUT4_I3_O
.sym 19607 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 19609 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 19610 i_mosi$SB_IO_IN
.sym 19612 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 19613 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 19615 i_ss$SB_IO_IN
.sym 19616 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 19623 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 19630 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 19639 i_mosi$SB_IO_IN
.sym 19645 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 19651 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 19657 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 19662 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 19669 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 19676 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 19679 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 19682 i_ss$SB_IO_IN
.sym 19683 i_ss_SB_LUT4_I3_O
.sym 19684 i_sck$SB_IO_IN_$glb_clk
.sym 19697 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 19711 spi_if_ins.w_rx_data[2]
.sym 19717 spi_if_ins.w_rx_data[0]
.sym 19728 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 19730 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 19731 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 19732 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 19735 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 19738 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 19741 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 19753 i_mosi$SB_IO_IN
.sym 19763 i_mosi$SB_IO_IN
.sym 19767 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 19775 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 19785 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 19792 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 19799 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 19804 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 19806 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 19807 i_sck$SB_IO_IN_$glb_clk
.sym 19850 spi_if_ins.spi.r_rx_byte[0]
.sym 19851 spi_if_ins.spi.r_rx_byte[4]
.sym 19852 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19854 spi_if_ins.spi.r_rx_byte[7]
.sym 19855 spi_if_ins.spi.r_rx_byte[1]
.sym 19856 spi_if_ins.spi.r_rx_byte[3]
.sym 19860 spi_if_ins.spi.r_rx_byte[2]
.sym 19865 spi_if_ins.spi.r_rx_byte[5]
.sym 19883 spi_if_ins.spi.r_rx_byte[3]
.sym 19890 spi_if_ins.spi.r_rx_byte[0]
.sym 19896 spi_if_ins.spi.r_rx_byte[4]
.sym 19904 spi_if_ins.spi.r_rx_byte[5]
.sym 19915 spi_if_ins.spi.r_rx_byte[1]
.sym 19920 spi_if_ins.spi.r_rx_byte[2]
.sym 19926 spi_if_ins.spi.r_rx_byte[7]
.sym 19929 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19930 r_counter[0]_$glb_clk
.sym 19957 io_ctrl_ins.rf_pin_state[7]
.sym 19963 io_ctrl_ins.rf_pin_state[6]
.sym 19965 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 19966 w_rx_data[3]
.sym 19978 spi_if_ins.w_rx_data[1]
.sym 19979 spi_if_ins.w_rx_data[6]
.sym 19981 spi_if_ins.w_rx_data[3]
.sym 19982 spi_if_ins.w_rx_data[0]
.sym 19983 spi_if_ins.w_rx_data[4]
.sym 19984 spi_if_ins.w_rx_data[5]
.sym 19987 spi_if_ins.w_rx_data[2]
.sym 19988 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 20000 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 20008 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 20012 spi_if_ins.w_rx_data[3]
.sym 20021 spi_if_ins.w_rx_data[1]
.sym 20027 spi_if_ins.w_rx_data[6]
.sym 20031 spi_if_ins.w_rx_data[4]
.sym 20038 spi_if_ins.w_rx_data[2]
.sym 20044 spi_if_ins.w_rx_data[0]
.sym 20051 spi_if_ins.w_rx_data[5]
.sym 20052 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 20053 r_counter[0]_$glb_clk
.sym 20066 i_config[2]$SB_IO_IN
.sym 20069 w_rx_data[2]
.sym 20074 io_pmod[2]$SB_IO_IN
.sym 20080 w_rx_data[1]
.sym 20087 i_config[0]$SB_IO_IN
.sym 20097 w_rx_data[3]
.sym 20099 w_rx_data[6]
.sym 20100 w_rx_data[4]
.sym 20102 w_rx_data[0]
.sym 20103 w_rx_data[5]
.sym 20104 w_rx_data[7]
.sym 20105 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 20107 io_ctrl_ins.o_pmod[4]
.sym 20109 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 20110 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 20111 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 20114 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 20115 i_config[1]$SB_IO_IN
.sym 20129 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 20131 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 20137 w_rx_data[6]
.sym 20142 w_rx_data[5]
.sym 20147 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 20148 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 20149 i_config[1]$SB_IO_IN
.sym 20150 io_ctrl_ins.o_pmod[4]
.sym 20153 w_rx_data[0]
.sym 20162 w_rx_data[4]
.sym 20168 w_rx_data[7]
.sym 20171 w_rx_data[3]
.sym 20175 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 20176 r_counter[0]_$glb_clk
.sym 20190 w_tx_data_io[6]
.sym 20200 io_ctrl_ins.pmod_dir_state[7]
.sym 20206 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[1]
.sym 20213 io_ctrl_ins.rf_pin_state[3]
.sym 20219 io_ctrl_ins.o_pmod[5]
.sym 20223 w_rx_data[0]
.sym 20225 w_rx_data[5]
.sym 20227 w_rx_data[7]
.sym 20228 i_button$SB_IO_IN
.sym 20229 w_ioc[0]
.sym 20230 io_ctrl_ins.o_pmod[7]
.sym 20232 io_ctrl_ins.o_pmod[0]
.sym 20233 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[1]
.sym 20236 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 20238 w_rx_data[3]
.sym 20239 i_config[2]$SB_IO_IN
.sym 20246 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 20249 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 20250 o_led0$SB_IO_OUT
.sym 20254 w_rx_data[5]
.sym 20258 w_rx_data[3]
.sym 20264 o_led0$SB_IO_OUT
.sym 20265 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 20266 io_ctrl_ins.o_pmod[0]
.sym 20267 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 20272 w_rx_data[7]
.sym 20276 i_button$SB_IO_IN
.sym 20277 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 20278 io_ctrl_ins.o_pmod[7]
.sym 20279 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 20283 w_rx_data[0]
.sym 20289 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[1]
.sym 20291 w_ioc[0]
.sym 20294 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 20295 io_ctrl_ins.o_pmod[5]
.sym 20296 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 20297 i_config[2]$SB_IO_IN
.sym 20298 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 20299 r_counter[0]_$glb_clk
.sym 20317 o_rx_h_tx_l_b$SB_IO_OUT
.sym 20327 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[1]
.sym 20342 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 20343 w_ioc[0]
.sym 20345 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 20346 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[0]
.sym 20347 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[2]
.sym 20348 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 20349 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[3]
.sym 20350 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[2]
.sym 20351 io_ctrl_ins.o_pmod[3]
.sym 20352 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[3]
.sym 20353 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 20354 io_ctrl_ins.pmod_dir_state[3]
.sym 20355 o_tr_vc2$SB_IO_OUT
.sym 20356 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 20357 i_config[3]$SB_IO_IN
.sym 20358 o_led1$SB_IO_OUT
.sym 20359 i_config[0]$SB_IO_IN
.sym 20361 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 20362 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 20365 o_rx_h_tx_l_b$SB_IO_OUT
.sym 20366 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[1]
.sym 20369 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 20371 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20375 o_tr_vc2$SB_IO_OUT
.sym 20376 w_ioc[0]
.sym 20377 io_ctrl_ins.o_pmod[3]
.sym 20378 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[1]
.sym 20381 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[2]
.sym 20382 o_led1$SB_IO_OUT
.sym 20383 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[3]
.sym 20384 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 20393 i_config[0]$SB_IO_IN
.sym 20394 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 20395 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 20396 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20405 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 20406 i_config[3]$SB_IO_IN
.sym 20407 o_rx_h_tx_l_b$SB_IO_OUT
.sym 20408 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 20411 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 20412 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 20413 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 20414 io_ctrl_ins.pmod_dir_state[3]
.sym 20417 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[3]
.sym 20418 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 20419 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[2]
.sym 20420 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[0]
.sym 20421 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 20422 r_counter[0]_$glb_clk
.sym 20423 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 20442 io_ctrl_ins.rf_mode[2]
.sym 20466 io_ctrl_ins.rf_mode[2]
.sym 20476 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 20478 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20483 io_ctrl_ins.rf_pin_state[3]
.sym 20489 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20528 io_ctrl_ins.rf_mode[2]
.sym 20529 io_ctrl_ins.rf_pin_state[3]
.sym 20530 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20531 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20544 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 20545 r_counter[0]_$glb_clk
.sym 20578 o_tr_vc2$SB_IO_OUT
.sym 20579 i_config[0]$SB_IO_IN
.sym 20672 i_config[0]$SB_IO_IN
.sym 20699 o_led1$SB_IO_OUT
.sym 20748 io_smi_data[5]$SB_IO_OUT
.sym 20768 io_smi_data[5]$SB_IO_OUT
.sym 20770 rx_09_fifo.rd_addr_gray_wr[2]
.sym 20771 rx_09_fifo.rd_addr_gray_wr[3]
.sym 20773 rx_09_fifo.rd_addr_gray_wr[4]
.sym 20802 $io_pmod[3]$iobuf_i
.sym 20804 io_pmod[6]$SB_IO_IN
.sym 20844 i_mosi$SB_IO_IN
.sym 20847 rx_09_fifo.rd_addr_gray[2]
.sym 20849 rx_09_fifo.rd_addr_gray[4]
.sym 20853 rx_09_fifo.rd_addr_gray[3]
.sym 20889 io_pmod[4]$SB_IO_IN
.sym 20907 i_ss_SB_LUT4_I3_O
.sym 20933 int_miso
.sym 21034 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 21047 spi_if_ins.r_tx_byte[7]
.sym 21087 int_miso
.sym 21138 $PACKER_VCC_NET
.sym 21147 i_ss_SB_LUT4_I3_O
.sym 21293 i_ss_SB_LUT4_I3_O
.sym 21295 $io_pmod[7]$iobuf_i
.sym 21297 $io_pmod[5]$iobuf_i
.sym 21348 io_pmod[4]$SB_IO_IN
.sym 21396 spi_if_ins.spi.r_rx_done
.sym 21434 io_pmod[5]$SB_IO_IN
.sym 21437 i_ss_SB_LUT4_I3_O
.sym 21439 $io_pmod[5]$iobuf_i
.sym 21449 i_mosi$SB_IO_IN
.sym 21494 $io_pmod[6]$iobuf_i
.sym 21536 i_smi_soe_se$rename$0
.sym 21545 $io_pmod[2]$iobuf_i
.sym 21639 io_pmod[2]$SB_IO_IN
.sym 21756 w_tx_data_io[0]
.sym 21761 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 21800 w_tx_data_io[0]
.sym 21802 w_tx_data_io[4]
.sym 21855 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[0]
.sym 21856 w_tx_data_io[7]
.sym 21857 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 21859 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 21861 i_button_SB_LUT4_I3_O[0]
.sym 21864 w_tx_data_io[5]
.sym 21904 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[1]
.sym 21905 w_tx_data_io[5]
.sym 21906 w_tx_data_io[6]
.sym 21907 i_button_SB_LUT4_I3_O[1]
.sym 21909 w_tx_data_io[7]
.sym 22004 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 22005 o_tr_vc1$SB_IO_OUT
.sym 22006 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 22007 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 22008 o_tr_vc1_b$SB_IO_OUT
.sym 22009 o_rx_h_tx_l_b$SB_IO_OUT
.sym 22010 o_rx_h_tx_l$SB_IO_OUT
.sym 22011 io_ctrl_ins.mixer_en_state
.sym 22051 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[1]
.sym 22055 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 22057 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 22109 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 22148 io_ctrl_ins.rf_pin_state[7]
.sym 22149 o_rx_h_tx_l$SB_IO_OUT
.sym 22156 io_ctrl_ins.rf_pin_state[6]
.sym 22158 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 22164 io_ctrl_ins.rf_pin_state[0]
.sym 22166 io_ctrl_ins.rf_pin_state[4]
.sym 22168 $PACKER_GND_NET
.sym 22258 o_tr_vc2$SB_IO_OUT
.sym 22471 o_led0$SB_IO_OUT
.sym 22487 o_led1$SB_IO_OUT
.sym 22496 o_led1$SB_IO_OUT
.sym 22517 int_miso
.sym 22519 i_ss_SB_LUT4_I3_O
.sym 22533 i_ss_SB_LUT4_I3_O
.sym 22541 int_miso
.sym 22563 i_mosi$SB_IO_IN
.sym 22574 i_sck$SB_IO_IN
.sym 22576 io_pmod[7]$SB_IO_IN
.sym 22585 rx_09_fifo.rd_addr_gray[2]
.sym 22591 rx_09_fifo.rd_addr_gray[3]
.sym 22595 rx_09_fifo.rd_addr_gray[4]
.sym 22618 rx_09_fifo.rd_addr_gray[2]
.sym 22623 rx_09_fifo.rd_addr_gray[3]
.sym 22638 rx_09_fifo.rd_addr_gray[4]
.sym 22664 lvds_clock_buf
.sym 22666 i_sck$SB_IO_IN
.sym 22668 i_ss$SB_IO_IN
.sym 22682 io_pmod[6]$SB_IO_IN
.sym 22698 i_ss$SB_IO_IN
.sym 22711 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 22713 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 22715 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 22722 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[3]
.sym 22724 i_ss$SB_IO_IN
.sym 22729 $PACKER_VCC_NET
.sym 22758 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 22768 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 22770 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 22772 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 22778 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[3]
.sym 22788 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 22789 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 22800 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 22801 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[3]
.sym 22822 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 22824 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 22826 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 22827 r_counter[0]_$glb_clk
.sym 22828 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]_$glb_sr
.sym 22829 $PACKER_VCC_NET
.sym 22862 $PACKER_VCC_NET
.sym 22963 w_rx_09_fifo_data[1]
.sym 22967 i_smi_a3$SB_IO_IN
.sym 22971 $PACKER_VCC_NET
.sym 22976 i_ss$SB_IO_IN
.sym 23004 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 23006 spi_if_ins.r_tx_byte[7]
.sym 23020 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 23023 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 23033 spi_if_ins.r_tx_byte[7]
.sym 23034 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 23035 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 23072 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 23073 r_counter[0]_$glb_clk
.sym 23092 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 23094 io_pmod[4]$SB_IO_IN
.sym 23222 i_ss$SB_IO_IN
.sym 23244 io_pmod[5]$SB_IO_IN
.sym 23248 i_ss$SB_IO_IN
.sym 23258 w_rx_09_fifo_data[1]
.sym 23263 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 23293 i_ss$SB_IO_IN
.sym 23302 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 23304 io_pmod[5]$SB_IO_IN
.sym 23314 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 23316 w_rx_09_fifo_data[1]
.sym 23318 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 23319 lvds_clock_buf
.sym 23320 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]_$glb_sr
.sym 23323 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 23324 spi_if_ins.spi.r3_rx_done
.sym 23325 spi_if_ins.spi.r2_rx_done
.sym 23335 $io_pmod[7]$iobuf_i
.sym 23355 $PACKER_VCC_NET
.sym 23364 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 23382 i_ss$SB_IO_IN
.sym 23392 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 23420 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 23441 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 23442 i_sck$SB_IO_IN_$glb_clk
.sym 23443 i_ss$SB_IO_IN
.sym 23460 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 23489 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 23490 io_pmod[4]$SB_IO_IN
.sym 23520 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 23521 io_pmod[4]$SB_IO_IN
.sym 23564 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 23565 lvds_clock_buf
.sym 23566 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]_$glb_sr
.sym 23567 r_counter[0]
.sym 23579 $io_pmod[6]$iobuf_i
.sym 23602 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 23716 w_smi_read_req
.sym 23718 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 23820 io_ctrl_ins.pmod_dir_state[5]
.sym 23837 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 23843 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 23845 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 23848 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 23855 io_ctrl_ins.pmod_dir_state[4]
.sym 23856 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 23861 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 23863 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 23867 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 23878 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 23881 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 23882 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 23883 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 23887 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 23888 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 23889 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 23890 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 23899 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 23900 io_ctrl_ins.pmod_dir_state[4]
.sym 23901 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 23902 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 23933 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 23934 r_counter[0]_$glb_clk
.sym 23935 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 23949 io_ctrl_ins.pmod_dir_state[4]
.sym 23967 o_tr_vc1$SB_IO_OUT
.sym 23978 o_tr_vc1$SB_IO_OUT
.sym 23979 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 23981 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 23982 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[0]
.sym 23983 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[1]
.sym 23988 i_button_SB_LUT4_I3_O[0]
.sym 23990 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 23991 o_rx_h_tx_l$SB_IO_OUT
.sym 23992 io_ctrl_ins.pmod_dir_state[5]
.sym 23993 io_ctrl_ins.pmod_dir_state[7]
.sym 23995 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[1]
.sym 23998 i_button_SB_LUT4_I3_O[1]
.sym 24003 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 24006 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[0]
.sym 24022 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 24023 o_tr_vc1$SB_IO_OUT
.sym 24024 io_ctrl_ins.pmod_dir_state[5]
.sym 24025 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 24028 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[0]
.sym 24031 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[1]
.sym 24034 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[1]
.sym 24036 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[0]
.sym 24040 o_rx_h_tx_l$SB_IO_OUT
.sym 24041 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 24042 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 24043 io_ctrl_ins.pmod_dir_state[7]
.sym 24054 i_button_SB_LUT4_I3_O[1]
.sym 24055 i_button_SB_LUT4_I3_O[0]
.sym 24056 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 24057 r_counter[0]_$glb_clk
.sym 24058 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 24082 $PACKER_GND_NET
.sym 24083 o_tr_vc1_b$SB_IO_OUT
.sym 24085 o_rx_h_tx_l_b$SB_IO_OUT
.sym 24100 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 24102 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 24103 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 24104 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 24105 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 24107 io_ctrl_ins.mixer_en_state
.sym 24108 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 24111 io_ctrl_ins.rf_pin_state[6]
.sym 24113 io_ctrl_ins.rf_pin_state[7]
.sym 24115 io_ctrl_ins.debug_mode[0]
.sym 24118 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 24119 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 24120 o_tr_vc1_b$SB_IO_OUT
.sym 24121 io_ctrl_ins.rf_mode[2]
.sym 24123 io_ctrl_ins.rf_mode[0]
.sym 24124 io_ctrl_ins.rf_pin_state[0]
.sym 24126 io_ctrl_ins.rf_pin_state[4]
.sym 24128 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 24129 io_ctrl_ins.rf_mode[2]
.sym 24131 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 24133 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 24134 io_ctrl_ins.rf_mode[2]
.sym 24135 o_tr_vc1_b$SB_IO_OUT
.sym 24136 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 24139 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 24140 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 24141 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 24142 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 24145 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 24146 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 24147 io_ctrl_ins.debug_mode[0]
.sym 24148 io_ctrl_ins.mixer_en_state
.sym 24151 io_ctrl_ins.rf_mode[0]
.sym 24152 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 24153 io_ctrl_ins.rf_mode[2]
.sym 24154 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 24157 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 24158 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 24159 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 24160 io_ctrl_ins.rf_pin_state[4]
.sym 24164 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 24165 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 24166 io_ctrl_ins.rf_pin_state[6]
.sym 24169 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 24170 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 24171 io_ctrl_ins.rf_pin_state[7]
.sym 24175 io_ctrl_ins.rf_pin_state[0]
.sym 24176 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 24177 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 24178 io_ctrl_ins.rf_mode[2]
.sym 24179 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 24180 r_counter[0]_$glb_clk
.sym 24200 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 24204 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 24217 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 24243 io_ctrl_ins.rf_mode[2]
.sym 24246 io_ctrl_ins.rf_mode[0]
.sym 24274 io_ctrl_ins.rf_mode[0]
.sym 24277 io_ctrl_ins.rf_mode[2]
.sym 24332 io_ctrl_ins.rf_mode[0]
.sym 24596 o_led0$SB_IO_OUT
.sym 24605 o_led0$SB_IO_OUT
.sym 24621 i_smi_a3$SB_IO_IN
.sym 24943 io_pmod[5]$SB_IO_IN
.sym 25089 io_pmod[4]$SB_IO_IN
.sym 25097 $PACKER_VCC_NET
.sym 25253 i_sck$SB_IO_IN
.sym 25399 io_pmod[5]$SB_IO_IN
.sym 25401 io_pmod[7]$SB_IO_IN
.sym 25416 $io_pmod[4]$iobuf_i
.sym 25554 i_smi_soe_se$rename$0
.sym 25556 io_pmod[6]$SB_IO_IN
.sym 25630 spi_if_ins.spi.r3_rx_done
.sym 25631 spi_if_ins.spi.r_rx_done
.sym 25647 spi_if_ins.spi.r2_rx_done
.sym 25672 spi_if_ins.spi.r2_rx_done
.sym 25673 spi_if_ins.spi.r3_rx_done
.sym 25679 spi_if_ins.spi.r2_rx_done
.sym 25686 spi_if_ins.spi.r_rx_done
.sym 25707 r_counter[0]_$glb_clk
.sym 25711 i_glob_clock$SB_IO_IN
.sym 25717 i_smi_soe_se$rename$0
.sym 25723 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 25873 io_pmod[2]$SB_IO_IN
.sym 25878 i_glob_clock$SB_IO_IN
.sym 25945 r_counter[0]
.sym 25971 r_counter[0]
.sym 26017 i_glob_clock$SB_IO_IN_$glb_clk
.sym 26030 $PACKER_VCC_NET
.sym 26174 io_pmod[2]$SB_IO_IN
.sym 26249 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 26261 w_rx_data[5]
.sym 26324 w_rx_data[5]
.sym 26326 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 26327 r_counter[0]_$glb_clk
.sym 26345 w_rx_data[5]
.sym 26497 w_smi_read_req
.sym 26810 o_tr_vc1$SB_IO_OUT
.sym 26966 o_tr_vc1_b$SB_IO_OUT
.sym 26968 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27245 io_pmod[4]$SB_IO_IN
.sym 27246 $io_pmod[4]$iobuf_i
.sym 27247 io_pmod[6]$SB_IO_IN
.sym 27275 io_pmod[5]$SB_IO_IN
.sym 27277 io_pmod[7]$SB_IO_IN
.sym 27283 w_smi_read_req
.sym 27285 i_smi_a3$SB_IO_IN
.sym 27295 i_smi_a3$SB_IO_IN
.sym 27299 w_smi_read_req
.sym 27305 $io_pmod[3]$iobuf_i
.sym 27307 io_pmod[6]$SB_IO_IN
.sym 27310 $io_pmod[4]$iobuf_i
.sym 27332 $io_pmod[4]$iobuf_i
.sym 27337 $io_pmod[6]$iobuf_i
.sym 27367 io_pmod[6]$SB_IO_IN
.sym 27370 $io_pmod[5]$iobuf_i
.sym 27373 $io_pmod[7]$iobuf_i
.sym 27386 $io_pmod[7]$iobuf_i
.sym 27390 $io_pmod[5]$iobuf_i
.sym 27400 $io_pmod[3]$iobuf_i
.sym 27403 $io_pmod[6]$iobuf_i
.sym 27409 $io_pmod[3]$iobuf_i
.sym 27423 $io_pmod[6]$iobuf_i
.sym 27426 $io_pmod[2]$iobuf_i
.sym 27429 i_glob_clock$SB_IO_IN
.sym 27451 i_glob_clock$SB_IO_IN
.sym 27455 io_pmod[2]$SB_IO_IN
.sym 27459 r_counter[0]
.sym 27460 $PACKER_VCC_NET
.sym 27477 r_counter[0]
.sym 27480 $PACKER_VCC_NET
.sym 27514 i_smi_a3$SB_IO_IN
.sym 27519 $io_pmod[2]$iobuf_i
.sym 27524 i_smi_a3$SB_IO_IN
.sym 27532 i_smi_a3$SB_IO_IN
.sym 27537 $io_pmod[2]$iobuf_i
.sym 27549 w_smi_read_req
.sym 27551 i_smi_a3$SB_IO_IN
.sym 27552 $PACKER_GND_NET
.sym 27566 i_smi_a3$SB_IO_IN
.sym 27569 w_smi_read_req
.sym 27570 $PACKER_GND_NET
.sym 27582 o_rx_h_tx_l$SB_IO_OUT
.sym 27589 o_rx_h_tx_l$SB_IO_OUT
.sym 27605 o_tr_vc1$SB_IO_OUT
.sym 27608 o_tr_vc2$SB_IO_OUT
.sym 27620 o_tr_vc1$SB_IO_OUT
.sym 27628 o_tr_vc2$SB_IO_OUT
.sym 27631 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27634 o_tr_vc1_b$SB_IO_OUT
.sym 27647 o_tr_vc1_b$SB_IO_OUT
.sym 27649 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27716 i_smi_soe_se$rename$0
.sym 27717 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_O[2]
.sym 27719 w_rx_24_fifo_pull
.sym 27720 w_rx_09_fifo_pull
.sym 27721 i_smi_a2_SB_LUT4_I1_O[3]
.sym 27733 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 27747 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 27752 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 27756 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 27759 $PACKER_VCC_NET
.sym 27761 $nextpnr_ICESTORM_LC_13$I3
.sym 27763 i_smi_soe_se$rename$0
.sym 27764 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_O[2]
.sym 27765 $nextpnr_ICESTORM_LC_13$COUT
.sym 27767 i_smi_soe_se$rename$0
.sym 27768 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2[5]
.sym 27769 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_O[2]
.sym 27773 smi_ctrl_ins.int_cnt_24[4]
.sym 27774 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2[5]
.sym 27775 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_I1[5]
.sym 27776 i_smi_soe_se$rename$0
.sym 27777 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_O[2]
.sym 27779 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 27784 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 27789 $nextpnr_ICESTORM_LC_18$I3
.sym 27793 smi_ctrl_ins.int_cnt_24[5]
.sym 27794 i_smi_soe_se$rename$0
.sym 27800 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 27801 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 27803 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 27804 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 27805 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 27806 i_smi_a1_SB_LUT4_I1_O[0]
.sym 27807 i_smi_a1_SB_LUT4_I1_O[1]
.sym 27808 i_smi_a1_SB_LUT4_I1_O[2]
.sym 27809 i_smi_a1_SB_LUT4_I1_O[3]
.sym 27812 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27813 w_rx_24_fifo_data[8]
.sym 27816 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27817 w_rx_24_fifo_data[12]
.sym 27820 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27821 w_rx_24_fifo_data[10]
.sym 27824 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27825 w_rx_24_fifo_data[9]
.sym 27828 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27829 w_rx_24_fifo_data[5]
.sym 27832 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27833 w_rx_24_fifo_data[1]
.sym 27836 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27837 w_rx_24_fifo_data[7]
.sym 27840 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27841 w_rx_24_fifo_data[3]
.sym 27844 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27845 w_rx_24_fifo_data[13]
.sym 27852 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27853 w_rx_24_fifo_data[0]
.sym 27860 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27861 w_rx_24_fifo_data[11]
.sym 27868 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27869 w_rx_24_fifo_data[14]
.sym 27872 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27873 w_rx_24_fifo_data[6]
.sym 27876 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27877 w_rx_24_fifo_data[17]
.sym 27880 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27881 w_rx_24_fifo_data[25]
.sym 27884 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27885 w_rx_24_fifo_data[19]
.sym 27888 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27889 w_rx_24_fifo_data[21]
.sym 27892 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27893 w_rx_24_fifo_data[15]
.sym 27900 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27901 w_rx_24_fifo_data[23]
.sym 27907 lvds_rx_09_inst.r_phase_count[0]
.sym 27911 lvds_rx_09_inst.r_phase_count[1]
.sym 27912 $PACKER_VCC_NET
.sym 27913 lvds_rx_09_inst.r_phase_count[0]
.sym 27914 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 27916 $PACKER_VCC_NET
.sym 27917 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 27920 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 27921 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 27932 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27933 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 27937 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 27940 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 27941 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 27944 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 27945 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 27946 rx_24_fifo.rd_addr_gray_wr[2]
.sym 27951 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 27952 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 27953 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 27954 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 27955 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 27956 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 27957 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 27959 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 27960 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 27961 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 27962 rx_24_fifo.rd_addr_gray[2]
.sym 27966 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 27967 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 27968 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 27969 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 27970 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 27971 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 27972 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 27973 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[3]
.sym 27977 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 27978 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 27979 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 27980 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 27981 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[3]
.sym 27982 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1_SB_LUT4_O_1_I3[0]
.sym 27983 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1_SB_LUT4_O_1_I3[1]
.sym 27984 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1_SB_LUT4_O_1_I3[2]
.sym 27985 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1_SB_LUT4_O_1_I3[3]
.sym 27987 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 27988 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1_SB_LUT4_O_1_I3[2]
.sym 27989 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1_SB_LUT4_O_I2[5]
.sym 27991 rx_24_fifo.rd_addr_gray_wr_r[2]
.sym 27992 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1_SB_LUT4_O_I2[1]
.sym 27993 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1_SB_LUT4_O_2_I0[2]
.sym 27994 w_lvds_rx_09_d1
.sym 27995 w_lvds_rx_09_d0
.sym 27996 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 27997 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 27998 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1_SB_LUT4_O_2_I0[0]
.sym 27999 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1_SB_LUT4_O_2_I0[1]
.sym 28000 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1_SB_LUT4_O_2_I0[2]
.sym 28001 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1_SB_LUT4_O_1_I3[1]
.sym 28002 w_rx_24_fifo_push
.sym 28003 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1[1]
.sym 28004 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1[2]
.sym 28005 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1[3]
.sym 28007 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 28008 w_rx_24_fifo_full
.sym 28009 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 28016 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 28017 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 28027 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 28028 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 28029 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 28031 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1_SB_LUT4_O_2_I0[1]
.sym 28032 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 28033 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 28038 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28042 w_rx_24_fifo_full
.sym 28043 rx_24_fifo.full_o_SB_LUT4_I0_I1[1]
.sym 28044 rx_24_fifo.full_o_SB_LUT4_I0_I1[2]
.sym 28045 rx_24_fifo.full_o_SB_LUT4_I0_I1[3]
.sym 28050 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 28059 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 28060 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 28061 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 28064 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 28065 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 28068 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 28069 w_lvds_rx_24_d0
.sym 28071 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 28072 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 28073 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 28074 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 28075 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 28076 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 28077 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 28079 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 28080 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 28081 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 28084 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 28085 w_lvds_rx_24_d1
.sym 28087 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 28088 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 28089 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 28090 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 28091 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 28092 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 28093 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 28094 w_lvds_rx_24_d1
.sym 28095 w_lvds_rx_24_d0
.sym 28096 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 28097 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 28099 lvds_rx_24_inst.r_phase_count[0]
.sym 28103 lvds_rx_24_inst.r_phase_count[1]
.sym 28104 $PACKER_VCC_NET
.sym 28105 lvds_rx_24_inst.r_phase_count[0]
.sym 28106 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 28108 $PACKER_VCC_NET
.sym 28109 lvds_rx_24_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 28110 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 28111 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 28112 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 28113 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 28117 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 28118 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 28119 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 28120 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 28121 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 28124 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 28125 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 28129 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 28132 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[3]
.sym 28133 w_lvds_rx_09_d1
.sym 28156 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[3]
.sym 28157 w_lvds_rx_09_d0
.sym 28194 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[0]
.sym 28195 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[1]
.sym 28196 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 28197 i_smi_a2_SB_LUT4_I1_O[3]
.sym 28199 w_rx_09_fifo_pulled_data[0]
.sym 28200 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 28201 i_smi_a2_SB_LUT4_I1_O[3]
.sym 28202 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 28203 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 28204 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 28205 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 28206 w_rx_09_fifo_pulled_data[4]
.sym 28207 w_rx_09_fifo_pulled_data[20]
.sym 28208 smi_ctrl_ins.int_cnt_09[3]
.sym 28209 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 28210 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 28211 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 28212 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 28213 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 28214 w_rx_09_fifo_pulled_data[0]
.sym 28215 w_rx_09_fifo_pulled_data[16]
.sym 28216 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 28217 smi_ctrl_ins.int_cnt_09[3]
.sym 28218 w_rx_09_fifo_pulled_data[12]
.sym 28219 w_rx_09_fifo_pulled_data[28]
.sym 28220 smi_ctrl_ins.int_cnt_09[3]
.sym 28221 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 28224 i_smi_a3$SB_IO_IN
.sym 28225 w_smi_data_output[6]
.sym 28226 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 28227 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 28228 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 28229 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 28230 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 28231 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 28232 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 28233 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 28234 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 28235 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 28236 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 28237 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 28239 i_smi_a2_SB_LUT4_I1_O[3]
.sym 28240 i_smi_a1_SB_LUT4_I1_O[3]
.sym 28241 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 28242 w_rx_09_fifo_pulled_data[9]
.sym 28243 w_rx_09_fifo_pulled_data[25]
.sym 28244 smi_ctrl_ins.int_cnt_09[3]
.sym 28245 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 28246 w_rx_09_fifo_pulled_data[1]
.sym 28247 w_rx_09_fifo_pulled_data[17]
.sym 28248 smi_ctrl_ins.int_cnt_09[3]
.sym 28249 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 28250 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 28251 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 28252 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 28253 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[3]
.sym 28254 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 28255 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 28256 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 28257 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[3]
.sym 28259 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28263 smi_ctrl_ins.int_cnt_24[4]
.sym 28264 $PACKER_VCC_NET
.sym 28267 smi_ctrl_ins.int_cnt_24[5]
.sym 28268 $PACKER_VCC_NET
.sym 28269 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[2]
.sym 28271 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28272 i_smi_soe_se$rename$0
.sym 28273 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_O[2]
.sym 28274 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 28275 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 28276 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 28277 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 28278 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 28279 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 28280 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 28281 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 28282 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_O[0]
.sym 28283 i_smi_soe_se$rename$0
.sym 28284 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_O[2]
.sym 28285 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_O[3]
.sym 28286 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 28287 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 28288 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 28289 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 28290 w_rx_24_fifo_pulled_data[14]
.sym 28291 w_rx_24_fifo_pulled_data[6]
.sym 28292 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28293 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28294 smi_ctrl_ins.int_cnt_24[4]
.sym 28295 smi_ctrl_ins.int_cnt_24[5]
.sym 28296 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28297 w_rx_24_fifo_empty
.sym 28299 i_smi_soe_se$rename$0
.sym 28300 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_O[2]
.sym 28301 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28302 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 28303 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 28304 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 28305 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 28306 w_rx_24_fifo_pulled_data[9]
.sym 28307 w_rx_24_fifo_pulled_data[1]
.sym 28308 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28309 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28310 i_smi_a2_SB_LUT4_I1_O[1]
.sym 28311 i_smi_a1_SB_LUT4_I1_O[0]
.sym 28312 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 28313 i_smi_a1_SB_LUT4_I1_O[3]
.sym 28314 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 28315 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 28316 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 28317 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 28319 w_rx_24_fifo_pulled_data[0]
.sym 28320 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 28321 i_smi_a2_SB_LUT4_I1_O[3]
.sym 28322 w_rx_24_fifo_pulled_data[11]
.sym 28323 w_rx_24_fifo_pulled_data[3]
.sym 28324 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28325 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28327 smi_ctrl_ins.int_cnt_24[4]
.sym 28328 $PACKER_VCC_NET
.sym 28329 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28330 w_rx_24_fifo_pulled_data[10]
.sym 28331 w_rx_24_fifo_pulled_data[2]
.sym 28332 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28333 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28334 w_rx_24_fifo_pulled_data[12]
.sym 28335 w_rx_24_fifo_pulled_data[4]
.sym 28336 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28337 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28338 w_rx_24_fifo_pulled_data[15]
.sym 28339 w_rx_24_fifo_pulled_data[7]
.sym 28340 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28341 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28342 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 28343 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 28344 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 28345 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 28346 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 28347 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 28348 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 28349 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 28350 w_rx_24_fifo_pulled_data[13]
.sym 28351 w_rx_24_fifo_pulled_data[5]
.sym 28352 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28353 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28354 w_rx_24_fifo_pulled_data[0]
.sym 28355 w_rx_24_fifo_pulled_data[16]
.sym 28356 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28357 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28358 w_rx_24_fifo_pulled_data[27]
.sym 28359 w_rx_24_fifo_pulled_data[19]
.sym 28360 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28361 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28364 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28365 w_rx_24_fifo_data[4]
.sym 28366 w_rx_24_fifo_pulled_data[8]
.sym 28367 w_rx_24_fifo_pulled_data[24]
.sym 28368 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28369 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 28370 w_rx_24_fifo_pulled_data[29]
.sym 28371 w_rx_24_fifo_pulled_data[21]
.sym 28372 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28373 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28374 w_rx_24_fifo_pulled_data[28]
.sym 28375 w_rx_24_fifo_pulled_data[20]
.sym 28376 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28377 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28378 w_rx_24_fifo_pulled_data[26]
.sym 28379 w_rx_24_fifo_pulled_data[18]
.sym 28380 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28381 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28384 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28385 w_rx_24_fifo_data[2]
.sym 28388 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28389 w_rx_24_fifo_data[20]
.sym 28392 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28393 w_rx_24_fifo_data[22]
.sym 28396 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28397 w_rx_24_fifo_data[26]
.sym 28400 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28401 w_rx_24_fifo_data[27]
.sym 28404 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28405 w_rx_24_fifo_data[24]
.sym 28408 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28409 w_rx_24_fifo_data[16]
.sym 28410 w_rx_24_fifo_pulled_data[30]
.sym 28411 w_rx_24_fifo_pulled_data[22]
.sym 28412 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28413 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28416 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28417 w_rx_24_fifo_data[28]
.sym 28419 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 28420 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 28421 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 28422 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 28434 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28438 w_rx_24_fifo_pulled_data[25]
.sym 28439 w_rx_24_fifo_pulled_data[17]
.sym 28440 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28441 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28446 w_rx_24_fifo_pulled_data[31]
.sym 28447 w_rx_24_fifo_pulled_data[23]
.sym 28448 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28449 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28451 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 28456 rx_24_fifo.wr_addr[2]
.sym 28457 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 28460 rx_24_fifo.wr_addr[3]
.sym 28461 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 28464 rx_24_fifo.wr_addr[4]
.sym 28465 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 28468 rx_24_fifo.wr_addr[5]
.sym 28469 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 28472 rx_24_fifo.wr_addr[6]
.sym 28473 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 28476 rx_24_fifo.wr_addr[7]
.sym 28477 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 28478 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 28482 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 28488 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 28489 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 28490 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 28494 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 28495 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 28496 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1_SB_LUT4_O_I2[6]
.sym 28497 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1_SB_LUT4_O_I2[5]
.sym 28498 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 28502 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 28506 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 28510 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 28515 rx_24_fifo.wr_addr[0]
.sym 28520 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 28521 rx_24_fifo.wr_addr[0]
.sym 28524 rx_24_fifo.wr_addr[2]
.sym 28525 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 28528 rx_24_fifo.wr_addr[3]
.sym 28529 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 28532 rx_24_fifo.wr_addr[4]
.sym 28533 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 28536 rx_24_fifo.wr_addr[5]
.sym 28537 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 28540 rx_24_fifo.wr_addr[6]
.sym 28541 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 28544 rx_24_fifo.wr_addr[7]
.sym 28545 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 28546 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 28547 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 28548 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 28549 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 28551 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 28552 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 28553 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 28556 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 28557 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 28560 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 28561 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 28562 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 28563 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 28564 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1_SB_LUT4_O_I2[1]
.sym 28565 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 28568 rx_24_fifo.wr_addr[0]
.sym 28569 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 28572 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 28573 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 28575 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 28576 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 28577 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 28584 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28585 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 28586 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 28587 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 28588 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 28589 rx_24_fifo.rd_addr_gray_wr_r[2]
.sym 28590 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 28591 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 28592 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 28593 lvds_rx_24_inst.r_push_SB_LUT4_I0_1_I1_SB_LUT4_O_1_I3[0]
.sym 28594 w_rx_24_fifo_push
.sym 28595 rx_24_fifo.full_o_SB_LUT4_I0_O[1]
.sym 28596 rx_24_fifo.full_o_SB_LUT4_I0_O[2]
.sym 28597 rx_24_fifo.full_o_SB_LUT4_I0_O[3]
.sym 28600 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 28601 w_rx_24_fifo_push
.sym 28604 rx_24_fifo.wr_addr[0]
.sym 28605 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 28618 rx_24_fifo.rd_addr_gray_wr[5]
.sym 28622 rx_24_fifo.rd_addr_gray_wr[0]
.sym 28638 rx_24_fifo.rd_addr_gray_wr[1]
.sym 28679 i_smi_a1$SB_IO_IN
.sym 28680 i_smi_a3$SB_IO_IN
.sym 28681 i_smi_a2$SB_IO_IN
.sym 28683 i_smi_a2$SB_IO_IN
.sym 28684 i_smi_a1$SB_IO_IN
.sym 28685 i_smi_a3$SB_IO_IN
.sym 28708 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28709 lvds_rx_09_inst.o_fifo_data[6]
.sym 28712 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28713 lvds_rx_09_inst.o_fifo_data[14]
.sym 28716 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28717 lvds_rx_09_inst.o_fifo_data[10]
.sym 28720 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28721 lvds_rx_09_inst.o_fifo_data[12]
.sym 28722 w_rx_09_fifo_pulled_data[11]
.sym 28723 w_rx_09_fifo_pulled_data[27]
.sym 28724 smi_ctrl_ins.int_cnt_09[3]
.sym 28725 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 28726 w_rx_09_fifo_pulled_data[8]
.sym 28727 w_rx_09_fifo_pulled_data[24]
.sym 28728 smi_ctrl_ins.int_cnt_09[3]
.sym 28729 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 28730 w_rx_09_fifo_pulled_data[3]
.sym 28731 w_rx_09_fifo_pulled_data[19]
.sym 28732 smi_ctrl_ins.int_cnt_09[3]
.sym 28733 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 28736 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28737 lvds_rx_09_inst.o_fifo_data[8]
.sym 28738 w_rx_09_fifo_pulled_data[2]
.sym 28739 w_rx_09_fifo_pulled_data[18]
.sym 28740 smi_ctrl_ins.int_cnt_09[3]
.sym 28741 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 28742 w_rx_09_fifo_pulled_data[10]
.sym 28743 w_rx_09_fifo_pulled_data[26]
.sym 28744 smi_ctrl_ins.int_cnt_09[3]
.sym 28745 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 28746 w_rx_09_fifo_pulled_data[14]
.sym 28747 w_rx_09_fifo_pulled_data[30]
.sym 28748 smi_ctrl_ins.int_cnt_09[3]
.sym 28749 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 28750 w_rx_09_fifo_pulled_data[7]
.sym 28751 w_rx_09_fifo_pulled_data[23]
.sym 28752 smi_ctrl_ins.int_cnt_09[3]
.sym 28753 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 28754 w_rx_09_fifo_pulled_data[15]
.sym 28755 w_rx_09_fifo_pulled_data[31]
.sym 28756 smi_ctrl_ins.int_cnt_09[3]
.sym 28757 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 28758 w_rx_09_fifo_pulled_data[6]
.sym 28759 w_rx_09_fifo_pulled_data[22]
.sym 28760 smi_ctrl_ins.int_cnt_09[3]
.sym 28761 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 28762 w_rx_09_fifo_pulled_data[13]
.sym 28763 w_rx_09_fifo_pulled_data[29]
.sym 28764 smi_ctrl_ins.int_cnt_09[3]
.sym 28765 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 28766 w_rx_09_fifo_pulled_data[5]
.sym 28767 w_rx_09_fifo_pulled_data[21]
.sym 28768 smi_ctrl_ins.int_cnt_09[3]
.sym 28769 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 28772 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28773 lvds_rx_09_inst.o_fifo_data[21]
.sym 28776 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28777 lvds_rx_09_inst.o_fifo_data[23]
.sym 28780 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28781 lvds_rx_09_inst.o_fifo_data[28]
.sym 28784 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28785 lvds_rx_09_inst.o_fifo_data[29]
.sym 28788 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28789 lvds_rx_09_inst.o_fifo_data[18]
.sym 28792 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28793 lvds_rx_09_inst.o_fifo_data[27]
.sym 28796 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28797 lvds_rx_09_inst.o_fifo_data[25]
.sym 28800 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28801 lvds_rx_09_inst.o_fifo_data[16]
.sym 28803 smi_ctrl_ins.int_cnt_09[3]
.sym 28807 smi_ctrl_ins.int_cnt_09[4]
.sym 28808 $PACKER_VCC_NET
.sym 28811 smi_ctrl_ins.int_cnt_09[5]
.sym 28812 $PACKER_VCC_NET
.sym 28813 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 28814 rx_09_fifo.rd_addr_gray_wr[0]
.sym 28822 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 28826 rx_09_fifo.rd_addr_gray_wr[7]
.sym 28835 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 28840 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 28845 $nextpnr_ICESTORM_LC_20$I3
.sym 28849 smi_ctrl_ins.int_cnt_09[5]
.sym 28850 i_smi_a2_SB_LUT4_I1_O[1]
.sym 28861 smi_ctrl_ins.int_cnt_09[4]
.sym 28863 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 28864 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 28865 rx_09_fifo.wr_addr[0]
.sym 28867 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 28872 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 28876 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 28879 $PACKER_VCC_NET
.sym 28881 $nextpnr_ICESTORM_LC_2$I3
.sym 28883 i_smi_soe_se$rename$0
.sym 28884 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_O[2]
.sym 28885 $nextpnr_ICESTORM_LC_2$COUT
.sym 28888 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 28889 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 28890 i_smi_a2_SB_LUT4_I1_O[0]
.sym 28891 i_smi_a2_SB_LUT4_I1_O[1]
.sym 28892 i_smi_a1_SB_LUT4_I1_O[2]
.sym 28893 i_smi_a2_SB_LUT4_I1_O[3]
.sym 28894 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 28901 rx_24_fifo.rd_addr[0]
.sym 28902 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 28913 smi_ctrl_ins.int_cnt_09[3]
.sym 28914 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 28918 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 28922 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 28928 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[1]
.sym 28929 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 28930 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 28931 rx_24_fifo.rd_addr[3]
.sym 28932 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 28933 rx_24_fifo.rd_addr[4]
.sym 28934 rx_24_fifo.wr_addr_gray_rd[3]
.sym 28938 rx_24_fifo.wr_addr_gray_rd[6]
.sym 28942 rx_24_fifo.wr_addr[7]
.sym 28946 rx_24_fifo.wr_addr_gray[6]
.sym 28950 rx_24_fifo.wr_addr_gray_rd[7]
.sym 28954 rx_24_fifo.wr_addr_gray[3]
.sym 28960 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[0]
.sym 28961 rx_24_fifo.rd_addr[2]
.sym 28963 rx_24_fifo.rd_addr[0]
.sym 28968 rx_24_fifo.rd_addr[1]
.sym 28969 rx_24_fifo.rd_addr[0]
.sym 28972 rx_24_fifo.rd_addr[2]
.sym 28973 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 28976 rx_24_fifo.rd_addr[3]
.sym 28977 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 28980 rx_24_fifo.rd_addr[4]
.sym 28981 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 28984 rx_24_fifo.rd_addr[5]
.sym 28985 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 28988 rx_24_fifo.rd_addr[6]
.sym 28989 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 28992 rx_24_fifo.rd_addr[7]
.sym 28993 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 28996 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 28997 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 29000 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 29001 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 29004 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 29005 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 29018 w_rx_24_fifo_full
.sym 29022 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[0]
.sym 29023 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[1]
.sym 29024 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 29025 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[3]
.sym 29030 rx_24_fifo.rd_addr_gray[3]
.sym 29034 rx_24_fifo.rd_addr_gray_wr[6]
.sym 29054 rx_24_fifo.rd_addr_gray_wr[3]
.sym 29062 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 29074 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 29078 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[1]
.sym 29082 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 29088 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 29089 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 29090 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 29094 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 29098 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 29102 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 29109 rx_24_fifo.wr_addr[0]
.sym 29112 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 29113 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 29116 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 29117 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 29118 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 29142 rx_24_fifo.rd_addr_gray[5]
.sym 29224 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 29225 lvds_rx_09_inst.o_fifo_data[13]
.sym 29228 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 29229 lvds_rx_09_inst.o_fifo_data[7]
.sym 29232 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 29233 io_pmod[6]$SB_IO_IN
.sym 29236 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 29237 io_pmod[7]$SB_IO_IN
.sym 29244 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 29245 lvds_rx_09_inst.o_fifo_data[9]
.sym 29248 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 29249 lvds_rx_09_inst.o_fifo_data[11]
.sym 29252 i_smi_a3$SB_IO_IN
.sym 29253 w_smi_data_output[2]
.sym 29256 i_smi_a3$SB_IO_IN
.sym 29257 w_smi_data_output[1]
.sym 29259 smi_ctrl_ins.int_cnt_09[4]
.sym 29260 $PACKER_VCC_NET
.sym 29261 smi_ctrl_ins.int_cnt_09[3]
.sym 29265 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 29272 i_smi_a3$SB_IO_IN
.sym 29273 w_smi_data_output[7]
.sym 29284 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 29285 lvds_rx_09_inst.o_fifo_data[22]
.sym 29288 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 29289 lvds_rx_09_inst.o_fifo_data[20]
.sym 29292 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 29293 lvds_rx_09_inst.o_fifo_data[17]
.sym 29296 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 29297 lvds_rx_09_inst.o_fifo_data[26]
.sym 29300 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 29301 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 29304 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 29305 lvds_rx_09_inst.o_fifo_data[24]
.sym 29308 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 29309 lvds_rx_09_inst.o_fifo_data[19]
.sym 29312 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 29313 lvds_rx_09_inst.o_fifo_data[15]
.sym 29317 rx_09_fifo.wr_addr[0]
.sym 29318 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 29322 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 29326 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 29330 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 29334 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 29338 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 29342 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 29347 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 29352 rx_09_fifo.wr_addr[2]
.sym 29353 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 29356 rx_09_fifo.wr_addr[3]
.sym 29357 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 29360 rx_09_fifo.wr_addr[4]
.sym 29361 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 29364 rx_09_fifo.wr_addr[5]
.sym 29365 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 29368 rx_09_fifo.wr_addr[6]
.sym 29369 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 29372 rx_09_fifo.wr_addr[7]
.sym 29373 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 29376 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 29377 w_rx_09_fifo_data[0]
.sym 29378 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[5]
.sym 29379 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I0_I1[5]
.sym 29380 i_smi_soe_se$rename$0
.sym 29381 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_O[2]
.sym 29382 smi_ctrl_ins.int_cnt_09[4]
.sym 29383 smi_ctrl_ins.int_cnt_09[5]
.sym 29384 smi_ctrl_ins.int_cnt_09[3]
.sym 29385 io_pmod[2]$SB_IO_IN
.sym 29388 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 29389 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 29390 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 29391 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 29392 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 29393 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 29396 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 29397 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[4]
.sym 29398 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 29399 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 29400 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 29401 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 29402 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 29403 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 29404 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 29405 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 29407 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 29408 w_rx_09_fifo_full
.sym 29409 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 29411 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29412 spi_if_ins.state_if[0]
.sym 29413 spi_if_ins.state_if[1]
.sym 29421 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 29426 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29427 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 29428 spi_if_ins.state_if[0]
.sym 29429 spi_if_ins.state_if[1]
.sym 29431 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29432 spi_if_ins.state_if[1]
.sym 29433 spi_if_ins.state_if[0]
.sym 29438 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 29439 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 29440 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 29441 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 29444 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 29445 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29446 rx_24_fifo.rd_addr[7]
.sym 29447 rx_24_fifo.wr_addr_gray_rd_r[7]
.sym 29448 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 29449 rx_24_fifo.rd_addr[6]
.sym 29453 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 29455 rx_24_fifo.wr_addr_gray_rd_r[7]
.sym 29456 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 29457 w_rx_24_fifo_pull
.sym 29460 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 29461 w_rx_24_fifo_pull
.sym 29466 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 29467 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 29468 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 29469 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 29470 rx_24_fifo.wr_addr_gray_rd_r[7]
.sym 29471 rx_24_fifo.rd_addr[7]
.sym 29472 w_rx_24_fifo_pull
.sym 29473 w_rx_24_fifo_empty
.sym 29474 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 29475 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29476 spi_if_ins.state_if[0]
.sym 29477 spi_if_ins.state_if[1]
.sym 29480 rx_24_fifo.rd_addr[0]
.sym 29481 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 29482 rx_24_fifo.rd_addr[7]
.sym 29490 rx_24_fifo.rd_addr_gray_wr[7]
.sym 29497 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 29502 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 29503 rx_24_fifo.rd_addr[1]
.sym 29504 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 29505 rx_24_fifo.rd_addr[2]
.sym 29506 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 29510 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[0]
.sym 29511 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 29512 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 29513 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 29516 rx_24_fifo.rd_addr[0]
.sym 29517 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29518 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 29519 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 29520 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 29521 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 29528 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29529 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[1]
.sym 29532 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 29533 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 29540 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 29541 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 29542 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 29543 rx_24_fifo.rd_addr[4]
.sym 29544 rx_24_fifo.rd_addr[5]
.sym 29545 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.sym 29548 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 29549 rx_24_fifo.rd_addr[6]
.sym 29554 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O[0]
.sym 29555 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O[1]
.sym 29556 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O[2]
.sym 29557 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O[3]
.sym 29562 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 29563 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 29564 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 29565 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 29574 rx_24_fifo.wr_addr_gray_rd[4]
.sym 29578 rx_24_fifo.wr_addr_gray[1]
.sym 29582 rx_24_fifo.wr_addr_gray_rd[1]
.sym 29586 rx_24_fifo.wr_addr_gray[0]
.sym 29590 rx_24_fifo.wr_addr_gray_rd[0]
.sym 29594 rx_24_fifo.wr_addr_gray_rd[2]
.sym 29598 rx_24_fifo.wr_addr_gray_rd[5]
.sym 29602 rx_24_fifo.wr_addr_gray[5]
.sym 29622 rx_24_fifo.wr_addr_gray[4]
.sym 29630 rx_24_fifo.wr_addr_gray[2]
.sym 29730 rx_09_fifo.rd_addr_gray_wr[5]
.sym 29734 rx_09_fifo.rd_addr_gray_wr[4]
.sym 29738 rx_09_fifo.rd_addr_gray_wr[3]
.sym 29744 i_smi_a3$SB_IO_IN
.sym 29745 w_smi_data_output[3]
.sym 29748 i_smi_a3$SB_IO_IN
.sym 29749 w_smi_data_output[4]
.sym 29754 rx_09_fifo.rd_addr_gray[6]
.sym 29758 rx_09_fifo.rd_addr_gray_wr[6]
.sym 29766 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 29770 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 29784 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 29785 w_rx_09_fifo_pull
.sym 29786 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 29790 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 29796 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 29797 w_rx_09_fifo_push
.sym 29798 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 29799 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 29800 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 29801 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 29802 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 29803 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 29804 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 29805 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 29806 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 29812 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 29813 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 29814 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[1]
.sym 29820 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 29821 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 29824 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 29825 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 29827 rx_09_fifo.wr_addr[0]
.sym 29832 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 29836 rx_09_fifo.wr_addr[2]
.sym 29837 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 29840 rx_09_fifo.wr_addr[3]
.sym 29841 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 29844 rx_09_fifo.wr_addr[4]
.sym 29845 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 29848 rx_09_fifo.wr_addr[5]
.sym 29849 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 29852 rx_09_fifo.wr_addr[6]
.sym 29853 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 29856 rx_09_fifo.wr_addr[7]
.sym 29857 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 29860 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 29861 rx_09_fifo.wr_addr[0]
.sym 29863 rx_09_fifo.wr_addr[0]
.sym 29864 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 29865 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 29866 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[0]
.sym 29867 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[1]
.sym 29868 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[2]
.sym 29869 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[3]
.sym 29870 w_rx_09_fifo_push
.sym 29871 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 29872 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[0]
.sym 29873 w_rx_09_fifo_full
.sym 29876 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 29877 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[5]
.sym 29879 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 29880 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 29881 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 29882 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0[0]
.sym 29883 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0[1]
.sym 29884 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0[2]
.sym 29885 w_rx_09_fifo_push
.sym 29887 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 29888 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[4]
.sym 29889 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[5]
.sym 29894 r_tx_data[0]
.sym 29900 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 29901 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 29903 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 29904 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 29905 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 29911 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 29912 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 29913 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 29922 w_rx_09_fifo_full
.sym 29930 w_rx_24_fifo_empty
.sym 29950 io_pmod[2]$SB_IO_IN
.sym 29960 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 29961 w_rx_24_fifo_data[18]
.sym 29962 w_tx_data_smi[0]
.sym 29963 spi_if_ins.o_cs_SB_LUT4_I2_1_O[1]
.sym 29964 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 29965 w_tx_data_io[0]
.sym 29967 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 29968 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 29969 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 29971 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 29972 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 29973 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 29975 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 29976 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 29977 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 29980 spi_if_ins.state_if[0]
.sym 29981 spi_if_ins.state_if[1]
.sym 29984 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 29985 w_rx_24_fifo_data[29]
.sym 29986 w_tx_data_sys[0]
.sym 29987 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 29988 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 29989 spi_if_ins.o_cs_SB_LUT4_I2_2_O[3]
.sym 29992 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 29993 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 29997 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 29999 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30000 spi_if_ins.state_if[0]
.sym 30001 spi_if_ins.state_if[1]
.sym 30002 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30003 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 30004 spi_if_ins.state_if[0]
.sym 30005 spi_if_ins.state_if[1]
.sym 30015 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30016 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30017 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 30033 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 30042 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 30058 rx_24_fifo.rd_addr_gray[6]
.sym 30086 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 30090 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 30098 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 30110 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 30126 rx_24_fifo.rd_addr_gray[4]
.sym 30130 rx_24_fifo.rd_addr_gray_wr[4]
.sym 30134 rx_24_fifo.rd_addr_gray[0]
.sym 30142 rx_24_fifo.rd_addr_gray[1]
.sym 30232 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 30233 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 30242 rx_09_fifo.wr_addr_gray_rd[4]
.sym 30246 rx_09_fifo.wr_addr_gray_rd[6]
.sym 30250 rx_09_fifo.wr_addr[7]
.sym 30254 rx_09_fifo.wr_addr_gray_rd[7]
.sym 30262 rx_09_fifo.wr_addr_gray_rd[2]
.sym 30270 rx_09_fifo.wr_addr_gray[6]
.sym 30274 rx_09_fifo.wr_addr_gray[5]
.sym 30278 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 30279 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 30280 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 30281 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 30282 rx_09_fifo.wr_addr_gray_rd[5]
.sym 30286 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[0]
.sym 30287 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[1]
.sym 30288 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 30289 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[3]
.sym 30290 rx_09_fifo.wr_addr_gray_rd[0]
.sym 30294 rx_09_fifo.wr_addr_gray_rd[1]
.sym 30298 rx_09_fifo.wr_addr_gray[2]
.sym 30302 rx_09_fifo.wr_addr_gray[4]
.sym 30308 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 30309 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 30312 rx_09_fifo.rd_addr[3]
.sym 30313 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 30315 rx_09_fifo.wr_addr_gray_rd_r[2]
.sym 30316 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 30317 rx_09_fifo.rd_addr[3]
.sym 30318 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 30324 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 30325 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 30327 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 30328 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 30329 w_rx_09_fifo_pull
.sym 30330 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I2_O[0]
.sym 30331 rx_09_fifo.wr_addr_gray_rd_r[3]
.sym 30332 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I2_O[2]
.sym 30333 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I2_O[3]
.sym 30334 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 30338 rx_09_fifo.wr_addr_gray[0]
.sym 30342 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 30343 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 30344 w_rx_09_fifo_pull
.sym 30345 io_pmod[2]$SB_IO_IN
.sym 30346 rx_09_fifo.wr_addr_gray[1]
.sym 30350 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 30351 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 30352 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 30353 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 30354 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 30355 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 30356 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 30357 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 30358 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 30359 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 30360 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 30361 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 30362 rx_09_fifo.wr_addr_gray[3]
.sym 30368 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 30369 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 30372 rx_09_fifo.wr_addr[0]
.sym 30373 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 30374 r_tx_data[7]
.sym 30378 r_tx_data[3]
.sym 30382 r_tx_data[1]
.sym 30390 r_tx_data[2]
.sym 30398 r_tx_data[5]
.sym 30423 smi_ctrl_ins.int_cnt_09[3]
.sym 30424 i_smi_soe_se$rename$0
.sym 30425 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_O[2]
.sym 30427 i_smi_soe_se$rename$0
.sym 30428 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_O[2]
.sym 30429 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 30431 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 30432 i_smi_soe_se$rename$0
.sym 30433 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_O[2]
.sym 30450 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 30472 spi_if_ins.w_rx_data[5]
.sym 30473 spi_if_ins.w_rx_data[6]
.sym 30475 w_tx_data_smi[2]
.sym 30476 spi_if_ins.o_cs_SB_LUT4_I2_1_O[1]
.sym 30477 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 30484 spi_if_ins.w_rx_data[5]
.sym 30485 spi_if_ins.w_rx_data[6]
.sym 30488 spi_if_ins.w_rx_data[6]
.sym 30489 spi_if_ins.w_rx_data[5]
.sym 30498 w_cs[1]
.sym 30499 w_cs[2]
.sym 30500 w_cs[3]
.sym 30501 w_cs[0]
.sym 30502 w_cs[0]
.sym 30503 w_cs[1]
.sym 30504 w_cs[3]
.sym 30505 w_cs[2]
.sym 30506 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 30510 w_cs[0]
.sym 30511 w_cs[1]
.sym 30512 w_cs[2]
.sym 30513 w_cs[3]
.sym 30514 w_cs[0]
.sym 30515 w_cs[2]
.sym 30516 w_cs[3]
.sym 30517 w_cs[1]
.sym 30518 w_cs[0]
.sym 30519 w_cs[1]
.sym 30520 w_cs[2]
.sym 30521 w_cs[3]
.sym 30524 spi_if_ins.w_rx_data[5]
.sym 30525 spi_if_ins.w_rx_data[6]
.sym 30530 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 30536 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 30537 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[1]
.sym 30538 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 30539 w_ioc[1]
.sym 30540 w_cs[2]
.sym 30541 w_fetch
.sym 30543 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 30544 w_cs[0]
.sym 30545 w_fetch
.sym 30554 spi_if_ins.w_rx_data[4]
.sym 30558 spi_if_ins.w_rx_data[3]
.sym 30562 w_ioc[1]
.sym 30563 w_ioc[4]
.sym 30564 w_ioc[3]
.sym 30565 w_ioc[2]
.sym 30566 spi_if_ins.w_rx_data[1]
.sym 30570 spi_if_ins.w_rx_data[2]
.sym 30576 io_ctrl_ins.i_cs_SB_LUT4_I3_O[0]
.sym 30577 w_fetch
.sym 30578 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[1]
.sym 30579 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 30580 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 30581 w_cs[1]
.sym 30583 w_ioc[2]
.sym 30584 w_ioc[4]
.sym 30585 w_ioc[3]
.sym 30590 spi_if_ins.w_rx_data[0]
.sym 30598 w_ioc[2]
.sym 30599 w_ioc[1]
.sym 30600 w_ioc[0]
.sym 30601 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 30606 w_fetch
.sym 30607 w_load
.sym 30608 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 30609 w_cs[0]
.sym 30610 $PACKER_VCC_NET
.sym 30617 w_cs[0]
.sym 30619 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 30620 w_ioc[0]
.sym 30621 w_ioc[1]
.sym 30623 w_fetch
.sym 30624 w_load
.sym 30625 w_cs[1]
.sym 30635 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 30636 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[0]
.sym 30637 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 30638 w_rx_data[1]
.sym 30642 w_rx_data[3]
.sym 30670 w_rx_data[2]
.sym 30682 w_rx_data[1]
.sym 30695 io_ctrl_ins.rf_pin_state[1]
.sym 30696 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30697 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30701 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 30706 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30707 io_ctrl_ins.rf_mode[2]
.sym 30708 io_ctrl_ins.rf_pin_state[2]
.sym 30709 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30721 sys_ctrl_ins.reset_cmd
.sym 30726 $PACKER_GND_NET
.sym 30759 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 30760 rx_09_fifo.rd_addr[3]
.sym 30761 rx_09_fifo.wr_addr_gray_rd_r[2]
.sym 30762 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 30763 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 30764 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 30765 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 30766 rx_09_fifo.rd_addr_gray[1]
.sym 30774 rx_09_fifo.rd_addr_gray_wr[1]
.sym 30778 rx_09_fifo.rd_addr_gray_wr[2]
.sym 30786 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 30787 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 30788 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 30789 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 30792 rx_09_fifo.wr_addr_gray_rd_r[5]
.sym 30793 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 30796 rx_09_fifo.wr_addr_gray_rd_r[5]
.sym 30797 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 30799 rx_09_fifo.rd_addr[0]
.sym 30800 rx_09_fifo.wr_addr_gray_rd_r[0]
.sym 30801 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 30803 rx_09_fifo.wr_addr_gray_rd_r[2]
.sym 30804 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 30805 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 30806 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 30812 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 30813 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 30814 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 30819 rx_09_fifo.rd_addr[0]
.sym 30824 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 30825 rx_09_fifo.rd_addr[0]
.sym 30828 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 30829 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 30832 rx_09_fifo.rd_addr[3]
.sym 30833 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 30836 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 30837 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 30840 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 30841 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 30844 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 30845 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 30848 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 30849 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 30851 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30855 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 30856 $PACKER_VCC_NET
.sym 30859 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30860 $PACKER_VCC_NET
.sym 30861 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 30862 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 30863 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 30864 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 30865 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 30869 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30871 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 30872 $PACKER_VCC_NET
.sym 30873 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30875 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 30876 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 30877 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 30878 spi_if_ins.spi.r_tx_byte[3]
.sym 30879 spi_if_ins.spi.r_tx_byte[7]
.sym 30880 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30881 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30882 spi_if_ins.r_tx_byte[2]
.sym 30886 spi_if_ins.r_tx_byte[1]
.sym 30890 spi_if_ins.r_tx_byte[7]
.sym 30894 spi_if_ins.r_tx_byte[5]
.sym 30898 spi_if_ins.spi.r_tx_byte[1]
.sym 30899 spi_if_ins.spi.r_tx_byte[5]
.sym 30900 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30901 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30902 spi_if_ins.r_tx_byte[0]
.sym 30906 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 30907 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 30908 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30909 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 30910 spi_if_ins.spi.r_tx_byte[2]
.sym 30911 spi_if_ins.spi.r_tx_byte[6]
.sym 30912 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30913 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30915 sys_ctrl_ins.reset_count[0]
.sym 30920 sys_ctrl_ins.reset_count[1]
.sym 30922 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 30924 sys_ctrl_ins.reset_count[2]
.sym 30925 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 30926 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 30928 sys_ctrl_ins.reset_count[3]
.sym 30929 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 30930 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 30932 sys_ctrl_ins.reset_count[1]
.sym 30933 sys_ctrl_ins.reset_count[0]
.sym 30934 sys_ctrl_ins.reset_count[3]
.sym 30935 sys_ctrl_ins.reset_count[1]
.sym 30936 sys_ctrl_ins.reset_count[2]
.sym 30937 sys_ctrl_ins.reset_count[0]
.sym 30941 sys_ctrl_ins.reset_count[0]
.sym 30944 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 30945 sys_ctrl_ins.reset_cmd
.sym 30946 spi_if_ins.r_tx_byte[3]
.sym 30954 spi_if_ins.r_tx_byte[6]
.sym 30966 spi_if_ins.r_tx_byte[4]
.sym 30982 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 30992 i_ss$SB_IO_IN
.sym 30993 spi_if_ins.r_tx_data_valid
.sym 31000 w_rx_24_fifo_empty
.sym 31001 io_pmod[2]$SB_IO_IN
.sym 31011 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 31012 w_tx_data_io[7]
.sym 31013 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 31014 w_tx_data_smi[1]
.sym 31015 spi_if_ins.o_cs_SB_LUT4_I2_1_O[1]
.sym 31016 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 31017 w_tx_data_io[1]
.sym 31020 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 31021 w_tx_data_io[4]
.sym 31023 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 31024 w_tx_data_io[2]
.sym 31025 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[2]
.sym 31027 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 31028 w_tx_data_io[5]
.sym 31029 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 31033 spi_if_ins.w_rx_data[5]
.sym 31036 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 31037 w_tx_data_io[6]
.sym 31038 w_tx_data_smi[3]
.sym 31039 spi_if_ins.o_cs_SB_LUT4_I2_1_O[1]
.sym 31040 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 31041 w_tx_data_io[3]
.sym 31042 r_tx_data[4]
.sym 31050 r_tx_data[6]
.sym 31074 w_rx_data[2]
.sym 31078 w_rx_data[1]
.sym 31084 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 31085 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 31086 w_rx_data[6]
.sym 31090 w_rx_data[0]
.sym 31094 w_rx_data[3]
.sym 31098 w_rx_data[4]
.sym 31102 w_rx_data[7]
.sym 31106 w_rx_data[6]
.sym 31111 w_ioc[0]
.sym 31112 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 31113 w_ioc[1]
.sym 31116 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 31117 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[0]
.sym 31118 w_rx_data[4]
.sym 31122 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 31123 io_ctrl_ins.pmod_dir_state[6]
.sym 31124 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 31125 io_ctrl_ins.o_pmod[6]
.sym 31127 w_ioc[1]
.sym 31128 w_ioc[0]
.sym 31129 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 31132 w_ioc[0]
.sym 31133 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[1]
.sym 31135 w_ioc[1]
.sym 31136 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 31137 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[1]
.sym 31138 w_rx_data[4]
.sym 31142 w_rx_data[2]
.sym 31148 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 31149 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 31150 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 31151 io_ctrl_ins.pmod_dir_state[1]
.sym 31152 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 31153 io_ctrl_ins.o_pmod[1]
.sym 31154 w_rx_data[0]
.sym 31158 io_ctrl_ins.debug_mode[0]
.sym 31159 io_ctrl_ins.rf_mode[2]
.sym 31160 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31161 io_ctrl_ins.debug_mode[1]
.sym 31164 io_ctrl_ins.debug_mode[0]
.sym 31165 io_ctrl_ins.debug_mode[1]
.sym 31168 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 31169 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 31170 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 31171 o_shdn_rx_lna$SB_IO_OUT
.sym 31172 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 31173 io_ctrl_ins.debug_mode[1]
.sym 31178 w_rx_data[2]
.sym 31185 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 31187 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[0]
.sym 31188 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 31189 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 31190 io_ctrl_ins.o_pmod[2]
.sym 31191 o_shdn_tx_lna$SB_IO_OUT
.sym 31192 w_ioc[0]
.sym 31193 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[1]
.sym 31194 w_rx_data[1]
.sym 31198 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 31199 io_ctrl_ins.rf_mode[0]
.sym 31200 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 31201 o_ldo_2v8_en
.sym 31202 w_rx_data[1]
.sym 31226 w_rx_data[2]
.sym 31230 w_rx_data[0]
.sym 31273 io_smi_data[4]$SB_IO_OUT
.sym 31285 i_smi_a3$SB_IO_IN
.sym 31286 rx_09_fifo.rd_addr_gray[5]
.sym 31292 i_smi_a3$SB_IO_IN
.sym 31293 w_smi_data_output[5]
.sym 31294 rx_09_fifo.rd_addr_gray[0]
.sym 31298 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 31299 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 31300 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 31301 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 31303 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 31304 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 31305 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 31306 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 31307 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 31308 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 31309 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[3]
.sym 31311 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 31312 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 31313 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 31314 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 31315 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 31316 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 31317 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 31320 rx_09_fifo.rd_addr[0]
.sym 31321 rx_09_fifo.wr_addr_gray_rd_r[0]
.sym 31326 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 31327 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 31328 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 31329 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 31332 rx_09_fifo.rd_addr[0]
.sym 31333 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 31334 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[3]
.sym 31340 rx_09_fifo.wr_addr_gray_rd_r[3]
.sym 31341 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 31345 rx_09_fifo.rd_addr[0]
.sym 31348 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[3]
.sym 31349 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 31350 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 31354 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 31358 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 31362 rx_09_fifo.wr_addr_gray_rd[3]
.sym 31366 spi_if_ins.spi.SCKr[2]
.sym 31367 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31368 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31369 spi_if_ins.spi.SCKr[1]
.sym 31370 spi_if_ins.spi.SCKr[0]
.sym 31374 i_sck$SB_IO_IN
.sym 31379 spi_if_ins.spi.SCKr[2]
.sym 31380 spi_if_ins.spi.SCKr[1]
.sym 31381 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 31389 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 31390 spi_if_ins.spi.SCKr[1]
.sym 31399 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 31400 i_smi_soe_se$rename$0
.sym 31401 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_O[2]
.sym 31427 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31432 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31436 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31437 spi_if_ins.spi.r_rx_bit_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 31441 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31448 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31449 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31462 spi_if_ins.spi.r_rx_byte[6]
.sym 31469 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 31471 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31472 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31473 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31487 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31488 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31489 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31490 i_mosi$SB_IO_IN
.sym 31494 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 31498 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 31502 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 31506 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 31510 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 31514 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 31520 i_ss$SB_IO_IN
.sym 31521 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 31522 i_mosi$SB_IO_IN
.sym 31526 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 31530 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 31538 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 31542 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 31546 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 31550 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 31554 spi_if_ins.spi.r_rx_byte[3]
.sym 31558 spi_if_ins.spi.r_rx_byte[0]
.sym 31562 spi_if_ins.spi.r_rx_byte[4]
.sym 31566 spi_if_ins.spi.r_rx_byte[5]
.sym 31574 spi_if_ins.spi.r_rx_byte[1]
.sym 31578 spi_if_ins.spi.r_rx_byte[2]
.sym 31582 spi_if_ins.spi.r_rx_byte[7]
.sym 31586 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 31590 spi_if_ins.w_rx_data[3]
.sym 31594 spi_if_ins.w_rx_data[1]
.sym 31598 spi_if_ins.w_rx_data[6]
.sym 31602 spi_if_ins.w_rx_data[4]
.sym 31606 spi_if_ins.w_rx_data[2]
.sym 31610 spi_if_ins.w_rx_data[0]
.sym 31614 spi_if_ins.w_rx_data[5]
.sym 31620 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 31621 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 31622 w_rx_data[6]
.sym 31626 w_rx_data[5]
.sym 31630 io_ctrl_ins.o_pmod[4]
.sym 31631 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 31632 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 31633 i_config[1]$SB_IO_IN
.sym 31634 w_rx_data[0]
.sym 31638 w_rx_data[4]
.sym 31642 w_rx_data[7]
.sym 31646 w_rx_data[3]
.sym 31650 w_rx_data[5]
.sym 31654 w_rx_data[3]
.sym 31658 io_ctrl_ins.o_pmod[0]
.sym 31659 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 31660 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 31661 o_led0$SB_IO_OUT
.sym 31662 w_rx_data[7]
.sym 31666 io_ctrl_ins.o_pmod[7]
.sym 31667 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 31668 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 31669 i_button$SB_IO_IN
.sym 31670 w_rx_data[0]
.sym 31676 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[1]
.sym 31677 w_ioc[0]
.sym 31678 io_ctrl_ins.o_pmod[5]
.sym 31679 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 31680 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 31681 i_config[2]$SB_IO_IN
.sym 31682 io_ctrl_ins.o_pmod[3]
.sym 31683 o_tr_vc2$SB_IO_OUT
.sym 31684 w_ioc[0]
.sym 31685 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[1]
.sym 31686 o_led1$SB_IO_OUT
.sym 31687 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 31688 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[2]
.sym 31689 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[3]
.sym 31694 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 31695 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31696 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 31697 i_config[0]$SB_IO_IN
.sym 31702 o_rx_h_tx_l_b$SB_IO_OUT
.sym 31703 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 31704 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 31705 i_config[3]$SB_IO_IN
.sym 31706 io_ctrl_ins.pmod_dir_state[3]
.sym 31707 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 31708 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 31709 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 31710 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[0]
.sym 31711 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 31712 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[2]
.sym 31713 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[3]
.sym 31734 io_ctrl_ins.rf_pin_state[3]
.sym 31735 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31736 io_ctrl_ins.rf_mode[2]
.sym 31737 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31778 rx_09_fifo.rd_addr_gray[2]
.sym 31782 rx_09_fifo.rd_addr_gray[3]
.sym 31790 rx_09_fifo.rd_addr_gray[4]
.sym 31816 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 31817 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 31824 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 31825 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[3]
.sym 31840 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 31841 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 31879 spi_if_ins.r_tx_byte[7]
.sym 31880 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 31881 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 31953 i_ss$SB_IO_IN
.sym 31960 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 31961 io_pmod[5]$SB_IO_IN
.sym 31968 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 31969 w_rx_09_fifo_data[1]
.sym 31986 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 32004 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 32005 io_pmod[4]$SB_IO_IN
.sym 32098 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 32099 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 32100 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 32101 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 32106 io_ctrl_ins.pmod_dir_state[4]
.sym 32107 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 32108 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 32109 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 32138 o_tr_vc1$SB_IO_OUT
.sym 32139 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 32140 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 32141 io_ctrl_ins.pmod_dir_state[5]
.sym 32144 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[0]
.sym 32145 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[1]
.sym 32148 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[0]
.sym 32149 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[1]
.sym 32150 o_rx_h_tx_l$SB_IO_OUT
.sym 32151 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 32152 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 32153 io_ctrl_ins.pmod_dir_state[7]
.sym 32160 i_button_SB_LUT4_I3_O[0]
.sym 32161 i_button_SB_LUT4_I3_O[1]
.sym 32162 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 32163 o_tr_vc1_b$SB_IO_OUT
.sym 32164 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 32165 io_ctrl_ins.rf_mode[2]
.sym 32166 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 32167 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 32168 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 32169 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 32170 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 32171 io_ctrl_ins.mixer_en_state
.sym 32172 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 32173 io_ctrl_ins.debug_mode[0]
.sym 32174 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 32175 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 32176 io_ctrl_ins.rf_mode[0]
.sym 32177 io_ctrl_ins.rf_mode[2]
.sym 32178 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 32179 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 32180 io_ctrl_ins.rf_pin_state[4]
.sym 32181 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 32183 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 32184 io_ctrl_ins.rf_pin_state[6]
.sym 32185 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 32187 io_ctrl_ins.rf_pin_state[7]
.sym 32188 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 32189 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 32190 io_ctrl_ins.rf_pin_state[0]
.sym 32191 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 32192 io_ctrl_ins.rf_mode[2]
.sym 32193 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 32208 io_ctrl_ins.rf_mode[0]
.sym 32209 io_ctrl_ins.rf_mode[2]
.sym 32492 spi_if_ins.spi.r3_rx_done
.sym 32493 spi_if_ins.spi.r2_rx_done
.sym 32494 spi_if_ins.spi.r2_rx_done
.sym 32498 spi_if_ins.spi.r_rx_done
.sym 32549 r_counter[0]
.sym 32638 w_rx_data[5]
