// Seed: 378806262
module module_0 (
    output wire id_0,
    input tri0 id_1,
    input supply0 id_2,
    input uwire id_3,
    output wand id_4,
    output supply0 id_5,
    input tri1 id_6,
    input tri id_7,
    input tri id_8,
    output wand id_9,
    input tri0 id_10,
    output uwire id_11,
    output tri0 id_12,
    output wor id_13,
    input tri0 id_14,
    output uwire id_15,
    input tri1 id_16,
    input supply0 id_17,
    input wor id_18
);
  wire id_20;
  wire id_21;
  assign id_5 = 1;
  wire id_22;
  integer id_23 = 1'b0, id_24;
endmodule
module module_1 (
    input wor id_0,
    output tri1 id_1,
    output tri0 id_2,
    output wire id_3,
    output tri0 id_4,
    output tri id_5,
    input wand id_6,
    input wand id_7,
    output wor id_8,
    input supply1 id_9,
    input wand id_10,
    output tri1 id_11,
    output tri id_12,
    output uwire id_13,
    output wand id_14,
    output uwire id_15,
    output wand id_16
);
  wire id_18 = id_18;
  module_0 modCall_1 (
      id_4,
      id_9,
      id_6,
      id_9,
      id_2,
      id_13,
      id_6,
      id_10,
      id_6,
      id_5,
      id_10,
      id_15,
      id_15,
      id_12,
      id_10,
      id_11,
      id_9,
      id_10,
      id_6
  );
  assign modCall_1.id_3 = 0;
endmodule
