
#Circuit Summary:
#---------------
#number of inputs = 60
#number of outputs = 26
#number of gates = 545
#number of wires = 605
#atpg: cputime for reading in circuit sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for levelling circuit sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for rearranging gate inputs sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for creating dummy nodes sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for generating fault list sample_circuits/c880.ckt: 0.0s 0.0s
T'111101111000111010110000001011000111100011011010110000110100 0'
T'011100010100101100011100100000101101111011001111101111110101 1'
T'100111011110111110011000100111001001001000101110000011010100 0'
T'100100111110011000110111111001000011011010100010000010010000 1'
T'100101010100111111010110000010011100001100000001000110101100 1'
T'111101011110101100101101001110110100101001010000011111110110 1'
T'101110011101111101000101001011000100100001010001001010011010 1'
T'001110010111110110110010101101111001001111110110001000111110 0'
T'110101101000011111011011110101111011110001101010111010001000 1'
T'111111010110101111111001100000011000000100100000010011110101 1'
T'011111111000111110001101000000110000000010100000000111001001 1'
T'110010110011110011111101110000101010111110111100000000111011 0'
T'111101110011110010011101001101101111111101001010100011111000 1'
T'101111100101101011101111010000010101000100111010001001110011 1'
T'011111111100100111101110000000110010000110011100101110101011 1'
T'011111011000011011001001001111100010000010011100000110111011 1'
T'110010000000101110110001010010101000011010101111100000101001 1'
T'000111111000111101000000001000101000101010000011000010101000 0'
T'001111110101111111010010100100100010001101001100000111100101 1'
T'001110110110101111111011110011001001101101111101101100001100 1'
T'100111011110111110010100001100010010101100011111000010010000 1'
T'001111110110111101111100000001110000111101101110100100101000 1'
T'111111010100101100001101010000000011011101011100000101000100 1'
T'011111010110101100101111000000110010001111111010100100100000 1'
T'011111110100111100000111100001100100000100001000000011001101 1'
T'010011010000101101010111010010011100011011011000000101000001 1'
T'001110110100111110100000100100100011111010000011110000101011 1'
T'110111100100101110011111010001000000110101100100101010000101 1'
T'110011010000111101110000100000011000011111100110100001001101 0'
T'000111111011011110001100001001010101000100100011000100110100 1'
T'110111111110001101111111100000111000000110100000100010101001 1'
T'110111111111001100111010111110000001001010110011001010110001 1'
T'101111110000101101001000101100110111101011010110100100001010 0'
T'100010000000101100111111000000011011000010000110101100111001 0'
T'101010101111101001000000000100111101011110001111100011000001 1'
T'100111111111111111110111000001110100100100011001011011110011 0'
T'100110111000101110001011010000110001001000101011000101001000 1'
T'101111011000101100011010010001101000010110111100000100100000 1'
T'111110101010101100001000001101100110100111001001100110011101 0'
T'111110011010111110001000100101011010111100111111110100010000 0'
T'111110011110101100110101101001110011000111100110111100100101 0'
T'101010011111011010100101011111100101101000011000000010101100 0'
T'011011011111100010010100100000000110111110100011100011100000 1'
T'100011010100111100100000000101010000001100101100100010101100 0'
T'111111101111001111101001000010110000111101011001100101110101 0'
T'001111110100001111000100001101011000010111100000010110100010 1'
T'100111101111000110100100000101000000000110111100000100001101 1'
T'110111111111010110100100000001000100110111010111001100001101 0'
T'110110110100101101000101100011010101000110101111110111001110 1'
T'011111000110111100111011100001101000100011111111001110000010 1'
T'111111100100101100100011110000010110101011100011000011001001 0'
T'011111110001011111011101001011110010100101110011010011111110 1'
T'011010100010111110110010011000011110001110110110011000101101 1'
T'011110100001011110110111000111001000100010110011010001010001 0'
T'100111111111011110111111000100000010101111100111010001111001 1'
T'100111111111000111101100100010000001110101001111110001000001 0'
T'111011000100101100000100101001011001100011101010101000111011 1'
T'110110000010111111001101011011110001110011011101111100101010 0'
T'001011000010111100111110000000111110111101001110011000000110 1'
T'011110110100101110001100100001011010000111111011010001010010 0'
T'100010110010101111111101110010111101001101100111011000100011 0'
T'000111110000111110000111000100001011101100011110010000010011 0'
T'101111101111110111101100100011000010110000011000011100010001 1'
T'100010110110101111110000100101101101011001011010111000000001 1'
T'110011100000101101111001000001010100001101011011011001010001 1'
T'011111000110111101001011000010000011100110011101110000101001 1'
T'010111000000101101110011010001000000111010001100111001010001 1'
T'001110011010101111001010011001010110110000010001110101101100 1'
T'100111101111111110010110001111001110000010010110010001101011 0'
T'011111010110111101011111001000101101111000010101011100011001 0'
T'110111001001111101010000000100010110101000100110100000100100 1'

# Result:
-----------------------
# number of calling podem1 = 1079
# total number of backtracks = 12055
# number of test vectors = 71
# total transition delay faults: 2104
# total detected faults: 1042
# fault coverage: 49.524715 %
#atpg: cputime for test pattern generation sample_circuits/c880.ckt: 0.8s 0.8s
