# do {uart_byte_tx_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying E:\Xilinx\Vivado\2018.3\lib\modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 11:28:02 on Sep 12,2024
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../uart_tx.srcs/sources_1/ip/vio_0/hdl" ../../../../uart_tx.srcs/sources_1/new/uart_byte_tx.v ../../../../uart_tx.srcs/sim_1/new/uart_byte_tx_tb.v 
# -- Compiling module uart_byte_tx
# -- Compiling module uart_byte_tx_tb
# 
# Top level modules:
# 	uart_byte_tx_tb
# End time: 11:28:02 on Sep 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 11:28:02 on Sep 12,2024
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 11:28:02 on Sep 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
