
icc2_shell> set_host_options -max_cores 8
1
icc2_shell> set DESIGN riscv_core
riscv_core
icc2_shell> source /mnt/hgfs/Gp_CV32e40p/ASIC-Implementauion-of-CV32E40S-RISC-V-core-/2-Floorplan/scripts/proc_block.tcl
icc2_shell> set dir "/mnt/hgfs/Gp_CV32e40p/ASIC-Implementauion-of-CV32E40S-RISC-V-core-/report"
/mnt/hgfs/Gp_CV32e40p/ASIC-Implementauion-of-CV32E40S-RISC-V-core-/report
icc2_shell> open_block /mnt/hgfs/Gp_CV32e40p/ASIC-Implementauion-of-CV32E40S-RISC-V-core-/2-Floorplan/scripts/riscv_core:riscv_core_2_floorplan.design
Information: User units loaded from library 'saed14rvt_ss0p6vm40c' (LNK-040)
Opening block 'riscv_core:riscv_core_2_floorplan.design' in edit mode
Information: loading PG routing via master rules, patterns, strategies and strategy via rules.
via_master is not specified in the rule, use default via_master.
Please specify NIL for via_master if no via is needed in this scope.
via_master is not specified in the rule, use default via_master.
Please specify NIL for via_master if no via is needed in this scope.
Begin building search trees for block riscv_core:riscv_core_2_floorplan.design
Done building search trees for block riscv_core:riscv_core_2_floorplan.design (time 0s)
{riscv_core:riscv_core_2_floorplan.design}
icc2_shell> link_block
Using libraries: riscv_core saed14rvt_ss0p6vm40c saed14rvt_c_physical_only
Warning: In library riscv_core, no block views exist for block riscv_core. (LNK-064)
Visiting block riscv_core:riscv_core_2_floorplan.design
Design 'riscv_core' was successfully linked.
1
icc2_shell> link_block
Warning: Block 'riscv_core:riscv_core_2_floorplan.design' is already linked. (LNK-067)
0
icc2_shell> ####################################################################################
icc2_shell> ###################################  POWER PLAN  ###################################
icc2_shell> ####################################################################################
icc2_shell> ############################
icc2_shell> ########  PG RINGS  ########
icc2_shell> ############################
icc2_shell> remove_pg_via_master_rules -all
No via def rule is found.
icc2_shell> remove_pg_patterns -all
All patterns have been removed.
icc2_shell> remove_pg_strategies -all
All strategies have been removed.
icc2_shell> remove_pg_strategy_via_rules -all
All strategy via rules have been removed.
icc2_shell> create_pg_ring_pattern ring1     -nets VDD             -horizontal_layer {M9} -vertical_layer {M8 }             -horizontal_width 5 -vertical_width 5             -horizontal_spacing 0.8 -vertical_spacing 0.8             -via_rule {{intersection: all}}
via_master is not specified in the rule, use default via_master.
Please specify NIL for via_master if no via is needed in this scope.
Successfully create PG ring pattern ring1.
icc2_shell> set_pg_strategy ring1_s -core -pattern {{name: ring1} {nets: VDD VSS}} -extension {{stop: design_boundary}}
Successfully set PG strategy ring1_s.
icc2_shell> compile_pg -strategies ring1_s
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Loading library and design information.
Updating PG strategies.
Updating strategy ring1_s.
Number of Standard Cells: 29106
Number of Hard Macros: 0
Number of Pads: 0
Creating rings.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy ring1_s.
Checking 8 stacked vias:0% 10% 20% 30% 50% 60% 70% 80% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 8 wires.
Committing wires takes 0.00 seconds.
Committed 8 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
icc2_shell> create_pg_ring_pattern ring2     -nets VSS             -horizontal_layer {M7} -vertical_layer {M6}             -horizontal_width 5 -vertical_width 5             -horizontal_spacing 0.8 -vertical_spacing 0.8             -via_rule {{intersection: all}}
via_master is not specified in the rule, use default via_master.
Please specify NIL for via_master if no via is needed in this scope.
Successfully create PG ring pattern ring2.
icc2_shell> set_pg_strategy ring2_s -core -pattern {{name: ring2} {nets: VDD VSS}} -extension {{stop: design_boundary}}
Successfully set PG strategy ring2_s.
icc2_shell> compile_pg -strategies ring2_s
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Loading library and design information.
Updating PG strategies.
Updating strategy ring2_s.
Number of Standard Cells: 29106
Number of Hard Macros: 0
Number of Pads: 0
Creating rings.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 16 stacked vias.
Number of threads: 8
Number of partitions: 2
Direction of partitions: horizontal
Number of vias: 16
Checking DRC for 16 stacked vias:10% 25% 35% 50% 60% 75% 85% 100%
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy ring2_s.
Checking 8 stacked vias:0% 10% 20% 30% 50% 60% 70% 80% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 8 stacked vias:0% 10% 20% 30% 50% 60% 70% 80% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 8 wires.
Committing wires takes 0.00 seconds.
Committed 16 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
icc2_shell> create_pg_mesh_pattern m9_mesh -layers {{{horizontal_layer: M9} {width: 2.5} {spacing: 4} {pitch: 13} {offset: 8}}}
Successfully create mesh pattern m9_mesh.
1
icc2_shell> set_pg_strategy m9_mesh -core -extension {{direction: T B L R} {stop: outermost_ring}} -pattern {{name: m9_mesh} {nets: VDD VSS}}
Successfully set PG strategy m9_mesh.
icc2_shell> compile_pg -strategies m9_mesh
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Loading library and design information.
Updating PG strategies.
Updating strategy m9_mesh.
Number of Standard Cells: 29106
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies m9_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies m9_mesh .
Check and fix DRC for 32 wires for strategy m9_mesh.
Number of threads: 8
Number of partitions: 11
Direction of partitions: horizontal
Number of wires: 32
Checking DRC for 32 wires:10% 25% 35% 50% 55% 65% 75% 80% 85% 90% 100%
Creating 32 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies m9_mesh .
Number of threads: 8
Working on strategy m9_mesh.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Runtime of via DRC checking for strategy m9_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 128 stacked vias.
Number of threads: 8
Number of partitions: 11
Direction of partitions: horizontal
Number of vias: 128
Checking DRC for 128 stacked vias:5% 10% 15% 25% 35% 40% 45% 50% 60% 65% 70% 75% 95% 100%
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 98 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 32 wires.
Committing wires takes 0.00 seconds.
Committed 192 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
icc2_shell> create_pg_mesh_pattern m8_mesh -layers {{{vertical_layer: M8} {width: 2.5} {spacing: 4} {pitch: 13} {offset: 8}}}
Successfully create mesh pattern m8_mesh.
1
icc2_shell> set_pg_strategy m8_mesh -core -extension {{direction: T B L R} {stop: outermost_ring}} -pattern {{name: m8_mesh} {nets: VDD VSS}}
Successfully set PG strategy m8_mesh.
icc2_shell> compile_pg -strategies m8_mesh
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Loading library and design information.
Updating PG strategies.
Updating strategy m8_mesh.
Number of Standard Cells: 29106
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies m8_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies m8_mesh .
Check and fix DRC for 32 wires for strategy m8_mesh.
Number of threads: 8
Number of partitions: 11
Direction of partitions: vertical
Number of wires: 32
Checking DRC for 32 wires:10% 25% 30% 100%
Creating 32 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies m8_mesh .
Number of threads: 8
Working on strategy m8_mesh.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Runtime of via DRC checking for strategy m8_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 640 stacked vias.
Number of threads: 8
Number of partitions: 12
Direction of partitions: horizontal
Number of vias: 640
Checking DRC for 640 stacked vias:55% 70% 75% 80% 85% 90% 95% 100%
Via DRC checking runtime 1.00 seconds.
via connection runtime: 1 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 640 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 32 wires.
Committing wires takes 0.00 seconds.
Committed 640 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 1 seconds.
Successfully compiled PG.
Overall runtime: 1 seconds.
1
icc2_shell> create_pg_mesh_pattern m7_mesh -layers {{{horizontal_layer: M7} {width: 2.5} {spacing: 4} {pitch: 13} {offset: 8}}}
Successfully create mesh pattern m7_mesh.
1
icc2_shell> set_pg_strategy m7_s -core -extension {{direction: T B L R} {stop: outermost_ring}} -pattern {{name: m7_mesh} {nets: VDD VSS}}
Successfully set PG strategy m7_s.
icc2_shell> compile_pg -strategies m7_s
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Loading library and design information.
Updating PG strategies.
Updating strategy m7_s.
Number of Standard Cells: 29106
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies m7_s .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies m7_s .
Check and fix DRC for 32 wires for strategy m7_s.
Number of threads: 8
Number of partitions: 11
Direction of partitions: horizontal
Number of wires: 32
Checking DRC for 32 wires:10% 15% 60% 65% 80% 85% 100%
Creating 32 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies m7_s .
Number of threads: 8
Working on strategy m7_s.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Runtime of via DRC checking for strategy m7_s: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 640 stacked vias.
Number of threads: 8
Number of partitions: 11
Direction of partitions: horizontal
Number of vias: 640
Checking DRC for 640 stacked vias:35% 40% 45% 55% 60% 65% 70% 75% 95% 100%
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 512 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 32 wires.
Committing wires takes 0.00 seconds.
Committed 512 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 1 seconds.
Successfully compiled PG.
Overall runtime: 1 seconds.
1
icc2_shell> create_pg_mesh_pattern m6_mesh -layers {{{vertical_layer: M6} {width: 2.5} {spacing: 4} {pitch: 13} {offset: 8}}}
Successfully create mesh pattern m6_mesh.
1
icc2_shell> set_pg_strategy m6_s -core -extension {{direction: T B L R} {stop: outermost_ring}} -pattern {{name: m6_mesh} {nets: VDD VSS}}
Successfully set PG strategy m6_s.
icc2_shell> compile_pg -strategies m6_s
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Loading library and design information.
Updating PG strategies.
Updating strategy m6_s.
Number of Standard Cells: 29106
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies m6_s .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies m6_s .
Check and fix DRC for 32 wires for strategy m6_s.
Number of threads: 8
Number of partitions: 11
Direction of partitions: vertical
Number of wires: 32
Checking DRC for 32 wires:5% 10% 15% 25% 35% 40% 55% 65% 75% 80% 85% 90% 100%
Creating 32 wires after DRC fixing.
Wire DRC checking runtime 2.00 seconds.
Creating via shapes for strategies m6_s .
Number of threads: 8
Working on strategy m6_s.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Runtime of via DRC checking for strategy m6_s: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 1152 stacked vias.
Number of threads: 8
Number of partitions: 12
Direction of partitions: horizontal
Number of vias: 1152
Checking DRC for 1152 stacked vias:5% 10% 15% 20% 25% 30% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 576 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 32 wires.
Committing wires takes 0.00 seconds.
Committed 576 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 2 seconds.
Successfully compiled PG.
Overall runtime: 2 seconds.
1
icc2_shell> create_pg_mesh_pattern m5_mesh -layers {{{horizontal_layer: M5} {width: 2.5} {spacing: 4} {pitch: 13} {offset: 8}}}
Successfully create mesh pattern m5_mesh.
1
icc2_shell> set_pg_strategy m5_s -core -extension {{direction: T B L R} {stop: core_boundary}} -pattern {{name: m5_mesh} {nets: VDD VSS}}
Successfully set PG strategy m5_s.
icc2_shell> compile_pg -strategies m5_s
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Loading library and design information.
Updating PG strategies.
Updating strategy m5_s.
Number of Standard Cells: 29106
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies m5_s .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies m5_s .
Check and fix DRC for 32 wires for strategy m5_s.
Number of threads: 8
Number of partitions: 11
Direction of partitions: horizontal
Number of wires: 32
Checking DRC for 32 wires:5% 15% 25% 35% 50% 60% 80% 85% 100%
Creating 32 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies m5_s .
Number of threads: 8
Working on strategy m5_s.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Runtime of via DRC checking for strategy m5_s: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 1024 stacked vias.
Number of threads: 8
Number of partitions: 11
Direction of partitions: horizontal
Number of vias: 1024
Checking DRC for 1024 stacked vias:5% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 100%
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 512 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 32 wires.
Committing wires takes 0.00 seconds.
Committed 512 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
icc2_shell> create_pg_std_cell_conn_pattern rail_pattern  -rail_width 0.094 -layers {M1}
Successfully create standard cell rail pattern rail_pattern.
icc2_shell> ######### Create rail strategy #########################
icc2_shell> set_pg_strategy rail_strat -pattern {{pattern: rail_pattern} {nets: VDD VSS}} -core
Successfully set PG strategy rail_strat.
icc2_shell> ######### compile rail #################################
icc2_shell> compile_pg -strategies rail_strat
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Loading library and design information.
Updating PG strategies.
Updating strategy rail_strat.
Number of Standard Cells: 29106
Number of Hard Macros: 0
Number of Pads: 0
Creating standard cell rails.
Creating standard cell rails for strategy rail_strat.
DRC checking and fixing for standard cell rail strategy rail_strat.
Number of threads: 8
Number of partitions: 33
Direction of partitions: horizontal
Number of wires: 360
Checking DRC for 360 wires:5% 65% 100%
Creating 360 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 11520 stacked vias.
Number of threads: 8
Number of partitions: 33
Direction of partitions: horizontal
Number of vias: 11520
Checking DRC for 11520 stacked vias:20% 25% 45% 50% 95% 100%
Via DRC checking runtime 5.00 seconds.
via connection runtime: 6 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 7330 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 5906 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Start iteration 3:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 3297 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Start iteration 4:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 1602 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 360 wires.
Committing wires takes 0.00 seconds.
Committed 3202 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 6 seconds.
Successfully compiled PG.
Overall runtime: 6 seconds.
1
icc2_shell> #############  fixing floating vias ###################
icc2_shell> remove_via  [get_vias -of_objects [get_nets -all "VSS VDD"]]
5658
icc2_shell> create_pg_vias -nets "VSS VDD"
Query intersections and create vias.
Object query runtime: 0 seconds.
Determining intersections for 536 shapes starts
Intersection detection runtime: 0 seconds.
Instantiating vias for 15136 intersections starts
Via instantiation runtime: 1 seconds.
Starting via DRC checking ...
Number of threads: 8
Number of partitions: 36
Direction of partitions: horizontal
Number of vias: 15136
Checking DRC for 15136 stacked vias:10% 45% 85% 90% 95% 100%
Overall via DRC checking runtime: 7 seconds.
Checking dangling/floating vias.
Start iteration 1: Checking 9217 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Start iteration 2: Checking 7956 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Start iteration 3: Checking 5350 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Start iteration 4: Checking 3720 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Committed 6163 vias.
Committing vias takes 0.00 seconds.
Overall runtime: 9 seconds.
Successfully created PG Vias.
1
icc2_shell> ################# design checks ######################
icc2_shell> check_pg_connectivity
Loading cell instances...
Number of Standard Cells: 31813
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 268
Number of VDD Vias: 3139
Number of VDD Terminals: 0
Number of VSS Wires: 268
Number of VSS Vias: 3024
Number of VSS Terminals: 0
**************Verify net VDD connectivity*****************
  Number of floating wires: 180
  Number of floating vias: 0
  Number of floating std cells: 31813
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
**************Verify net VSS connectivity*****************
  Number of floating wires: 180
  Number of floating vias: 0
  Number of floating std cells: 31813
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
{PATH_19_134 PATH_19_358 PATH_19_138 PATH_19_282 PATH_19_122 PATH_19_318 PATH_19_230 PATH_19_242 PATH_19_270 PATH_19_312 PATH_19_128 PATH_19_336 PATH_19_106 PATH_19_140 PATH_19_124 PATH_19_304 PATH_19_166 PATH_19_102 PATH_19_212 PATH_19_326 PATH_19_120 PATH_19_308 PATH_19_322 PATH_19_320 PATH_19_132 PATH_19_286 PATH_19_226 PATH_19_292 PATH_19_114 PATH_19_78 PATH_19_236 PATH_19_148 PATH_19_300 PATH_19_334 PATH_19_266 PATH_19_344 PATH_19_206 PATH_19_350 PATH_19_126 PATH_19_216 PATH_19_332 PATH_19_150 PATH_19_250 PATH_19_240 PATH_19_342 PATH_19_82 PATH_19_234 PATH_19_116 PATH_19_232 PATH_19_136 PATH_19_260 PATH_19_118 PATH_19_268 PATH_19_228 PATH_19_244 PATH_19_338 PATH_19_330 PATH_19_290 PATH_19_142 PATH_19_74 PATH_19_224 PATH_19_130 PATH_19_154 PATH_19_294 PATH_19_278 PATH_19_328 PATH_19_256 PATH_19_264 PATH_19_146 PATH_19_144 PATH_19_208 PATH_19_238 PATH_19_170 PATH_19_222 PATH_19_68 PATH_19_262 PATH_19_284 PATH_19_310 PATH_19_40 PATH_19_100 PATH_19_152 PATH_19_274 PATH_19_72 PATH_19_288 PATH_19_112 PATH_19_168 PATH_19_76 PATH_19_246 PATH_19_92 PATH_19_354 PATH_19_252 PATH_19_182 PATH_19_214 PATH_19_108 PATH_19_86 PATH_19_110 PATH_19_48 PATH_19_314 PATH_19_220 PATH_19_302 ...}
icc2_shell> check_pg_drc
Command check_pg_drc started  at Thu Mar  7 01:25:52 2024
Command check_pg_drc finished at Thu Mar  7 01:25:55 2024
CPU usage for check_pg_drc: 19.43 seconds ( 0.01 hours)
Elapsed time for check_pg_drc: 3.17 seconds ( 0.00 hours)
No errors found.
icc2_shell> check_pg_missing_vias
Check net VDD vias...
Number of missing vias: 0
Checking net VDD vias took 0 seconds.
Check net VSS vias...
Number of missing vias: 0
Checking net VSS vias took 0 seconds.
Overall runtime: 0 seconds.
icc2_shell> ######################### saving Design & printing reports #####################
icc2_shell> save_block -as ${DESIGN}_3_after_pns
Information: Saving 'riscv_core:riscv_core_2_floorplan.design' to 'riscv_core:riscv_core_3_after_pns.design'. (DES-028)
1
icc2_shell> print_res {pns}
icc2_shell> report_qor > $dir/pns/qor.rpt
icc2_shell> create_utilization_configuration config_sr             -capacity site_row -exclude {hard_macros macro_keepouts}
{config_sr}
icc2_shell> report_utilization -config config_sr -verbose > $dir/pns/utilization_sire_row.rpt
icc2_shell> close_blocks -force -purge
Closing block 'riscv_core:riscv_core_2_floorplan.design'
Information: 1 placement spacing labels and 2 placement spacing rules are stored in design NDM. (PLACE-022)
Information: The net parasitics of block riscv_core are cleared. (TIM-123)
1
icc2_shell> close_lib
Closing library 'riscv_core'
1
icc2_shell> set_host_options -max_cores 8
1
icc2_shell> set DESIGN riscv_core
riscv_core
icc2_shell> source /mnt/hgfs/Gp_CV32e40p/ASIC-Implementauion-of-CV32E40S-RISC-V-core-/2-Floorplan/scripts/proc_block.tcl
icc2_shell> set dir "/mnt/hgfs/Gp_CV32e40p/ASIC-Implementauion-of-CV32E40S-RISC-V-core-/report"
/mnt/hgfs/Gp_CV32e40p/ASIC-Implementauion-of-CV32E40S-RISC-V-core-/report
icc2_shell> open_block /mnt/hgfs/Gp_CV32e40p/ASIC-Implementauion-of-CV32E40S-RISC-V-core-/2-Floorplan/scripts/riscv_core:riscv_core_3_after_pns.design
Opening block 'riscv_core:riscv_core_3_after_pns.design' in edit mode
Information: loading PG routing via master rules, patterns, strategies and strategy via rules.
Warning: Clean all the undo data since the top design has changed. (PGR-599)
via_master is not specified in the rule, use default via_master.
Please specify NIL for via_master if no via is needed in this scope.
via_master is not specified in the rule, use default via_master.
Please specify NIL for via_master if no via is needed in this scope.
Begin building search trees for block riscv_core:riscv_core_3_after_pns.design
Done building search trees for block riscv_core:riscv_core_3_after_pns.design (time 0s)
{riscv_core:riscv_core_3_after_pns.design}
icc2_shell> link_block
Using libraries: riscv_core saed14rvt_ss0p6vm40c saed14rvt_c_physical_only
Warning: In library riscv_core, no block views exist for block riscv_core. (LNK-064)
Visiting block riscv_core:riscv_core_3_after_pns.design
Design 'riscv_core' was successfully linked.
1
icc2_shell> link_block
Warning: Block 'riscv_core:riscv_core_3_after_pns.design' is already linked. (LNK-067)
0
icc2_shell> ####################################################################################
icc2_shell> ###################################  PLACEMENT  ###################################
icc2_shell> ####################################################################################
icc2_shell> ############################################################
icc2_shell> #source /home/islam/ICpedia_Tasks/GPCore-aes_ip/core_updated/syn/cons/dont_use_generic.tcl
icc2_shell> #set_target_library_subset -dont_use [get_lib_cells */*0P5*]
icc2_shell> #set_target_library_subset -dont_use saed14rvt_ss0p6vm40c:SAEDRVT14_INV_4.frame
icc2_shell> #set_target_library_subset -dont_use saed14rvt_ss0p6vm40c:SAEDRVT14_EO2_V1_0P75.frame
icc2_shell> #set_target_library_subset -dont_use saed14rvt_ss0p6vm40c:SAEDRVT14_OA221_U_0P5.frame
icc2_shell> #set_target_library_subset -dont_use saed14rvt_ss0p6vm40c:SAEDRVT14_CAPTTAPP6.frame
icc2_shell> #set_target_library_subset -dont_use saed14rvt_ss0p6vm40c:SAEDRVT14_OA21_1.frame
icc2_shell> #set_target_library_subset -dont_use saed14rvt_ss0p6vm40c:SAEDRVT14_OAI21_0P5.frame
icc2_shell> #set_target_library_subset -dont_use saed14rvt_ss0p6vm40c:SAEDRVT14_MUX2_MM_0P5.frame
icc2_shell> #set_target_library_subset -dont_use saed14rvt_ss0p6vm40c:SAEDRVT14_MUX2_MM_0P5.frame
icc2_shell> #set_target_library_subset -dont_use saed14rvt_ss0p6vm40c:SAEDRVT14_OA221_U_0P5.frame
icc2_shell> #set_app_options #-name opt.common.enable_target_library_subset_opt -value 1
icc2_shell> check_design -checks pre_placement_stage
****************************************
 Report : check_design 
 Options: { pre_placement_stage }
 Design : riscv_core
 Version: O-2018.06-SP1
 Date   : Thu Mar  7 01:28:44 2024
****************************************

Running mega-check 'pre_placement_stage': 
    Running atomic-check 'design_mismatch'
    Running atomic-check 'scan_chain'
    Running atomic-check 'mv_design'
    Running atomic-check 'rp_constraints'
    Running atomic-check 'timing'
    Running atomic-check 'hier_pre_placement'

  *** EMS Message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  DFT-011      Info   1          The design has no scan chain defined in the scandef.
  TCK-001      Warn   6856       The reported endpoint '%endpoint' is unconstrained. Reason: '%re...
  TCK-012      Warn   322        The input port '%port' has no clock_relative delay specified. Mo...
  ----------------------------------------------------------------------------------------------------
  Total 7179 EMS messages : 0 errors, 7178 warnings, 1 info.
  ----------------------------------------------------------------------------------------------------

  *** Non-EMS message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  NDMUI-173           1          There are no relative placement groups in the design.
  PVT-032             2          Corner %s: no PVT mismatches.
  ----------------------------------------------------------------------------------------------------
  Total 3 non-EMS messages : 0 errors, 0 warnings, 3 info.
  ----------------------------------------------------------------------------------------------------

Warning: EMS database "check_design.ems" already exists, over-writing it. (EMS-040)

Information: EMS database is saved to file 'check_design.ems'.
Information: Non-EMS messages are saved into file 'check_design2024Mar07012844.log'.
1
icc2_shell> analyze_lib_cell_placement -lib_cells *
1
icc2_shell> check_pg_drc
Command check_pg_drc started  at Thu Mar  7 01:28:54 2024
Command check_pg_drc finished at Thu Mar  7 01:28:55 2024
CPU usage for check_pg_drc: 10.47 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 1.59 seconds ( 0.00 hours)
No errors found.
icc2_shell> #set_app_options -name place.coarse.congestion_driven_max_util -value 0.6
icc2_shell> set_app_options -name time.disable_recovery_removal_checks -value false
time.disable_recovery_removal_checks false
icc2_shell> set_app_options -name time.disable_case_analysis -value false
time.disable_case_analysis false
icc2_shell> set_app_options -name place.coarse.continue_on_missing_scandef -value true
place.coarse.continue_on_missing_scandef true
icc2_shell> set_app_options -name opt.common.user_instance_name_prefix -value place
opt.common.user_instance_name_prefix place
icc2_shell> #set_app_options -name place.coarse.congestion_layer_aware  -value true
icc2_shell> #set_app_options -name place.coarse.increased_cell_expansion  -value true
icc2_shell> #set_app_options -name place.coarse.congestion_expansion_direction  -value horizontal.
icc2_shell> #remove_corners estimated_corner
icc2_shell> create_placement -congestion
--------------
running create_placement

Create Placement Options:
Effort:                        high_effort         
Timing Driven:                 false               
Buffering Aware Timing Driven: false               
Seed locs:                     false               
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                

Info: embedded eLpp will optimize for scenario func_fast
Info: embedded eLpp will optimize for scenario func_slow
Information: Doing activity propagation for mode 'func' and corner 'fast' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_fast (POW-052)
Scenario func_fast, iteration 1: expecting at least 5
Scenario func_fast, iteration 2: expecting at least 6
Scenario func_fast, iteration 3: expecting at least 6
Scenario func_fast, iteration 4: expecting at least 6
Scenario func_fast, iteration 5: expecting at least 6
Scenario func_fast, iteration 6: expecting at least 6
Information: Propagated activity on scenario func_slow identical to that on func_fast (POW-006)
Info: e-eLpp used with low effort
Start transferring placement data.
e-eLpp: of 77846 nets, 27296 have non-zero toggle rates, with a max toggle rate of 0.400
Restructuring in 74 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.20, congestion_driven_max_util 0.87. (PLACE-027)
Running precluster optimization.
coarse place 0% done.
coarse place 8% done.
coarse place 17% done.
coarse place 25% done.
coarse place 33% done.
coarse place 42% done.
coarse place 50% done.
e-eLpp: of 77846 nets, 27524 have non-zero toggle rates, with a max toggle rate of 0.400
coarse place 58% done.
e-eLpp: of 77846 nets, 27598 have non-zero toggle rates, with a max toggle rate of 0.400
coarse place 67% done.
e-eLpp: of 77846 nets, 27634 have non-zero toggle rates, with a max toggle rate of 0.400
coarse place 75% done.
e-eLpp: of 77846 nets, 27664 have non-zero toggle rates, with a max toggle rate of 0.400
coarse place 83% done.
e-eLpp: of 77846 nets, 27680 have non-zero toggle rates, with a max toggle rate of 0.400
coarse place 92% done.
e-eLpp: of 77846 nets, 27698 have non-zero toggle rates, with a max toggle rate of 0.400
e-eLpp: of 77846 nets, 27744 have non-zero toggle rates, with a max toggle rate of 0.400
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 5.65674e+09
Start transferring placement data.
Completed transferring placement data.
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Snapped 29106 standard cells to the nearest  cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 3139 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.placement_timing_driven_mode                     :        false               
global.timing_driven                                    :        false               

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Warning: Standard cell pin SAEDRVT14_AO21B_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OR3_4/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_MM_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_4/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUX2_4/D0 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/C1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO2BB2_V1_4/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO32_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_3/A1 has no valid via regions. (ZRT-044)
Warning: Via regions for port SAEDRVT14_OA33_4/B3 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_4/B2 may block other ports completely. (ZRT-045)
Warning: Standard cell pin SAEDRVT14_OA33_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:01 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Read DB] Stage (MB): Used  108  Alloctr  110  Proc    0 
[End of Read DB] Total (MB): Used  113  Alloctr  115  Proc 3139 
Constructing data structure ...
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Global cell size is adjusted to 2.5 times of standard cell row height.
Design statistics:
Design Bounding Box (0.00,0.00,238.28,237.90)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.03, min space = 0.04 pitch = 0.15
layer M2, dir Ver, min width = 0.03, min space = 0.04 pitch = 0.30
layer M3, dir Hor, min width = 0.03, min space = 0.04 pitch = 0.30
layer M4, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M5, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M6, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M7, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M8, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M9, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer MRDL, dir Ver, min width = 2.00, min space = 2.00 pitch = 0.60
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  114  Alloctr  116  Proc 3139 
Net statistics:
Total number of nets     = 29382
Number of nets to route  = 29062
Number of single or zero port nets = 75
245 nets are fully connected,
 of which 245 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build All Nets] Stage (MB): Used   10  Alloctr   11  Proc    0 
[End of Build All Nets] Total (MB): Used  125  Alloctr  127  Proc 3139 
Average gCell capacity  3.98     on layer (1)    M1
Average gCell capacity  3.04     on layer (2)    M2
Average gCell capacity  4.98     on layer (3)    M3
Average gCell capacity  12.48    on layer (4)    M4
Average gCell capacity  8.06     on layer (5)    M5
Average gCell capacity  6.61     on layer (6)    M6
Average gCell capacity  6.08     on layer (7)    M7
Average gCell capacity  6.62     on layer (8)    M8
Average gCell capacity  6.60     on layer (9)    M9
Average gCell capacity  2.48     on layer (10)   MRDL
Average number of tracks per gCell 9.98  on layer (1)    M1
Average number of tracks per gCell 5.01  on layer (2)    M2
Average number of tracks per gCell 5.00  on layer (3)    M3
Average number of tracks per gCell 12.49         on layer (4)    M4
Average number of tracks per gCell 12.47         on layer (5)    M5
Average number of tracks per gCell 12.49         on layer (6)    M6
Average number of tracks per gCell 12.47         on layer (7)    M7
Average number of tracks per gCell 12.49         on layer (8)    M8
Average number of tracks per gCell 12.47         on layer (9)    M9
Average number of tracks per gCell 2.50  on layer (10)   MRDL
Number of gCells = 252810
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Congestion map] Total (MB): Used  129  Alloctr  131  Proc 3139 
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Data] Stage (MB): Used   15  Alloctr   16  Proc    0 
[End of Build Data] Total (MB): Used  129  Alloctr  131  Proc 3139 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:01 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  129  Alloctr  131  Proc 3139 
Information: Using 8 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
60% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
70% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
80% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
90% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:07 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[End of Initial Routing] Stage (MB): Used   17  Alloctr   17  Proc    0 
[End of Initial Routing] Total (MB): Used  146  Alloctr  149  Proc 3139 
Initial. Routing result:
Initial. Both Dirs: Overflow = 32323 Max = 10 GRCs = 23996 (47.46%)
Initial. H routing: Overflow = 16234 Max = 10 (GRCs =  1) GRCs = 12706 (50.26%)
Initial. V routing: Overflow = 16088 Max =  8 (GRCs =  3) GRCs = 11290 (44.66%)
Initial. M1         Overflow =   833 Max =  4 (GRCs =  2) GRCs =   720 (2.85%)
Initial. M2         Overflow = 14559 Max =  8 (GRCs =  3) GRCs =  9740 (38.53%)
Initial. M3         Overflow = 14531 Max = 10 (GRCs =  1) GRCs = 11141 (44.07%)
Initial. M4         Overflow =  1401 Max =  6 (GRCs =  2) GRCs =  1446 (5.72%)
Initial. M5         Overflow =   768 Max =  4 (GRCs =  3) GRCs =   754 (2.98%)
Initial. M6         Overflow =    80 Max =  3 (GRCs =  1) GRCs =    76 (0.30%)
Initial. M7         Overflow =    70 Max =  2 (GRCs =  3) GRCs =    67 (0.27%)
Initial. M8         Overflow =    47 Max =  4 (GRCs =  1) GRCs =    28 (0.11%)
Initial. M9         Overflow =    32 Max =  3 (GRCs =  2) GRCs =    24 (0.09%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 451421.35
Initial. Layer M1 wire length = 28685.48
Initial. Layer M2 wire length = 23438.64
Initial. Layer M3 wire length = 32554.45
Initial. Layer M4 wire length = 157642.02
Initial. Layer M5 wire length = 99948.76
Initial. Layer M6 wire length = 47601.50
Initial. Layer M7 wire length = 43939.80
Initial. Layer M8 wire length = 11331.66
Initial. Layer M9 wire length = 6279.04
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 276535
Initial. Via VIA12SQ_C count = 78629
Initial. Via VIA23SQ_C count = 86146
Initial. Via VIA34SQ_C count = 64820
Initial. Via VIA45SQ count = 34018
Initial. Via VIA56SQ count = 6567
Initial. Via VIA67SQ_C count = 4852
Initial. Via VIA78SQ_C count = 1036
Initial. Via VIA89_C count = 467
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
20% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
30% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
40% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
50% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:06
60% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:06
70% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:06
80% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:06
90% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:07
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:12 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[End of Phase1 Routing] Stage (MB): Used    2  Alloctr    3  Proc    0 
[End of Phase1 Routing] Total (MB): Used  149  Alloctr  152  Proc 3139 
phase1. Routing result:
phase1. Both Dirs: Overflow = 25404 Max = 9 GRCs = 19554 (38.67%)
phase1. H routing: Overflow = 10093 Max = 9 (GRCs =  2) GRCs =  9005 (35.62%)
phase1. V routing: Overflow = 15311 Max = 9 (GRCs =  1) GRCs = 10549 (41.73%)
phase1. M1         Overflow =   511 Max = 5 (GRCs =  1) GRCs =   459 (1.82%)
phase1. M2         Overflow = 15172 Max = 9 (GRCs =  1) GRCs = 10275 (40.64%)
phase1. M3         Overflow =  9447 Max = 9 (GRCs =  2) GRCs =  8393 (33.20%)
phase1. M4         Overflow =   107 Max = 3 (GRCs =  1) GRCs =   247 (0.98%)
phase1. M5         Overflow =   102 Max = 2 (GRCs =  7) GRCs =   124 (0.49%)
phase1. M6         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.02%)
phase1. M7         Overflow =     6 Max = 1 (GRCs =  6) GRCs =     6 (0.02%)
phase1. M8         Overflow =    27 Max = 2 (GRCs =  4) GRCs =    23 (0.09%)
phase1. M9         Overflow =    26 Max = 3 (GRCs =  1) GRCs =    23 (0.09%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 467284.65
phase1. Layer M1 wire length = 30799.31
phase1. Layer M2 wire length = 29075.28
phase1. Layer M3 wire length = 27957.38
phase1. Layer M4 wire length = 147521.66
phase1. Layer M5 wire length = 95852.60
phase1. Layer M6 wire length = 52218.33
phase1. Layer M7 wire length = 49691.26
phase1. Layer M8 wire length = 20240.38
phase1. Layer M9 wire length = 13928.44
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 275406
phase1. Via VIA12SQ_C count = 77846
phase1. Via VIA23SQ_C count = 80431
phase1. Via VIA34SQ_C count = 59035
phase1. Via VIA45SQ count = 37692
phase1. Via VIA56SQ count = 9679
phase1. Via VIA67SQ_C count = 7270
phase1. Via VIA78SQ_C count = 2339
phase1. Via VIA89_C count = 1114
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
10% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:06
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:08 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  149  Alloctr  152  Proc 3139 
phase2. Routing result:
phase2. Both Dirs: Overflow = 24943 Max = 8 GRCs = 19915 (39.39%)
phase2. H routing: Overflow =  9054 Max = 8 (GRCs =  3) GRCs =  8655 (34.24%)
phase2. V routing: Overflow = 15889 Max = 8 (GRCs = 10) GRCs = 11260 (44.54%)
phase2. M1         Overflow =   355 Max = 3 (GRCs =  1) GRCs =   343 (1.36%)
phase2. M2         Overflow = 15780 Max = 8 (GRCs = 10) GRCs = 11019 (43.59%)
phase2. M3         Overflow =  8625 Max = 8 (GRCs =  3) GRCs =  8225 (32.53%)
phase2. M4         Overflow =    80 Max = 2 (GRCs = 13) GRCs =   215 (0.85%)
phase2. M5         Overflow =    53 Max = 2 (GRCs =  3) GRCs =    68 (0.27%)
phase2. M6         Overflow =     6 Max = 1 (GRCs =  6) GRCs =     6 (0.02%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =    22 Max = 2 (GRCs =  2) GRCs =    20 (0.08%)
phase2. M9         Overflow =    20 Max = 2 (GRCs =  1) GRCs =    19 (0.08%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 469407.86
phase2. Layer M1 wire length = 31088.28
phase2. Layer M2 wire length = 28978.85
phase2. Layer M3 wire length = 27608.73
phase2. Layer M4 wire length = 147332.67
phase2. Layer M5 wire length = 95794.21
phase2. Layer M6 wire length = 52789.86
phase2. Layer M7 wire length = 50678.69
phase2. Layer M8 wire length = 20921.08
phase2. Layer M9 wire length = 14215.50
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 277090
phase2. Via VIA12SQ_C count = 77700
phase2. Via VIA23SQ_C count = 80578
phase2. Via VIA34SQ_C count = 59328
phase2. Via VIA45SQ count = 38293
phase2. Via VIA56SQ count = 10002
phase2. Via VIA67SQ_C count = 7572
phase2. Via VIA78SQ_C count = 2487
phase2. Via VIA89_C count = 1130
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:31 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:33 total=0:00:33
[End of Whole Chip Routing] Stage (MB): Used   35  Alloctr   37  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  149  Alloctr  152  Proc 3139 

Information: Global Routing terminated early: false (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   = 38.66 %
Peak    vertical track utilization   = 127.78 %
Average horizontal track utilization = 38.50 %
Peak    horizontal track utilization = 260.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -3  Alloctr   -3  Proc    0 
[GR: Done] Total (MB): Used  146  Alloctr  149  Proc 3139 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:32 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:37 total=0:00:37
[GR: Done] Stage (MB): Used  140  Alloctr  144  Proc    0 
[GR: Done] Total (MB): Used  146  Alloctr  149  Proc 3139 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[DBOUT] Elapsed real time: 0:00:00 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBOUT] Stage (MB): Used -129  Alloctr -132  Proc    0 
[DBOUT] Total (MB): Used    4  Alloctr    5  Proc 3139 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:32 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:37 total=0:00:37
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used    4  Alloctr    5  Proc 3139 
Information: 36.98% of design has horizontal routing density above target_routing_density of 0.80.
Information: 25.08% of design has vertical routing density above target_routing_density of 0.80.
Running placement using 8 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
coarse place 100% done.
Information: Reducing cell density for 94.1% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.41 to 0.61. (PLACE-030)
Information: Coarse placer weighted wire length estimate = 4.46675e+09
eLpp: using low effort
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core_3_after_pns.design'. (TIM-125)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: Design Average RC for design riscv_core_3_after_pns  (NEX-011)
Information: r = 2.489844 ohm/um, via_r = 0.488970 ohm/cut, c = 0.143048 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.777025 ohm/um, via_r = 0.580198 ohm/cut, c = 0.128240 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'riscv_core'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 29305, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1146, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
eLpp: will optimize for scenario func_fast
eLpp: will optimize for scenario func_slow
Information: Doing activity propagation for mode 'func' and corner 'fast' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_fast (POW-052)
Scenario func_fast, iteration 1: expecting at least 5
Scenario func_fast, iteration 2: expecting at least 6
Scenario func_fast, iteration 3: expecting at least 6
Scenario func_fast, iteration 4: expecting at least 6
Scenario func_fast, iteration 5: expecting at least 6
Scenario func_fast, iteration 6: expecting at least 6
Information: Propagated activity on scenario func_slow identical to that on func_fast (POW-006)
eLpp: of 29305 nets, 9607 have non-zero toggle rates, with a max toggle rate of 0.400
eLpp: created weights for 29305 nets with range (0.9000 - 17.3556)
Information: The net parasitics of block riscv_core are cleared. (TIM-123)
Start transferring placement data.
Information: using 29305 net weights with range (0.9 - 17.3556)
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
coarse place 46% done.
coarse place 54% done.
coarse place 62% done.
coarse place 69% done.
coarse place 77% done.
coarse place 85% done.
coarse place 92% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 5.35264e+09
Start DFT optimization
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core_3_after_pns.design'. (TIM-125)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: Design Average RC for design riscv_core_3_after_pns  (NEX-011)
Information: r = 2.489844 ohm/um, via_r = 0.488970 ohm/cut, c = 0.143488 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.777025 ohm/um, via_r = 0.580198 ohm/cut, c = 0.128277 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (112500 112500) (2270340 2266500)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2
Information: The RC mode used is VR for design 'riscv_core'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 29305, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1181, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
End DFT optimization
1
icc2_shell> legalize_placement
----------------------------------------------------------------
running legalize_placement
Information: The net parasitics of block riscv_core are cleared. (TIM-123)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 360 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 0 vias out of 6163 total vias.

Legalizing Top Level Design riscv_core ... 
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     46479.9        31813        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
        To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
        To use it, set limit_legality_checks to true.
Optimizing attract points
    Done attract points (0 sec)
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  31813
number of references:                80
number of site rows:                359
number of locations attempted:   228430
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       29106 (419605 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.196 um ( 0.33 row height)
rms weighted cell displacement:   0.196 um ( 0.33 row height)
max cell displacement:            1.518 um ( 2.53 row height)
avg cell displacement:            0.167 um ( 0.28 row height)
avg weighted cell displacement:   0.167 um ( 0.28 row height)
number of cells moved:            29106
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: debug_unit_i/wdata_q_reg_21_ (SAEDRVT14_FSDPRBQ_V2_4)
  Input location: (122.73,149.763)
  Legal location: (121.214,149.85)
  Displacement:   1.518 um ( 2.53 row height)
Cell: id_stage_i/controller_i/ctrl_fsm_cs_reg_4_ (SAEDRVT14_FSDPRBQ_V2_4)
  Input location: (123.156,93.4495)
  Legal location: (124.47,93.45)
  Displacement:   1.314 um ( 2.19 row height)
Cell: id_stage_i/mult_operand_a_ex_o_reg_27_ (SAEDRVT14_FSDPRBQ_V2_4)
  Input location: (92.4178,154.542)
  Legal location: (92.428,155.25)
  Displacement:   0.708 um ( 1.18 row height)
Cell: ex_stage_i/mult_i/mult_264/U199 (SAEDRVT14_NR2_MM_3)
  Input location: (18.9339,113.299)
  Legal location: (19.612,113.25)
  Displacement:   0.680 um ( 1.13 row height)
Cell: if_stage_i/prefetch_32_prefetch_buffer_i/U15 (SAEDRVT14_BUF_3)
  Input location: (123.839,11.6528)
  Legal location: (124.47,11.85)
  Displacement:   0.661 um ( 1.10 row height)
Cell: ex_stage_i/mult_i/add_3_root_add_269_4/U52 (SAEDRVT14_NR2_MM_3)
  Input location: (29.7496,116.009)
  Legal location: (29.158,116.25)
  Displacement:   0.639 um ( 1.06 row height)
Cell: ex_stage_i/mult_i/mult_230/U355 (SAEDRVT14_EN3_3)
  Input location: (62.1955,225.563)
  Legal location: (61.57,225.45)
  Displacement:   0.636 um ( 1.06 row height)
Cell: id_stage_i/U93 (SAEDRVT14_AO2BB2_V1_4)
  Input location: (93.3783,155.817)
  Legal location: (93.39,156.45)
  Displacement:   0.633 um ( 1.06 row height)
Cell: id_stage_i/pc_ex_o_reg_18_ (SAEDRVT14_FSDPRBQ_V2_4)
  Input location: (92.8098,153.439)
  Legal location: (92.798,154.05)
  Displacement:   0.612 um ( 1.02 row height)
Cell: id_stage_i/registers_i/U2361 (SAEDRVT14_INV_PS_3)
  Input location: (220.625,82.051)
  Legal location: (220.596,82.65)
  Displacement:   0.600 um ( 1.00 row height)

Legalization succeeded.
Total Legalizer CPU: 3.895
----------------------------------------------------------------
1
icc2_shell> check_pg_drc
Command check_pg_drc started  at Thu Mar  7 01:34:11 2024
Command check_pg_drc finished at Thu Mar  7 01:34:12 2024
CPU usage for check_pg_drc: 10.69 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 1.64 seconds ( 0.00 hours)
No errors found.
icc2_shell> analyze_design_violations
****************************************
Report : Violation analysis
Design : riscv_core
Version: O-2018.06-SP1
Date   : Thu Mar  7 01:34:19 2024
****************************************

START_CMD: analyze_design_violations CPU:    447 s ( 0.12 hr) ELAPSE:    592 s ( 0.16 hr) MEM-PEAK:   581 Mb Thu Mar  7 01:34:19 2024
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core_3_after_pns.design'. (TIM-125)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: Design Average RC for design riscv_core_3_after_pns  (NEX-011)
Information: r = 2.489844 ohm/um, via_r = 0.488970 ohm/cut, c = 0.143488 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.777025 ohm/um, via_r = 0.580198 ohm/cut, c = 0.128277 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (112500 112500) (2270340 2266500)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Design utilization is 0.431859
Information: The RC mode used is VR for design 'riscv_core'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 29305, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1182, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

  Start analyzing MAX_TRANS violations.

  No max_trans violation is found.

END_CMD: analyze_design_violations CPU:    461 s ( 0.13 hr) ELAPSE:    596 s ( 0.17 hr) MEM-PEAK:   581 Mb Thu Mar  7 01:34:23 2024
icc2_shell> place_opt
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)

Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (112500 112500) (2270340 2266500)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2
Running merge clock gates
Setting all modes active.
Information: CTS will work on the following scenarios. (CTS-101)
   func_fast    (Mode: func; Corner: fast)
   func_slow    (Mode: func; Corner: slow)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: Clock derating is disabled

CTS related app options set by user:
   No CTS related app option is set.

No single-bit representative was found for multibit lib cell 'saed14rvt_ss0p6vm40c/SAEDRVT14_FSDN2_V2_0P5'. (SQM-2004)
No single-bit representative was found for multibit lib cell 'saed14rvt_ss0p6vm40c/SAEDRVT14_FSDN2_V2_1'. (SQM-2004)
No single-bit representative was found for multibit lib cell 'saed14rvt_ss0p6vm40c/SAEDRVT14_FSDN2_V2_2'. (SQM-2004)
No single-bit representative was found for multibit lib cell 'saed14rvt_ss0p6vm40c/SAEDRVT14_FSDN2_V2_4'. (SQM-2004)
No single-bit representative was found for multibit lib cell 'saed14rvt_ss0p6vm40c/SAEDRVT14_FSDN4_V2_0P5'. (SQM-2004)
No single-bit representative was found for multibit lib cell 'saed14rvt_ss0p6vm40c/SAEDRVT14_FSDN4_V2_1'. (SQM-2004)
No single-bit representative was found for multibit lib cell 'saed14rvt_ss0p6vm40c/SAEDRVT14_FSDN4_V2_2'. (SQM-2004)
No single-bit representative was found for multibit lib cell 'saed14rvt_ss0p6vm40c/SAEDRVT14_FSDN4_V2_4'. (SQM-2004)

MCG (merge_clock_gates) Statistics: ICG
    ICG                           1
    Attempt                       0
    Survivor                      0
    Removed                       0
    Total ICG at the end          1

Clearing enable all modes setting.

MCG (merge_clock_gates) Statistics: Total
    ICG                           1
    Attempt                       0
    Survivor                      0
    Removed                       0
    Total ICG at the end          1

Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (112500 112500) (2270340 2266500)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Running initial placement
----------------------------------------------------------------
running create_placement
Info: embedded eLpp will optimize for scenario func_fast
Info: embedded eLpp will optimize for scenario func_slow
Information: Activity for scenario func_fast was cached, no propagation required. (POW-005)
Information: Activity for scenario func_slow was cached, no propagation required. (POW-005)
Info: e-eLpp used with low effort

Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                

Start transferring placement data.
e-eLpp: of 77846 nets, 27296 have non-zero toggle rates, with a max toggle rate of 0.400
Restructuring in 74 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Information: Automatic timing control is enabled.
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
DTDP placement: scenario=func_slow
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.20, congestion_driven_max_util 0.87. (PLACE-027)
Running precluster optimization.
coarse place 0% done.
coarse place 6% done.
coarse place 11% done.
coarse place 17% done.
coarse place 22% done.
coarse place 28% done.
coarse place 33% done.
coarse place 39% done.
coarse place 44% done.
coarse place 50% done.
e-eLpp: of 77846 nets, 27622 have non-zero toggle rates, with a max toggle rate of 0.400
coarse place 56% done.
e-eLpp: of 77846 nets, 27640 have non-zero toggle rates, with a max toggle rate of 0.400
coarse place 61% done.
e-eLpp: of 77846 nets, 27652 have non-zero toggle rates, with a max toggle rate of 0.400
coarse place 67% done.
e-eLpp: of 77846 nets, 27654 have non-zero toggle rates, with a max toggle rate of 0.400
coarse place 72% done.
e-eLpp: of 77846 nets, 27666 have non-zero toggle rates, with a max toggle rate of 0.400
coarse place 78% done.
e-eLpp: of 77846 nets, 27672 have non-zero toggle rates, with a max toggle rate of 0.400
coarse place 83% done.
e-eLpp: of 77846 nets, 27672 have non-zero toggle rates, with a max toggle rate of 0.400
coarse place 89% done.
e-eLpp: of 77846 nets, 27672 have non-zero toggle rates, with a max toggle rate of 0.400
coarse place 94% done.
e-eLpp: of 77846 nets, 27670 have non-zero toggle rates, with a max toggle rate of 0.400
e-eLpp: of 77846 nets, 27678 have non-zero toggle rates, with a max toggle rate of 0.400
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 5.66557e+09
----------------------------------------------------------------

Running initial HFS and DRC step.
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Current block utilization is '0.40080', effective utilization is '0.43186'. (OPT-055)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core_3_after_pns.design'. (TIM-125)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: Design Average RC for design riscv_core_3_after_pns  (NEX-011)
Information: r = 2.489844 ohm/um, via_r = 0.488970 ohm/cut, c = 0.143048 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.777025 ohm/um, via_r = 0.580198 ohm/cut, c = 0.128240 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'riscv_core'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 29305, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1214, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:11:08     0.000     0.000 20072.752     0.000   151.057      1615      5495         0     0.000       653 

Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
START_FUNC: psynopt_delay_opto CPU:    699 s ( 0.19 hr) ELAPSE:    670 s ( 0.19 hr) MEM-PEAK:   653 Mb Thu Mar  7 01:35:37 2024

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%
INFO: sweep stats: 13 gates / 848 nets gobbled, 0 gates (0 seq) simplified
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:11:12     0.000     0.000 20066.848     0.000   151.057      1615      5492         0     0.000       653 

END_FUNC: psynopt_delay_opto   CPU:    702 s ( 0.19 hr) ELAPSE:    673 s ( 0.19 hr) MEM-PEAK:   653 Mb Thu Mar  7 01:35:40 2024

    Scenario func_fast  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario func_fast  WNHS = 0.000000, TNHS = 0.000000, NHVP = 0
    Scenario func_slow  WNHS = 0.000000, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     MIN DELAY 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY       COST   
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- -----------
      0:11:14     0.000     0.000 20066.848     0.000   151.057      1615      5492         0     0.000       653     0.027

Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Found 91 buffer-tree drivers

Roi-HfsDrc SN: 3403505 (428.494202)

Processing Buffer Trees  (ROI) ... 

Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
    [10]  10% ...
    [20]  20% ...
    [30]  30% ...
    [40]  40% ...
    [50]  50% ...
    [60]  60% ...
    [70]  70% ...
    [80]  80% ...
    [90]  90% ...
    [91] 100%  Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:          631          171
  Inverters:          111           44
------------ ------------ ------------
      Total:          742          215
------------ ------------ ------------

Number of Drivers Sized: 66 [72.53%]

ZBuf-MEM(max-mem) = total 704024 K / inuse 687800 K
Information: The net parasitics of block riscv_core are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core_3_after_pns.design'. (TIM-125)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: Design Average RC for design riscv_core_3_after_pns  (NEX-011)
Information: r = 2.489889 ohm/um, via_r = 0.489084 ohm/cut, c = 0.143043 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.777025 ohm/um, via_r = 0.580198 ohm/cut, c = 0.128237 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'riscv_core'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 28772, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1275, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:11:25     0.000     0.000 19992.299     0.000     0.000      1155      5425         0     0.000       687 


    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:11:25     0.000     0.000 19992.299     0.000     0.000      1155      5425         0     0.000       687 

Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)

Running initial optimization step.
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
START_FUNC: psynopt_delay_opto CPU:    741 s ( 0.21 hr) ELAPSE:    686 s ( 0.19 hr) MEM-PEAK:   687 Mb Thu Mar  7 01:35:53 2024

    Processing cells 
    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:11:26     0.000     0.000 19992.299     0.000     0.000      1155      5425         0     0.000       687 


    Processing cells 
    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:11:26     0.000     0.000 19992.299     0.000     0.000      1155      5425         0     0.000       687 


    Processing cells 
    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:11:26     0.000     0.000 19992.299     0.000     0.000      1155      5425         0     0.000       687 


    Processing cells 
    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:11:26     0.000     0.000 19992.299     0.000     0.000      1155      5425         0     0.000       687 

END_FUNC: psynopt_delay_opto   CPU:    742 s ( 0.21 hr) ELAPSE:    687 s ( 0.19 hr) MEM-PEAK:   687 Mb Thu Mar  7 01:35:53 2024
START_FUNC: psynopt_delay_opto CPU:    742 s ( 0.21 hr) ELAPSE:    687 s ( 0.19 hr) MEM-PEAK:   687 Mb Thu Mar  7 01:35:53 2024
Drc Mode Option: auto
ABF: Best buffer=SAEDRVT14_BUF_20: best inverter=SAEDRVT14_INV_S_20: useInverter=true: effort=low: 1.436: func_slow: 0
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
ABF: Core Area = 50 X 50 ()

    Processing cells 
    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:11:27     0.000     0.000 19992.299     0.000     0.000      1155      5425         0     0.000       687 


    Processing cells 
    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:11:28     0.000     0.000 19992.299     0.000     0.000      1155      5425         0     0.000       687 

END_FUNC: psynopt_delay_opto   CPU:    743 s ( 0.21 hr) ELAPSE:    688 s ( 0.19 hr) MEM-PEAK:   687 Mb Thu Mar  7 01:35:55 2024
START_FUNC: psynopt_delay_opto CPU:    743 s ( 0.21 hr) ELAPSE:    688 s ( 0.19 hr) MEM-PEAK:   687 Mb Thu Mar  7 01:35:55 2024

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:11:31     0.000     0.000 19774.961     0.000     0.000       533      5323         0     0.000       687 

END_FUNC: psynopt_delay_opto   CPU:    759 s ( 0.21 hr) ELAPSE:    691 s ( 0.19 hr) MEM-PEAK:   687 Mb Thu Mar  7 01:35:58 2024
START_FUNC: psynopt_delay_opto CPU:    759 s ( 0.21 hr) ELAPSE:    691 s ( 0.19 hr) MEM-PEAK:   687 Mb Thu Mar  7 01:35:58 2024

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:11:32     0.000     0.000 19774.961     0.000     0.000       533      5323         0     0.000       687 

END_FUNC: psynopt_delay_opto   CPU:    760 s ( 0.21 hr) ELAPSE:    692 s ( 0.19 hr) MEM-PEAK:   687 Mb Thu Mar  7 01:35:59 2024
Information: The net parasitics of block riscv_core are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core_3_after_pns.design'. (TIM-125)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: Design Average RC for design riscv_core_3_after_pns  (NEX-011)
Information: r = 2.489934 ohm/um, via_r = 0.489199 ohm/cut, c = 0.143038 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.777025 ohm/um, via_r = 0.580198 ohm/cut, c = 0.128235 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'riscv_core'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 28048, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1398, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:11:33     0.000     0.000 19774.961     0.000     0.000       533      5323         0     0.000       687 


INFO: sweep stats: 0 gates / 432 nets gobbled, 0 gates (0 seq) simplified

Running final (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Current block utilization is '0.39430', effective utilization is '0.42545'. (OPT-055)
chip utilization before DTDP: 0.43
Start Timing-driven placement

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                

Start transferring placement data.
Completed transferring placement data.
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Snapped 27630 standard cells to the nearest  cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 3285 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.placement_timing_driven_mode                     :        false               
global.timing_driven                                    :        false               

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Warning: Standard cell pin SAEDRVT14_AO21B_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_MM_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_6/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUX2_4/D0 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO2BB2_V1_4/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_8/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_8/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_MM_3/A1 has no valid via regions. (ZRT-044)
Warning: Via regions for port SAEDRVT14_OA33_4/B3 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_4/B2 may block other ports completely. (ZRT-045)
Warning: Standard cell pin SAEDRVT14_OA33_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OR3_4/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_4/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/C1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO32_4/A1 has no valid via regions. (ZRT-044)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:01 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Read DB] Stage (MB): Used  110  Alloctr  112  Proc   84 
[End of Read DB] Total (MB): Used  115  Alloctr  117  Proc 3370 
Constructing data structure ...
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Global cell size is adjusted to 2.5 times of standard cell row height.
Design statistics:
Design Bounding Box (0.00,0.00,238.28,237.90)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.03, min space = 0.04 pitch = 0.15
layer M2, dir Ver, min width = 0.03, min space = 0.04 pitch = 0.30
layer M3, dir Hor, min width = 0.03, min space = 0.04 pitch = 0.30
layer M4, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M5, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M6, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M7, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M8, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M9, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer MRDL, dir Ver, min width = 2.00, min space = 2.00 pitch = 0.60
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  116  Alloctr  118  Proc 3370 
Net statistics:
Total number of nets     = 28103
Number of nets to route  = 27754
Number of single or zero port nets = 53
296 nets are fully connected,
 of which 296 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build All Nets] Stage (MB): Used   10  Alloctr   10  Proc    0 
[End of Build All Nets] Total (MB): Used  126  Alloctr  129  Proc 3370 
Average gCell capacity  4.12     on layer (1)    M1
Average gCell capacity  3.01     on layer (2)    M2
Average gCell capacity  4.98     on layer (3)    M3
Average gCell capacity  12.48    on layer (4)    M4
Average gCell capacity  8.06     on layer (5)    M5
Average gCell capacity  6.61     on layer (6)    M6
Average gCell capacity  6.08     on layer (7)    M7
Average gCell capacity  6.62     on layer (8)    M8
Average gCell capacity  6.60     on layer (9)    M9
Average gCell capacity  2.48     on layer (10)   MRDL
Average number of tracks per gCell 9.98  on layer (1)    M1
Average number of tracks per gCell 5.01  on layer (2)    M2
Average number of tracks per gCell 5.00  on layer (3)    M3
Average number of tracks per gCell 12.49         on layer (4)    M4
Average number of tracks per gCell 12.47         on layer (5)    M5
Average number of tracks per gCell 12.49         on layer (6)    M6
Average number of tracks per gCell 12.47         on layer (7)    M7
Average number of tracks per gCell 12.49         on layer (8)    M8
Average number of tracks per gCell 12.47         on layer (9)    M9
Average number of tracks per gCell 2.50  on layer (10)   MRDL
Number of gCells = 252810
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    4  Alloctr    4  Proc    8 
[End of Build Congestion map] Total (MB): Used  130  Alloctr  133  Proc 3378 
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Data] Stage (MB): Used   15  Alloctr   15  Proc    8 
[End of Build Data] Total (MB): Used  131  Alloctr  133  Proc 3378 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:01 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  131  Alloctr  133  Proc 3378 
Information: Using 8 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
60% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
70% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
80% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
90% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:08 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[End of Initial Routing] Stage (MB): Used   16  Alloctr   16  Proc   16 
[End of Initial Routing] Total (MB): Used  147  Alloctr  150  Proc 3394 
Initial. Routing result:
Initial. Both Dirs: Overflow = 29152 Max = 11 GRCs = 22205 (43.92%)
Initial. H routing: Overflow = 14551 Max = 11 (GRCs =  1) GRCs = 11651 (46.09%)
Initial. V routing: Overflow = 14601 Max =  9 (GRCs =  1) GRCs = 10554 (41.75%)
Initial. M1         Overflow =  1029 Max =  4 (GRCs =  4) GRCs =   845 (3.34%)
Initial. M2         Overflow = 13558 Max =  9 (GRCs =  1) GRCs =  9410 (37.22%)
Initial. M3         Overflow = 12928 Max = 11 (GRCs =  1) GRCs = 10224 (40.44%)
Initial. M4         Overflow =   934 Max =  6 (GRCs =  2) GRCs =  1056 (4.18%)
Initial. M5         Overflow =   527 Max =  5 (GRCs =  1) GRCs =   525 (2.08%)
Initial. M6         Overflow =    75 Max =  3 (GRCs =  1) GRCs =    66 (0.26%)
Initial. M7         Overflow =    48 Max =  3 (GRCs =  1) GRCs =    43 (0.17%)
Initial. M8         Overflow =    33 Max =  4 (GRCs =  1) GRCs =    22 (0.09%)
Initial. M9         Overflow =    18 Max =  3 (GRCs =  2) GRCs =    14 (0.06%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 440749.41
Initial. Layer M1 wire length = 31605.65
Initial. Layer M2 wire length = 24925.68
Initial. Layer M3 wire length = 33169.93
Initial. Layer M4 wire length = 153985.26
Initial. Layer M5 wire length = 98721.07
Initial. Layer M6 wire length = 46217.03
Initial. Layer M7 wire length = 37119.94
Initial. Layer M8 wire length = 9807.27
Initial. Layer M9 wire length = 5197.59
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 259817
Initial. Via VIA12SQ_C count = 75703
Initial. Via VIA23SQ_C count = 82329
Initial. Via VIA34SQ_C count = 60352
Initial. Via VIA45SQ count = 30657
Initial. Via VIA56SQ count = 5698
Initial. Via VIA67SQ_C count = 3798
Initial. Via VIA78SQ_C count = 923
Initial. Via VIA89_C count = 357
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
20% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
30% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
40% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
50% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
60% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:06
70% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:06
80% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:06
90% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:06
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:12 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[End of Phase1 Routing] Stage (MB): Used    2  Alloctr    3  Proc    2 
[End of Phase1 Routing] Total (MB): Used  150  Alloctr  153  Proc 3397 
phase1. Routing result:
phase1. Both Dirs: Overflow = 22961 Max = 9 GRCs = 18183 (35.96%)
phase1. H routing: Overflow =  9007 Max = 9 (GRCs =  1) GRCs =  8260 (32.67%)
phase1. V routing: Overflow = 13953 Max = 9 (GRCs =  1) GRCs =  9923 (39.25%)
phase1. M1         Overflow =   559 Max = 5 (GRCs =  1) GRCs =   507 (2.01%)
phase1. M2         Overflow = 13878 Max = 9 (GRCs =  1) GRCs =  9750 (38.57%)
phase1. M3         Overflow =  8373 Max = 9 (GRCs =  1) GRCs =  7664 (30.32%)
phase1. M4         Overflow =    65 Max = 2 (GRCs = 15) GRCs =   164 (0.65%)
phase1. M5         Overflow =    47 Max = 2 (GRCs =  2) GRCs =    65 (0.26%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M8         Overflow =    10 Max = 2 (GRCs =  1) GRCs =     9 (0.04%)
phase1. M9         Overflow =    26 Max = 3 (GRCs =  1) GRCs =    23 (0.09%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 455539.79
phase1. Layer M1 wire length = 33320.98
phase1. Layer M2 wire length = 29924.74
phase1. Layer M3 wire length = 28758.98
phase1. Layer M4 wire length = 145589.50
phase1. Layer M5 wire length = 94740.22
phase1. Layer M6 wire length = 49643.77
phase1. Layer M7 wire length = 43838.67
phase1. Layer M8 wire length = 18110.36
phase1. Layer M9 wire length = 11612.58
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 258726
phase1. Via VIA12SQ_C count = 74868
phase1. Via VIA23SQ_C count = 76900
phase1. Via VIA34SQ_C count = 55079
phase1. Via VIA45SQ count = 34746
phase1. Via VIA56SQ count = 8299
phase1. Via VIA67SQ_C count = 5933
phase1. Via VIA78SQ_C count = 2071
phase1. Via VIA89_C count = 830
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
10% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
20% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:06
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:09 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc   16 
[End of Phase2 Routing] Total (MB): Used  150  Alloctr  153  Proc 3413 
phase2. Routing result:
phase2. Both Dirs: Overflow = 22393 Max = 8 GRCs = 18291 (36.18%)
phase2. H routing: Overflow =  7804 Max = 8 (GRCs =  1) GRCs =  7676 (30.36%)
phase2. V routing: Overflow = 14588 Max = 8 (GRCs =  7) GRCs = 10615 (41.99%)
phase2. M1         Overflow =   385 Max = 3 (GRCs =  3) GRCs =   367 (1.45%)
phase2. M2         Overflow = 14542 Max = 8 (GRCs =  7) GRCs = 10494 (41.51%)
phase2. M3         Overflow =  7390 Max = 8 (GRCs =  1) GRCs =  7269 (28.75%)
phase2. M4         Overflow =    39 Max = 2 (GRCs =  6) GRCs =   115 (0.45%)
phase2. M5         Overflow =    13 Max = 1 (GRCs = 26) GRCs =    26 (0.10%)
phase2. M6         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     6 Max = 2 (GRCs =  1) GRCs =     5 (0.02%)
phase2. M9         Overflow =    15 Max = 2 (GRCs =  1) GRCs =    14 (0.06%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 458986.04
phase2. Layer M1 wire length = 33951.34
phase2. Layer M2 wire length = 29938.76
phase2. Layer M3 wire length = 28377.14
phase2. Layer M4 wire length = 145740.51
phase2. Layer M5 wire length = 94722.32
phase2. Layer M6 wire length = 50524.57
phase2. Layer M7 wire length = 45094.56
phase2. Layer M8 wire length = 18532.51
phase2. Layer M9 wire length = 12104.34
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 260749
phase2. Via VIA12SQ_C count = 74661
phase2. Via VIA23SQ_C count = 76986
phase2. Via VIA34SQ_C count = 55384
phase2. Via VIA45SQ count = 35625
phase2. Via VIA56SQ count = 8773
phase2. Via VIA67SQ_C count = 6275
phase2. Via VIA78SQ_C count = 2170
phase2. Via VIA89_C count = 875
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:32 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:34 total=0:00:34
[End of Whole Chip Routing] Stage (MB): Used   34  Alloctr   36  Proc   43 
[End of Whole Chip Routing] Total (MB): Used  150  Alloctr  153  Proc 3413 

Information: Global Routing terminated early: false (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   = 37.19 %
Peak    vertical track utilization   = 121.05 %
Average horizontal track utilization = 37.09 %
Peak    horizontal track utilization = 240.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -3  Alloctr   -3  Proc    0 
[GR: Done] Total (MB): Used  147  Alloctr  150  Proc 3413 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:33 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:38 total=0:00:38
[GR: Done] Stage (MB): Used  142  Alloctr  145  Proc  128 
[GR: Done] Total (MB): Used  147  Alloctr  150  Proc 3413 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[DBOUT] Elapsed real time: 0:00:00 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBOUT] Stage (MB): Used -131  Alloctr -133  Proc    0 
[DBOUT] Total (MB): Used    4  Alloctr    5  Proc 3413 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:33 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:38 total=0:00:38
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc  128 
[End of Global Routing] Total (MB): Used    4  Alloctr    5  Proc 3413 
Information: 35.16% of design has horizontal routing density above target_routing_density of 0.80.
Information: 23.29% of design has vertical routing density above target_routing_density of 0.80.
Running placement using 8 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.90. (PLACE-027)
coarse place 100% done.
Information: Reducing cell density for 96.9% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.41 to 0.69. (PLACE-030)
Information: Coarse placer weighted wire length estimate = 4.37443e+09
Information: The RC mode used is VR for design 'riscv_core'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 28048, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1398, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
eLpp: using low effort
eLpp: will optimize for scenario func_fast
eLpp: will optimize for scenario func_slow
Information: Doing activity propagation for mode 'func' and corner 'fast' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_fast (POW-052)
Scenario func_fast, iteration 1: expecting at least 5
Scenario func_fast, iteration 2: expecting at least 6
Scenario func_fast, iteration 3: expecting at least 6
Scenario func_fast, iteration 4: expecting at least 6
Scenario func_fast, iteration 5: expecting at least 6
Scenario func_fast, iteration 6: expecting at least 6
Information: Propagated activity on scenario func_slow identical to that on func_fast (POW-006)
eLpp: of 28048 nets, 7495 have non-zero toggle rates, with a max toggle rate of 0.400
eLpp: created weights for 28048 nets with range (0.9000 - 18.9367)
Start transferring placement data.
Information: using 28048 net weights with range (0.9 - 18.9367)
Information: Automatic timing control is enabled.
DTDP placement: scenario=func_slow
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.90. (PLACE-027)
coarse place 50% done.
coarse place 60% done.
coarse place 70% done.
coarse place 80% done.
coarse place 90% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 5.11991e+09
Completed Timing-driven placement, Elapsed time =   0: 0:59 
Moved 27827 out of 30534 cells, ratio = 0.911345
Total displacement = 131576.375000(um)
Max displacement = 304.681000(um), load_store_unit_i/placeHFSINV_1099_149 (11.250000, 11.850000, 4) => (203.001495, 124.779503, 4)
Displacement histogram:
----------------------------------------------------------------
Fixing logic constant
Fixing logic constant
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core_3_after_pns.design'. (TIM-125)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: Design Average RC for design riscv_core_3_after_pns  (NEX-011)
Information: r = 2.489933 ohm/um, via_r = 0.489199 ohm/cut, c = 0.142114 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.777025 ohm/um, via_r = 0.580198 ohm/cut, c = 0.127609 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'riscv_core'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 28048, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1342, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
------------------------
Begin tie-cell insertion
INFO: debug level = 0
INFO: max fanout = 999
INFO: max diameter (in user unit) = 12.00
INFO: Available logic one lib cells: SAEDRVT14_TIE1_4 
INFO: Available logic zero lib cells: SAEDRVT14_TIE0_4 
INFO: Tie cell support for abstract block enabled
INFO: Found 2 tie-hi cells with 12 load pins
INFO: Found 15 tie-low cells with 4554 load pins
INFO: Number of nets with violations: 17
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
INFO: Removed 2 tie-hi cells
INFO: Removed 15 tie-low cells
INFO: Found 122 top-level ports
INFO: Added 6 tie-hi cells
INFO: Added 336 tie-low cells
----------------------------------------------------------------
Running legalize_placement
Start Legalization
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 360 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 0 vias out of 6163 total vias.

Legalizing Top Level Design riscv_core ... 
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     46479.9        30874        Yes DEFAULT_VA

Optimizing attract points
    Done attract points (0 sec)
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  30874
number of references:               119
number of site rows:                359
number of locations attempted:   320687
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       28167 (416465 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.198 um ( 0.33 row height)
rms weighted cell displacement:   0.198 um ( 0.33 row height)
max cell displacement:            1.628 um ( 2.71 row height)
avg cell displacement:            0.164 um ( 0.27 row height)
avg weighted cell displacement:   0.164 um ( 0.27 row height)
number of cells moved:            27966
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: placeoptlc_329 (SAEDRVT14_TIE0_4)
  Input location: (11.25,226.05)
  Legal location: (12.878,226.05)
  Displacement:   1.628 um ( 2.71 row height)
Cell: id_stage_i/registers_i/mem_reg_19__13_ (SAEDRVT14_FSDPRBQ_V2_4)
  Input location: (137.972,104.938)
  Legal location: (139.492,104.85)
  Displacement:   1.523 um ( 2.54 row height)
Cell: id_stage_i/registers_i/mem_reg_18__6_ (SAEDRVT14_FSDPRBQ_V2_4)
  Input location: (138.028,86.65)
  Legal location: (139.492,86.85)
  Displacement:   1.478 um ( 2.46 row height)
Cell: placeoptlc_331 (SAEDRVT14_TIE0_4)
  Input location: (11.25,226.05)
  Legal location: (12.064,224.85)
  Displacement:   1.450 um ( 2.42 row height)
Cell: id_stage_i/registers_i/mem_reg_12__22_ (SAEDRVT14_FSDPRBQ_V2_4)
  Input location: (138.137,45.5373)
  Legal location: (139.492,46.05)
  Displacement:   1.448 um ( 2.41 row height)
Cell: placeoptlc_335 (SAEDRVT14_TIE1_4)
  Input location: (11.25,11.25)
  Legal location: (11.916,12.45)
  Displacement:   1.372 um ( 2.29 row height)
Cell: id_stage_i/registers_i/mem_reg_12__26_ (SAEDRVT14_FSDPRBQ_V2_4)
  Input location: (138.149,47.4233)
  Legal location: (139.492,47.25)
  Displacement:   1.354 um ( 2.26 row height)
Cell: id_stage_i/registers_i/mem_reg_17__15_ (SAEDRVT14_FSDPRBQ_V2_4)
  Input location: (138.234,94.994)
  Legal location: (139.492,95.25)
  Displacement:   1.284 um ( 2.14 row height)
Cell: id_stage_i/registers_i/mem_reg_18__24_ (SAEDRVT14_FSDPRBQ_V2_4)
  Input location: (137.506,81.9593)
  Legal location: (136.236,82.05)
  Displacement:   1.273 um ( 2.12 row height)
Cell: ex_stage_i/alu_i/int_div_div_i/BReg_DP_reg_20_ (SAEDRVT14_FSDPRBQ_V2_4)
  Input location: (212.65,167.194)
  Legal location: (212.678,168.45)
  Displacement:   1.256 um ( 2.09 row height)

Completed Legalization, Elapsed time =   0: 0: 5 
Moved 27951 out of 30859 cells, ratio = 0.905765
Total displacement = 11201.992188(um)
Max displacement = 2.467300(um), id_stage_i/registers_i/mem_reg_12__22_ (138.137405, 45.537300, 0) => (139.492004, 46.650002, 4)
Displacement histogram:
Information: The net parasitics of block riscv_core are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core_3_after_pns.design'. (TIM-125)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: Design Average RC for design riscv_core_3_after_pns  (NEX-011)
Information: r = 2.489889 ohm/um, via_r = 0.489084 ohm/cut, c = 0.142119 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.777025 ohm/um, via_r = 0.580198 ohm/cut, c = 0.127612 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'riscv_core'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 28373, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1323, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:12:44     0.000     0.000 19933.336     0.000     0.000       533      5323         0     0.000       783 


Information: The net parasitics of block riscv_core are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core_3_after_pns.design'. (TIM-125)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: Design Average RC for design riscv_core_3_after_pns  (NEX-011)
Information: r = 2.489889 ohm/um, via_r = 0.489084 ohm/cut, c = 0.142119 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.777025 ohm/um, via_r = 0.580198 ohm/cut, c = 0.127612 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (112500 112500) (2270340 2266500)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Current block utilization is '0.39770', effective utilization is '0.42886'. (OPT-055)
Information: The RC mode used is VR for design 'riscv_core'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 28373, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 28372, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func_fast  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:12:49     0.000     0.000 19933.336     0.000     0.000       533      5323         0     0.000       783 

Running final optimization step.
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)

Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 


npo-place-opt timing update complete          CPU:   830 s (  0.23 hr )  ELAPSE:   770 s (  0.21 hr )  MEM-PEAK:   783 MB

npo-place-opt initial QoR
_________________________
Scenario Mapping Table
1: func_fast
2: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: CLK_I

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000      0        -          -      -        0     0.0000        0 58493944.0
    2   *   0.0000     0.0000      0        -          -      -        0     0.0000        0 154986.328
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000      0   0.0000     0.0000      0        0     0.0000        0 58493944.0     18491.05      28167        534       5323
--------------------------------------------------------------------------------------------------------------------

npo-place-opt initial QoR Summary       WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
npo-place-opt initial QoR Summary    0.0000     0.0000      0   0.0000     0.0000      0        0        0 58493944.0     18491.05      28167
Information: The netlist and extraction change observers are disabled for further incremental timing updates during on-route optimization. (TIM-119)
INFO: using 8 threads
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
npo-place-opt initialization complete         CPU:   838 s (  0.23 hr )  ELAPSE:   776 s (  0.22 hr )  MEM-PEAK:   783 MB
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
npo-place-opt optimization summary            SETUP-COST HOLD-COST LDRC-COST        AREA       POWER     ELAPSE (hr)
Information: The netlist and extraction change observers are enabled for further incremental timing updates. (TIM-120)

Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
npo-place-opt optimization Phase 8 Iter  1          0.00      0.00         0       0.018  58493944.00           0.216
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
npo-place-opt optimization Phase 8 Iter  2          0.00      0.00         0       0.018  58493944.00           0.217

CCL: Total Usage Adjustment : 1
route.global.debug_compact_coef 4
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Warning: Standard cell pin SAEDRVT14_AOI22_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_MM_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO2BB2_V1_4/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUX2_4/D0 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_6/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_8/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_8/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_MM_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OR3_4/A3 has no valid via regions. (ZRT-044)
Warning: Via regions for port SAEDRVT14_OA33_4/B3 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_4/B2 may block other ports completely. (ZRT-045)
Warning: Standard cell pin SAEDRVT14_OA33_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_4/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/C1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO32_4/A1 has no valid via regions. (ZRT-044)
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Updating congestion ...
Updating congestion ...
route.global.debug_compact_coef 1
INFO: Derive row count 24 from GR congestion map (99/4)
INFO: Derive col count 24 from GR congestion map (99/4)
npo-place-opt optimization Phase 9 Iter  1          0.00      0.00         0       0.018  58493944.00           0.218
npo-place-opt optimization Phase 9 Iter  2          0.00      0.00         0       0.018  58493944.00           0.218
npo-place-opt optimization Phase 9 Iter  3          0.00      0.00         0       0.018  58493944.00           0.218
npo-place-opt optimization Phase 9 Iter  4          0.00      0.00         0       0.018  58493944.00           0.218
PBO-INFO:  LR disabled
npo-place-opt optimization Phase 9 Iter  5          0.00      0.00         0       0.018  58493944.00           0.218
npo-place-opt optimization Phase 9 Iter  6          0.00      0.00         0       0.018  58493944.00           0.218
PBO-INFO:  LR disabled
npo-place-opt optimization Phase 9 Iter  7          0.00      0.00         0       0.018  58493944.00           0.218

npo-place-opt optimization Phase 10 Iter  1         0.00      0.00         0       0.018  58493944.00           0.218

Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
npo-place-opt optimization Phase 11 Iter  1         0.00      0.00         0       0.018  58493944.00           0.219
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483652.design
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483653.design
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483655.design
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483654.design
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483650.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483655.design (time 0s)
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483654.design (time 0s)
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483648.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483650.design (time 0s)
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483649.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483652.design (time 0s)
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483651.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483648.design (time 0s)
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483649.design (time 0s)
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483653.design (time 0s)
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483651.design (time 0s)

npo-place-opt optimization Phase 12 Iter  1         0.00      0.00         0       0.018  57824860.00           0.221

Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
npo-place-opt optimization Phase 13 Iter  1         0.00      0.00         0       0.018  57064900.00           0.222
npo-place-opt optimization Phase 13 Iter  2         0.00      0.00         0       0.018  57064900.00           0.222
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483648.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483648.design (time 0s)
npo-place-opt optimization Phase 13 Iter  3         0.00      0.00         0       0.018  57065880.00           0.222

npo-place-opt optimization Phase 14 Iter  1         0.00      0.00         0       0.018  57065880.00           0.222

npo-place-opt optimization Phase 15 Iter  1         0.00      0.00         0       0.018  57065880.00           0.223
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483648.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483648.design (time 0s)
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483650.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483650.design (time 0s)
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483649.design
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483652.design
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483655.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483649.design (time 0s)
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483652.design (time 0s)
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483655.design (time 0s)
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483653.design
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483651.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483653.design (time 0s)
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483651.design (time 0s)
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483654.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483654.design (time 0s)

npo-place-opt optimization Phase 16 Iter  1         0.00      0.00         0       0.018  57065880.00           0.223

npo-place-opt optimization Phase 17 Iter  1         0.00      0.00         0       0.018  57059848.00           0.223
npo-place-opt optimization Phase 17 Iter  2         0.00      0.00         0       0.018  57059848.00           0.223

npo-place-opt optimization Phase 18 Iter  1         0.00      0.00         0       0.018  57059848.00           0.223

npo-place-opt optimization Phase 19 Iter  1         0.00      0.00         0       0.018  57059848.00           0.223

npo-place-opt optimization Phase 20 Iter  1         0.00      0.00         0       0.018  57059848.00           0.224

npo-place-opt optimization Phase 21 Iter  1         0.00      0.00         0       0.018  57059848.00           0.224
----------------------------------------------------------------
running legalize_placement
Information: The net parasitics of block riscv_core are cleared. (TIM-123)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 360 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 0 vias out of 6163 total vias.

Legalizing Top Level Design riscv_core ... 
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     46479.9        30527        Yes DEFAULT_VA

Optimizing attract points
    Done attract points (0 sec)
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (2 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  30527
number of references:               103
number of site rows:                359
number of locations attempted:   316734
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       27820 (411465 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.018 um ( 0.03 row height)
rms weighted cell displacement:   0.018 um ( 0.03 row height)
max cell displacement:            1.450 um ( 2.42 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:               24
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: placeoptlc_328 (SAEDRVT14_TIE0_4)
  Input location: (11.25,226.05)
  Legal location: (12.064,224.85)
  Displacement:   1.450 um ( 2.42 row height)
Cell: placeoptlc_898 (SAEDRVT14_TIE0_4)
  Input location: (11.25,226.05)
  Legal location: (12.064,225.45)
  Displacement:   1.011 um ( 1.69 row height)
Cell: placeoptlc_216 (SAEDRVT14_TIE0_4)
  Input location: (11.25,11.85)
  Legal location: (11.916,12.45)
  Displacement:   0.896 um ( 1.49 row height)
Cell: placeoptlc_896 (SAEDRVT14_TIE0_4)
  Input location: (11.25,11.25)
  Legal location: (11.916,11.85)
  Displacement:   0.896 um ( 1.49 row height)
Cell: placeoptlc_899 (SAEDRVT14_TIE0_4)
  Input location: (11.25,226.05)
  Legal location: (12.064,226.05)
  Displacement:   0.814 um ( 1.36 row height)
Cell: placeoptlc_333 (SAEDRVT14_TIE0_4)
  Input location: (12.064,226.05)
  Legal location: (12.878,226.05)
  Displacement:   0.814 um ( 1.36 row height)
Cell: placeoptlc_895 (SAEDRVT14_TIE0_4)
  Input location: (11.25,11.25)
  Legal location: (12.064,11.25)
  Displacement:   0.814 um ( 1.36 row height)
Cell: placeoptlc_908 (SAEDRVT14_TIE0_4)
  Input location: (146.966,13.65)
  Legal location: (146.152,13.65)
  Displacement:   0.814 um ( 1.36 row height)
Cell: placeoptlc_919 (SAEDRVT14_TIE0_4)
  Input location: (156.216,49.05)
  Legal location: (155.772,49.65)
  Displacement:   0.746 um ( 1.24 row height)
Cell: placeoptlc_910 (SAEDRVT14_TIE0_4)
  Input location: (163.098,52.05)
  Legal location: (162.358,52.05)
  Displacement:   0.740 um ( 1.23 row height)

Legalization succeeded.
Total Legalizer CPU: 4.305
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core_3_after_pns.design'. (TIM-125)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: Design Average RC for design riscv_core_3_after_pns  (NEX-011)
Information: r = 2.489933 ohm/um, via_r = 0.489199 ohm/cut, c = 0.142114 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.777025 ohm/um, via_r = 0.580198 ohm/cut, c = 0.127609 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'riscv_core'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 28026, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 28025, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)

CCL: Total Usage Adjustment : 1
route.global.debug_compact_coef 4
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_6/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_8/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_8/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUX2_4/D0 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO2BB2_V1_4/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_MM_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/B1 has no valid via regions. (ZRT-044)
Warning: Via regions for port SAEDRVT14_OA33_4/B3 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_4/B2 may block other ports completely. (ZRT-045)
Warning: Standard cell pin SAEDRVT14_OA33_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OR3_4/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_MM_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_4/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/C1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO32_4/A1 has no valid via regions. (ZRT-044)
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Updating congestion ...
Updating congestion ...
route.global.debug_compact_coef 1
INFO: Derive row count 24 from GR congestion map (99/4)
INFO: Derive col count 24 from GR congestion map (99/4)
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
npo-place-opt optimization Phase 22 Iter  1         0.00      0.00         0       0.018  57059848.00           0.227
npo-place-opt optimization Phase 22 Iter  2         0.00      0.00         0       0.018  57059848.00           0.227
npo-place-opt optimization Phase 22 Iter  3         0.00      0.00         0       0.018  57059848.00           0.227
npo-place-opt optimization Phase 22 Iter  4         0.00      0.00         0       0.018  57059848.00           0.227
PBO-INFO:  LR disabled
npo-place-opt optimization Phase 22 Iter  5         0.00      0.00         0       0.018  57059848.00           0.227

Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
npo-place-opt optimization Phase 23 Iter  1         0.00      0.00         0       0.018  57059848.00           0.227
npo-place-opt optimization Phase 23 Iter  2         0.00      0.00         0       0.018  57059848.00           0.228

npo-place-opt optimization Phase 24 Iter  1         0.00      0.00         0       0.018  57059848.00           0.228
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
npo-place-opt optimization Phase 24 Iter  2         0.00      0.00         0       0.018  57059848.00           0.229

npo-place-opt optimization Phase 25 Iter  1         0.00      0.00         0       0.018  57059848.00           0.229
----------------------------------------------------------------
running legalize_placement
Information: The net parasitics of block riscv_core are cleared. (TIM-123)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 360 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 0 vias out of 6163 total vias.

Legalizing Top Level Design riscv_core ... 
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     46479.9        30527        Yes DEFAULT_VA

Optimizing attract points
    Done attract points (1 sec)
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (2 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  30527
number of references:               103
number of site rows:                359
number of locations attempted:   316734
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       27820 (411465 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: if_stage_i/U158 (SAEDRVT14_AOI222_4)
  Input location: (130.02,25.65)
  Legal location: (130.02,25.65)
  Displacement:   0.000 um ( 0.00 row height)
Cell: load_store_unit_i/U372 (SAEDRVT14_AO33_4)
  Input location: (225.184,137.85)
  Legal location: (225.184,137.85)
  Displacement:   0.000 um ( 0.00 row height)
Cell: load_store_unit_i/U371 (SAEDRVT14_AO33_4)
  Input location: (225.406,139.65)
  Legal location: (225.406,139.65)
  Displacement:   0.000 um ( 0.00 row height)
Cell: id_stage_i/controller_i/U112 (SAEDRVT14_AO33_4)
  Input location: (142.452,143.25)
  Legal location: (142.452,143.25)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ex_stage_i/alu_i/U151 (SAEDRVT14_AO222_4)
  Input location: (214.824,188.85)
  Legal location: (214.824,188.85)
  Displacement:   0.000 um ( 0.00 row height)
Cell: id_stage_i/controller_i/U95 (SAEDRVT14_AO33_4)
  Input location: (142.896,140.85)
  Legal location: (142.896,140.85)
  Displacement:   0.000 um ( 0.00 row height)
Cell: id_stage_i/decoder_i/U604 (SAEDRVT14_AO33_4)
  Input location: (69.488,64.05)
  Legal location: (69.488,64.05)
  Displacement:   0.000 um ( 0.00 row height)
Cell: id_stage_i/decoder_i/U479 (SAEDRVT14_AO33_4)
  Input location: (67.638,85.05)
  Legal location: (67.638,85.05)
  Displacement:   0.000 um ( 0.00 row height)
Cell: id_stage_i/decoder_i/U478 (SAEDRVT14_AO33_4)
  Input location: (65.788,85.65)
  Legal location: (65.788,85.65)
  Displacement:   0.000 um ( 0.00 row height)
Cell: if_stage_i/U163 (SAEDRVT14_AOI222_4)
  Input location: (128.836,26.25)
  Legal location: (128.836,26.25)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 5.065
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core_3_after_pns.design'. (TIM-125)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: Design Average RC for design riscv_core_3_after_pns  (NEX-011)
Information: r = 2.489933 ohm/um, via_r = 0.489199 ohm/cut, c = 0.142114 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.777025 ohm/um, via_r = 0.580198 ohm/cut, c = 0.127609 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'riscv_core'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 28026, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 28025, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

npo-place-opt optimization Phase 26 Iter  1         0.00      0.00         0       0.018  57059848.00           0.231

npo-place-opt optimization Phase 27 Iter  1         0.00      0.00         0       0.018  57059848.00           0.231
Enable dominated scenarios

npo-place-opt optimization complete                 0.00      0.00         0       0.018  57059848.00           0.231
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  4.856221905874  3.105419904510  9.865245209851  6.078176364085  2.744730641123
8.318115604907  9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  2.615642318112  2.192974207273  0.965540841094  2.700191843881  3.840982364440
3.750206053169  7.663458842299  6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  2.044429912169  8.279190492845  1.185531890997  3.334489808244  5.867131031622
7.173894385364  9.669819999761  7.591487347087  7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  2.899744894780  2.404767277218  6.131668244054  4.100263466110  1.274240889655
4.570746653063  5.624878808820  7.826857253678  4.759133418263  5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474122495  5.295032796621  5.028305984634  6.111594846103  6.181480412107  1.581107665776
7.486041822107  9.584562469756  2.041727387119  3.921160867338  0.650488682345  9.472458902409  3.368484394994  4.897111549020  6.860149344452  7.706594051691  9.096161629235  2.199722109512  0.915918167443  5.466524608426
8.142690055883  4.607193265224  8.244463794567  3.504870705451  1.682716012888  7.173433718510  9.939562708373  3.617852772683  8.946772637652  6.865447532707  4.520762364326  3.092650809795  5.580734236993  1.131829063510
0.721709625254  7.515947417690  0.649322209371  1.017031043513  5.811519666269  5.826730883342  4.349383292435  0.216216918317  9.612142422527  2.017634782104  0.824335859782  0.358842686693  8.022027669284  2.603664885844
5.024802551363  1.359359521353  5.407563451201  2.804123477518  1.265300052200  0.417760313533  1.833872465081  6.448557737188  4.848373112548  7.632389055033  8.672210832389  4.214086716610  9.007635370112  3.308639478452
5.607471109985  8.514743640423  2.764676979434  9.324216938770  1.551199989997  2.300508202625  0.754685030179  1.961421411696  2.781303341418  8.050259955650  9.438725404125  9.138483042545  9.020217308464  9.978903795117
7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413524984361  3.309910198619  7.452798206103  1.902827924529  5.623407259547  2.964247808696  3.368229714207  7.095322915702  7.411344256476  6.944778276650
5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.605155657803  8.173730247963  9.287277774418  7.540401048505  0.000353317956  0.538668356721  4.755303890968  4.389142056592  1.217871001793  7.505306610467
0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950064138237  0.221226938718  4.029619314242  4.101543896875  2.780780565995  0.725976414657  8.793232887635  8.918644519113
5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  3.056717040238  2.672034803284  5.096613953298  1.514053470128  7.396800820513  5.512691127835
1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326983131  9.983514987880  5.818744227684  2.345211122627  0.037334805045  0.494212540392
8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.926377260982  8.357718862614  2.539490532744  6.654691918747  4.022403151365  6.796153802757
0.618562611981  3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  7.387119392116  0.867338065048  8.682345947245  3.607383136848  4.395710383398  1.541702686014  9.244460300010  4.051123209534
5.907689219704  1.709512091590  0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  6.012888717343  8.413494793956  2.709199265362  2.774365894677  2.637660216996  9.532239752994
6.656262309097  9.409795558072  6.136993113139  7.763510072170  9.625254751594  7.417690064932  2.209371101703  1.043513581151  9.666269582673  5.588226234938  3.293251925208  6.910099961214  2.422535831115  6.782636382351
9.141628035616  1.286693802201  9.569284260313  2.585844502480  2.551363135935  9.521353540756  3.451201280412  3.477518126530  0.052200041776  5.018417983387  2.466807548432  7.739860484837  3.112556393680  1.055565167149
4.124225421230  5.316610900762  7.270112330810  7.178452560747  1.109985851474  3.640423276467  6.979434932421  6.938770155119  9.989997230050  3.907509875468  5.031995090729  1.413378278130  3.341426435537  5.155182243790

npo-place-opt final QoR
_______________________
Scenario Mapping Table
1: func_fast
2: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: CLK_I

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.0000     0.0000      0   0.0000     0.0000      0
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000      0   0.0000     0.0000      0        0     0.0000        0 57059848.0
    2   *   0.0000     0.0000      0   0.0000     0.0000      0        0     0.0000        0 151327.688
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000      0   0.0000     0.0000      0        0     0.0000        0 57059848.0     18269.05      27820        181       5323
--------------------------------------------------------------------------------------------------------------------

npo-place-opt final QoR Summary         WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
npo-place-opt final QoR Summary      0.0000     0.0000      0   0.0000     0.0000      0        0        0 57059848.0     18269.05      27820

npo-place-opt command complete                CPU:  1004 s (  0.28 hr )  ELAPSE:   833 s (  0.23 hr )  MEM-PEAK:   806 MB
npo-place-opt command statistics  CPU=192 sec (0.05 hr) ELAPSED=68 sec (0.02 hr) MEM-PEAK=0.787 GB
Information: Running auto PG connection. (NDM-099)
1
icc2_shell> legalize_placement
----------------------------------------------------------------
running legalize_placement
Information: The net parasitics of block riscv_core are cleared. (TIM-123)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 360 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 0 vias out of 6163 total vias.

Legalizing Top Level Design riscv_core ... 
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     46479.9        30527        Yes DEFAULT_VA

Optimizing attract points
    Done attract points (1 sec)
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (2 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  30527
number of references:               103
number of site rows:                359
number of locations attempted:   316734
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       27820 (411465 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: if_stage_i/U158 (SAEDRVT14_AOI222_4)
  Input location: (130.02,25.65)
  Legal location: (130.02,25.65)
  Displacement:   0.000 um ( 0.00 row height)
Cell: load_store_unit_i/U372 (SAEDRVT14_AO33_4)
  Input location: (225.184,137.85)
  Legal location: (225.184,137.85)
  Displacement:   0.000 um ( 0.00 row height)
Cell: load_store_unit_i/U371 (SAEDRVT14_AO33_4)
  Input location: (225.406,139.65)
  Legal location: (225.406,139.65)
  Displacement:   0.000 um ( 0.00 row height)
Cell: id_stage_i/controller_i/U112 (SAEDRVT14_AO33_4)
  Input location: (142.452,143.25)
  Legal location: (142.452,143.25)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ex_stage_i/alu_i/U151 (SAEDRVT14_AO222_4)
  Input location: (214.824,188.85)
  Legal location: (214.824,188.85)
  Displacement:   0.000 um ( 0.00 row height)
Cell: id_stage_i/controller_i/U95 (SAEDRVT14_AO33_4)
  Input location: (142.896,140.85)
  Legal location: (142.896,140.85)
  Displacement:   0.000 um ( 0.00 row height)
Cell: id_stage_i/decoder_i/U604 (SAEDRVT14_AO33_4)
  Input location: (69.488,64.05)
  Legal location: (69.488,64.05)
  Displacement:   0.000 um ( 0.00 row height)
Cell: id_stage_i/decoder_i/U479 (SAEDRVT14_AO33_4)
  Input location: (67.638,85.05)
  Legal location: (67.638,85.05)
  Displacement:   0.000 um ( 0.00 row height)
Cell: id_stage_i/decoder_i/U478 (SAEDRVT14_AO33_4)
  Input location: (65.788,85.65)
  Legal location: (65.788,85.65)
  Displacement:   0.000 um ( 0.00 row height)
Cell: if_stage_i/U163 (SAEDRVT14_AOI222_4)
  Input location: (128.836,26.25)
  Legal location: (128.836,26.25)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 5.087
----------------------------------------------------------------
1
icc2_shell> check_legality -verbos

************************

running check_legality

Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 360 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 0 vias out of 6163 total vias.

check_legality for block design riscv_core ... 
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Design has no advanced rules
Checking legality
Checking cell legality:
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Sorting rows.
Checking spacing rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Checking packing rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%

****************************************
  Report : Legality
****************************************

VIOLATIONS BY CATEGORY:
   MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION
         0          0          0  Two objects overlap.
         0          0          0  A cell violates a pnet.
         0          0          0  A cell is illegal at a site.
         0          0          0  A cell is not aligned with a site.
         0          0          0  A cell has an illegal orientation.
         0          0          0  A cell spacing rule is violated.
         0          0          0  A layer rule is violated.
         0          0          0  A cell is in the wrong region.
         0          0          0  Two cells violate cts margins.
         0          0          0  Two cells violate coloring.

         0          0          0  TOTAL

TOTAL 0 Violations.

VIOLATIONS BY SUBCATEGORY:
     MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION

         0          0          0    Two objects overlap.
           0          0          0    Two cells overlap.
           0          0          0    Two cells have overlapping keepout margins.
           0          0          0    A cell overlaps a blockage.
           0          0          0    A cell keepout margin overlaps a blockage.

         0          0          0    A cell violates a pnet.

         0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates pin-track alignment rules.
           0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates legal index rule.
           0          0          0    A cell has the wrong variant for its location.

         0          0          0    A cell is not aligned with a site.
           0          0          0    A cell is not aligned with the base site.
           0          0          0    A cell is not aligned with an overlaid site.

         0          0          0    A cell has an illegal orientation.

         0          0          0    A cell spacing rule is violated.
           0          0          0    A spacing rule is violated in a row.
           0          0          0    A spacing rule is violated between adjacent rows.
           0          0          0    A cell violates vertical abutment rule.
           0          0          0    A cell violates metal spacing rule.

         0          0          0    A layer rule is violated.
           0          0          0    A layer VTH rule is violated.
           0          0          0    A layer OD rule is violated.
           0          0          0    A layer OD max-width rule is violated.
           0          0          0    A layer ALL_OD corner rule is violated.
           0          0          0    A layer max-vertical-length rule is violated.
           0          0          0    A layer TPO rule is violated.
           0          0          0    Filler cell insertion cannot satisfy layer rules.

         0          0          0    A cell is in the wrong region.
           0          0          0    A cell is outside its hard bound.
           0          0          0    A cell is in the wrong voltage area.
           0          0          0    A cell violates an exclusive movebound.

         0          0          0    Two cells violate cts margins.

         0          0          0    Two cells violate coloring.


check_legality for block design riscv_core succeeded!


check_legality succeeded.

**************************

1
icc2_shell> report_timing
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core_3_after_pns.design'. (TIM-125)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: Design Average RC for design riscv_core_3_after_pns  (NEX-011)
Information: r = 2.489933 ohm/um, via_r = 0.489199 ohm/cut, c = 0.142114 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.777025 ohm/um, via_r = 0.580198 ohm/cut, c = 0.127609 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'riscv_core'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 28026, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1337, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : riscv_core
Version: O-2018.06-SP1
Date   : Thu Mar  7 01:38:33 2024
****************************************

  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_28_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock CLK_I (rise edge)                          0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                   0.00      0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)
                                                   0.09      0.09 r
  ex_stage_i/alu_i/U2122/X (SAEDRVT14_INV_3)       0.03      0.12 f
  ex_stage_i/alu_i/U142/X (SAEDRVT14_NR3_3)        0.05      0.17 r
  ex_stage_i/alu_i/U91/X (SAEDRVT14_AN2_MM_3)      0.06      0.23 r
  ex_stage_i/alu_i/U90/X (SAEDRVT14_AN2B_MM_4)     0.08      0.31 r
  ex_stage_i/alu_i/U13/X (SAEDRVT14_EN2_3)         0.06      0.38 f
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_AOI22_3)
                                                   0.05      0.42 r
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_ND2_CDC_4)
                                                   0.01      0.44 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_AO2BB2_V1_4)
                                                   0.06      0.50 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_AO2BB2_V1_4)
                                                   0.07      0.56 f
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_AO2BB2_V1_4)
                                                   0.07      0.63 f
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_AO2BB2_V1_4)
                                                   0.07      0.70 f
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_AO2BB2_V1_4)
                                                   0.07      0.77 f
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_AO2BB2_V1_4)
                                                   0.07      0.84 f
  ex_stage_i/alu_i/add_168/U41/X (SAEDRVT14_OR2_MM_4)
                                                   0.02      0.86 f
  ex_stage_i/alu_i/add_168/U124/X (SAEDRVT14_AOI22_3)
                                                   0.04      0.90 r
  ex_stage_i/alu_i/add_168/U122/X (SAEDRVT14_AO2BB2_V1_4)
                                                   0.06      0.96 f
  ex_stage_i/alu_i/add_168/U45/X (SAEDRVT14_OR2_MM_4)
                                                   0.03      0.99 f
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_AOI22_3)
                                                   0.04      1.03 r
  ex_stage_i/alu_i/add_168/U118/X (SAEDRVT14_ND2_CDC_4)
                                                   0.01      1.04 f
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_AO2BB2_V1_4)
                                                   0.06      1.11 f
  ex_stage_i/alu_i/add_168/U114/X (SAEDRVT14_AO2BB2_V1_4)
                                                   0.07      1.17 f
  ex_stage_i/alu_i/add_168/U111/X (SAEDRVT14_AO2BB2_V1_4)
                                                   0.07      1.24 f
  ex_stage_i/alu_i/add_168/U108/X (SAEDRVT14_AO2BB2_V1_4)
                                                   0.07      1.31 f
  ex_stage_i/alu_i/add_168/U105/X (SAEDRVT14_AO2BB2_V1_4)
                                                   0.07      1.38 f
  ex_stage_i/alu_i/add_168/U102/X (SAEDRVT14_AO2BB2_V1_4)
                                                   0.07      1.44 f
  ex_stage_i/alu_i/add_168/U43/X (SAEDRVT14_OR2_MM_4)
                                                   0.02      1.47 f
  ex_stage_i/alu_i/add_168/U100/X (SAEDRVT14_AOI22_3)
                                                   0.04      1.51 r
  ex_stage_i/alu_i/add_168/U17/X (SAEDRVT14_AN2_MM_3)
                                                   0.03      1.54 r
  ex_stage_i/alu_i/add_168/U16/X (SAEDRVT14_OAI22_3)
                                                   0.03      1.56 f
  ex_stage_i/alu_i/add_168/U96/X (SAEDRVT14_AO2BB2_V1_4)
                                                   0.08      1.64 f
  ex_stage_i/alu_i/add_168/U93/X (SAEDRVT14_AO2BB2_V1_4)
                                                   0.07      1.70 f
  ex_stage_i/alu_i/add_168/U90/X (SAEDRVT14_AO2BB2_V1_4)
                                                   0.07      1.77 f
  ex_stage_i/alu_i/add_168/U87/X (SAEDRVT14_AO2BB2_V1_4)
                                                   0.07      1.84 f
  ex_stage_i/alu_i/add_168/U84/X (SAEDRVT14_AO2BB2_V1_4)
                                                   0.07      1.91 f
  ex_stage_i/alu_i/add_168/U81/X (SAEDRVT14_AO2BB2_V1_4)
                                                   0.07      1.97 f
  ex_stage_i/alu_i/add_168/U78/X (SAEDRVT14_AO2BB2_V1_4)
                                                   0.07      2.04 f
  ex_stage_i/alu_i/add_168/U2/X (SAEDRVT14_OR2_4)
                                                   0.02      2.06 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_AOI22_3)
                                                   0.04      2.10 r
  ex_stage_i/alu_i/add_168/U76/X (SAEDRVT14_AO2BB2_V1_4)
                                                   0.06      2.16 f
  ex_stage_i/alu_i/add_168/U44/X (SAEDRVT14_OR2_MM_4)
                                                   0.03      2.19 f
  ex_stage_i/alu_i/add_168/U74/X (SAEDRVT14_AOI22_3)
                                                   0.04      2.24 r
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AN2_MM_3)
                                                   0.03      2.27 r
  ex_stage_i/alu_i/add_168/U9/X (SAEDRVT14_OAI22_3)
                                                   0.03      2.29 f
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_AO2BB2_V1_4)
                                                   0.08      2.37 f
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                   0.07      2.44 f
  ex_stage_i/alu_i/add_168/U63/X (SAEDRVT14_AO2BB2_V1_4)
                                                   0.07      2.50 f
  ex_stage_i/alu_i/add_168/U60/X (SAEDRVT14_AO2BB2_V1_4)
                                                   0.07      2.57 f
  ex_stage_i/alu_i/add_168/U57/X (SAEDRVT14_AO2BB2_V1_4)
                                                   0.08      2.65 f
  ex_stage_i/alu_i/add_168/U55/X (SAEDRVT14_EO2_3)
                                                   0.07      2.72 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)
                                                   0.07      2.79 f
  ex_stage_i/alu_i/U1639/X (SAEDRVT14_AOI222_4)    0.09      2.88 r
  ex_stage_i/alu_i/U62/X (SAEDRVT14_NR2_MM_3)      0.08      2.95 f
  ex_stage_i/alu_i/U148/X (SAEDRVT14_INV_S_5)      0.09      3.05 r
  ex_stage_i/alu_i/U211/X (SAEDRVT14_AO21B_4)      0.08      3.13 f
  ex_stage_i/alu_i/srl_283/U132/X (SAEDRVT14_INV_3)
                                                   0.03      3.16 r
  ex_stage_i/alu_i/srl_283/U329/X (SAEDRVT14_AO2BB2_V1_4)
                                                   0.06      3.22 f
  ex_stage_i/alu_i/srl_283/U328/X (SAEDRVT14_AO221_4)
                                                   0.05      3.27 f
  ex_stage_i/alu_i/srl_283/U131/X (SAEDRVT14_INV_3)
                                                   0.01      3.28 r
  ex_stage_i/alu_i/srl_283/U266/X (SAEDRVT14_AO2BB2_V1_4)
                                                   0.05      3.33 f
  ex_stage_i/alu_i/srl_283/U265/X (SAEDRVT14_AO221_4)
                                                   0.05      3.38 f
  ex_stage_i/alu_i/srl_283/U157/X (SAEDRVT14_AO221_4)
                                                   0.06      3.44 f
  ex_stage_i/alu_i/U1501/X (SAEDRVT14_INV_3)       0.01      3.45 r
  ex_stage_i/alu_i/U1498/X (SAEDRVT14_OAI222_4)    0.08      3.53 f
  ex_stage_i/alu_i/U1134/X (SAEDRVT14_INV_3)       0.02      3.55 r
  ex_stage_i/alu_i/U618/X (SAEDRVT14_MUXI2_4)      0.06      3.60 f
  ex_stage_i/alu_i/U119/X (SAEDRVT14_AOI22_3)      0.05      3.65 r
  ex_stage_i/alu_i/U120/X (SAEDRVT14_AN2_MM_3)     0.03      3.68 r
  ex_stage_i/alu_i/U121/X (SAEDRVT14_OAI22_3)      0.02      3.71 f
  ex_stage_i/alu_i/U128/X (SAEDRVT14_AOI22_3)      0.05      3.76 r
  ex_stage_i/alu_i/U139/X (SAEDRVT14_AO2BB2_V1_4)
                                                   0.07      3.83 f
  ex_stage_i/alu_i/U977/X (SAEDRVT14_AN3_4)        0.05      3.87 f
  ex_stage_i/alu_i/U976/X (SAEDRVT14_INV_3)        0.05      3.92 r
  ex_stage_i/alu_i/U429/X (SAEDRVT14_MUXI2_4)      0.07      3.99 f
  ex_stage_i/alu_i/U424/X (SAEDRVT14_OR3_4)        0.03      4.02 f
  ex_stage_i/alu_i/U423/X (SAEDRVT14_OR3_4)        0.05      4.07 f
  ex_stage_i/U77/X (SAEDRVT14_AOI222_4)            0.11      4.18 r
  id_stage_i/U1241/X (SAEDRVT14_OAI222_4)          0.13      4.31 f
  id_stage_i/U2003/X (SAEDRVT14_AOI22_3)           0.09      4.40 r
  id_stage_i/U2004/X (SAEDRVT14_ND2_CDC_4)         0.01      4.41 f
  id_stage_i/U1059/X (SAEDRVT14_AOI222_4)          0.09      4.50 r
  id_stage_i/U262/X (SAEDRVT14_AO2BB2_V1_4)        0.06      4.56 f
  id_stage_i/mult_operand_b_ex_o_reg_28_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                   0.00      4.56 f
  data arrival time                                          4.56

  clock CLK_I (rise edge)                          5.00      5.00
  clock network delay (ideal)                      0.00      5.00
  id_stage_i/mult_operand_b_ex_o_reg_28_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                   0.00      5.00 r
  library setup time                              -0.03      4.97
  data required time                                         4.97
  ------------------------------------------------------------------------
  data required time                                         4.97
  data arrival time                                         -4.56
  ------------------------------------------------------------------------
  slack (MET)                                                0.41


1
icc2_shell> set NDM_POWER_NET                "VDD" ;#
VDD
icc2_shell> set NDM_POWER_PORT               "VDD" ;#
VDD
icc2_shell> set NDM_GROUND_NET               "VSS" ;#
VSS
icc2_shell> set NDM_GROUND_PORT              "VSS" ;#
VSS
icc2_shell> #############
icc2_shell> create_net -power $NDM_POWER_NET
Error: Net 'VDD' already exists. (DES-150)
0
icc2_shell> create_net -ground $NDM_GROUND_NET
Error: Net 'VSS' already exists. (DES-150)
0
icc2_shell> connect_pg_net -net $NDM_POWER_NET [get_pins -hierarchical "*/VDD"]
icc2_shell> connect_pg_net -net $NDM_GROUND_NET [get_pins -hierarchical "*/VSS"]
icc2_shell> #######
icc2_shell> save_block -as ${DESIGN}_4_placed
Information: Saving 'riscv_core:riscv_core_3_after_pns.design' to 'riscv_core:riscv_core_4_placed.design'. (DES-028)
1
icc2_shell> print_res {placement}
icc2_shell> report_qor > $dir/placement/qor.rpt
icc2_shell> report_utilization -config config_sr -verbose > $dir/placement/utilization_sire_row.rpt
Error: bad value specified for option -config
        Use error_info for more info. (CMD-013)
icc2_shell> close_blocks -force -purge
Closing block 'riscv_core:riscv_core_3_after_pns.design'
Information: 1 placement spacing labels and 2 placement spacing rules are stored in design NDM. (PLACE-022)
Information: The net parasitics of block riscv_core are cleared. (TIM-123)
1
icc2_shell> close_lib
Closing library 'riscv_core'
1
icc2_shell> set_host_options -max_cores 8
1
icc2_shell> set DESIGN riscv_core
riscv_core
icc2_shell> source /mnt/hgfs/Gp_CV32e40p/ASIC-Implementauion-of-CV32E40S-RISC-V-core-/2-Floorplan/scripts/proc_block.tcl
icc2_shell> set dir "/mnt/hgfs/Gp_CV32e40p/ASIC-Implementauion-of-CV32E40S-RISC-V-core-/report"
/mnt/hgfs/Gp_CV32e40p/ASIC-Implementauion-of-CV32E40S-RISC-V-core-/report
icc2_shell> open_block /mnt/hgfs/Gp_CV32e40p/ASIC-Implementauion-of-CV32E40S-RISC-V-core-/2-Floorplan/scripts/riscv_core:riscv_core_4_placed.design
Opening block 'riscv_core:riscv_core_4_placed.design' in edit mode
Information: loading PG routing via master rules, patterns, strategies and strategy via rules.
via_master is not specified in the rule, use default via_master.
Please specify NIL for via_master if no via is needed in this scope.
via_master is not specified in the rule, use default via_master.
Please specify NIL for via_master if no via is needed in this scope.
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
{riscv_core:riscv_core_4_placed.design}
icc2_shell> link_block
Using libraries: riscv_core saed14rvt_ss0p6vm40c saed14rvt_c_physical_only
Warning: In library riscv_core, no block views exist for block riscv_core. (LNK-064)
Visiting block riscv_core:riscv_core_4_placed.design
Design 'riscv_core' was successfully linked.
1
icc2_shell> link_block
Warning: Block 'riscv_core:riscv_core_4_placed.design' is already linked. (LNK-067)
0
icc2_shell> ####################################################################################
icc2_shell> ###################################  CTS  ###################################
icc2_shell> ####################################################################################
icc2_shell> set_dont_touch_network -clear [get_clocks CLK_I]
Clearing dont_touch_network on clock 'CLK_I'
1
icc2_shell> ############################################################
icc2_shell> #source /home/islam/ICpedia_Tasks/GPCore-aes_ip/core_updated/syn/cons/dont_use_generic.tcl
icc2_shell> #create_routing_rule ROUTE_RULES_1  # -widths {M3 0.2 M4 0.2 }   #-spacings {M3 0.42 M4 0.63 }
icc2_shell> #set_clock_routing_rules -rules ROUTE_RULES_1 -min_routing_layer M2 -max_routing_layer M4
icc2_shell> set_lib_cell_purpose -exclude cts [get_lib_cells -of [get_cells *]]
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_FSDPRBQ_V2_4.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AOI22_3.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_OR2_4.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AO2BB2_V1_4.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_NR3_3.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_TIE0_4.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_INV_S_4.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AOINV_IW_4.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_3.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_ND2_CDC_4.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_INV_PS_3.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AN2_MM_3.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AN3_4.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_NR2_MM_3.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_S_6.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_TAPDS.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_8.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_S_4.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_CDC_4.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_TIE1_4.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
1
icc2_shell> set_lib_cell_purpose -include cts */*AOBUF_IW*
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AOBUF_IW_0P75.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AOBUF_IW_1P5.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AOBUF_IW_3.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AOBUF_IW_6.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
1
icc2_shell> set_lib_cell_purpose -include cts */*BUF*
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_10.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_12.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_16.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_1P5.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_1.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_20.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_2.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_3.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_4.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_6.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_8.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_CDC_2.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_CDC_4.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_ECO_1.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_ECO_2.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_ECO_3.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_ECO_4.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_ECO_6.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_ECO_7.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_ECO_8.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_S_0P5.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_S_0P75.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_S_10.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_S_12.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_S_16.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_S_1P5.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_S_1.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_S_20.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_S_2.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_S_3.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_S_4.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_S_6.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_S_8.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_U_0P5.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_U_0P75.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_UCDC_0P5.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_UCDC_1.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_PECO_12.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_PECO_1.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_PECO_2.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_PECO_4.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_PECO_8.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_PS_0P75.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_PS_1P5.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_PS_3.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_BUF_PS_6.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AOBUF_IW_0P75.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AOBUF_IW_1P5.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AOBUF_IW_3.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6vm40c:SAEDRVT14_AOBUF_IW_6.timing' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_AOLVLUBUFE0_IY2V1_1.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_AOLVLUBUFE0_IY2V1_10.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_AOLVLUBUFE0_IY2V1_12.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_AOLVLUBUFE0_IY2V1_2.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_AOLVLUBUFE0_IY2V1_3.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_AOLVLUBUFE0_IY2V1_4.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_AOLVLUBUFE0_IY2V1_6.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_AOLVLUBUFE0_IY2V1_8.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_AOLVLUBUFE1_IY2V1_1.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_AOLVLUBUFE1_IY2V1_10.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_AOLVLUBUFE1_IY2V1_12.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_AOLVLUBUFE1_IY2V1_2.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_AOLVLUBUFE1_IY2V1_3.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_AOLVLUBUFE1_IY2V1_4.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_AOLVLUBUFE1_IY2V1_6.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_AOLVLUBUFE1_IY2V1_8.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_AOLVLUBUF_IY2V1_1.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_AOLVLUBUF_IY2V1_10.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_AOLVLUBUF_IY2V1_12.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_AOLVLUBUF_IY2V1_2.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_AOLVLUBUF_IY2V1_3.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_AOLVLUBUF_IY2V1_4.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_AOLVLUBUF_IY2V1_6.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_AOLVLUBUF_IY2V1_8.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLDBUFE0_IY2V1_1.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLDBUFE0_IY2V1_10.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLDBUFE0_IY2V1_12.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLDBUFE0_IY2V1_2.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLDBUFE0_IY2V1_3.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLDBUFE0_IY2V1_4.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLDBUFE0_IY2V1_6.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLDBUFE0_IY2V1_8.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLDBUFE0_IY2_1.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLDBUFE0_IY2_10.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLDBUFE0_IY2_12.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLDBUFE0_IY2_2.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLDBUFE0_IY2_3.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLDBUFE0_IY2_4.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLDBUFE0_IY2_6.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLDBUFE1_IY2V1_1.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLDBUFE1_IY2V1_10.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLDBUFE1_IY2V1_12.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLDBUFE1_IY2V1_2.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLDBUFE1_IY2V1_3.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLDBUFE1_IY2V1_4.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLDBUFE1_IY2V1_6.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLDBUFE1_IY2V1_8.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLDBUFE1_IY2_1.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLDBUFE1_IY2_10.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLDBUFE1_IY2_12.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLDBUFE1_IY2_2.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLDBUFE1_IY2_4.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLDBUFE1_IY2_6.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLDBUFE1_IY2_8.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLDBUF_IY2V1_1.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLDBUF_IY2V1_10.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLDBUF_IY2V1_12.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLDBUF_IY2V1_2.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLDBUF_IY2V1_3.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLDBUF_IY2V1_4.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLDBUF_IY2V1_6.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLDBUF_IY2V1_8.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLUBUF4E0_IY2_2.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLUBUF4E0_IY2_4.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLUBUF4E0_IY2_8.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLUBUFE0_IY2V1_1.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLUBUFE0_IY2V1_10.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLUBUFE0_IY2V1_12.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLUBUFE0_IY2V1_2.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLUBUFE0_IY2V1_3.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLUBUFE0_IY2V1_4.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLUBUFE0_IY2V1_6.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLUBUFE0_IY2V1_8.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLUBUFE0_IY2_1.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLUBUFE0_IY2_10.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLUBUFE0_IY2_12.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLUBUFE0_IY2_2.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLUBUFE0_IY2_3.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLUBUFE0_IY2_4.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLUBUFE0_IY2_6.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLUBUFE0_IY2_8.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLUBUFE1_IY2V1_1.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLUBUFE1_IY2V1_10.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLUBUFE1_IY2V1_12.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLUBUFE1_IY2V1_2.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLUBUFE1_IY2V1_3.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLUBUFE1_IY2V1_4.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLUBUFE1_IY2V1_6.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLUBUFE1_IY2V1_8.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLUBUFE1_IY2_1.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLUBUFE1_IY2_10.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLUBUFE1_IY2_12.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLUBUFE1_IY2_2.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLUBUFE1_IY2_3.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLUBUFE1_IY2_4.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLUBUFE1_IY2_6.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLUBUFE1_IY2_8.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLUBUF_IY2V1_1.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLUBUF_IY2V1_10.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLUBUF_IY2V1_12.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLUBUF_IY2V1_2.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLUBUF_IY2V1_3.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLUBUF_IY2V1_4.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLUBUF_IY2V1_6.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLUBUF_IY2V1_8.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLUBUF_IY2_1.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLUBUF_IY2_10.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLUBUF_IY2_12.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLUBUF_IY2_2.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLUBUF_IY2_3.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLUBUF_IY2_4.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLUBUF_IY2_6.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_c_physical_only:SAEDRVT14_LVLUBUF_IY2_8.frame' is set in the current block 'riscv_core_4_placed', because the actual library setting may not be overwritten. (ATTR-12)
1
icc2_shell> check_design -checks pre_clock_tree_stage
****************************************
 Report : check_design 
 Options: { pre_clock_tree_stage }
 Design : riscv_core
 Version: O-2018.06-SP1
 Date   : Thu Mar  7 01:50:01 2024
****************************************

Running mega-check 'pre_clock_tree_stage': 
    Running atomic-check 'design_mismatch'
    Running atomic-check 'scan_chain'
    Running atomic-check 'mv_design'
    Running atomic-check 'legality'
    Running atomic-check 'design_extraction'
    Running atomic-check 'timing'
    Running atomic-check 'clock_trees'
    Running atomic-check 'hier_pre_clock_tree'

  *** EMS Message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  CTS-902      Warn   1          No AON (always-on) buffers or inverters available for CTS.
  CTS-904      Warn   2          Clock reference cell %libcell(cell %cell) have no LEQ cell speci...
  DFT-011      Info   1          The design has no scan chain defined in the scandef.
  TCK-001      Warn   6856       The reported endpoint '%endpoint' is unconstrained. Reason: '%re...
  TCK-012      Warn   322        The input port '%port' has no clock_relative delay specified. Mo...
  ----------------------------------------------------------------------------------------------------
  Total 7182 EMS messages : 0 errors, 7181 warnings, 1 info.
  ----------------------------------------------------------------------------------------------------

  *** Non-EMS message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  CTS-101             1          %s will work on the following scenarios.
  CTS-107             1          %s will work on all clocks in active scenarios, including %d mas...
  LGL-050             2          Library cell %s is missing supply pins. Its power structure cann...
  NEX-001             1          Technology layer '%s' setting '%s' is not valid
  NEX-007             2          Parasitic Tech Library layer '%s' parameter '%s' = %2.3f does no...
  PDC-003             2          Routing direction of metal layer %s is neither "horizontal" nor ...
  PVT-032             2          Corner %s: no PVT mismatches.
  ----------------------------------------------------------------------------------------------------
  Total 11 non-EMS messages : 0 errors, 7 warnings, 4 info.
  ----------------------------------------------------------------------------------------------------

Warning: EMS database "check_design.ems" already exists, over-writing it. (EMS-040)

Information: EMS database is saved to file 'check_design.ems'.
Information: Non-EMS messages are saved into file 'check_design2024Mar07015001.log'.
1
icc2_shell> create_routing_rule ROUTE_RULES_1 -multiplier_spacing 3 -multiplier_width 3
{ROUTE_RULES_1}
icc2_shell> set_clock_routing_rules -rules ROUTE_RULES_1 -min_routing_layer metal2  -max_routing_layer metal5
Warning: Nothing implicitly matched 'metal2' (SEL-003)
Error: Nothing matched for -min_routing_layer (SEL-005)
Warning: Nothing implicitly matched 'metal5' (SEL-003)
Error: Nothing matched for -max_routing_layer (SEL-005)
Error: 0
        Use error_info for more info. (CMD-013)
icc2_shell> set_clock_tree_options -target_latency 0.000 -target_skew 0.000
1
icc2_shell> set cts_enable_drc_fixing_on_data true
true
icc2_shell> clock_opt
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core_4_placed.design'. (TIM-125)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: Design Average RC for design riscv_core_4_placed  (NEX-011)
Information: r = 2.489933 ohm/um, via_r = 0.489199 ohm/cut, c = 0.142114 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.777025 ohm/um, via_r = 0.580198 ohm/cut, c = 0.127609 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (112500 112500) (2270340 2266500)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2

Running clock synthesis step.

Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (112500 112500) (2270340 2266500)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2
remove buffers/inverters in clock CLK_I:
  no buffer or inverter has been removed

No buffer or inverter has been removed.
Remove clock trees finished successfully
synthesize_clock_trees
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   func_fast    (Mode: func; Corner: fast)
   func_slow    (Mode: func; Corner: slow)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: Clock derating is disabled

CTS related app options set by user:
   No CTS related app option is set.

Buffer/Inverter reference list for clock tree synthesis:
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_10
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_12
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_16
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_1P5
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_1
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_20
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_2
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_3
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_4
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_6
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_8
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_CDC_2
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_CDC_4
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_ECO_1
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_ECO_2
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_ECO_3
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_ECO_4
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_ECO_6
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_ECO_7
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_ECO_8
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_S_0P5
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_S_0P75
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_S_10
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_S_12
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_S_16
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_S_1P5
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_S_1
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_S_20
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_S_2
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_S_3
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_S_4
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_S_6
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_S_8
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_U_0P5
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_U_0P75
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_UCDC_0P5
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_UCDC_1
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_PECO_12
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_PECO_1
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_PECO_2
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_PECO_4
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_PECO_8
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_PS_0P75
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_PS_1P5
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_PS_3
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_PS_6
   saed14rvt_ss0p6vm40c/SAEDRVT14_AOBUF_IW_0P75
   saed14rvt_ss0p6vm40c/SAEDRVT14_AOBUF_IW_1P5
   saed14rvt_ss0p6vm40c/SAEDRVT14_AOBUF_IW_3
   saed14rvt_ss0p6vm40c/SAEDRVT14_AOBUF_IW_6
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_10
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_12
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_16
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_3
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_6
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_8
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_ECO_3
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_ECO_4
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_ECO_6
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_ECO_8
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_S_10
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_S_12
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_S_16
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_S_20
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_S_3
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_S_5
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_S_6
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_S_7
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_S_8
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_S_9
   saed14rvt_ss0p6vm40c/SAEDRVT14_AOINV_IW_6
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_PECO_12
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_PECO_8
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_PS_6

ICG reference list:
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTNLT_V5_12
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTNLT_V5_3
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTNLT_V5_4
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTNLT_V5_5
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTNLT_V5_6
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTNLT_V5_8
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTPLT_V5_12
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTPLT_V5_16
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTPLT_V5_20
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTPLT_V5_24
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTPLT_V5_3
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTPLT_V5_4
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTPLT_V5_5
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTPLT_V5_6
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTPLT_V5_8
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTPL_V5_4
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKINVGTPLT_V7_3
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKINVGTPLT_V7_4
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKINVGTPLT_V7_5
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKINVGTPLT_V7_6
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKINVGTPLT_V7_8

Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: 'slow' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (112500 112500) (2270340 2266500)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 1.05 sec, cpu time is 0 hr : 0 min : 1.04 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 360 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 0 vias out of 6163 total vias.
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 1.79 sec, cpu time is 0 hr : 0 min : 1.68 sec. (CTS-104)
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 8
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core_4_placed.design'. (TIM-125)
Information: The RC mode used is VR for design 'riscv_core'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 28026, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
Information: Relocated the clock cell 'core_clock_gate_i/u__tmp100' from (225.04, 19.05) to (137.05, 89.85). (CTS-106)
A total of 1 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
Information: The run time for enable resynthesis is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = core_clock_gate_i/u__tmp100/Q
 Clocks:
     CLK_I (func)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 600.000000
 Number of load sinks = 2133
 Number of ignore points = 0
Information: The RC mode used is VR for design 'riscv_core'. (NEX-022)
 Added 20 Repeaters. Built 2 Repeater Levels
 Phase delay: core_clock_gate_i/u__tmp100/CK : (0.181 0.148) : skew = 0.032
-------------------------------------------------------------
 Gate level 1 clock tree synthesis
 driving pin = clk_i
 Clocks:
     CLK_I (func)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 600.000000
 Number of load sinks = 69
 Number of ignore points = 0
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 0.180817/__ min r/f: 0.148468/__) : skew = 0.032349 : core_clock_gate_i/u__tmp100/CK
 Added 3 Repeaters. Built 3 Repeater Levels
 Phase delay: clk_i : (0.164 0.132) : skew = 0.032
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 5.59 sec, cpu time is 0 hr : 0 min : 5.84 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
There are 3 buffers and 20 inverters added (total area 12.12) by Clock Tree Synthesis.
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 9 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Warning: Standard cell pin SAEDRVT14_BUF_S_1P5/X has no valid via regions. (ZRT-044)
Warning: Via regions for port SAEDRVT14_OA33_4/B3 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_4/B2 may block other ports completely. (ZRT-045)
Warning: Standard cell pin SAEDRVT14_OA33_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_MM_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_6/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_CKGTPLT_V5_3/SE has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO2BB2_V1_4/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OR3_4/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_4/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/C1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_MM_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO32_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUX2_4/D0 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_4/B1 has no valid via regions. (ZRT-044)
Performing initial clock net global routing ...
Loading parastics information to the router ...
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
parastics information loaded to the router.
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: The net parasitics of block riscv_core are cleared. (TIM-123)
Total number of global routed clock nets: 25
Information: The run time for clock net global routing is 0 hr : 0 min : 1.81 sec, cpu time is 0 hr : 0 min : 6.53 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core_4_placed.design'. (TIM-125)
Information: Design riscv_core_4_placed has 28051 nets, 25 global routed, 0 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: The RC mode used is CTO for design 'riscv_core'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 28049, routed nets = 25, across physical hierarchy nets = 0, parasitics cached nets = 25, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
-------------------------------------------------------------
Fixing clock: CLK_I mode: func root: clk_i

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: CLK_I, Mode: func, Root: clk_i
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0120; ID = 0.0632; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 12.1212; ClockCellArea = 14.2968; Clock = CLK_I; Mode = func; Corner = fast; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0257; ID = 0.1531; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 12.1212; ClockCellArea = 14.2968; Clock = CLK_I; Mode = func; Corner = slow; ClockRoot = clk_i. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: CLK_I, Mode: func, Root: clk_i
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0120; ID = 0.0632; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 12.1212; ClockCellArea = 14.2968; Clock = CLK_I; Mode = func; Corner = fast; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0257; ID = 0.1531; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 12.1212; ClockCellArea = 14.2968; Clock = CLK_I; Mode = func; Corner = slow; ClockRoot = clk_i. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.03 sec, cpu time is 0 hr : 0 min : 0.07 sec.
Information: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 0.03 sec, cpu time is 0 hr : 0 min : 0.07 sec. (CTS-104)
************************************************************
* CTS STEP: Skew Latency Optimization and Area Recovery
************************************************************
-------------------------------------------------------------
Optimizing clock tree
clock: CLK_I mode: func root: clk_i
Clock QoR Before Optimization:
Clock: CLK_I, Mode: func, Root: clk_i
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0120; ID = 0.0632; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 12.1212; ClockCellArea = 14.2968; Clock = CLK_I; Mode = func; Corner = fast; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0257; ID = 0.1531; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 12.1212; ClockCellArea = 14.2968; Clock = CLK_I; Mode = func; Corner = slow; ClockRoot = clk_i. (CTS-037)

Begin Network Flow Based Optimization:
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Information: Design Average RC for design riscv_core_4_placed  (NEX-011)
Information: r = 2.489934 ohm/um, via_r = 0.489199 ohm/cut, c = 0.142559 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.777025 ohm/um, via_r = 0.580198 ohm/cut, c = 0.127647 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Default network flow optimizer made 60 successful improvements out of 74 iterations
Resized 20, relocated 2, deleted 0, inserted 0, sizeUp Relocated 0 cells
The elapsed time for network flow optimization is 0 hr : 0 min : 6.46 sec, cpu time is 0 hr : 0 min : 22.07 sec.
Ran incremental ZGR 89 time(s) for 160 net(s) and restored ZGR 17 time(s) for 29 net(s)
Clock Qor After Network Flow Optimization:
Clock: CLK_I, Mode: func, Root: clk_i
Information: CTS QoR Post Optimization: GlobalSkew = 0.0072; ID = 0.0472; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 21.0456; ClockCellArea = 23.4876; Clock = CLK_I; Mode = func; Corner = fast; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Post Optimization: GlobalSkew = 0.0104; ID = 0.1084; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 21.0456; ClockCellArea = 23.4876; Clock = CLK_I; Mode = func; Corner = slow; ClockRoot = clk_i. (CTS-037)

Begin Layer Optimization:

Beginning layer optimization ...
Clock CLK_I: 24 nets unchanged because there is no cap variation on their layers
All clocks: total net count: 24
All clocks: total committed/restored net count: 0/0
All clocks: total count of nets with two layers: 0 (skipped)
All clocks: total count of nets with unchanged layers: 24

Ending layer optimization ...

The elapsed time for layer optimization is 0 hr : 0 min : 0.05 sec, cpu time is 0 hr : 0 min : 0.04 sec.
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock Qor After Layer Optimization:
Clock: CLK_I, Mode: func, Root: clk_i
Information: CTS QoR Post Optimization: GlobalSkew = 0.0072; ID = 0.0472; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 21.0456; ClockCellArea = 23.4876; Clock = CLK_I; Mode = func; Corner = fast; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Post Optimization: GlobalSkew = 0.0104; ID = 0.1084; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 21.0456; ClockCellArea = 23.4876; Clock = CLK_I; Mode = func; Corner = slow; ClockRoot = clk_i. (CTS-037)

Begin Area Recovery Buffer Removal:
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
AR: deleted 0 cell(s)
Ran incremental ZGR 5 time(s) for 5 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Area Recovery Removal:
Clock: CLK_I, Mode: func, Root: clk_i
Information: CTS QoR Post Area Recovery: GlobalSkew = 0.0072; ID = 0.0472; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 21.0456; ClockCellArea = 23.4876; Clock = CLK_I; Mode = func; Corner = fast; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Post Area Recovery: GlobalSkew = 0.0104; ID = 0.1084; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 21.0456; ClockCellArea = 23.4876; Clock = CLK_I; Mode = func; Corner = slow; ClockRoot = clk_i. (CTS-037)

Begin Area Recovery Resizing:
AR: resized 2 out of 24 cell(s)
Ran incremental ZGR 2 time(s) for 4 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Area Recovery Resizing:
Clock: CLK_I, Mode: func, Root: clk_i
Information: CTS QoR Post Area Recovery: GlobalSkew = 0.0072; ID = 0.0472; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 20.6016; ClockCellArea = 23.0436; Clock = CLK_I; Mode = func; Corner = fast; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Post Area Recovery: GlobalSkew = 0.0104; ID = 0.1084; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 20.6016; ClockCellArea = 23.0436; Clock = CLK_I; Mode = func; Corner = slow; ClockRoot = clk_i. (CTS-037)
The elapsed time for area recovery is 0 hr : 0 min : 1.67 sec, cpu time is 0 hr : 0 min : 4.76 sec.
The elapsed time for optimization of clock tree is 0 hr : 0 min : 8.22 sec, cpu time is 0 hr : 0 min : 27.02 sec.
Information: The run time for skew latency optimization is 0 hr : 0 min : 8.22 sec, cpu time is 0 hr : 0 min : 27.02 sec. (CTS-104)
************************************************************
* CTS STEP: Post-Optimization DRC Fixing
************************************************************
-------------------------------------------------------------
Fixing clock: CLK_I mode: func root: clk_i
Resized 0 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: CLK_I, Mode: func, Root: clk_i
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0072; ID = 0.0472; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 20.6016; ClockCellArea = 23.0436; Clock = CLK_I; Mode = func; Corner = fast; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0104; ID = 0.1084; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 20.6016; ClockCellArea = 23.0436; Clock = CLK_I; Mode = func; Corner = slow; ClockRoot = clk_i. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.10 sec, cpu time is 0 hr : 0 min : 0.22 sec.
Information: The run time for post-optimization DRC fixing is 0 hr : 0 min : 0.10 sec, cpu time is 0 hr : 0 min : 0.22 sec. (CTS-104)
All together, ran incremental ZGR 96 time(s) for 169 net(s) and restoring ZGR invoked 17 time(s) for 29 net(s)
There are 0 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Mark clock trees...
Marking clock synthesized attributes

nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 362 total shapes.
Layer M2: cached 0 shapes out of 2007 total shapes.
Cached 0 vias out of 9668 total vias.

Legalizing Top Level Design riscv_core ... 
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     46479.9        30550        Yes DEFAULT_VA

Optimizing attract points
    Done attract points (0 sec)
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  30550
number of references:               112
number of site rows:                359
number of locations attempted:   291212
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       25617 (341013 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.016 um ( 0.03 row height)
rms weighted cell displacement:   0.016 um ( 0.03 row height)
max cell displacement:            0.814 um ( 1.36 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:               27
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: placeoptlc_426 (SAEDRVT14_TIE0_4)
  Input location: (208.164,121.05)
  Legal location: (208.978,121.05)
  Displacement:   0.814 um ( 1.36 row height)
Cell: id_stage_i/U1583 (SAEDRVT14_INV_PS_3)
  Input location: (207.72,121.05)
  Legal location: (207.202,120.45)
  Displacement:   0.793 um ( 1.32 row height)
Cell: id_stage_i/registers_i/U3909 (SAEDRVT14_AOI22_3)
  Input location: (211.938,45.45)
  Legal location: (211.716,44.85)
  Displacement:   0.640 um ( 1.07 row height)
Cell: cs_registers_i/U495 (SAEDRVT14_OAI222_4)
  Input location: (127.208,74.25)
  Legal location: (127.356,73.65)
  Displacement:   0.618 um ( 1.03 row height)
Cell: id_stage_i/registers_i/U2488 (SAEDRVT14_INV_PS_3)
  Input location: (140.972,91.05)
  Legal location: (140.972,91.65)
  Displacement:   0.600 um ( 1.00 row height)
Cell: id_stage_i/hwloop_regs_i/sub_103_G2/U5 (SAEDRVT14_AO21B_4)
  Input location: (128.392,32.25)
  Legal location: (128.392,32.85)
  Displacement:   0.600 um ( 1.00 row height)
Cell: id_stage_i/U182 (SAEDRVT14_AO2BB2_V1_4)
  Input location: (88.654,121.05)
  Legal location: (88.654,120.45)
  Displacement:   0.600 um ( 1.00 row height)
Cell: load_store_unit_i/U44 (SAEDRVT14_AO221_4)
  Input location: (224.888,121.65)
  Legal location: (224.888,122.25)
  Displacement:   0.600 um ( 1.00 row height)
Cell: load_store_unit_i/U41 (SAEDRVT14_AO221_4)
  Input location: (224.814,121.05)
  Legal location: (224.814,121.65)
  Displacement:   0.600 um ( 1.00 row height)
Cell: cs_registers_i/U480 (SAEDRVT14_OAI222_4)
  Input location: (125.876,74.85)
  Legal location: (125.876,75.45)
  Displacement:   0.600 um ( 1.00 row height)

 Successfully legalize placement.
Information: The run time for postlude is 0 hr : 0 min : 4.06 sec, cpu time is 0 hr : 0 min : 3.87 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 25 flat clock tree nets.
There are 24 non-sink instances (total area 23.04) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 3 buffers and 20 inverters (total area 20.60).
20 buffers/inverters were inserted below 1 leaf level Gates.
 Compilation of clock trees finished successfully
 Run time for cts 00:00:47.64u 00:00:00.97s 00:00:24.04e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
1

No clock balance group was found, so skip the balance
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core_4_placed.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (112500 112500) (2270340 2266500)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Current block utilization is '0.39340', effective utilization is '0.42456'. (OPT-055)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 28049, routed nets = 25, across physical hierarchy nets = 0, parasitics cached nets = 1365, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:27:13     0.000     0.000 19733.357     0.000     0.000       183      5343         0     0.000       896 



Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
route.global.global_route_topology_style 1
route_group -all_clock_nets -reuse_existing_global_route true
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 9 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_6/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OR3_4/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_MM_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_4/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/C1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO32_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUX2_4/D0 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO2BB2_V1_4/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_CKGTPLT_V5_3/SE has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_MM_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_4/B1 has no valid via regions. (ZRT-044)
Warning: Via regions for port SAEDRVT14_OA33_4/B3 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_4/B2 may block other ports completely. (ZRT-045)
Warning: Standard cell pin SAEDRVT14_OA33_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A3 has no valid via regions. (ZRT-044)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  116  Alloctr  118  Proc 3526 
GR will route in ATREE-style.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.deterministic                                    :        off                 
global.global_route_topology_style                      :        1                   
global.placement_timing_driven_mode                     :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
parastics information loaded to the router.
Constructing data structure ...
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Global cell size is adjusted to 2.5 times of standard cell row height.
Design statistics:
Design Bounding Box (0.00,0.00,238.28,237.90)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.03, min space = 0.04 pitch = 0.15
layer M2, dir Ver, min width = 0.03, min space = 0.04 pitch = 0.30
layer M3, dir Hor, min width = 0.03, min space = 0.04 pitch = 0.30
layer M4, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M5, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M6, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M7, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M8, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M9, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer MRDL, dir Ver, min width = 2.00, min space = 2.00 pitch = 0.60
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  117  Alloctr  119  Proc 3526 
Net statistics:
Total number of nets     = 28104
Number of nets to route  = 25
Number of single or zero port nets = 53
26 nets are fully connected,
 of which 1 are detail routed and 25 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Build All Nets] Stage (MB): Used   10  Alloctr   10  Proc    0 
[End of Build All Nets] Total (MB): Used  128  Alloctr  130  Proc 3526 
Average gCell capacity  3.67     on layer (1)    M1
Average gCell capacity  3.26     on layer (2)    M2
Average gCell capacity  4.98     on layer (3)    M3
Average gCell capacity  12.48    on layer (4)    M4
Average gCell capacity  8.06     on layer (5)    M5
Average gCell capacity  6.61     on layer (6)    M6
Average gCell capacity  6.08     on layer (7)    M7
Average gCell capacity  6.62     on layer (8)    M8
Average gCell capacity  6.60     on layer (9)    M9
Average gCell capacity  2.48     on layer (10)   MRDL
Average number of tracks per gCell 9.98  on layer (1)    M1
Average number of tracks per gCell 5.01  on layer (2)    M2
Average number of tracks per gCell 5.00  on layer (3)    M3
Average number of tracks per gCell 12.49         on layer (4)    M4
Average number of tracks per gCell 12.47         on layer (5)    M5
Average number of tracks per gCell 12.49         on layer (6)    M6
Average number of tracks per gCell 12.47         on layer (7)    M7
Average number of tracks per gCell 12.49         on layer (8)    M8
Average number of tracks per gCell 12.47         on layer (9)    M9
Average number of tracks per gCell 2.50  on layer (10)   MRDL
Number of gCells = 252810
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    3  Alloctr    4  Proc    0 
[End of Build Congestion map] Total (MB): Used  132  Alloctr  134  Proc 3526 
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Build Data] Stage (MB): Used   15  Alloctr   15  Proc    0 
[End of Build Data] Total (MB): Used  132  Alloctr  135  Proc 3526 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  132  Alloctr  135  Proc 3526 
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  132  Alloctr  135  Proc 3526 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 6729.31
Initial. Layer M1 wire length = 1.53
Initial. Layer M2 wire length = 1094.15
Initial. Layer M3 wire length = 2591.38
Initial. Layer M4 wire length = 2969.16
Initial. Layer M5 wire length = 73.09
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 3505
Initial. Via VIA12SQ_C count = 3
Initial. Via VIA23SQ_C count = 1705
Initial. Via VIA34SQ_C count = 1784
Initial. Via VIA45SQ count = 12
Initial. Via VIA56SQ count = 1
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  132  Alloctr  135  Proc 3526 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 6729.31
phase1. Layer M1 wire length = 1.53
phase1. Layer M2 wire length = 1094.15
phase1. Layer M3 wire length = 2591.38
phase1. Layer M4 wire length = 2969.16
phase1. Layer M5 wire length = 73.09
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 3505
phase1. Via VIA12SQ_C count = 3
phase1. Via VIA23SQ_C count = 1705
phase1. Via VIA34SQ_C count = 1784
phase1. Via VIA45SQ count = 12
phase1. Via VIA56SQ count = 1
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  132  Alloctr  134  Proc 3526 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 6729.31
phase2. Layer M1 wire length = 1.53
phase2. Layer M2 wire length = 1094.15
phase2. Layer M3 wire length = 2591.38
phase2. Layer M4 wire length = 2969.16
phase2. Layer M5 wire length = 73.09
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 3505
phase2. Via VIA12SQ_C count = 3
phase2. Via VIA23SQ_C count = 1705
phase2. Via VIA34SQ_C count = 1784
phase2. Via VIA45SQ count = 12
phase2. Via VIA56SQ count = 1
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Whole Chip Routing] Stage (MB): Used   15  Alloctr   15  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  132  Alloctr  134  Proc 3526 

Information: Global Routing terminated early: true (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   =  1.39 %
Peak    vertical track utilization   = 15.79 %
Average horizontal track utilization =  1.83 %
Peak    horizontal track utilization = 60.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -3  Alloctr   -3  Proc    0 
[GR: Done] Total (MB): Used  129  Alloctr  131  Proc 3526 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[GR: Done] Stage (MB): Used   12  Alloctr   13  Proc    0 
[GR: Done] Total (MB): Used  129  Alloctr  131  Proc 3526 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used  116  Alloctr  118  Proc 3526 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.timing_driven                                     :        false               

Information: Using 8 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Read routes] Total (MB): Used  117  Alloctr  119  Proc 3526 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/53      
Routed partition 2/53      
Routed partition 3/53      
Routed partition 4/53      
Routed partition 5/53      
Routed partition 6/53      
Routed partition 7/53      
Routed partition 8/53      
Routed partition 9/53      
Routed partition 10/53     
Routed partition 11/53     
Routed partition 12/53     
Routed partition 13/53     
Routed partition 14/53     
Routed partition 15/53     
Routed partition 16/53     
Routed partition 17/53     
Routed partition 18/53     
Routed partition 19/53     
Routed partition 20/53     
Routed partition 21/53     
Routed partition 22/53     
Routed partition 23/53     
Routed partition 24/53     
Routed partition 25/53     
Routed partition 26/53     
Routed partition 27/53     
Routed partition 28/53     
Routed partition 29/53     
Routed partition 30/53     
Routed partition 31/53     
Routed partition 32/53     
Routed partition 33/53     
Routed partition 34/53     
Routed partition 35/53     
Routed partition 36/53     
Routed partition 37/53     
Routed partition 38/53     
Routed partition 39/53     
Routed partition 40/53     
Routed partition 41/53     
Routed partition 42/53     
Routed partition 43/53     
Routed partition 44/53     
Routed partition 45/53     
Routed partition 46/53     
Routed partition 47/53     
Routed partition 48/53     
Routed partition 49/53     
Routed partition 50/53     
Routed partition 51/53     
Routed partition 52/53     
Routed partition 53/53     

Assign Vertical partitions, iteration 0
Routed partition 1/53      
Routed partition 2/53      
Routed partition 3/53      
Routed partition 9/53      
Routed partition 10/53     
Routed partition 10/53     
Routed partition 10/53     
Routed partition 10/53     
Routed partition 10/53     
Routed partition 10/53     
Routed partition 11/53     
Routed partition 12/53     
Routed partition 13/53     
Routed partition 14/53     
Routed partition 15/53     
Routed partition 16/53     
Routed partition 17/53     
Routed partition 18/53     
Routed partition 19/53     
Routed partition 20/53     
Routed partition 21/53     
Routed partition 22/53     
Routed partition 23/53     
Routed partition 24/53     
Routed partition 25/53     
Routed partition 26/53     
Routed partition 27/53     
Routed partition 28/53     
Routed partition 29/53     
Routed partition 30/53     
Routed partition 31/53     
Routed partition 32/53     
Routed partition 33/53     
Routed partition 34/53     
Routed partition 35/53     
Routed partition 36/53     
Routed partition 37/53     
Routed partition 38/53     
Routed partition 39/53     
Routed partition 40/53     
Routed partition 41/53     
Routed partition 42/53     
Routed partition 43/53     
Routed partition 44/53     
Routed partition 45/53     
Routed partition 46/53     
Routed partition 47/53     
Routed partition 48/53     
Routed partition 49/53     
Routed partition 50/53     
Routed partition 51/53     
Routed partition 52/53     
Routed partition 53/53     

Number of wires with overlap after iteration 0 = 3578 of 8157


[Track Assign: Iteration 0] Elapsed real time: 0:00:01 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Track Assign: Iteration 0] Stage (MB): Used    7  Alloctr    7  Proc  135 
[Track Assign: Iteration 0] Total (MB): Used  120  Alloctr  122  Proc 3661 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/53      
Routed partition 2/53      
Routed partition 3/53      
Routed partition 4/53      
Routed partition 5/53      
Routed partition 6/53      
Routed partition 7/53      
Routed partition 8/53      
Routed partition 9/53      
Routed partition 10/53     
Routed partition 11/53     
Routed partition 12/53     
Routed partition 13/53     
Routed partition 14/53     
Routed partition 15/53     
Routed partition 16/53     
Routed partition 17/53     
Routed partition 18/53     
Routed partition 19/53     
Routed partition 20/53     
Routed partition 21/53     
Routed partition 22/53     
Routed partition 23/53     
Routed partition 24/53     
Routed partition 25/53     
Routed partition 26/53     
Routed partition 27/53     
Routed partition 28/53     
Routed partition 29/53     
Routed partition 30/53     
Routed partition 31/53     
Routed partition 32/53     
Routed partition 33/53     
Routed partition 34/53     
Routed partition 35/53     
Routed partition 36/53     
Routed partition 37/53     
Routed partition 38/53     
Routed partition 39/53     
Routed partition 40/53     
Routed partition 41/53     
Routed partition 42/53     
Routed partition 43/53     
Routed partition 44/53     
Routed partition 45/53     
Routed partition 46/53     
Routed partition 47/53     
Routed partition 48/53     
Routed partition 49/53     
Routed partition 50/53     
Routed partition 51/53     
Routed partition 52/53     
Routed partition 53/53     

Assign Vertical partitions, iteration 1
Routed partition 1/53      
Routed partition 2/53      
Routed partition 3/53      
Routed partition 5/53      
Routed partition 6/53      
Routed partition 7/53      
Routed partition 7/53      
Routed partition 8/53      
Routed partition 9/53      
Routed partition 10/53     
Routed partition 11/53     
Routed partition 12/53     
Routed partition 13/53     
Routed partition 14/53     
Routed partition 15/53     
Routed partition 16/53     
Routed partition 17/53     
Routed partition 18/53     
Routed partition 19/53     
Routed partition 20/53     
Routed partition 21/53     
Routed partition 22/53     
Routed partition 23/53     
Routed partition 24/53     
Routed partition 25/53     
Routed partition 26/53     
Routed partition 27/53     
Routed partition 28/53     
Routed partition 29/53     
Routed partition 30/53     
Routed partition 31/53     
Routed partition 32/53     
Routed partition 33/53     
Routed partition 34/53     
Routed partition 35/53     
Routed partition 36/53     
Routed partition 37/53     
Routed partition 38/53     
Routed partition 39/53     
Routed partition 40/53     
Routed partition 41/53     
Routed partition 42/53     
Routed partition 43/53     
Routed partition 44/53     
Routed partition 45/53     
Routed partition 46/53     
Routed partition 47/53     
Routed partition 48/53     
Routed partition 49/53     
Routed partition 50/53     
Routed partition 51/53     
Routed partition 52/53     
Routed partition 53/53     

[Track Assign: Iteration 1] Elapsed real time: 0:00:02 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Track Assign: Iteration 1] Stage (MB): Used    7  Alloctr    7  Proc  135 
[Track Assign: Iteration 1] Total (MB): Used  120  Alloctr  122  Proc 3661 

Number of wires with overlap after iteration 1 = 2482 of 7203


Wire length and via report:
---------------------------
Number of M1 wires: 3             : 0
Number of M2 wires: 2898                 VIA12SQ_C: 3
Number of M3 wires: 2597                 VIA23SQ_C: 2717
Number of M4 wires: 1670                 VIA34SQ_C: 2253
Number of M5 wires: 35           VIA45SQ: 62
Number of M6 wires: 0            VIA56SQ: 1
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 7203              vias: 5036

Total M1 wire length: 0.4
Total M2 wire length: 797.4
Total M3 wire length: 3153.7
Total M4 wire length: 2899.3
Total M5 wire length: 92.6
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 6943.4

Longest M1 wire length: 0.2
Longest M2 wire length: 1.5
Longest M3 wire length: 85.0
Longest M4 wire length: 77.7
Longest M5 wire length: 23.8
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:02 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Track Assign: Done] Stage (MB): Used    1  Alloctr    1  Proc  135 
[Track Assign: Done] Total (MB): Used  114  Alloctr  116  Proc 3661 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :        true                
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    8  Alloctr    8  Proc    0 
[Dr init] Total (MB): Used  122  Alloctr  125  Proc 3661 
Total number of nets = 28104, of which 0 are not extracted
Total number of open nets = 28025, of which 0 are frozen
Information: Using 8 threads for routing. (ZRT-444)

Switch to reduced partition bloat for speedup (DRC report is not accurate)
Start DR iteration 0: uniform partition
Routed  29/1600 Partitions, Violations =        0
Routed  65/1600 Partitions, Violations =        0
Routed  66/1600 Partitions, Violations =        0
Routed  67/1600 Partitions, Violations =        0
Routed  68/1600 Partitions, Violations =        0
Routed  69/1600 Partitions, Violations =        0
Routed  70/1600 Partitions, Violations =        0
Routed  71/1600 Partitions, Violations =        0
Routed  72/1600 Partitions, Violations =        0
Routed  74/1600 Partitions, Violations =        0
Routed  354/1600 Partitions, Violations =       0
Routed  355/1600 Partitions, Violations =       0
Routed  356/1600 Partitions, Violations =       3
Routed  357/1600 Partitions, Violations =       3
Routed  358/1600 Partitions, Violations =       3
Routed  359/1600 Partitions, Violations =       10
Routed  361/1600 Partitions, Violations =       10
Routed  363/1600 Partitions, Violations =       10
Routed  374/1600 Partitions, Violations =       10
Routed  375/1600 Partitions, Violations =       16
Routed  376/1600 Partitions, Violations =       16
Routed  377/1600 Partitions, Violations =       16
Routed  386/1600 Partitions, Violations =       26
Routed  387/1600 Partitions, Violations =       126
Routed  388/1600 Partitions, Violations =       126
Routed  389/1600 Partitions, Violations =       126
Routed  392/1600 Partitions, Violations =       126
Routed  402/1600 Partitions, Violations =       126
Routed  409/1600 Partitions, Violations =       141
Routed  410/1600 Partitions, Violations =       130
Routed  411/1600 Partitions, Violations =       132
Routed  412/1600 Partitions, Violations =       132
Routed  416/1600 Partitions, Violations =       132
Routed  422/1600 Partitions, Violations =       153
Routed  423/1600 Partitions, Violations =       153
Routed  424/1600 Partitions, Violations =       162
Routed  425/1600 Partitions, Violations =       162
Routed  503/1600 Partitions, Violations =       183
Routed  504/1600 Partitions, Violations =       183
Routed  505/1600 Partitions, Violations =       183
Routed  506/1600 Partitions, Violations =       195
Routed  521/1600 Partitions, Violations =       199
Routed  522/1600 Partitions, Violations =       191
Routed  523/1600 Partitions, Violations =       239
Routed  524/1600 Partitions, Violations =       239
Routed  539/1600 Partitions, Violations =       239
Routed  540/1600 Partitions, Violations =       276
Routed  552/1600 Partitions, Violations =       271
Routed  553/1600 Partitions, Violations =       326
Routed  575/1600 Partitions, Violations =       326
Routed  576/1600 Partitions, Violations =       331
Routed  577/1600 Partitions, Violations =       331
Routed  578/1600 Partitions, Violations =       355
Routed  594/1600 Partitions, Violations =       355
Routed  595/1600 Partitions, Violations =       355
Routed  596/1600 Partitions, Violations =       355
Routed  597/1600 Partitions, Violations =       355
Routed  602/1600 Partitions, Violations =       370
Routed  603/1600 Partitions, Violations =       370
Routed  604/1600 Partitions, Violations =       395
Routed  605/1600 Partitions, Violations =       420
Routed  607/1600 Partitions, Violations =       420
Routed  611/1600 Partitions, Violations =       420
Routed  612/1600 Partitions, Violations =       445
Routed  614/1600 Partitions, Violations =       439
Routed  615/1600 Partitions, Violations =       439
Routed  619/1600 Partitions, Violations =       459
Routed  620/1600 Partitions, Violations =       496
Routed  621/1600 Partitions, Violations =       496
Routed  624/1600 Partitions, Violations =       475
Routed  625/1600 Partitions, Violations =       493
Routed  626/1600 Partitions, Violations =       493
Routed  627/1600 Partitions, Violations =       493
Routed  628/1600 Partitions, Violations =       490
Routed  629/1600 Partitions, Violations =       509
Routed  630/1600 Partitions, Violations =       518
Routed  631/1600 Partitions, Violations =       518
Routed  632/1600 Partitions, Violations =       524
Routed  634/1600 Partitions, Violations =       566
Routed  635/1600 Partitions, Violations =       566
Routed  640/1600 Partitions, Violations =       570
Routed  656/1600 Partitions, Violations =       635
Routed  657/1600 Partitions, Violations =       644
Routed  671/1600 Partitions, Violations =       653
Routed  672/1600 Partitions, Violations =       724
Routed  696/1600 Partitions, Violations =       724
Routed  697/1600 Partitions, Violations =       760
Routed  698/1600 Partitions, Violations =       760
Routed  704/1600 Partitions, Violations =       831
Routed  713/1600 Partitions, Violations =       814
Routed  720/1600 Partitions, Violations =       850
Routed  737/1600 Partitions, Violations =       864
Routed  738/1600 Partitions, Violations =       864
Routed  744/1600 Partitions, Violations =       887
Routed  752/1600 Partitions, Violations =       948
Routed  760/1600 Partitions, Violations =       974
Routed  770/1600 Partitions, Violations =       1093
Routed  776/1600 Partitions, Violations =       1163
Routed  786/1600 Partitions, Violations =       1245
Routed  793/1600 Partitions, Violations =       1252
Routed  828/1600 Partitions, Violations =       1290
Routed  840/1600 Partitions, Violations =       1308
Routed  841/1600 Partitions, Violations =       1308
Routed  842/1600 Partitions, Violations =       1327
Routed  843/1600 Partitions, Violations =       1327
Routed  844/1600 Partitions, Violations =       1343
Routed  848/1600 Partitions, Violations =       1364
Routed  856/1600 Partitions, Violations =       1422
Routed  864/1600 Partitions, Violations =       1508
Routed  878/1600 Partitions, Violations =       1583
Routed  880/1600 Partitions, Violations =       1642
Routed  888/1600 Partitions, Violations =       1592
Routed  896/1600 Partitions, Violations =       1641
Routed  904/1600 Partitions, Violations =       1723
Routed  912/1600 Partitions, Violations =       1707
Routed  920/1600 Partitions, Violations =       1743
Routed  928/1600 Partitions, Violations =       1874
Routed  936/1600 Partitions, Violations =       1956
Routed  944/1600 Partitions, Violations =       2049
Routed  952/1600 Partitions, Violations =       2094
Routed  960/1600 Partitions, Violations =       2279
Routed  968/1600 Partitions, Violations =       2336
Routed  976/1600 Partitions, Violations =       2475
Routed  984/1600 Partitions, Violations =       2614
Routed  992/1600 Partitions, Violations =       2639
Routed  1000/1600 Partitions, Violations =      2701
Routed  1008/1600 Partitions, Violations =      2831
Routed  1016/1600 Partitions, Violations =      2956
Routed  1024/1600 Partitions, Violations =      3004
Routed  1032/1600 Partitions, Violations =      3156
Routed  1040/1600 Partitions, Violations =      3217
Routed  1048/1600 Partitions, Violations =      3371
Routed  1056/1600 Partitions, Violations =      3396
Routed  1064/1600 Partitions, Violations =      3494
Routed  1072/1600 Partitions, Violations =      3554
Routed  1087/1600 Partitions, Violations =      3690
Routed  1088/1600 Partitions, Violations =      3690
Routed  1096/1600 Partitions, Violations =      3831
Routed  1104/1600 Partitions, Violations =      3863
Routed  1112/1600 Partitions, Violations =      3943
Routed  1120/1600 Partitions, Violations =      3993
Routed  1128/1600 Partitions, Violations =      4118
Routed  1136/1600 Partitions, Violations =      4223
Routed  1144/1600 Partitions, Violations =      4323
Routed  1152/1600 Partitions, Violations =      4402
Routed  1160/1600 Partitions, Violations =      4473
Routed  1168/1600 Partitions, Violations =      4583
Routed  1176/1600 Partitions, Violations =      4749
Routed  1184/1600 Partitions, Violations =      4906
Routed  1193/1600 Partitions, Violations =      5002
Routed  1200/1600 Partitions, Violations =      5097
Routed  1208/1600 Partitions, Violations =      5127
Routed  1216/1600 Partitions, Violations =      5222
Routed  1224/1600 Partitions, Violations =      5270
Routed  1232/1600 Partitions, Violations =      5378
Routed  1240/1600 Partitions, Violations =      5426
Routed  1248/1600 Partitions, Violations =      5493
Routed  1256/1600 Partitions, Violations =      5596
Routed  1264/1600 Partitions, Violations =      5702
Routed  1272/1600 Partitions, Violations =      5679
Routed  1280/1600 Partitions, Violations =      5788
Routed  1289/1600 Partitions, Violations =      5818
Routed  1296/1600 Partitions, Violations =      5818
Routed  1308/1600 Partitions, Violations =      5829
Routed  1312/1600 Partitions, Violations =      5856
Routed  1320/1600 Partitions, Violations =      5906
Routed  1328/1600 Partitions, Violations =      5970
Routed  1336/1600 Partitions, Violations =      6093
Routed  1344/1600 Partitions, Violations =      6188
Routed  1352/1600 Partitions, Violations =      6256
Routed  1360/1600 Partitions, Violations =      6301
Routed  1368/1600 Partitions, Violations =      6378
Routed  1376/1600 Partitions, Violations =      6507
Routed  1384/1600 Partitions, Violations =      6531
Routed  1392/1600 Partitions, Violations =      6640
Routed  1400/1600 Partitions, Violations =      6599
Routed  1408/1600 Partitions, Violations =      6683
Routed  1416/1600 Partitions, Violations =      6679
Routed  1424/1600 Partitions, Violations =      6758
Routed  1432/1600 Partitions, Violations =      6900
Routed  1440/1600 Partitions, Violations =      6864
Routed  1448/1600 Partitions, Violations =      7015
Routed  1456/1600 Partitions, Violations =      7134
Routed  1464/1600 Partitions, Violations =      7254
Routed  1472/1600 Partitions, Violations =      7338
Routed  1480/1600 Partitions, Violations =      7542
Routed  1488/1600 Partitions, Violations =      7630
Routed  1496/1600 Partitions, Violations =      7762
Routed  1504/1600 Partitions, Violations =      7853
Routed  1512/1600 Partitions, Violations =      7998
Routed  1520/1600 Partitions, Violations =      8075
Routed  1528/1600 Partitions, Violations =      8231
Routed  1536/1600 Partitions, Violations =      8356
Routed  1544/1600 Partitions, Violations =      8423
Routed  1552/1600 Partitions, Violations =      8530
Routed  1560/1600 Partitions, Violations =      8580
Routed  1568/1600 Partitions, Violations =      8608
Routed  1576/1600 Partitions, Violations =      8745
Routed  1584/1600 Partitions, Violations =      8762
Routed  1592/1600 Partitions, Violations =      8827
Routed  1600/1600 Partitions, Violations =      8894

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      8894
        Diff net spacing : 1878
        Double pattern hard mask space : 2203
        End of line enclosure : 36
        Less than minimum area : 351
        Less than minimum width : 106
        Local double pattern cycle : 8
        Off-grid : 97
        Same net spacing : 8
        Same net via-cut spacing : 128
        Short : 3356
        Internal-only types : 723

[Iter 0] Elapsed real time: 0:00:15 
[Iter 0] Elapsed cpu  time: sys=0:00:01 usr=0:01:47 total=0:01:48
[Iter 0] Stage (MB): Used   18  Alloctr   18  Proc   33 
[Iter 0] Total (MB): Used  132  Alloctr  134  Proc 3695 

End DR iteration 0 with 1600 parts

Start DR iteration 1: non-uniform partition
Routed  1/627 Partitions, Violations =  8700
Routed  3/627 Partitions, Violations =  8674
Routed  6/627 Partitions, Violations =  8657
Routed  9/627 Partitions, Violations =  8556
Routed  12/627 Partitions, Violations = 8520
Routed  15/627 Partitions, Violations = 8439
Routed  18/627 Partitions, Violations = 8376
Routed  21/627 Partitions, Violations = 8391
Routed  24/627 Partitions, Violations = 8389
Routed  27/627 Partitions, Violations = 8355
Routed  30/627 Partitions, Violations = 8326
Routed  33/627 Partitions, Violations = 8286
Routed  36/627 Partitions, Violations = 8282
Routed  39/627 Partitions, Violations = 8284
Routed  42/627 Partitions, Violations = 8301
Routed  45/627 Partitions, Violations = 8254
Routed  48/627 Partitions, Violations = 8208
Routed  51/627 Partitions, Violations = 8188
Routed  54/627 Partitions, Violations = 8182
Routed  57/627 Partitions, Violations = 8160
Routed  60/627 Partitions, Violations = 8186
Routed  63/627 Partitions, Violations = 8142
Routed  66/627 Partitions, Violations = 8095
Routed  69/627 Partitions, Violations = 8038
Routed  72/627 Partitions, Violations = 8015
Routed  75/627 Partitions, Violations = 7953
Routed  78/627 Partitions, Violations = 7978
Routed  81/627 Partitions, Violations = 7939
Routed  84/627 Partitions, Violations = 7849
Routed  87/627 Partitions, Violations = 7824
Routed  90/627 Partitions, Violations = 7772
Routed  93/627 Partitions, Violations = 7741
Routed  96/627 Partitions, Violations = 7715
Routed  99/627 Partitions, Violations = 7640
Routed  102/627 Partitions, Violations =        7643
Routed  105/627 Partitions, Violations =        7628
Routed  108/627 Partitions, Violations =        7544
Routed  111/627 Partitions, Violations =        7523
Routed  114/627 Partitions, Violations =        7434
Routed  117/627 Partitions, Violations =        7415
Routed  120/627 Partitions, Violations =        7381
Routed  123/627 Partitions, Violations =        7359
Routed  126/627 Partitions, Violations =        7353
Routed  129/627 Partitions, Violations =        7327
Routed  132/627 Partitions, Violations =        7321
Routed  135/627 Partitions, Violations =        7327
Routed  138/627 Partitions, Violations =        7286
Routed  141/627 Partitions, Violations =        7312
Routed  144/627 Partitions, Violations =        7269
Routed  147/627 Partitions, Violations =        7252
Routed  150/627 Partitions, Violations =        7230
Routed  153/627 Partitions, Violations =        7238
Routed  156/627 Partitions, Violations =        7202
Routed  159/627 Partitions, Violations =        7185
Routed  162/627 Partitions, Violations =        7154
Routed  165/627 Partitions, Violations =        7184
Routed  168/627 Partitions, Violations =        7110
Routed  171/627 Partitions, Violations =        7114
Routed  174/627 Partitions, Violations =        7120
Routed  177/627 Partitions, Violations =        7102
Routed  180/627 Partitions, Violations =        7095
Routed  183/627 Partitions, Violations =        7083
Routed  186/627 Partitions, Violations =        7106
Routed  189/627 Partitions, Violations =        7060
Routed  192/627 Partitions, Violations =        7059
Routed  195/627 Partitions, Violations =        7034
Routed  198/627 Partitions, Violations =        7026
Routed  201/627 Partitions, Violations =        6990
Routed  204/627 Partitions, Violations =        7002
Routed  207/627 Partitions, Violations =        7066
Routed  210/627 Partitions, Violations =        7020
Routed  213/627 Partitions, Violations =        7055
Routed  216/627 Partitions, Violations =        7005
Routed  219/627 Partitions, Violations =        7026
Routed  222/627 Partitions, Violations =        6997
Routed  225/627 Partitions, Violations =        6994
Routed  228/627 Partitions, Violations =        6994
Routed  231/627 Partitions, Violations =        6973
Routed  234/627 Partitions, Violations =        6965
Routed  237/627 Partitions, Violations =        6962
Routed  240/627 Partitions, Violations =        6963
Routed  243/627 Partitions, Violations =        6969
Routed  246/627 Partitions, Violations =        6976
Routed  249/627 Partitions, Violations =        6981
Routed  252/627 Partitions, Violations =        6988
Routed  255/627 Partitions, Violations =        6974
Routed  258/627 Partitions, Violations =        6951
Routed  261/627 Partitions, Violations =        6986
Routed  264/627 Partitions, Violations =        6947
Routed  267/627 Partitions, Violations =        6973
Routed  270/627 Partitions, Violations =        6977
Routed  273/627 Partitions, Violations =        6951
Routed  276/627 Partitions, Violations =        6952
Routed  279/627 Partitions, Violations =        6964
Routed  282/627 Partitions, Violations =        6937
Routed  285/627 Partitions, Violations =        6924
Routed  288/627 Partitions, Violations =        6937
Routed  291/627 Partitions, Violations =        6945
Routed  294/627 Partitions, Violations =        6928
Routed  297/627 Partitions, Violations =        6917
Routed  300/627 Partitions, Violations =        6920
Routed  303/627 Partitions, Violations =        6928
Routed  306/627 Partitions, Violations =        6928
Routed  309/627 Partitions, Violations =        6916
Routed  312/627 Partitions, Violations =        6878
Routed  315/627 Partitions, Violations =        6880
Routed  318/627 Partitions, Violations =        6883
Routed  321/627 Partitions, Violations =        6911
Routed  324/627 Partitions, Violations =        6878
Routed  327/627 Partitions, Violations =        6876
Routed  330/627 Partitions, Violations =        6877
Routed  333/627 Partitions, Violations =        6872
Routed  336/627 Partitions, Violations =        6891
Routed  339/627 Partitions, Violations =        6911
Routed  342/627 Partitions, Violations =        6914
Routed  345/627 Partitions, Violations =        6906
Routed  348/627 Partitions, Violations =        6885
Routed  351/627 Partitions, Violations =        6883
Routed  354/627 Partitions, Violations =        6893
Routed  357/627 Partitions, Violations =        6888
Routed  360/627 Partitions, Violations =        6865
Routed  363/627 Partitions, Violations =        6842
Routed  366/627 Partitions, Violations =        6851
Routed  369/627 Partitions, Violations =        6914
Routed  372/627 Partitions, Violations =        6885
Routed  375/627 Partitions, Violations =        6888
Routed  378/627 Partitions, Violations =        6857
Routed  381/627 Partitions, Violations =        6893
Routed  384/627 Partitions, Violations =        6897
Routed  387/627 Partitions, Violations =        6904
Routed  390/627 Partitions, Violations =        6902
Routed  393/627 Partitions, Violations =        6893
Routed  396/627 Partitions, Violations =        6903
Routed  399/627 Partitions, Violations =        6913
Routed  402/627 Partitions, Violations =        6907
Routed  405/627 Partitions, Violations =        6907
Routed  408/627 Partitions, Violations =        6907
Routed  411/627 Partitions, Violations =        6900
Routed  414/627 Partitions, Violations =        6906
Routed  417/627 Partitions, Violations =        6856
Routed  420/627 Partitions, Violations =        6851
Routed  423/627 Partitions, Violations =        6883
Routed  426/627 Partitions, Violations =        6858
Routed  429/627 Partitions, Violations =        6867
Routed  432/627 Partitions, Violations =        6889
Routed  435/627 Partitions, Violations =        6847
Routed  438/627 Partitions, Violations =        6843
Routed  441/627 Partitions, Violations =        6837
Routed  444/627 Partitions, Violations =        6803
Routed  447/627 Partitions, Violations =        6821
Routed  450/627 Partitions, Violations =        6789
Routed  453/627 Partitions, Violations =        6804
Routed  456/627 Partitions, Violations =        6802
Routed  459/627 Partitions, Violations =        6786
Routed  462/627 Partitions, Violations =        6758
Routed  465/627 Partitions, Violations =        6764
Routed  468/627 Partitions, Violations =        6764
Routed  471/627 Partitions, Violations =        6749
Routed  474/627 Partitions, Violations =        6757
Routed  477/627 Partitions, Violations =        6754
Routed  480/627 Partitions, Violations =        6764
Routed  483/627 Partitions, Violations =        6763
Routed  486/627 Partitions, Violations =        6750
Routed  489/627 Partitions, Violations =        6747
Routed  492/627 Partitions, Violations =        6761
Routed  495/627 Partitions, Violations =        6758
Routed  498/627 Partitions, Violations =        6761
Routed  501/627 Partitions, Violations =        6756
Routed  504/627 Partitions, Violations =        6766
Routed  507/627 Partitions, Violations =        6739
Routed  510/627 Partitions, Violations =        6728
Routed  513/627 Partitions, Violations =        6718
Routed  516/627 Partitions, Violations =        6721
Routed  519/627 Partitions, Violations =        6710
Routed  522/627 Partitions, Violations =        6712
Routed  525/627 Partitions, Violations =        6701
Routed  528/627 Partitions, Violations =        6715
Routed  531/627 Partitions, Violations =        6704
Routed  534/627 Partitions, Violations =        6714
Routed  537/627 Partitions, Violations =        6700
Routed  540/627 Partitions, Violations =        6723
Routed  543/627 Partitions, Violations =        6727
Routed  546/627 Partitions, Violations =        6733
Routed  549/627 Partitions, Violations =        6732
Routed  552/627 Partitions, Violations =        6734
Routed  555/627 Partitions, Violations =        6725
Routed  558/627 Partitions, Violations =        6726
Routed  561/627 Partitions, Violations =        6727
Routed  564/627 Partitions, Violations =        6728
Routed  567/627 Partitions, Violations =        6736
Routed  570/627 Partitions, Violations =        6741
Routed  573/627 Partitions, Violations =        6730
Routed  576/627 Partitions, Violations =        6735
Routed  579/627 Partitions, Violations =        6732
Routed  582/627 Partitions, Violations =        6727
Routed  585/627 Partitions, Violations =        6720
Routed  588/627 Partitions, Violations =        6725
Routed  591/627 Partitions, Violations =        6723
Routed  594/627 Partitions, Violations =        6724
Routed  597/627 Partitions, Violations =        6727
Routed  600/627 Partitions, Violations =        6730
Routed  603/627 Partitions, Violations =        6730
Routed  606/627 Partitions, Violations =        6730
Routed  609/627 Partitions, Violations =        6730
Routed  612/627 Partitions, Violations =        6731
Routed  615/627 Partitions, Violations =        6731
Routed  618/627 Partitions, Violations =        6727
Routed  621/627 Partitions, Violations =        6727
Routed  624/627 Partitions, Violations =        6728
Routed  627/627 Partitions, Violations =        6728

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      6728
        Diff net spacing : 1052
        Double pattern hard mask space : 1798
        End of line enclosure : 29
        Less than minimum area : 159
        Less than minimum width : 142
        Off-grid : 46
        Same net spacing : 4
        Same net via-cut spacing : 67
        Short : 2968
        Internal-only types : 463

[Iter 1] Elapsed real time: 0:00:34 
[Iter 1] Elapsed cpu  time: sys=0:00:01 usr=0:02:47 total=0:02:48
[Iter 1] Stage (MB): Used   18  Alloctr   18  Proc   33 
[Iter 1] Total (MB): Used  132  Alloctr  134  Proc 3695 

End DR iteration 1 with 627 parts

Start DR iteration 2: non-uniform partition
Routed  1/547 Partitions, Violations =  6624
Routed  2/547 Partitions, Violations =  6615
Routed  4/547 Partitions, Violations =  6604
Routed  6/547 Partitions, Violations =  6607
Routed  8/547 Partitions, Violations =  6630
Routed  10/547 Partitions, Violations = 6609
Routed  12/547 Partitions, Violations = 6553
Routed  14/547 Partitions, Violations = 6525
Routed  16/547 Partitions, Violations = 6568
Routed  18/547 Partitions, Violations = 6512
Routed  20/547 Partitions, Violations = 6506
Routed  22/547 Partitions, Violations = 6467
Routed  24/547 Partitions, Violations = 6485
Routed  26/547 Partitions, Violations = 6491
Routed  28/547 Partitions, Violations = 6491
Routed  30/547 Partitions, Violations = 6434
Routed  32/547 Partitions, Violations = 6461
Routed  34/547 Partitions, Violations = 6518
Routed  36/547 Partitions, Violations = 6523
Routed  38/547 Partitions, Violations = 6464
Routed  40/547 Partitions, Violations = 6481
Routed  42/547 Partitions, Violations = 6507
Routed  44/547 Partitions, Violations = 6526
Routed  46/547 Partitions, Violations = 6519
Routed  48/547 Partitions, Violations = 6494
Routed  50/547 Partitions, Violations = 6490
Routed  52/547 Partitions, Violations = 6486
Routed  54/547 Partitions, Violations = 6485
Routed  56/547 Partitions, Violations = 6512
Routed  58/547 Partitions, Violations = 6564
Routed  60/547 Partitions, Violations = 6566
Routed  62/547 Partitions, Violations = 6568
Routed  64/547 Partitions, Violations = 6532
Routed  66/547 Partitions, Violations = 6512
Routed  68/547 Partitions, Violations = 6504
Routed  70/547 Partitions, Violations = 6539
Routed  72/547 Partitions, Violations = 6551
Routed  74/547 Partitions, Violations = 6548
Routed  76/547 Partitions, Violations = 6516
Routed  78/547 Partitions, Violations = 6511
Routed  80/547 Partitions, Violations = 6512
Routed  82/547 Partitions, Violations = 6503
Routed  84/547 Partitions, Violations = 6506
Routed  86/547 Partitions, Violations = 6508
Routed  88/547 Partitions, Violations = 6503
Routed  90/547 Partitions, Violations = 6540
Routed  92/547 Partitions, Violations = 6540
Routed  94/547 Partitions, Violations = 6563
Routed  96/547 Partitions, Violations = 6541
Routed  98/547 Partitions, Violations = 6568
Routed  100/547 Partitions, Violations =        6550
Routed  102/547 Partitions, Violations =        6569
Routed  104/547 Partitions, Violations =        6545
Routed  106/547 Partitions, Violations =        6570
Routed  108/547 Partitions, Violations =        6610
Routed  110/547 Partitions, Violations =        6551
Routed  112/547 Partitions, Violations =        6567
Routed  114/547 Partitions, Violations =        6567
Routed  116/547 Partitions, Violations =        6538
Routed  118/547 Partitions, Violations =        6559
Routed  120/547 Partitions, Violations =        6505
Routed  122/547 Partitions, Violations =        6525
Routed  124/547 Partitions, Violations =        6540
Routed  126/547 Partitions, Violations =        6555
Routed  128/547 Partitions, Violations =        6553
Routed  130/547 Partitions, Violations =        6612
Routed  132/547 Partitions, Violations =        6553
Routed  134/547 Partitions, Violations =        6598
Routed  136/547 Partitions, Violations =        6590
Routed  138/547 Partitions, Violations =        6625
Routed  140/547 Partitions, Violations =        6599
Routed  142/547 Partitions, Violations =        6621
Routed  144/547 Partitions, Violations =        6641
Routed  146/547 Partitions, Violations =        6636
Routed  148/547 Partitions, Violations =        6635
Routed  150/547 Partitions, Violations =        6649
Routed  152/547 Partitions, Violations =        6664
Routed  154/547 Partitions, Violations =        6648
Routed  156/547 Partitions, Violations =        6611
Routed  158/547 Partitions, Violations =        6641
Routed  160/547 Partitions, Violations =        6642
Routed  162/547 Partitions, Violations =        6618
Routed  164/547 Partitions, Violations =        6611
Routed  166/547 Partitions, Violations =        6613
Routed  168/547 Partitions, Violations =        6630
Routed  170/547 Partitions, Violations =        6656
Routed  172/547 Partitions, Violations =        6643
Routed  174/547 Partitions, Violations =        6658
Routed  176/547 Partitions, Violations =        6642
Routed  178/547 Partitions, Violations =        6654
Routed  180/547 Partitions, Violations =        6663
Routed  182/547 Partitions, Violations =        6644
Routed  184/547 Partitions, Violations =        6661
Routed  186/547 Partitions, Violations =        6682
Routed  188/547 Partitions, Violations =        6660
Routed  190/547 Partitions, Violations =        6680
Routed  192/547 Partitions, Violations =        6693
Routed  194/547 Partitions, Violations =        6697
Routed  196/547 Partitions, Violations =        6686
Routed  198/547 Partitions, Violations =        6683
Routed  200/547 Partitions, Violations =        6696
Routed  202/547 Partitions, Violations =        6712
Routed  204/547 Partitions, Violations =        6731
Routed  206/547 Partitions, Violations =        6733
Routed  208/547 Partitions, Violations =        6753
Routed  210/547 Partitions, Violations =        6738
Routed  212/547 Partitions, Violations =        6748
Routed  214/547 Partitions, Violations =        6746
Routed  216/547 Partitions, Violations =        6763
Routed  218/547 Partitions, Violations =        6759
Routed  220/547 Partitions, Violations =        6759
Routed  222/547 Partitions, Violations =        6752
Routed  224/547 Partitions, Violations =        6747
Routed  226/547 Partitions, Violations =        6754
Routed  228/547 Partitions, Violations =        6773
Routed  230/547 Partitions, Violations =        6772
Routed  232/547 Partitions, Violations =        6764
Routed  234/547 Partitions, Violations =        6784
Routed  236/547 Partitions, Violations =        6804
Routed  238/547 Partitions, Violations =        6763
Routed  240/547 Partitions, Violations =        6798
Routed  242/547 Partitions, Violations =        6756
Routed  244/547 Partitions, Violations =        6767
Routed  246/547 Partitions, Violations =        6750
Routed  248/547 Partitions, Violations =        6765
Routed  250/547 Partitions, Violations =        6779
Routed  252/547 Partitions, Violations =        6802
Routed  254/547 Partitions, Violations =        6791
Routed  256/547 Partitions, Violations =        6797
Routed  258/547 Partitions, Violations =        6800
Routed  260/547 Partitions, Violations =        6806
Routed  262/547 Partitions, Violations =        6805
Routed  264/547 Partitions, Violations =        6800
Routed  266/547 Partitions, Violations =        6810
Routed  268/547 Partitions, Violations =        6807
Routed  270/547 Partitions, Violations =        6791
Routed  272/547 Partitions, Violations =        6797
Routed  274/547 Partitions, Violations =        6793
Routed  276/547 Partitions, Violations =        6819
Routed  278/547 Partitions, Violations =        6853
Routed  280/547 Partitions, Violations =        6848
Routed  282/547 Partitions, Violations =        6855
Routed  284/547 Partitions, Violations =        6876
Routed  286/547 Partitions, Violations =        6848
Routed  288/547 Partitions, Violations =        6852
Routed  290/547 Partitions, Violations =        6882
Routed  292/547 Partitions, Violations =        6895
Routed  294/547 Partitions, Violations =        6885
Routed  296/547 Partitions, Violations =        6883
Routed  298/547 Partitions, Violations =        6910
Routed  300/547 Partitions, Violations =        6894
Routed  302/547 Partitions, Violations =        6920
Routed  304/547 Partitions, Violations =        6889
Routed  306/547 Partitions, Violations =        6896
Routed  308/547 Partitions, Violations =        6926
Routed  310/547 Partitions, Violations =        6903
Routed  312/547 Partitions, Violations =        6921
Routed  314/547 Partitions, Violations =        6936
Routed  316/547 Partitions, Violations =        6914
Routed  318/547 Partitions, Violations =        6935
Routed  320/547 Partitions, Violations =        6943
Routed  322/547 Partitions, Violations =        6929
Routed  324/547 Partitions, Violations =        6944
Routed  326/547 Partitions, Violations =        6915
Routed  328/547 Partitions, Violations =        6919
Routed  330/547 Partitions, Violations =        6936
Routed  332/547 Partitions, Violations =        6932
Routed  334/547 Partitions, Violations =        6949
Routed  336/547 Partitions, Violations =        6947
Routed  338/547 Partitions, Violations =        6953
Routed  340/547 Partitions, Violations =        6954
Routed  342/547 Partitions, Violations =        6967
Routed  344/547 Partitions, Violations =        6973
Routed  346/547 Partitions, Violations =        6986
Routed  348/547 Partitions, Violations =        6959
Routed  350/547 Partitions, Violations =        6959
Routed  352/547 Partitions, Violations =        6993
Routed  354/547 Partitions, Violations =        6983
Routed  356/547 Partitions, Violations =        7024
Routed  358/547 Partitions, Violations =        6991
Routed  360/547 Partitions, Violations =        7009
Routed  362/547 Partitions, Violations =        7009
Routed  364/547 Partitions, Violations =        7014
Routed  366/547 Partitions, Violations =        7066
Routed  368/547 Partitions, Violations =        7038
Routed  370/547 Partitions, Violations =        7045
Routed  372/547 Partitions, Violations =        7039
Routed  374/547 Partitions, Violations =        7051
Routed  376/547 Partitions, Violations =        7051
Routed  378/547 Partitions, Violations =        7091
Routed  380/547 Partitions, Violations =        7083
Routed  382/547 Partitions, Violations =        7072
Routed  384/547 Partitions, Violations =        7076
Routed  386/547 Partitions, Violations =        7074
Routed  388/547 Partitions, Violations =        7055
Routed  390/547 Partitions, Violations =        7058
Routed  392/547 Partitions, Violations =        7064
Routed  394/547 Partitions, Violations =        7104
Routed  396/547 Partitions, Violations =        7108
Routed  398/547 Partitions, Violations =        7073
Routed  400/547 Partitions, Violations =        7112
Routed  402/547 Partitions, Violations =        7078
Routed  404/547 Partitions, Violations =        7113
Routed  406/547 Partitions, Violations =        7077
Routed  408/547 Partitions, Violations =        7103
Routed  410/547 Partitions, Violations =        7102
Routed  412/547 Partitions, Violations =        7111
Routed  414/547 Partitions, Violations =        7117
Routed  416/547 Partitions, Violations =        7124
Routed  418/547 Partitions, Violations =        7114
Routed  420/547 Partitions, Violations =        7117
Routed  422/547 Partitions, Violations =        7109
Routed  424/547 Partitions, Violations =        7128
Routed  426/547 Partitions, Violations =        7117
Routed  428/547 Partitions, Violations =        7132
Routed  430/547 Partitions, Violations =        7131
Routed  432/547 Partitions, Violations =        7137
Routed  434/547 Partitions, Violations =        7138
Routed  436/547 Partitions, Violations =        7153
Routed  438/547 Partitions, Violations =        7144
Routed  440/547 Partitions, Violations =        7146
Routed  442/547 Partitions, Violations =        7142
Routed  444/547 Partitions, Violations =        7153
Routed  446/547 Partitions, Violations =        7160
Routed  448/547 Partitions, Violations =        7172
Routed  450/547 Partitions, Violations =        7161
Routed  452/547 Partitions, Violations =        7150
Routed  454/547 Partitions, Violations =        7180
Routed  456/547 Partitions, Violations =        7173
Routed  458/547 Partitions, Violations =        7188
Routed  460/547 Partitions, Violations =        7184
Routed  462/547 Partitions, Violations =        7187
Routed  464/547 Partitions, Violations =        7187
Routed  466/547 Partitions, Violations =        7182
Routed  468/547 Partitions, Violations =        7175
Routed  470/547 Partitions, Violations =        7169
Routed  472/547 Partitions, Violations =        7176
Routed  474/547 Partitions, Violations =        7178
Routed  476/547 Partitions, Violations =        7175
Routed  478/547 Partitions, Violations =        7187
Routed  480/547 Partitions, Violations =        7191
Routed  482/547 Partitions, Violations =        7194
Routed  484/547 Partitions, Violations =        7208
Routed  486/547 Partitions, Violations =        7229
Routed  488/547 Partitions, Violations =        7248
Routed  490/547 Partitions, Violations =        7260
Routed  492/547 Partitions, Violations =        7262
Routed  494/547 Partitions, Violations =        7251
Routed  496/547 Partitions, Violations =        7254
Routed  498/547 Partitions, Violations =        7275
Routed  500/547 Partitions, Violations =        7281
Routed  502/547 Partitions, Violations =        7289
Routed  504/547 Partitions, Violations =        7300
Routed  506/547 Partitions, Violations =        7303
Routed  508/547 Partitions, Violations =        7297
Routed  510/547 Partitions, Violations =        7298
Routed  512/547 Partitions, Violations =        7302
Routed  514/547 Partitions, Violations =        7306
Routed  516/547 Partitions, Violations =        7321
Routed  518/547 Partitions, Violations =        7321
Routed  520/547 Partitions, Violations =        7319
Routed  522/547 Partitions, Violations =        7318
Routed  524/547 Partitions, Violations =        7318
Routed  526/547 Partitions, Violations =        7318
Routed  528/547 Partitions, Violations =        7320
Routed  530/547 Partitions, Violations =        7319
Routed  532/547 Partitions, Violations =        7321
Routed  534/547 Partitions, Violations =        7321
Routed  536/547 Partitions, Violations =        7316
Routed  538/547 Partitions, Violations =        7306
Routed  540/547 Partitions, Violations =        7306
Routed  542/547 Partitions, Violations =        7310
Routed  544/547 Partitions, Violations =        7312
Routed  546/547 Partitions, Violations =        7314

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      7313
        Diff net spacing : 1029
        Double pattern hard mask space : 1933
        End of line enclosure : 61
        Less than minimum area : 271
        Less than minimum width : 120
        Local double pattern cycle : 1
        Off-grid : 104
        Same net spacing : 3
        Same net via-cut spacing : 121
        Short : 3228
        Internal-only types : 442

[Iter 2] Elapsed real time: 0:00:57 
[Iter 2] Elapsed cpu  time: sys=0:00:01 usr=0:03:55 total=0:03:56
[Iter 2] Stage (MB): Used   18  Alloctr   18  Proc   33 
[Iter 2] Total (MB): Used  132  Alloctr  135  Proc 3695 

End DR iteration 2 with 547 parts

Start DR iteration 3: non-uniform partition
Routed  1/516 Partitions, Violations =  7159
Routed  2/516 Partitions, Violations =  7141
Routed  4/516 Partitions, Violations =  7134
Routed  6/516 Partitions, Violations =  7126
Routed  8/516 Partitions, Violations =  7101
Routed  10/516 Partitions, Violations = 7045
Routed  12/516 Partitions, Violations = 7029
Routed  14/516 Partitions, Violations = 6989
Routed  16/516 Partitions, Violations = 6902
Routed  18/516 Partitions, Violations = 6887
Routed  20/516 Partitions, Violations = 6854
Routed  22/516 Partitions, Violations = 6787
Routed  24/516 Partitions, Violations = 6832
Routed  26/516 Partitions, Violations = 6782
Routed  28/516 Partitions, Violations = 6759
Routed  30/516 Partitions, Violations = 6758
Routed  32/516 Partitions, Violations = 6773
Routed  34/516 Partitions, Violations = 6781
Routed  36/516 Partitions, Violations = 6757
Routed  38/516 Partitions, Violations = 6732
Routed  40/516 Partitions, Violations = 6738
Routed  42/516 Partitions, Violations = 6739
Routed  44/516 Partitions, Violations = 6716
Routed  46/516 Partitions, Violations = 6738
Routed  48/516 Partitions, Violations = 6715
Routed  50/516 Partitions, Violations = 6664
Routed  52/516 Partitions, Violations = 6645
Routed  54/516 Partitions, Violations = 6625
Routed  56/516 Partitions, Violations = 6633
Routed  58/516 Partitions, Violations = 6605
Routed  60/516 Partitions, Violations = 6577
Routed  62/516 Partitions, Violations = 6579
Routed  64/516 Partitions, Violations = 6549
Routed  66/516 Partitions, Violations = 6525
Routed  68/516 Partitions, Violations = 6505
Routed  70/516 Partitions, Violations = 6476
Routed  72/516 Partitions, Violations = 6428
Routed  74/516 Partitions, Violations = 6425
Routed  76/516 Partitions, Violations = 6445
Routed  78/516 Partitions, Violations = 6427
Routed  80/516 Partitions, Violations = 6462
Routed  82/516 Partitions, Violations = 6447
Routed  84/516 Partitions, Violations = 6439
Routed  86/516 Partitions, Violations = 6433
Routed  88/516 Partitions, Violations = 6419
Routed  90/516 Partitions, Violations = 6417
Routed  92/516 Partitions, Violations = 6345
Routed  94/516 Partitions, Violations = 6333
Routed  96/516 Partitions, Violations = 6345
Routed  98/516 Partitions, Violations = 6344
Routed  100/516 Partitions, Violations =        6321
Routed  102/516 Partitions, Violations =        6317
Routed  104/516 Partitions, Violations =        6277
Routed  106/516 Partitions, Violations =        6276
Routed  108/516 Partitions, Violations =        6259
Routed  110/516 Partitions, Violations =        6221
Routed  112/516 Partitions, Violations =        6230
Routed  114/516 Partitions, Violations =        6220
Routed  116/516 Partitions, Violations =        6233
Routed  118/516 Partitions, Violations =        6175
Routed  120/516 Partitions, Violations =        6162
Routed  122/516 Partitions, Violations =        6181
Routed  124/516 Partitions, Violations =        6140
Routed  126/516 Partitions, Violations =        6121
Routed  128/516 Partitions, Violations =        6117
Routed  130/516 Partitions, Violations =        6088
Routed  132/516 Partitions, Violations =        6059
Routed  134/516 Partitions, Violations =        6054
Routed  136/516 Partitions, Violations =        6056
Routed  138/516 Partitions, Violations =        6048
Routed  140/516 Partitions, Violations =        6067
Routed  142/516 Partitions, Violations =        6049
Routed  144/516 Partitions, Violations =        6055
Routed  146/516 Partitions, Violations =        6042
Routed  148/516 Partitions, Violations =        6039
Routed  150/516 Partitions, Violations =        6020
Routed  152/516 Partitions, Violations =        6019
Routed  154/516 Partitions, Violations =        6018
Routed  156/516 Partitions, Violations =        6006
Routed  158/516 Partitions, Violations =        5955
Routed  160/516 Partitions, Violations =        5975
Routed  162/516 Partitions, Violations =        5982
Routed  164/516 Partitions, Violations =        5986
Routed  166/516 Partitions, Violations =        6001
Routed  168/516 Partitions, Violations =        5945
Routed  170/516 Partitions, Violations =        5955
Routed  172/516 Partitions, Violations =        5930
Routed  174/516 Partitions, Violations =        5955
Routed  176/516 Partitions, Violations =        5955
Routed  178/516 Partitions, Violations =        5976
Routed  180/516 Partitions, Violations =        5962
Routed  182/516 Partitions, Violations =        5956
Routed  184/516 Partitions, Violations =        5941
Routed  186/516 Partitions, Violations =        5933
Routed  188/516 Partitions, Violations =        5918
Routed  190/516 Partitions, Violations =        5928
Routed  192/516 Partitions, Violations =        5947
Routed  194/516 Partitions, Violations =        5966
Routed  196/516 Partitions, Violations =        5958
Routed  198/516 Partitions, Violations =        5925
Routed  200/516 Partitions, Violations =        5939
Routed  202/516 Partitions, Violations =        5931
Routed  204/516 Partitions, Violations =        5940
Routed  206/516 Partitions, Violations =        5896
Routed  208/516 Partitions, Violations =        5936
Routed  210/516 Partitions, Violations =        5928
Routed  212/516 Partitions, Violations =        5914
Routed  214/516 Partitions, Violations =        5881
Routed  216/516 Partitions, Violations =        5866
Routed  218/516 Partitions, Violations =        5866
Routed  220/516 Partitions, Violations =        5862
Routed  222/516 Partitions, Violations =        5864
Routed  224/516 Partitions, Violations =        5863
Routed  226/516 Partitions, Violations =        5856
Routed  228/516 Partitions, Violations =        5834
Routed  230/516 Partitions, Violations =        5839
Routed  232/516 Partitions, Violations =        5844
Routed  234/516 Partitions, Violations =        5871
Routed  236/516 Partitions, Violations =        5838
Routed  238/516 Partitions, Violations =        5835
Routed  240/516 Partitions, Violations =        5840
Routed  242/516 Partitions, Violations =        5865
Routed  244/516 Partitions, Violations =        5863
Routed  246/516 Partitions, Violations =        5824
Routed  248/516 Partitions, Violations =        5837
Routed  250/516 Partitions, Violations =        5831
Routed  252/516 Partitions, Violations =        5821
Routed  254/516 Partitions, Violations =        5824
Routed  256/516 Partitions, Violations =        5815
Routed  258/516 Partitions, Violations =        5822
Routed  260/516 Partitions, Violations =        5829
Routed  262/516 Partitions, Violations =        5833
Routed  264/516 Partitions, Violations =        5819
Routed  266/516 Partitions, Violations =        5821
Routed  268/516 Partitions, Violations =        5824
Routed  270/516 Partitions, Violations =        5826
Routed  272/516 Partitions, Violations =        5831
Routed  274/516 Partitions, Violations =        5841
Routed  276/516 Partitions, Violations =        5847
Routed  278/516 Partitions, Violations =        5824
Routed  280/516 Partitions, Violations =        5808
Routed  282/516 Partitions, Violations =        5825
Routed  284/516 Partitions, Violations =        5770
Routed  286/516 Partitions, Violations =        5786
Routed  288/516 Partitions, Violations =        5809
Routed  290/516 Partitions, Violations =        5834
Routed  292/516 Partitions, Violations =        5795
Routed  294/516 Partitions, Violations =        5817
Routed  296/516 Partitions, Violations =        5803
Routed  298/516 Partitions, Violations =        5798
Routed  300/516 Partitions, Violations =        5783
Routed  302/516 Partitions, Violations =        5789
Routed  304/516 Partitions, Violations =        5779
Routed  306/516 Partitions, Violations =        5782
Routed  308/516 Partitions, Violations =        5782
Routed  310/516 Partitions, Violations =        5797
Routed  312/516 Partitions, Violations =        5767
Routed  314/516 Partitions, Violations =        5777
Routed  316/516 Partitions, Violations =        5769
Routed  318/516 Partitions, Violations =        5749
Routed  320/516 Partitions, Violations =        5749
Routed  322/516 Partitions, Violations =        5760
Routed  324/516 Partitions, Violations =        5768
Routed  326/516 Partitions, Violations =        5738
Routed  328/516 Partitions, Violations =        5762
Routed  330/516 Partitions, Violations =        5752
Routed  332/516 Partitions, Violations =        5771
Routed  334/516 Partitions, Violations =        5772
Routed  336/516 Partitions, Violations =        5786
Routed  338/516 Partitions, Violations =        5782
Routed  340/516 Partitions, Violations =        5770
Routed  342/516 Partitions, Violations =        5792
Routed  344/516 Partitions, Violations =        5787
Routed  346/516 Partitions, Violations =        5748
Routed  348/516 Partitions, Violations =        5759
Routed  350/516 Partitions, Violations =        5757
Routed  352/516 Partitions, Violations =        5769
Routed  354/516 Partitions, Violations =        5789
Routed  356/516 Partitions, Violations =        5760
Routed  358/516 Partitions, Violations =        5761
Routed  360/516 Partitions, Violations =        5736
Routed  362/516 Partitions, Violations =        5750
Routed  364/516 Partitions, Violations =        5749
Routed  366/516 Partitions, Violations =        5748
Routed  368/516 Partitions, Violations =        5747
Routed  370/516 Partitions, Violations =        5735
Routed  372/516 Partitions, Violations =        5733
Routed  374/516 Partitions, Violations =        5732
Routed  376/516 Partitions, Violations =        5726
Routed  378/516 Partitions, Violations =        5708
Routed  380/516 Partitions, Violations =        5699
Routed  382/516 Partitions, Violations =        5695
Routed  384/516 Partitions, Violations =        5732
Routed  386/516 Partitions, Violations =        5730
Routed  388/516 Partitions, Violations =        5739
Routed  390/516 Partitions, Violations =        5755
Routed  392/516 Partitions, Violations =        5744
Routed  394/516 Partitions, Violations =        5755
Routed  396/516 Partitions, Violations =        5748
Routed  398/516 Partitions, Violations =        5733
Routed  400/516 Partitions, Violations =        5730
Routed  402/516 Partitions, Violations =        5739
Routed  404/516 Partitions, Violations =        5725
Routed  406/516 Partitions, Violations =        5707
Routed  408/516 Partitions, Violations =        5747
Routed  410/516 Partitions, Violations =        5716
Routed  412/516 Partitions, Violations =        5693
Routed  414/516 Partitions, Violations =        5668
Routed  416/516 Partitions, Violations =        5651
Routed  418/516 Partitions, Violations =        5651
Routed  420/516 Partitions, Violations =        5647
Routed  422/516 Partitions, Violations =        5669
Routed  424/516 Partitions, Violations =        5659
Routed  426/516 Partitions, Violations =        5651
Routed  428/516 Partitions, Violations =        5635
Routed  430/516 Partitions, Violations =        5625
Routed  432/516 Partitions, Violations =        5633
Routed  434/516 Partitions, Violations =        5631
Routed  436/516 Partitions, Violations =        5644
Routed  438/516 Partitions, Violations =        5635
Routed  440/516 Partitions, Violations =        5645
Routed  442/516 Partitions, Violations =        5645
Routed  444/516 Partitions, Violations =        5635
Routed  446/516 Partitions, Violations =        5632
Routed  448/516 Partitions, Violations =        5631
Routed  450/516 Partitions, Violations =        5641
Routed  452/516 Partitions, Violations =        5639
Routed  454/516 Partitions, Violations =        5631
Routed  456/516 Partitions, Violations =        5631
Routed  458/516 Partitions, Violations =        5628
Routed  460/516 Partitions, Violations =        5626
Routed  462/516 Partitions, Violations =        5625
Routed  464/516 Partitions, Violations =        5620
Routed  466/516 Partitions, Violations =        5622
Routed  468/516 Partitions, Violations =        5622
Routed  470/516 Partitions, Violations =        5610
Routed  472/516 Partitions, Violations =        5613
Routed  474/516 Partitions, Violations =        5636
Routed  476/516 Partitions, Violations =        5637
Routed  478/516 Partitions, Violations =        5639
Routed  480/516 Partitions, Violations =        5639
Routed  482/516 Partitions, Violations =        5638
Routed  484/516 Partitions, Violations =        5637
Routed  486/516 Partitions, Violations =        5629
Routed  488/516 Partitions, Violations =        5630
Routed  490/516 Partitions, Violations =        5637
Routed  492/516 Partitions, Violations =        5637
Routed  494/516 Partitions, Violations =        5637
Routed  496/516 Partitions, Violations =        5639
Routed  498/516 Partitions, Violations =        5639
Routed  500/516 Partitions, Violations =        5643
Routed  502/516 Partitions, Violations =        5643
Routed  504/516 Partitions, Violations =        5643
Routed  506/516 Partitions, Violations =        5645
Routed  508/516 Partitions, Violations =        5645
Routed  510/516 Partitions, Violations =        5646
Routed  512/516 Partitions, Violations =        5646
Routed  514/516 Partitions, Violations =        5648
Routed  516/516 Partitions, Violations =        5647

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      5647
        Diff net spacing : 1230
        Diff net via-cut spacing : 1
        Double pattern hard mask space : 1660
        Less than minimum area : 59
        Less than minimum width : 125
        Local double pattern cycle : 1
        Off-grid : 48
        Same net spacing : 1
        Same net via-cut spacing : 22
        Short : 2405
        Internal-only types : 95

[Iter 3] Elapsed real time: 0:01:23 
[Iter 3] Elapsed cpu  time: sys=0:00:01 usr=0:05:16 total=0:05:17
[Iter 3] Stage (MB): Used   18  Alloctr   18  Proc   33 
[Iter 3] Total (MB): Used  132  Alloctr  135  Proc 3695 

End DR iteration 3 with 516 parts

Start DR iteration 4: non-uniform partition
Routed  1/491 Partitions, Violations =  5545
Routed  2/491 Partitions, Violations =  5560
Routed  4/491 Partitions, Violations =  5585
Routed  6/491 Partitions, Violations =  5587
Routed  8/491 Partitions, Violations =  5570
Routed  10/491 Partitions, Violations = 5547
Routed  12/491 Partitions, Violations = 5597
Routed  14/491 Partitions, Violations = 5579
Routed  16/491 Partitions, Violations = 5604
Routed  18/491 Partitions, Violations = 5611
Routed  20/491 Partitions, Violations = 5609
Routed  22/491 Partitions, Violations = 5585
Routed  24/491 Partitions, Violations = 5591
Routed  26/491 Partitions, Violations = 5587
Routed  28/491 Partitions, Violations = 5593
Routed  30/491 Partitions, Violations = 5601
Routed  32/491 Partitions, Violations = 5593
Routed  34/491 Partitions, Violations = 5612
Routed  36/491 Partitions, Violations = 5566
Routed  38/491 Partitions, Violations = 5546
Routed  40/491 Partitions, Violations = 5589
Routed  42/491 Partitions, Violations = 5608
Routed  44/491 Partitions, Violations = 5657
Routed  46/491 Partitions, Violations = 5631
Routed  48/491 Partitions, Violations = 5634
Routed  50/491 Partitions, Violations = 5676
Routed  52/491 Partitions, Violations = 5596
Routed  54/491 Partitions, Violations = 5614
Routed  56/491 Partitions, Violations = 5623
Routed  58/491 Partitions, Violations = 5644
Routed  60/491 Partitions, Violations = 5658
Routed  62/491 Partitions, Violations = 5655
Routed  64/491 Partitions, Violations = 5679
Routed  66/491 Partitions, Violations = 5686
Routed  68/491 Partitions, Violations = 5705
Routed  70/491 Partitions, Violations = 5674
Routed  72/491 Partitions, Violations = 5728
Routed  74/491 Partitions, Violations = 5702
Routed  76/491 Partitions, Violations = 5698
Routed  78/491 Partitions, Violations = 5726
Routed  80/491 Partitions, Violations = 5749
Routed  82/491 Partitions, Violations = 5773
Routed  84/491 Partitions, Violations = 5787
Routed  86/491 Partitions, Violations = 5770
Routed  88/491 Partitions, Violations = 5768
Routed  90/491 Partitions, Violations = 5774
Routed  92/491 Partitions, Violations = 5770
Routed  94/491 Partitions, Violations = 5754
Routed  96/491 Partitions, Violations = 5759
Routed  98/491 Partitions, Violations = 5797
Routed  100/491 Partitions, Violations =        5812
Routed  102/491 Partitions, Violations =        5837
Routed  104/491 Partitions, Violations =        5854
Routed  106/491 Partitions, Violations =        5863
Routed  108/491 Partitions, Violations =        5882
Routed  110/491 Partitions, Violations =        5899
Routed  112/491 Partitions, Violations =        5903
Routed  114/491 Partitions, Violations =        5888
Routed  116/491 Partitions, Violations =        5901
Routed  118/491 Partitions, Violations =        5856
Routed  120/491 Partitions, Violations =        5860
Routed  122/491 Partitions, Violations =        5875
Routed  124/491 Partitions, Violations =        5897
Routed  126/491 Partitions, Violations =        5903
Routed  128/491 Partitions, Violations =        5925
Routed  130/491 Partitions, Violations =        5938
Routed  132/491 Partitions, Violations =        5959
Routed  134/491 Partitions, Violations =        5939
Routed  136/491 Partitions, Violations =        5938
Routed  138/491 Partitions, Violations =        5931
Routed  140/491 Partitions, Violations =        5941
Routed  142/491 Partitions, Violations =        5950
Routed  144/491 Partitions, Violations =        5956
Routed  146/491 Partitions, Violations =        5993
Routed  148/491 Partitions, Violations =        6000
Routed  150/491 Partitions, Violations =        6012
Routed  152/491 Partitions, Violations =        6021
Routed  154/491 Partitions, Violations =        6015
Routed  156/491 Partitions, Violations =        6023
Routed  158/491 Partitions, Violations =        6046
Routed  160/491 Partitions, Violations =        6047
Routed  162/491 Partitions, Violations =        6054
Routed  164/491 Partitions, Violations =        6064
Routed  166/491 Partitions, Violations =        6061
Routed  168/491 Partitions, Violations =        6062
Routed  170/491 Partitions, Violations =        6073
Routed  172/491 Partitions, Violations =        6041
Routed  174/491 Partitions, Violations =        6050
Routed  176/491 Partitions, Violations =        6089
Routed  178/491 Partitions, Violations =        6095
Routed  180/491 Partitions, Violations =        6093
Routed  182/491 Partitions, Violations =        6107
Routed  184/491 Partitions, Violations =        6115
Routed  186/491 Partitions, Violations =        6109
Routed  188/491 Partitions, Violations =        6101
Routed  190/491 Partitions, Violations =        6114
Routed  192/491 Partitions, Violations =        6108
Routed  194/491 Partitions, Violations =        6109
Routed  196/491 Partitions, Violations =        6109
Routed  198/491 Partitions, Violations =        6136
Routed  200/491 Partitions, Violations =        6161
Routed  202/491 Partitions, Violations =        6124
Routed  204/491 Partitions, Violations =        6154
Routed  206/491 Partitions, Violations =        6166
Routed  208/491 Partitions, Violations =        6159
Routed  210/491 Partitions, Violations =        6181
Routed  212/491 Partitions, Violations =        6168
Routed  214/491 Partitions, Violations =        6133
Routed  216/491 Partitions, Violations =        6136
Routed  218/491 Partitions, Violations =        6171
Routed  220/491 Partitions, Violations =        6195
Routed  222/491 Partitions, Violations =        6177
Routed  224/491 Partitions, Violations =        6190
Routed  226/491 Partitions, Violations =        6196
Routed  228/491 Partitions, Violations =        6184
Routed  230/491 Partitions, Violations =        6187
Routed  232/491 Partitions, Violations =        6203
Routed  234/491 Partitions, Violations =        6228
Routed  236/491 Partitions, Violations =        6213
Routed  238/491 Partitions, Violations =        6237
Routed  240/491 Partitions, Violations =        6250
Routed  242/491 Partitions, Violations =        6255
Routed  244/491 Partitions, Violations =        6244
Routed  246/491 Partitions, Violations =        6237
Routed  248/491 Partitions, Violations =        6237
Routed  250/491 Partitions, Violations =        6234
Routed  252/491 Partitions, Violations =        6234
Routed  254/491 Partitions, Violations =        6264
Routed  256/491 Partitions, Violations =        6283
Routed  258/491 Partitions, Violations =        6289
Routed  260/491 Partitions, Violations =        6299
Routed  262/491 Partitions, Violations =        6310
Routed  264/491 Partitions, Violations =        6332
Routed  266/491 Partitions, Violations =        6305
Routed  268/491 Partitions, Violations =        6314
Routed  270/491 Partitions, Violations =        6312
Routed  272/491 Partitions, Violations =        6310
Routed  274/491 Partitions, Violations =        6336
Routed  276/491 Partitions, Violations =        6350
Routed  278/491 Partitions, Violations =        6333
Routed  280/491 Partitions, Violations =        6340
Routed  282/491 Partitions, Violations =        6358
Routed  284/491 Partitions, Violations =        6352
Routed  286/491 Partitions, Violations =        6362
Routed  288/491 Partitions, Violations =        6359
Routed  290/491 Partitions, Violations =        6348
Routed  292/491 Partitions, Violations =        6358
Routed  294/491 Partitions, Violations =        6356
Routed  296/491 Partitions, Violations =        6351
Routed  298/491 Partitions, Violations =        6358
Routed  300/491 Partitions, Violations =        6364
Routed  302/491 Partitions, Violations =        6381
Routed  304/491 Partitions, Violations =        6404
Routed  306/491 Partitions, Violations =        6392
Routed  308/491 Partitions, Violations =        6411
Routed  310/491 Partitions, Violations =        6431
Routed  312/491 Partitions, Violations =        6432
Routed  314/491 Partitions, Violations =        6417
Routed  316/491 Partitions, Violations =        6442
Routed  318/491 Partitions, Violations =        6455
Routed  320/491 Partitions, Violations =        6440
Routed  322/491 Partitions, Violations =        6459
Routed  324/491 Partitions, Violations =        6445
Routed  326/491 Partitions, Violations =        6446
Routed  328/491 Partitions, Violations =        6458
Routed  330/491 Partitions, Violations =        6450
Routed  332/491 Partitions, Violations =        6460
Routed  334/491 Partitions, Violations =        6478
Routed  336/491 Partitions, Violations =        6486
Routed  338/491 Partitions, Violations =        6497
Routed  340/491 Partitions, Violations =        6479
Routed  342/491 Partitions, Violations =        6490
Routed  344/491 Partitions, Violations =        6500
Routed  346/491 Partitions, Violations =        6481
Routed  348/491 Partitions, Violations =        6488
Routed  350/491 Partitions, Violations =        6495
Routed  352/491 Partitions, Violations =        6499
Routed  354/491 Partitions, Violations =        6514
Routed  356/491 Partitions, Violations =        6494
Routed  358/491 Partitions, Violations =        6514
Routed  360/491 Partitions, Violations =        6521
Routed  362/491 Partitions, Violations =        6512
Routed  364/491 Partitions, Violations =        6528
Routed  366/491 Partitions, Violations =        6535
Routed  368/491 Partitions, Violations =        6549
Routed  370/491 Partitions, Violations =        6525
Routed  372/491 Partitions, Violations =        6532
Routed  374/491 Partitions, Violations =        6554
Routed  376/491 Partitions, Violations =        6570
Routed  378/491 Partitions, Violations =        6564
Routed  380/491 Partitions, Violations =        6552
Routed  382/491 Partitions, Violations =        6595
Routed  384/491 Partitions, Violations =        6595
Routed  386/491 Partitions, Violations =        6605
Routed  388/491 Partitions, Violations =        6607
Routed  390/491 Partitions, Violations =        6589
Routed  392/491 Partitions, Violations =        6588
Routed  394/491 Partitions, Violations =        6599
Routed  396/491 Partitions, Violations =        6597
Routed  398/491 Partitions, Violations =        6607
Routed  400/491 Partitions, Violations =        6608
Routed  402/491 Partitions, Violations =        6607
Routed  404/491 Partitions, Violations =        6656
Routed  406/491 Partitions, Violations =        6663
Routed  408/491 Partitions, Violations =        6674
Routed  410/491 Partitions, Violations =        6676
Routed  412/491 Partitions, Violations =        6679
Routed  414/491 Partitions, Violations =        6686
Routed  416/491 Partitions, Violations =        6689
Routed  418/491 Partitions, Violations =        6704
Routed  420/491 Partitions, Violations =        6707
Routed  422/491 Partitions, Violations =        6699
Routed  424/491 Partitions, Violations =        6715
Routed  426/491 Partitions, Violations =        6738
Routed  428/491 Partitions, Violations =        6714
Routed  430/491 Partitions, Violations =        6750
Routed  432/491 Partitions, Violations =        6743
Routed  434/491 Partitions, Violations =        6763
Routed  436/491 Partitions, Violations =        6773
Routed  438/491 Partitions, Violations =        6779
Routed  440/491 Partitions, Violations =        6785
Routed  442/491 Partitions, Violations =        6789
Routed  444/491 Partitions, Violations =        6791
Routed  446/491 Partitions, Violations =        6798
Routed  448/491 Partitions, Violations =        6798
Routed  450/491 Partitions, Violations =        6798
Routed  452/491 Partitions, Violations =        6801
Routed  454/491 Partitions, Violations =        6816
Routed  456/491 Partitions, Violations =        6837
Routed  458/491 Partitions, Violations =        6843
Routed  460/491 Partitions, Violations =        6847
Routed  462/491 Partitions, Violations =        6844
Routed  464/491 Partitions, Violations =        6844
Routed  466/491 Partitions, Violations =        6845
Routed  468/491 Partitions, Violations =        6854
Routed  470/491 Partitions, Violations =        6869
Routed  472/491 Partitions, Violations =        6878
Routed  474/491 Partitions, Violations =        6878
Routed  476/491 Partitions, Violations =        6873
Routed  478/491 Partitions, Violations =        6874
Routed  480/491 Partitions, Violations =        6884
Routed  482/491 Partitions, Violations =        6885
Routed  484/491 Partitions, Violations =        6893
Routed  486/491 Partitions, Violations =        6904
Routed  488/491 Partitions, Violations =        6907
Routed  490/491 Partitions, Violations =        6909

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      6906
        Diff net spacing : 1012
        Double pattern hard mask space : 1855
        End of line enclosure : 52
        Less than minimum area : 262
        Less than minimum width : 111
        Local double pattern cycle : 3
        Off-grid : 132
        Same net spacing : 7
        Same net via-cut spacing : 131
        Short : 3052
        Internal-only types : 289

[Iter 4] Elapsed real time: 0:01:57 
[Iter 4] Elapsed cpu  time: sys=0:00:01 usr=0:06:57 total=0:06:58
[Iter 4] Stage (MB): Used   18  Alloctr   18  Proc   33 
[Iter 4] Total (MB): Used  132  Alloctr  135  Proc 3695 

End DR iteration 4 with 491 parts

Start DR iteration 5: non-uniform partition
Routed  1/538 Partitions, Violations =  6721
Routed  2/538 Partitions, Violations =  6758
Routed  4/538 Partitions, Violations =  6782
Routed  6/538 Partitions, Violations =  6770
Routed  8/538 Partitions, Violations =  6734
Routed  10/538 Partitions, Violations = 6741
Routed  12/538 Partitions, Violations = 6729
Routed  14/538 Partitions, Violations = 6710
Routed  16/538 Partitions, Violations = 6678
Routed  18/538 Partitions, Violations = 6655
Routed  20/538 Partitions, Violations = 6641
Routed  22/538 Partitions, Violations = 6662
Routed  24/538 Partitions, Violations = 6607
Routed  26/538 Partitions, Violations = 6602
Routed  28/538 Partitions, Violations = 6573
Routed  30/538 Partitions, Violations = 6512
Routed  32/538 Partitions, Violations = 6528
Routed  34/538 Partitions, Violations = 6485
Routed  36/538 Partitions, Violations = 6485
Routed  38/538 Partitions, Violations = 6465
Routed  40/538 Partitions, Violations = 6443
Routed  42/538 Partitions, Violations = 6423
Routed  44/538 Partitions, Violations = 6436
Routed  46/538 Partitions, Violations = 6434
Routed  48/538 Partitions, Violations = 6416
Routed  50/538 Partitions, Violations = 6353
Routed  52/538 Partitions, Violations = 6348
Routed  54/538 Partitions, Violations = 6284
Routed  56/538 Partitions, Violations = 6296
Routed  58/538 Partitions, Violations = 6254
Routed  60/538 Partitions, Violations = 6262
Routed  62/538 Partitions, Violations = 6235
Routed  64/538 Partitions, Violations = 6254
Routed  66/538 Partitions, Violations = 6212
Routed  68/538 Partitions, Violations = 6217
Routed  70/538 Partitions, Violations = 6223
Routed  72/538 Partitions, Violations = 6218
Routed  74/538 Partitions, Violations = 6191
Routed  76/538 Partitions, Violations = 6185
Routed  78/538 Partitions, Violations = 6180
Routed  80/538 Partitions, Violations = 6219
Routed  82/538 Partitions, Violations = 6167
Routed  84/538 Partitions, Violations = 6144
Routed  86/538 Partitions, Violations = 6137
Routed  88/538 Partitions, Violations = 6143
Routed  90/538 Partitions, Violations = 6144
Routed  92/538 Partitions, Violations = 6144
Routed  94/538 Partitions, Violations = 6163
Routed  96/538 Partitions, Violations = 6155
Routed  98/538 Partitions, Violations = 6165
Routed  100/538 Partitions, Violations =        6142
Routed  102/538 Partitions, Violations =        6136
Routed  104/538 Partitions, Violations =        6115
Routed  106/538 Partitions, Violations =        6136
Routed  108/538 Partitions, Violations =        6128
Routed  110/538 Partitions, Violations =        6149
Routed  112/538 Partitions, Violations =        6115
Routed  114/538 Partitions, Violations =        6109
Routed  116/538 Partitions, Violations =        6105
Routed  118/538 Partitions, Violations =        6129
Routed  120/538 Partitions, Violations =        6114
Routed  122/538 Partitions, Violations =        6127
Routed  124/538 Partitions, Violations =        6096
Routed  126/538 Partitions, Violations =        6074
Routed  128/538 Partitions, Violations =        6079
Routed  130/538 Partitions, Violations =        6082
Routed  132/538 Partitions, Violations =        6046
Routed  134/538 Partitions, Violations =        6034
Routed  136/538 Partitions, Violations =        6046
Routed  138/538 Partitions, Violations =        6058
Routed  140/538 Partitions, Violations =        6031
Routed  142/538 Partitions, Violations =        6013
Routed  144/538 Partitions, Violations =        5995
Routed  146/538 Partitions, Violations =        5982
Routed  148/538 Partitions, Violations =        5941
Routed  150/538 Partitions, Violations =        5959
Routed  152/538 Partitions, Violations =        5931
Routed  154/538 Partitions, Violations =        5943
Routed  156/538 Partitions, Violations =        5976
Routed  158/538 Partitions, Violations =        5957
Routed  160/538 Partitions, Violations =        5962
Routed  162/538 Partitions, Violations =        5920
Routed  164/538 Partitions, Violations =        5916
Routed  166/538 Partitions, Violations =        5927
Routed  168/538 Partitions, Violations =        5925
Routed  170/538 Partitions, Violations =        5941
Routed  172/538 Partitions, Violations =        5933
Routed  174/538 Partitions, Violations =        5923
Routed  176/538 Partitions, Violations =        5948
Routed  178/538 Partitions, Violations =        5916
Routed  180/538 Partitions, Violations =        5888
Routed  182/538 Partitions, Violations =        5890
Routed  184/538 Partitions, Violations =        5905
Routed  186/538 Partitions, Violations =        5894
Routed  188/538 Partitions, Violations =        5887
Routed  190/538 Partitions, Violations =        5906
Routed  192/538 Partitions, Violations =        5891
Routed  194/538 Partitions, Violations =        5883
Routed  196/538 Partitions, Violations =        5861
Routed  198/538 Partitions, Violations =        5867
Routed  200/538 Partitions, Violations =        5865
Routed  202/538 Partitions, Violations =        5849
Routed  204/538 Partitions, Violations =        5862
Routed  206/538 Partitions, Violations =        5820
Routed  208/538 Partitions, Violations =        5816
Routed  210/538 Partitions, Violations =        5820
Routed  212/538 Partitions, Violations =        5812
Routed  214/538 Partitions, Violations =        5798
Routed  216/538 Partitions, Violations =        5810
Routed  218/538 Partitions, Violations =        5788
Routed  220/538 Partitions, Violations =        5791
Routed  222/538 Partitions, Violations =        5799
Routed  224/538 Partitions, Violations =        5804
Routed  226/538 Partitions, Violations =        5813
Routed  228/538 Partitions, Violations =        5782
Routed  230/538 Partitions, Violations =        5787
Routed  232/538 Partitions, Violations =        5774
Routed  234/538 Partitions, Violations =        5790
Routed  236/538 Partitions, Violations =        5773
Routed  238/538 Partitions, Violations =        5777
Routed  240/538 Partitions, Violations =        5777
Routed  242/538 Partitions, Violations =        5770
Routed  244/538 Partitions, Violations =        5784
Routed  246/538 Partitions, Violations =        5757
Routed  248/538 Partitions, Violations =        5760
Routed  250/538 Partitions, Violations =        5774
Routed  252/538 Partitions, Violations =        5765
Routed  254/538 Partitions, Violations =        5756
Routed  256/538 Partitions, Violations =        5765
Routed  258/538 Partitions, Violations =        5758
Routed  260/538 Partitions, Violations =        5791
Routed  262/538 Partitions, Violations =        5748
Routed  264/538 Partitions, Violations =        5714
Routed  266/538 Partitions, Violations =        5739
Routed  268/538 Partitions, Violations =        5755
Routed  270/538 Partitions, Violations =        5742
Routed  272/538 Partitions, Violations =        5722
Routed  274/538 Partitions, Violations =        5741
Routed  276/538 Partitions, Violations =        5753
Routed  278/538 Partitions, Violations =        5734
Routed  280/538 Partitions, Violations =        5726
Routed  282/538 Partitions, Violations =        5740
Routed  284/538 Partitions, Violations =        5727
Routed  286/538 Partitions, Violations =        5739
Routed  288/538 Partitions, Violations =        5720
Routed  290/538 Partitions, Violations =        5730
Routed  292/538 Partitions, Violations =        5714
Routed  294/538 Partitions, Violations =        5709
Routed  296/538 Partitions, Violations =        5727
Routed  298/538 Partitions, Violations =        5746
Routed  300/538 Partitions, Violations =        5737
Routed  302/538 Partitions, Violations =        5734
Routed  304/538 Partitions, Violations =        5728
Routed  306/538 Partitions, Violations =        5725
Routed  308/538 Partitions, Violations =        5741
Routed  310/538 Partitions, Violations =        5738
Routed  312/538 Partitions, Violations =        5739
Routed  314/538 Partitions, Violations =        5734
Routed  316/538 Partitions, Violations =        5736
Routed  318/538 Partitions, Violations =        5744
Routed  320/538 Partitions, Violations =        5728
Routed  322/538 Partitions, Violations =        5727
Routed  324/538 Partitions, Violations =        5739
Routed  326/538 Partitions, Violations =        5720
Routed  328/538 Partitions, Violations =        5726
Routed  330/538 Partitions, Violations =        5744
Routed  332/538 Partitions, Violations =        5700
Routed  334/538 Partitions, Violations =        5712
Routed  336/538 Partitions, Violations =        5718
Routed  338/538 Partitions, Violations =        5733
Routed  340/538 Partitions, Violations =        5727
Routed  342/538 Partitions, Violations =        5714
Routed  344/538 Partitions, Violations =        5707
Routed  346/538 Partitions, Violations =        5730
Routed  348/538 Partitions, Violations =        5729
Routed  350/538 Partitions, Violations =        5738
Routed  352/538 Partitions, Violations =        5730
Routed  354/538 Partitions, Violations =        5729
Routed  356/538 Partitions, Violations =        5705
Routed  358/538 Partitions, Violations =        5721
Routed  360/538 Partitions, Violations =        5726
Routed  362/538 Partitions, Violations =        5730
Routed  364/538 Partitions, Violations =        5742
Routed  366/538 Partitions, Violations =        5724
Routed  368/538 Partitions, Violations =        5723
Routed  370/538 Partitions, Violations =        5741
Routed  372/538 Partitions, Violations =        5726
Routed  374/538 Partitions, Violations =        5716
Routed  376/538 Partitions, Violations =        5728
Routed  378/538 Partitions, Violations =        5721
Routed  380/538 Partitions, Violations =        5715
Routed  382/538 Partitions, Violations =        5688
Routed  384/538 Partitions, Violations =        5703
Routed  386/538 Partitions, Violations =        5710
Routed  388/538 Partitions, Violations =        5706
Routed  390/538 Partitions, Violations =        5716
Routed  392/538 Partitions, Violations =        5708
Routed  394/538 Partitions, Violations =        5707
Routed  396/538 Partitions, Violations =        5695
Routed  398/538 Partitions, Violations =        5676
Routed  400/538 Partitions, Violations =        5686
Routed  402/538 Partitions, Violations =        5716
Routed  404/538 Partitions, Violations =        5717
Routed  406/538 Partitions, Violations =        5692
Routed  408/538 Partitions, Violations =        5686
Routed  410/538 Partitions, Violations =        5686
Routed  412/538 Partitions, Violations =        5706
Routed  414/538 Partitions, Violations =        5664
Routed  416/538 Partitions, Violations =        5694
Routed  418/538 Partitions, Violations =        5676
Routed  420/538 Partitions, Violations =        5676
Routed  422/538 Partitions, Violations =        5677
Routed  424/538 Partitions, Violations =        5676
Routed  426/538 Partitions, Violations =        5689
Routed  428/538 Partitions, Violations =        5677
Routed  430/538 Partitions, Violations =        5664
Routed  432/538 Partitions, Violations =        5627
Routed  434/538 Partitions, Violations =        5633
Routed  436/538 Partitions, Violations =        5642
Routed  438/538 Partitions, Violations =        5637
Routed  440/538 Partitions, Violations =        5629
Routed  442/538 Partitions, Violations =        5628
Routed  444/538 Partitions, Violations =        5621
Routed  446/538 Partitions, Violations =        5614
Routed  448/538 Partitions, Violations =        5612
Routed  450/538 Partitions, Violations =        5615
Routed  452/538 Partitions, Violations =        5608
Routed  454/538 Partitions, Violations =        5596
Routed  456/538 Partitions, Violations =        5611
Routed  458/538 Partitions, Violations =        5611
Routed  460/538 Partitions, Violations =        5609
Routed  462/538 Partitions, Violations =        5603
Routed  464/538 Partitions, Violations =        5601
Routed  466/538 Partitions, Violations =        5599
Routed  468/538 Partitions, Violations =        5602
Routed  470/538 Partitions, Violations =        5601
Routed  472/538 Partitions, Violations =        5599
Routed  474/538 Partitions, Violations =        5613
Routed  476/538 Partitions, Violations =        5614
Routed  478/538 Partitions, Violations =        5608
Routed  480/538 Partitions, Violations =        5610
Routed  482/538 Partitions, Violations =        5607
Routed  484/538 Partitions, Violations =        5604
Routed  486/538 Partitions, Violations =        5612
Routed  488/538 Partitions, Violations =        5614
Routed  490/538 Partitions, Violations =        5617
Routed  492/538 Partitions, Violations =        5616
Routed  494/538 Partitions, Violations =        5620
Routed  496/538 Partitions, Violations =        5622
Routed  498/538 Partitions, Violations =        5622
Routed  500/538 Partitions, Violations =        5611
Routed  502/538 Partitions, Violations =        5612
Routed  504/538 Partitions, Violations =        5622
Routed  506/538 Partitions, Violations =        5628
Routed  508/538 Partitions, Violations =        5629
Routed  510/538 Partitions, Violations =        5629
Routed  512/538 Partitions, Violations =        5628
Routed  514/538 Partitions, Violations =        5634
Routed  516/538 Partitions, Violations =        5634
Routed  518/538 Partitions, Violations =        5634
Routed  520/538 Partitions, Violations =        5630
Routed  522/538 Partitions, Violations =        5630
Routed  524/538 Partitions, Violations =        5632
Routed  526/538 Partitions, Violations =        5632
Routed  528/538 Partitions, Violations =        5632
Routed  530/538 Partitions, Violations =        5631
Routed  532/538 Partitions, Violations =        5636
Routed  534/538 Partitions, Violations =        5638
Routed  536/538 Partitions, Violations =        5639
Routed  538/538 Partitions, Violations =        5637

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      5637
        Diff net spacing : 1189
        Double pattern hard mask space : 1655
        Less than minimum area : 41
        Less than minimum width : 124
        Local double pattern cycle : 2
        Off-grid : 21
        Same net spacing : 2
        Same net via-cut spacing : 18
        Short : 2458
        Internal-only types : 127

[Iter 5] Elapsed real time: 0:02:32 
[Iter 5] Elapsed cpu  time: sys=0:00:01 usr=0:08:42 total=0:08:44
[Iter 5] Stage (MB): Used   18  Alloctr   18  Proc   33 
[Iter 5] Total (MB): Used  132  Alloctr  135  Proc 3695 

End DR iteration 5 with 538 parts

Start DR iteration 6: non-uniform partition
Routed  1/511 Partitions, Violations =  5506
Routed  2/511 Partitions, Violations =  5528
Routed  4/511 Partitions, Violations =  5508
Routed  6/511 Partitions, Violations =  5526
Routed  8/511 Partitions, Violations =  5521
Routed  10/511 Partitions, Violations = 5515
Routed  12/511 Partitions, Violations = 5530
Routed  14/511 Partitions, Violations = 5535
Routed  16/511 Partitions, Violations = 5530
Routed  18/511 Partitions, Violations = 5567
Routed  20/511 Partitions, Violations = 5582
Routed  22/511 Partitions, Violations = 5568
Routed  24/511 Partitions, Violations = 5562
Routed  26/511 Partitions, Violations = 5604
Routed  28/511 Partitions, Violations = 5596
Routed  30/511 Partitions, Violations = 5584
Routed  32/511 Partitions, Violations = 5563
Routed  34/511 Partitions, Violations = 5548
Routed  36/511 Partitions, Violations = 5570
Routed  38/511 Partitions, Violations = 5597
Routed  40/511 Partitions, Violations = 5606
Routed  42/511 Partitions, Violations = 5612
Routed  44/511 Partitions, Violations = 5662
Routed  46/511 Partitions, Violations = 5666
Routed  48/511 Partitions, Violations = 5658
Routed  50/511 Partitions, Violations = 5673
Routed  52/511 Partitions, Violations = 5678
Routed  54/511 Partitions, Violations = 5694
Routed  56/511 Partitions, Violations = 5690
Routed  58/511 Partitions, Violations = 5674
Routed  60/511 Partitions, Violations = 5685
Routed  62/511 Partitions, Violations = 5671
Routed  64/511 Partitions, Violations = 5666
Routed  66/511 Partitions, Violations = 5678
Routed  68/511 Partitions, Violations = 5660
Routed  70/511 Partitions, Violations = 5671
Routed  72/511 Partitions, Violations = 5662
Routed  74/511 Partitions, Violations = 5671
Routed  76/511 Partitions, Violations = 5683
Routed  78/511 Partitions, Violations = 5687
Routed  80/511 Partitions, Violations = 5691
Routed  82/511 Partitions, Violations = 5705
Routed  84/511 Partitions, Violations = 5724
Routed  86/511 Partitions, Violations = 5739
Routed  88/511 Partitions, Violations = 5734
Routed  90/511 Partitions, Violations = 5761
Routed  92/511 Partitions, Violations = 5750
Routed  94/511 Partitions, Violations = 5768
Routed  96/511 Partitions, Violations = 5757
Routed  98/511 Partitions, Violations = 5758
Routed  100/511 Partitions, Violations =        5781
Routed  102/511 Partitions, Violations =        5790
Routed  104/511 Partitions, Violations =        5802
Routed  106/511 Partitions, Violations =        5811
Routed  108/511 Partitions, Violations =        5808
Routed  110/511 Partitions, Violations =        5810
Routed  112/511 Partitions, Violations =        5811
Routed  114/511 Partitions, Violations =        5814
Routed  116/511 Partitions, Violations =        5819
Routed  118/511 Partitions, Violations =        5817
Routed  120/511 Partitions, Violations =        5850
Routed  122/511 Partitions, Violations =        5842
Routed  124/511 Partitions, Violations =        5862
Routed  126/511 Partitions, Violations =        5875
Routed  128/511 Partitions, Violations =        5880
Routed  130/511 Partitions, Violations =        5889
Routed  132/511 Partitions, Violations =        5904
Routed  134/511 Partitions, Violations =        5905
Routed  136/511 Partitions, Violations =        5900
Routed  138/511 Partitions, Violations =        5897
Routed  140/511 Partitions, Violations =        5893
Routed  142/511 Partitions, Violations =        5906
Routed  144/511 Partitions, Violations =        5936
Routed  146/511 Partitions, Violations =        5955
Routed  148/511 Partitions, Violations =        5974
Routed  150/511 Partitions, Violations =        5980
Routed  152/511 Partitions, Violations =        5966
Routed  154/511 Partitions, Violations =        5987
Routed  156/511 Partitions, Violations =        6008
Routed  158/511 Partitions, Violations =        6023
Routed  160/511 Partitions, Violations =        6008
Routed  162/511 Partitions, Violations =        5997
Routed  164/511 Partitions, Violations =        6013
Routed  166/511 Partitions, Violations =        6008
Routed  168/511 Partitions, Violations =        6033
Routed  170/511 Partitions, Violations =        6047
Routed  172/511 Partitions, Violations =        6042
Routed  174/511 Partitions, Violations =        6074
Routed  176/511 Partitions, Violations =        6071
Routed  178/511 Partitions, Violations =        6095
Routed  180/511 Partitions, Violations =        6093
Routed  182/511 Partitions, Violations =        6121
Routed  184/511 Partitions, Violations =        6124
Routed  186/511 Partitions, Violations =        6132
Routed  188/511 Partitions, Violations =        6116
Routed  190/511 Partitions, Violations =        6129
Routed  192/511 Partitions, Violations =        6148
Routed  194/511 Partitions, Violations =        6142
Routed  196/511 Partitions, Violations =        6153
Routed  198/511 Partitions, Violations =        6151
Routed  200/511 Partitions, Violations =        6133
Routed  202/511 Partitions, Violations =        6157
Routed  204/511 Partitions, Violations =        6161
Routed  206/511 Partitions, Violations =        6155
Routed  208/511 Partitions, Violations =        6154
Routed  210/511 Partitions, Violations =        6184
Routed  212/511 Partitions, Violations =        6204
Routed  214/511 Partitions, Violations =        6233
Routed  216/511 Partitions, Violations =        6218
Routed  218/511 Partitions, Violations =        6226
Routed  220/511 Partitions, Violations =        6217
Routed  222/511 Partitions, Violations =        6240
Routed  224/511 Partitions, Violations =        6209
Routed  226/511 Partitions, Violations =        6228
Routed  228/511 Partitions, Violations =        6242
Routed  230/511 Partitions, Violations =        6263
Routed  232/511 Partitions, Violations =        6239
Routed  234/511 Partitions, Violations =        6275
Routed  236/511 Partitions, Violations =        6252
Routed  238/511 Partitions, Violations =        6246
Routed  240/511 Partitions, Violations =        6257
Routed  242/511 Partitions, Violations =        6289
Routed  244/511 Partitions, Violations =        6308
Routed  246/511 Partitions, Violations =        6313
Routed  248/511 Partitions, Violations =        6344
Routed  250/511 Partitions, Violations =        6334
Routed  252/511 Partitions, Violations =        6339
Routed  254/511 Partitions, Violations =        6336
Routed  256/511 Partitions, Violations =        6331
Routed  258/511 Partitions, Violations =        6354
Routed  260/511 Partitions, Violations =        6353
Routed  262/511 Partitions, Violations =        6354
Routed  264/511 Partitions, Violations =        6364
Routed  266/511 Partitions, Violations =        6360
Routed  268/511 Partitions, Violations =        6380
Routed  270/511 Partitions, Violations =        6361
Routed  272/511 Partitions, Violations =        6370
Routed  274/511 Partitions, Violations =        6366
Routed  276/511 Partitions, Violations =        6385
Routed  278/511 Partitions, Violations =        6378
Routed  280/511 Partitions, Violations =        6386
Routed  282/511 Partitions, Violations =        6385
Routed  284/511 Partitions, Violations =        6390
Routed  286/511 Partitions, Violations =        6399
Routed  288/511 Partitions, Violations =        6399
Routed  290/511 Partitions, Violations =        6430
Routed  292/511 Partitions, Violations =        6433
Routed  294/511 Partitions, Violations =        6455
Routed  296/511 Partitions, Violations =        6428
Routed  298/511 Partitions, Violations =        6435
Routed  300/511 Partitions, Violations =        6459
Routed  302/511 Partitions, Violations =        6468
Routed  304/511 Partitions, Violations =        6467
Routed  306/511 Partitions, Violations =        6472
Routed  308/511 Partitions, Violations =        6465
Routed  310/511 Partitions, Violations =        6451
Routed  312/511 Partitions, Violations =        6465
Routed  314/511 Partitions, Violations =        6475
Routed  316/511 Partitions, Violations =        6462
Routed  318/511 Partitions, Violations =        6467
Routed  320/511 Partitions, Violations =        6484
Routed  322/511 Partitions, Violations =        6478
Routed  324/511 Partitions, Violations =        6476
Routed  326/511 Partitions, Violations =        6494
Routed  328/511 Partitions, Violations =        6499
Routed  330/511 Partitions, Violations =        6515
Routed  332/511 Partitions, Violations =        6544
Routed  334/511 Partitions, Violations =        6542
Routed  336/511 Partitions, Violations =        6571
Routed  338/511 Partitions, Violations =        6548
Routed  340/511 Partitions, Violations =        6578
Routed  342/511 Partitions, Violations =        6541
Routed  344/511 Partitions, Violations =        6566
Routed  346/511 Partitions, Violations =        6568
Routed  348/511 Partitions, Violations =        6566
Routed  350/511 Partitions, Violations =        6573
Routed  352/511 Partitions, Violations =        6599
Routed  354/511 Partitions, Violations =        6587
Routed  356/511 Partitions, Violations =        6596
Routed  358/511 Partitions, Violations =        6615
Routed  360/511 Partitions, Violations =        6630
Routed  362/511 Partitions, Violations =        6614
Routed  364/511 Partitions, Violations =        6609
Routed  366/511 Partitions, Violations =        6625
Routed  368/511 Partitions, Violations =        6625
Routed  370/511 Partitions, Violations =        6605
Routed  372/511 Partitions, Violations =        6617
Routed  374/511 Partitions, Violations =        6610
Routed  376/511 Partitions, Violations =        6636
Routed  378/511 Partitions, Violations =        6655
Routed  380/511 Partitions, Violations =        6667
Routed  382/511 Partitions, Violations =        6659
Routed  384/511 Partitions, Violations =        6655
Routed  386/511 Partitions, Violations =        6656
Routed  388/511 Partitions, Violations =        6659
Routed  390/511 Partitions, Violations =        6662
Routed  392/511 Partitions, Violations =        6631
Routed  394/511 Partitions, Violations =        6628
Routed  396/511 Partitions, Violations =        6635
Routed  398/511 Partitions, Violations =        6670
Routed  400/511 Partitions, Violations =        6689
Routed  402/511 Partitions, Violations =        6676
Routed  404/511 Partitions, Violations =        6680
Routed  406/511 Partitions, Violations =        6675
Routed  408/511 Partitions, Violations =        6694
Routed  410/511 Partitions, Violations =        6673
Routed  412/511 Partitions, Violations =        6673
Routed  414/511 Partitions, Violations =        6678
Routed  416/511 Partitions, Violations =        6695
Routed  418/511 Partitions, Violations =        6671
Routed  420/511 Partitions, Violations =        6693
Routed  422/511 Partitions, Violations =        6676
Routed  424/511 Partitions, Violations =        6696
Routed  426/511 Partitions, Violations =        6719
Routed  428/511 Partitions, Violations =        6718
Routed  430/511 Partitions, Violations =        6720
Routed  432/511 Partitions, Violations =        6719
Routed  434/511 Partitions, Violations =        6717
Routed  436/511 Partitions, Violations =        6681
Routed  438/511 Partitions, Violations =        6712
Routed  440/511 Partitions, Violations =        6707
Routed  442/511 Partitions, Violations =        6726
Routed  444/511 Partitions, Violations =        6689
Routed  446/511 Partitions, Violations =        6725
Routed  448/511 Partitions, Violations =        6730
Routed  450/511 Partitions, Violations =        6752
Routed  452/511 Partitions, Violations =        6764
Routed  454/511 Partitions, Violations =        6752
Routed  456/511 Partitions, Violations =        6775
Routed  458/511 Partitions, Violations =        6761
Routed  460/511 Partitions, Violations =        6762
Routed  462/511 Partitions, Violations =        6761
Routed  464/511 Partitions, Violations =        6784
Routed  466/511 Partitions, Violations =        6777
Routed  468/511 Partitions, Violations =        6773
Routed  470/511 Partitions, Violations =        6794
Routed  472/511 Partitions, Violations =        6790
Routed  474/511 Partitions, Violations =        6793
Routed  476/511 Partitions, Violations =        6790
Routed  478/511 Partitions, Violations =        6807
Routed  480/511 Partitions, Violations =        6813
Routed  482/511 Partitions, Violations =        6809
Routed  484/511 Partitions, Violations =        6812
Routed  486/511 Partitions, Violations =        6808
Routed  488/511 Partitions, Violations =        6822
Routed  490/511 Partitions, Violations =        6816
Routed  492/511 Partitions, Violations =        6820
Routed  494/511 Partitions, Violations =        6811
Routed  496/511 Partitions, Violations =        6828
Routed  498/511 Partitions, Violations =        6828
Routed  500/511 Partitions, Violations =        6846
Routed  502/511 Partitions, Violations =        6851
Routed  504/511 Partitions, Violations =        6859
Routed  506/511 Partitions, Violations =        6857
Routed  508/511 Partitions, Violations =        6861
Routed  510/511 Partitions, Violations =        6862

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      6862
        Diff net spacing : 1011
        Diff net via-cut spacing : 1
        Double pattern hard mask space : 1849
        End of line enclosure : 40
        Less than minimum area : 260
        Less than minimum width : 96
        Local double pattern cycle : 2
        Off-grid : 144
        Same net spacing : 12
        Same net via-cut spacing : 125
        Short : 3016
        Internal-only types : 306

[Iter 6] Elapsed real time: 0:03:20 
[Iter 6] Elapsed cpu  time: sys=0:00:01 usr=0:11:08 total=0:11:09
[Iter 6] Stage (MB): Used   18  Alloctr   18  Proc   33 
[Iter 6] Total (MB): Used  132  Alloctr  135  Proc 3695 

End DR iteration 6 with 511 parts


Switch back to normal partition bloat and recalculate DRC:

Begin full DRC check ...

Information: Using 8 threads for routing. (ZRT-444)
Checked 6/100 Partitions, Violations =  6860
Checked 7/100 Partitions, Violations =  6858
Checked 8/100 Partitions, Violations =  6858
Checked 12/100 Partitions, Violations = 6433
Checked 31/100 Partitions, Violations = 6662
Checked 32/100 Partitions, Violations = 6680
Checked 33/100 Partitions, Violations = 6695
Checked 34/100 Partitions, Violations = 6607
Checked 35/100 Partitions, Violations = 6461
Checked 36/100 Partitions, Violations = 6306
Checked 40/100 Partitions, Violations = 6788
Checked 44/100 Partitions, Violations = 6604
Checked 49/100 Partitions, Violations = 6828
Checked 52/100 Partitions, Violations = 6320
Checked 56/100 Partitions, Violations = 6830
Checked 61/100 Partitions, Violations = 6830
Checked 66/100 Partitions, Violations = 6476
Checked 68/100 Partitions, Violations = 6476
Checked 72/100 Partitions, Violations = 6826
Checked 77/100 Partitions, Violations = 6566
Checked 80/100 Partitions, Violations = 6641
Checked 84/100 Partitions, Violations = 6806
Checked 88/100 Partitions, Violations = 6798
Checked 92/100 Partitions, Violations = 6781
Checked 96/100 Partitions, Violations = 6776
Checked 100/100 Partitions, Violations =        6770

Check local double pattern cycle DRC:
Checked 7/121 Partitions, Violations =  6770
Checked 8/121 Partitions, Violations =  6770
Checked 9/121 Partitions, Violations =  6770
Checked 12/121 Partitions, Violations = 6770
Checked 16/121 Partitions, Violations = 6770
Checked 21/121 Partitions, Violations = 6770
Checked 34/121 Partitions, Violations = 6770
Checked 35/121 Partitions, Violations = 6770
Checked 36/121 Partitions, Violations = 6770
Checked 37/121 Partitions, Violations = 6770
Checked 42/121 Partitions, Violations = 6770
Checked 44/121 Partitions, Violations = 6770
Checked 49/121 Partitions, Violations = 6770
Checked 62/121 Partitions, Violations = 6770
Checked 63/121 Partitions, Violations = 6770
Checked 68/121 Partitions, Violations = 6770
Checked 69/121 Partitions, Violations = 6770
Checked 70/121 Partitions, Violations = 6770
Checked 72/121 Partitions, Violations = 6770
Checked 76/121 Partitions, Violations = 6770
Checked 84/121 Partitions, Violations = 6770
Checked 85/121 Partitions, Violations = 6770
Checked 88/121 Partitions, Violations = 6770
Checked 92/121 Partitions, Violations = 6770
Checked 96/121 Partitions, Violations = 6770
Checked 100/121 Partitions, Violations =        6770
Checked 104/121 Partitions, Violations =        6770
Checked 108/121 Partitions, Violations =        6770
Checked 112/121 Partitions, Violations =        6770
Checked 116/121 Partitions, Violations =        6770
Checked 120/121 Partitions, Violations =        6770
[DRC CHECK] Elapsed real time: 0:03:24 
[DRC CHECK] Elapsed cpu  time: sys=0:00:01 usr=0:11:24 total=0:11:25
[DRC CHECK] Stage (MB): Used   18  Alloctr   18  Proc   82 
[DRC CHECK] Total (MB): Used  132  Alloctr  135  Proc 3744 
Start DR iteration 7: non-uniform partition
Routed  1/495 Partitions, Violations =  6631
Routed  2/495 Partitions, Violations =  6607
Routed  4/495 Partitions, Violations =  6604
Routed  6/495 Partitions, Violations =  6623
Routed  8/495 Partitions, Violations =  6641
Routed  10/495 Partitions, Violations = 6473
Routed  12/495 Partitions, Violations = 6493
Routed  14/495 Partitions, Violations = 6490
Routed  16/495 Partitions, Violations = 6446
Routed  18/495 Partitions, Violations = 6446
Routed  20/495 Partitions, Violations = 6461
Routed  22/495 Partitions, Violations = 6429
Routed  24/495 Partitions, Violations = 6402
Routed  26/495 Partitions, Violations = 6385
Routed  28/495 Partitions, Violations = 6372
Routed  30/495 Partitions, Violations = 6322
Routed  32/495 Partitions, Violations = 6331
Routed  34/495 Partitions, Violations = 6350
Routed  36/495 Partitions, Violations = 6386
Routed  38/495 Partitions, Violations = 6334
Routed  40/495 Partitions, Violations = 6282
Routed  42/495 Partitions, Violations = 6270
Routed  44/495 Partitions, Violations = 6266
Routed  46/495 Partitions, Violations = 6278
Routed  48/495 Partitions, Violations = 6296
Routed  50/495 Partitions, Violations = 6298
Routed  52/495 Partitions, Violations = 6289
Routed  54/495 Partitions, Violations = 6259
Routed  56/495 Partitions, Violations = 6238
Routed  58/495 Partitions, Violations = 6237
Routed  60/495 Partitions, Violations = 6227
Routed  62/495 Partitions, Violations = 6213
Routed  64/495 Partitions, Violations = 6186
Routed  66/495 Partitions, Violations = 6200
Routed  68/495 Partitions, Violations = 6190
Routed  70/495 Partitions, Violations = 6188
Routed  72/495 Partitions, Violations = 6158
Routed  74/495 Partitions, Violations = 6130
Routed  76/495 Partitions, Violations = 6174
Routed  78/495 Partitions, Violations = 6173
Routed  80/495 Partitions, Violations = 6166
Routed  82/495 Partitions, Violations = 6161
Routed  84/495 Partitions, Violations = 6141
Routed  86/495 Partitions, Violations = 6151
Routed  88/495 Partitions, Violations = 6138
Routed  90/495 Partitions, Violations = 6127
Routed  92/495 Partitions, Violations = 6125
Routed  94/495 Partitions, Violations = 6142
Routed  96/495 Partitions, Violations = 6077
Routed  98/495 Partitions, Violations = 6088
Routed  100/495 Partitions, Violations =        6043
Routed  102/495 Partitions, Violations =        6047
Routed  104/495 Partitions, Violations =        6066
Routed  106/495 Partitions, Violations =        6041
Routed  108/495 Partitions, Violations =        6038
Routed  110/495 Partitions, Violations =        6025
Routed  112/495 Partitions, Violations =        6017
Routed  114/495 Partitions, Violations =        6054
Routed  116/495 Partitions, Violations =        6013
Routed  118/495 Partitions, Violations =        6005
Routed  120/495 Partitions, Violations =        5985
Routed  122/495 Partitions, Violations =        5970
Routed  124/495 Partitions, Violations =        5962
Routed  126/495 Partitions, Violations =        5963
Routed  128/495 Partitions, Violations =        5943
Routed  130/495 Partitions, Violations =        5948
Routed  132/495 Partitions, Violations =        5922
Routed  134/495 Partitions, Violations =        5903
Routed  136/495 Partitions, Violations =        5910
Routed  138/495 Partitions, Violations =        5939
Routed  140/495 Partitions, Violations =        5907
Routed  142/495 Partitions, Violations =        5923
Routed  144/495 Partitions, Violations =        5877
Routed  146/495 Partitions, Violations =        5865
Routed  148/495 Partitions, Violations =        5858
Routed  150/495 Partitions, Violations =        5850
Routed  152/495 Partitions, Violations =        5888
Routed  154/495 Partitions, Violations =        5848
Routed  156/495 Partitions, Violations =        5842
Routed  158/495 Partitions, Violations =        5855
Routed  160/495 Partitions, Violations =        5858
Routed  162/495 Partitions, Violations =        5870
Routed  164/495 Partitions, Violations =        5849
Routed  166/495 Partitions, Violations =        5879
Routed  168/495 Partitions, Violations =        5820
Routed  170/495 Partitions, Violations =        5820
Routed  172/495 Partitions, Violations =        5818
Routed  174/495 Partitions, Violations =        5809
Routed  176/495 Partitions, Violations =        5790
Routed  178/495 Partitions, Violations =        5809
Routed  180/495 Partitions, Violations =        5798
Routed  182/495 Partitions, Violations =        5826
Routed  184/495 Partitions, Violations =        5788
Routed  186/495 Partitions, Violations =        5793
Routed  188/495 Partitions, Violations =        5796
Routed  190/495 Partitions, Violations =        5801
Routed  192/495 Partitions, Violations =        5809
Routed  194/495 Partitions, Violations =        5819
Routed  196/495 Partitions, Violations =        5790
Routed  198/495 Partitions, Violations =        5817
Routed  200/495 Partitions, Violations =        5826
Routed  202/495 Partitions, Violations =        5806
Routed  204/495 Partitions, Violations =        5825
Routed  206/495 Partitions, Violations =        5800
Routed  208/495 Partitions, Violations =        5796
Routed  210/495 Partitions, Violations =        5783
Routed  212/495 Partitions, Violations =        5815
Routed  214/495 Partitions, Violations =        5820
Routed  216/495 Partitions, Violations =        5765
Routed  218/495 Partitions, Violations =        5763
Routed  220/495 Partitions, Violations =        5783
Routed  222/495 Partitions, Violations =        5788
Routed  224/495 Partitions, Violations =        5766
Routed  226/495 Partitions, Violations =        5762
Routed  228/495 Partitions, Violations =        5759
Routed  230/495 Partitions, Violations =        5793
Routed  232/495 Partitions, Violations =        5800
Routed  234/495 Partitions, Violations =        5784
Routed  236/495 Partitions, Violations =        5783
Routed  238/495 Partitions, Violations =        5765
Routed  240/495 Partitions, Violations =        5778
Routed  242/495 Partitions, Violations =        5765
Routed  244/495 Partitions, Violations =        5783
Routed  246/495 Partitions, Violations =        5781
Routed  248/495 Partitions, Violations =        5789
Routed  250/495 Partitions, Violations =        5789
Routed  252/495 Partitions, Violations =        5784
Routed  254/495 Partitions, Violations =        5803
Routed  256/495 Partitions, Violations =        5779
Routed  258/495 Partitions, Violations =        5786
Routed  260/495 Partitions, Violations =        5773
Routed  262/495 Partitions, Violations =        5761
Routed  264/495 Partitions, Violations =        5763
Routed  266/495 Partitions, Violations =        5765
Routed  268/495 Partitions, Violations =        5760
Routed  270/495 Partitions, Violations =        5763
Routed  272/495 Partitions, Violations =        5758
Routed  274/495 Partitions, Violations =        5751
Routed  276/495 Partitions, Violations =        5761
Routed  278/495 Partitions, Violations =        5781
Routed  280/495 Partitions, Violations =        5769
Routed  282/495 Partitions, Violations =        5779
Routed  284/495 Partitions, Violations =        5782
Routed  286/495 Partitions, Violations =        5778
Routed  288/495 Partitions, Violations =        5777
Routed  290/495 Partitions, Violations =        5761
Routed  292/495 Partitions, Violations =        5786
Routed  294/495 Partitions, Violations =        5780
Routed  296/495 Partitions, Violations =        5765
Routed  298/495 Partitions, Violations =        5767
Routed  300/495 Partitions, Violations =        5786
Routed  302/495 Partitions, Violations =        5770
Routed  304/495 Partitions, Violations =        5770
Routed  306/495 Partitions, Violations =        5756
Routed  308/495 Partitions, Violations =        5756
Routed  310/495 Partitions, Violations =        5741
Routed  312/495 Partitions, Violations =        5755
Routed  314/495 Partitions, Violations =        5753
Routed  316/495 Partitions, Violations =        5745
Routed  318/495 Partitions, Violations =        5742
Routed  320/495 Partitions, Violations =        5767
Routed  322/495 Partitions, Violations =        5763
Routed  324/495 Partitions, Violations =        5755
Routed  326/495 Partitions, Violations =        5758
Routed  328/495 Partitions, Violations =        5777
Routed  330/495 Partitions, Violations =        5781
Routed  332/495 Partitions, Violations =        5744
Routed  334/495 Partitions, Violations =        5749
Routed  336/495 Partitions, Violations =        5741
Routed  338/495 Partitions, Violations =        5720
Routed  340/495 Partitions, Violations =        5739
Routed  342/495 Partitions, Violations =        5758
Routed  344/495 Partitions, Violations =        5757
Routed  346/495 Partitions, Violations =        5749
Routed  348/495 Partitions, Violations =        5742
Routed  350/495 Partitions, Violations =        5749
Routed  352/495 Partitions, Violations =        5756
Routed  354/495 Partitions, Violations =        5734
Routed  356/495 Partitions, Violations =        5746
Routed  358/495 Partitions, Violations =        5748
Routed  360/495 Partitions, Violations =        5749
Routed  362/495 Partitions, Violations =        5763
Routed  364/495 Partitions, Violations =        5719
Routed  366/495 Partitions, Violations =        5728
Routed  368/495 Partitions, Violations =        5741
Routed  370/495 Partitions, Violations =        5729
Routed  372/495 Partitions, Violations =        5736
Routed  374/495 Partitions, Violations =        5716
Routed  376/495 Partitions, Violations =        5714
Routed  378/495 Partitions, Violations =        5716
Routed  380/495 Partitions, Violations =        5711
Routed  382/495 Partitions, Violations =        5713
Routed  384/495 Partitions, Violations =        5731
Routed  386/495 Partitions, Violations =        5707
Routed  388/495 Partitions, Violations =        5711
Routed  390/495 Partitions, Violations =        5714
Routed  392/495 Partitions, Violations =        5734
Routed  394/495 Partitions, Violations =        5737
Routed  396/495 Partitions, Violations =        5712
Routed  398/495 Partitions, Violations =        5717
Routed  400/495 Partitions, Violations =        5711
Routed  402/495 Partitions, Violations =        5669
Routed  404/495 Partitions, Violations =        5690
Routed  406/495 Partitions, Violations =        5681
Routed  408/495 Partitions, Violations =        5690
Routed  410/495 Partitions, Violations =        5692
Routed  412/495 Partitions, Violations =        5687
Routed  414/495 Partitions, Violations =        5684
Routed  416/495 Partitions, Violations =        5680
Routed  418/495 Partitions, Violations =        5700
Routed  420/495 Partitions, Violations =        5689
Routed  422/495 Partitions, Violations =        5693
Routed  424/495 Partitions, Violations =        5695
Routed  426/495 Partitions, Violations =        5694
Routed  428/495 Partitions, Violations =        5694
Routed  430/495 Partitions, Violations =        5694
Routed  432/495 Partitions, Violations =        5694
Routed  434/495 Partitions, Violations =        5684
Routed  436/495 Partitions, Violations =        5703
Routed  438/495 Partitions, Violations =        5705
Routed  440/495 Partitions, Violations =        5699
Routed  442/495 Partitions, Violations =        5697
Routed  444/495 Partitions, Violations =        5697
Routed  446/495 Partitions, Violations =        5697
Routed  448/495 Partitions, Violations =        5698
Routed  450/495 Partitions, Violations =        5692
Routed  452/495 Partitions, Violations =        5704
Routed  454/495 Partitions, Violations =        5704
Routed  456/495 Partitions, Violations =        5679
Routed  458/495 Partitions, Violations =        5706
Routed  460/495 Partitions, Violations =        5708
Routed  462/495 Partitions, Violations =        5703
Routed  464/495 Partitions, Violations =        5704
Routed  466/495 Partitions, Violations =        5706
Routed  468/495 Partitions, Violations =        5706
Routed  470/495 Partitions, Violations =        5706
Routed  472/495 Partitions, Violations =        5707
Routed  474/495 Partitions, Violations =        5708
Routed  476/495 Partitions, Violations =        5706
Routed  478/495 Partitions, Violations =        5700
Routed  480/495 Partitions, Violations =        5701
Routed  482/495 Partitions, Violations =        5701
Routed  484/495 Partitions, Violations =        5697
Routed  486/495 Partitions, Violations =        5699
Routed  488/495 Partitions, Violations =        5700
Routed  490/495 Partitions, Violations =        5702
Routed  492/495 Partitions, Violations =        5702
Routed  494/495 Partitions, Violations =        5701

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      5700
        Diff net spacing : 1283
        Diff net via-cut spacing : 2
        Double pattern hard mask space : 1672
        Less than minimum area : 74
        Less than minimum width : 95
        Off-grid : 57
        Same net via-cut spacing : 34
        Short : 2375
        Internal-only types : 108

[Iter 7] Elapsed real time: 0:04:06 
[Iter 7] Elapsed cpu  time: sys=0:00:01 usr=0:13:32 total=0:13:33
[Iter 7] Stage (MB): Used   18  Alloctr   18  Proc   82 
[Iter 7] Total (MB): Used  132  Alloctr  135  Proc 3744 

End DR iteration 7 with 495 parts

Start DR iteration 8: non-uniform partition
Routed  1/476 Partitions, Violations =  5561
Routed  2/476 Partitions, Violations =  5577
Routed  4/476 Partitions, Violations =  5562
Routed  6/476 Partitions, Violations =  5577
Routed  8/476 Partitions, Violations =  5546
Routed  10/476 Partitions, Violations = 5546
Routed  12/476 Partitions, Violations = 5563
Routed  14/476 Partitions, Violations = 5618
Routed  16/476 Partitions, Violations = 5613
Routed  18/476 Partitions, Violations = 5627
Routed  20/476 Partitions, Violations = 5632
Routed  22/476 Partitions, Violations = 5611
Routed  24/476 Partitions, Violations = 5642
Routed  26/476 Partitions, Violations = 5600
Routed  28/476 Partitions, Violations = 5615
Routed  30/476 Partitions, Violations = 5639
Routed  32/476 Partitions, Violations = 5675
Routed  34/476 Partitions, Violations = 5643
Routed  36/476 Partitions, Violations = 5625
Routed  38/476 Partitions, Violations = 5631
Routed  40/476 Partitions, Violations = 5641
Routed  42/476 Partitions, Violations = 5647
Routed  44/476 Partitions, Violations = 5629
Routed  46/476 Partitions, Violations = 5643
Routed  48/476 Partitions, Violations = 5655
Routed  50/476 Partitions, Violations = 5651
Routed  52/476 Partitions, Violations = 5666
Routed  54/476 Partitions, Violations = 5650
Routed  56/476 Partitions, Violations = 5680
Routed  58/476 Partitions, Violations = 5666
Routed  60/476 Partitions, Violations = 5677
Routed  62/476 Partitions, Violations = 5684
Routed  64/476 Partitions, Violations = 5674
Routed  66/476 Partitions, Violations = 5647
Routed  68/476 Partitions, Violations = 5670
Routed  70/476 Partitions, Violations = 5638
Routed  72/476 Partitions, Violations = 5646
Routed  74/476 Partitions, Violations = 5664
Routed  76/476 Partitions, Violations = 5637
Routed  78/476 Partitions, Violations = 5688
Routed  80/476 Partitions, Violations = 5687
Routed  82/476 Partitions, Violations = 5645
Routed  84/476 Partitions, Violations = 5631
Routed  86/476 Partitions, Violations = 5639
Routed  88/476 Partitions, Violations = 5690
Routed  90/476 Partitions, Violations = 5661
Routed  92/476 Partitions, Violations = 5663
Routed  94/476 Partitions, Violations = 5644
Routed  96/476 Partitions, Violations = 5650
Routed  98/476 Partitions, Violations = 5659
Routed  100/476 Partitions, Violations =        5670
Routed  102/476 Partitions, Violations =        5658
Routed  104/476 Partitions, Violations =        5656
Routed  106/476 Partitions, Violations =        5681
Routed  108/476 Partitions, Violations =        5679
Routed  110/476 Partitions, Violations =        5671
Routed  112/476 Partitions, Violations =        5677
Routed  114/476 Partitions, Violations =        5701
Routed  116/476 Partitions, Violations =        5714
Routed  118/476 Partitions, Violations =        5692
Routed  120/476 Partitions, Violations =        5706
Routed  122/476 Partitions, Violations =        5698
Routed  124/476 Partitions, Violations =        5699
Routed  126/476 Partitions, Violations =        5691
Routed  128/476 Partitions, Violations =        5720
Routed  130/476 Partitions, Violations =        5716
Routed  132/476 Partitions, Violations =        5727
Routed  134/476 Partitions, Violations =        5723
Routed  136/476 Partitions, Violations =        5710
Routed  138/476 Partitions, Violations =        5710
Routed  140/476 Partitions, Violations =        5698
Routed  142/476 Partitions, Violations =        5705
Routed  144/476 Partitions, Violations =        5715
Routed  146/476 Partitions, Violations =        5715
Routed  148/476 Partitions, Violations =        5736
Routed  150/476 Partitions, Violations =        5726
Routed  152/476 Partitions, Violations =        5726
Routed  154/476 Partitions, Violations =        5711
Routed  156/476 Partitions, Violations =        5718
Routed  158/476 Partitions, Violations =        5715
Routed  160/476 Partitions, Violations =        5738
Routed  162/476 Partitions, Violations =        5746
Routed  164/476 Partitions, Violations =        5747
Routed  166/476 Partitions, Violations =        5742
Routed  168/476 Partitions, Violations =        5766
Routed  170/476 Partitions, Violations =        5784
Routed  172/476 Partitions, Violations =        5752
Routed  174/476 Partitions, Violations =        5761
Routed  176/476 Partitions, Violations =        5754
Routed  178/476 Partitions, Violations =        5743
Routed  180/476 Partitions, Violations =        5762
Routed  182/476 Partitions, Violations =        5771
Routed  184/476 Partitions, Violations =        5777
Routed  186/476 Partitions, Violations =        5805
Routed  188/476 Partitions, Violations =        5763
Routed  190/476 Partitions, Violations =        5769
Routed  192/476 Partitions, Violations =        5772
Routed  194/476 Partitions, Violations =        5795
Routed  196/476 Partitions, Violations =        5769
Routed  198/476 Partitions, Violations =        5795
Routed  200/476 Partitions, Violations =        5788
Routed  202/476 Partitions, Violations =        5804
Routed  204/476 Partitions, Violations =        5807
Routed  206/476 Partitions, Violations =        5804
Routed  208/476 Partitions, Violations =        5797
Routed  210/476 Partitions, Violations =        5800
Routed  212/476 Partitions, Violations =        5800
Routed  214/476 Partitions, Violations =        5821
Routed  216/476 Partitions, Violations =        5812
Routed  218/476 Partitions, Violations =        5811
Routed  220/476 Partitions, Violations =        5813
Routed  222/476 Partitions, Violations =        5816
Routed  224/476 Partitions, Violations =        5828
Routed  226/476 Partitions, Violations =        5824
Routed  228/476 Partitions, Violations =        5834
Routed  230/476 Partitions, Violations =        5808
Routed  232/476 Partitions, Violations =        5845
Routed  234/476 Partitions, Violations =        5817
Routed  236/476 Partitions, Violations =        5812
Routed  238/476 Partitions, Violations =        5804
Routed  240/476 Partitions, Violations =        5824
Routed  242/476 Partitions, Violations =        5827
Routed  244/476 Partitions, Violations =        5814
Routed  246/476 Partitions, Violations =        5816
Routed  248/476 Partitions, Violations =        5839
Routed  250/476 Partitions, Violations =        5855
Routed  252/476 Partitions, Violations =        5828
Routed  254/476 Partitions, Violations =        5815
Routed  256/476 Partitions, Violations =        5807
Routed  258/476 Partitions, Violations =        5831
Routed  260/476 Partitions, Violations =        5828
Routed  262/476 Partitions, Violations =        5839
Routed  264/476 Partitions, Violations =        5844
Routed  266/476 Partitions, Violations =        5861
Routed  268/476 Partitions, Violations =        5852
Routed  270/476 Partitions, Violations =        5856
Routed  272/476 Partitions, Violations =        5863
Routed  274/476 Partitions, Violations =        5864
Routed  276/476 Partitions, Violations =        5861
Routed  278/476 Partitions, Violations =        5848
Routed  280/476 Partitions, Violations =        5879
Routed  282/476 Partitions, Violations =        5864
Routed  284/476 Partitions, Violations =        5876
Routed  286/476 Partitions, Violations =        5882
Routed  288/476 Partitions, Violations =        5877
Routed  290/476 Partitions, Violations =        5891
Routed  292/476 Partitions, Violations =        5882
Routed  294/476 Partitions, Violations =        5864
Routed  296/476 Partitions, Violations =        5856
Routed  298/476 Partitions, Violations =        5896
Routed  300/476 Partitions, Violations =        5886
Routed  302/476 Partitions, Violations =        5892
Routed  304/476 Partitions, Violations =        5910
Routed  306/476 Partitions, Violations =        5900
Routed  308/476 Partitions, Violations =        5904
Routed  310/476 Partitions, Violations =        5924
Routed  312/476 Partitions, Violations =        5932
Routed  314/476 Partitions, Violations =        5908
Routed  316/476 Partitions, Violations =        5928
Routed  318/476 Partitions, Violations =        5919
Routed  320/476 Partitions, Violations =        5922
Routed  322/476 Partitions, Violations =        5926
Routed  324/476 Partitions, Violations =        5934
Routed  326/476 Partitions, Violations =        5943
Routed  328/476 Partitions, Violations =        5936
Routed  330/476 Partitions, Violations =        5949
Routed  332/476 Partitions, Violations =        5904
Routed  334/476 Partitions, Violations =        5909
Routed  336/476 Partitions, Violations =        5920
Routed  338/476 Partitions, Violations =        5939
Routed  340/476 Partitions, Violations =        5938
Routed  342/476 Partitions, Violations =        5935
Routed  344/476 Partitions, Violations =        5940
Routed  346/476 Partitions, Violations =        5941
Routed  348/476 Partitions, Violations =        5969
Routed  350/476 Partitions, Violations =        5954
Routed  352/476 Partitions, Violations =        5945
Routed  354/476 Partitions, Violations =        5949
Routed  356/476 Partitions, Violations =        5948
Routed  358/476 Partitions, Violations =        5948
Routed  360/476 Partitions, Violations =        5978
Routed  362/476 Partitions, Violations =        5994
Routed  364/476 Partitions, Violations =        5978
Routed  366/476 Partitions, Violations =        5991
Routed  368/476 Partitions, Violations =        5982
Routed  370/476 Partitions, Violations =        5959
Routed  372/476 Partitions, Violations =        5955
Routed  374/476 Partitions, Violations =        5975
Routed  376/476 Partitions, Violations =        5970
Routed  378/476 Partitions, Violations =        5979
Routed  380/476 Partitions, Violations =        5984
Routed  382/476 Partitions, Violations =        5986
Routed  384/476 Partitions, Violations =        6002
Routed  386/476 Partitions, Violations =        5975
Routed  388/476 Partitions, Violations =        6007
Routed  390/476 Partitions, Violations =        6000
Routed  392/476 Partitions, Violations =        6004
Routed  394/476 Partitions, Violations =        6007
Routed  396/476 Partitions, Violations =        6020
Routed  398/476 Partitions, Violations =        6020
Routed  400/476 Partitions, Violations =        6034
Routed  402/476 Partitions, Violations =        6043
Routed  404/476 Partitions, Violations =        6052
Routed  406/476 Partitions, Violations =        6051
Routed  408/476 Partitions, Violations =        6053
Routed  410/476 Partitions, Violations =        6048
Routed  412/476 Partitions, Violations =        6049
Routed  414/476 Partitions, Violations =        6034
Routed  416/476 Partitions, Violations =        6038
Routed  418/476 Partitions, Violations =        6031
Routed  420/476 Partitions, Violations =        6033
Routed  422/476 Partitions, Violations =        6033
Routed  424/476 Partitions, Violations =        6017
Routed  426/476 Partitions, Violations =        6035
Routed  428/476 Partitions, Violations =        6020
Routed  430/476 Partitions, Violations =        6039
Routed  432/476 Partitions, Violations =        6049
Routed  434/476 Partitions, Violations =        6044
Routed  436/476 Partitions, Violations =        6045
Routed  438/476 Partitions, Violations =        6046
Routed  440/476 Partitions, Violations =        6037
Routed  442/476 Partitions, Violations =        6051
Routed  444/476 Partitions, Violations =        6058
Routed  446/476 Partitions, Violations =        6060
Routed  448/476 Partitions, Violations =        6042
Routed  450/476 Partitions, Violations =        6055
Routed  452/476 Partitions, Violations =        6056
Routed  454/476 Partitions, Violations =        6062
Routed  456/476 Partitions, Violations =        6063
Routed  458/476 Partitions, Violations =        6063
Routed  460/476 Partitions, Violations =        6069
Routed  462/476 Partitions, Violations =        6071
Routed  464/476 Partitions, Violations =        6071
Routed  466/476 Partitions, Violations =        6074
Routed  468/476 Partitions, Violations =        6076
Routed  470/476 Partitions, Violations =        6075
Routed  472/476 Partitions, Violations =        6074
Routed  474/476 Partitions, Violations =        6074
Routed  476/476 Partitions, Violations =        6068

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      6068
        Diff net spacing : 1063
        Double pattern hard mask space : 1716
        End of line enclosure : 27
        Less than minimum area : 134
        Less than minimum width : 107
        Local double pattern cycle : 1
        Off-grid : 82
        Same net spacing : 2
        Same net via-cut spacing : 70
        Short : 2683
        Internal-only types : 183

[Iter 8] Elapsed real time: 0:05:20 
[Iter 8] Elapsed cpu  time: sys=0:00:01 usr=0:17:13 total=0:17:14
[Iter 8] Stage (MB): Used   18  Alloctr   18  Proc   82 
[Iter 8] Total (MB): Used  132  Alloctr  135  Proc 3744 

End DR iteration 8 with 476 parts

Start DR iteration 9: non-uniform partition
Routed  1/463 Partitions, Violations =  5934
Routed  2/463 Partitions, Violations =  5904
Routed  4/463 Partitions, Violations =  5861
Routed  6/463 Partitions, Violations =  5885
Routed  8/463 Partitions, Violations =  5887
Routed  10/463 Partitions, Violations = 5910
Routed  12/463 Partitions, Violations = 5895
Routed  14/463 Partitions, Violations = 5900
Routed  16/463 Partitions, Violations = 5885
Routed  18/463 Partitions, Violations = 5889
Routed  20/463 Partitions, Violations = 5850
Routed  22/463 Partitions, Violations = 5851
Routed  24/463 Partitions, Violations = 5863
Routed  26/463 Partitions, Violations = 5856
Routed  28/463 Partitions, Violations = 5852
Routed  30/463 Partitions, Violations = 5881
Routed  32/463 Partitions, Violations = 5900
Routed  34/463 Partitions, Violations = 5873
Routed  36/463 Partitions, Violations = 5843
Routed  38/463 Partitions, Violations = 5868
Routed  40/463 Partitions, Violations = 5825
Routed  42/463 Partitions, Violations = 5816
Routed  44/463 Partitions, Violations = 5852
Routed  46/463 Partitions, Violations = 5842
Routed  48/463 Partitions, Violations = 5821
Routed  50/463 Partitions, Violations = 5849
Routed  52/463 Partitions, Violations = 5812
Routed  54/463 Partitions, Violations = 5806
Routed  56/463 Partitions, Violations = 5821
Routed  58/463 Partitions, Violations = 5800
Routed  60/463 Partitions, Violations = 5779
Routed  62/463 Partitions, Violations = 5802
Routed  64/463 Partitions, Violations = 5795
Routed  66/463 Partitions, Violations = 5754
Routed  68/463 Partitions, Violations = 5752
Routed  70/463 Partitions, Violations = 5732
Routed  72/463 Partitions, Violations = 5750
Routed  74/463 Partitions, Violations = 5730
Routed  76/463 Partitions, Violations = 5710
Routed  78/463 Partitions, Violations = 5706
Routed  80/463 Partitions, Violations = 5700
Routed  82/463 Partitions, Violations = 5698
Routed  84/463 Partitions, Violations = 5691
Routed  86/463 Partitions, Violations = 5710
Routed  88/463 Partitions, Violations = 5703
Routed  90/463 Partitions, Violations = 5716
Routed  92/463 Partitions, Violations = 5713
Routed  94/463 Partitions, Violations = 5712
Routed  96/463 Partitions, Violations = 5706
Routed  98/463 Partitions, Violations = 5699
Routed  100/463 Partitions, Violations =        5710
Routed  102/463 Partitions, Violations =        5692
Routed  104/463 Partitions, Violations =        5697
Routed  106/463 Partitions, Violations =        5685
Routed  108/463 Partitions, Violations =        5700
Routed  110/463 Partitions, Violations =        5684
Routed  112/463 Partitions, Violations =        5696
Routed  114/463 Partitions, Violations =        5651
Routed  116/463 Partitions, Violations =        5647
Routed  118/463 Partitions, Violations =        5620
Routed  120/463 Partitions, Violations =        5637
Routed  122/463 Partitions, Violations =        5684
Routed  124/463 Partitions, Violations =        5668
Routed  126/463 Partitions, Violations =        5661
Routed  128/463 Partitions, Violations =        5664
Routed  130/463 Partitions, Violations =        5660
Routed  132/463 Partitions, Violations =        5652
Routed  134/463 Partitions, Violations =        5666
Routed  136/463 Partitions, Violations =        5639
Routed  138/463 Partitions, Violations =        5647
Routed  140/463 Partitions, Violations =        5654
Routed  142/463 Partitions, Violations =        5654
Routed  144/463 Partitions, Violations =        5673
Routed  146/463 Partitions, Violations =        5651
Routed  148/463 Partitions, Violations =        5647
Routed  150/463 Partitions, Violations =        5595
Routed  152/463 Partitions, Violations =        5617
Routed  154/463 Partitions, Violations =        5597
Routed  156/463 Partitions, Violations =        5615
Routed  158/463 Partitions, Violations =        5627
Routed  160/463 Partitions, Violations =        5625
Routed  162/463 Partitions, Violations =        5617
Routed  164/463 Partitions, Violations =        5638
Routed  166/463 Partitions, Violations =        5640
Routed  168/463 Partitions, Violations =        5634
Routed  170/463 Partitions, Violations =        5603
Routed  172/463 Partitions, Violations =        5613
Routed  174/463 Partitions, Violations =        5603
Routed  176/463 Partitions, Violations =        5601
Routed  178/463 Partitions, Violations =        5608
Routed  180/463 Partitions, Violations =        5594
Routed  182/463 Partitions, Violations =        5603
Routed  184/463 Partitions, Violations =        5633
Routed  186/463 Partitions, Violations =        5598
Routed  188/463 Partitions, Violations =        5605
Routed  190/463 Partitions, Violations =        5584
Routed  192/463 Partitions, Violations =        5578
Routed  194/463 Partitions, Violations =        5582
Routed  196/463 Partitions, Violations =        5597
Routed  198/463 Partitions, Violations =        5608
Routed  200/463 Partitions, Violations =        5594
Routed  202/463 Partitions, Violations =        5601
Routed  204/463 Partitions, Violations =        5596
Routed  206/463 Partitions, Violations =        5620
Routed  208/463 Partitions, Violations =        5592
Routed  210/463 Partitions, Violations =        5613
Routed  212/463 Partitions, Violations =        5600
Routed  214/463 Partitions, Violations =        5587
Routed  216/463 Partitions, Violations =        5597
Routed  218/463 Partitions, Violations =        5630
Routed  220/463 Partitions, Violations =        5635
Routed  222/463 Partitions, Violations =        5619
Routed  224/463 Partitions, Violations =        5640
Routed  226/463 Partitions, Violations =        5629
Routed  228/463 Partitions, Violations =        5628
Routed  230/463 Partitions, Violations =        5640
Routed  232/463 Partitions, Violations =        5629
Routed  234/463 Partitions, Violations =        5627
Routed  236/463 Partitions, Violations =        5631
Routed  238/463 Partitions, Violations =        5626
Routed  240/463 Partitions, Violations =        5635
Routed  242/463 Partitions, Violations =        5624
Routed  244/463 Partitions, Violations =        5626
Routed  246/463 Partitions, Violations =        5655
Routed  248/463 Partitions, Violations =        5655
Routed  250/463 Partitions, Violations =        5648
Routed  252/463 Partitions, Violations =        5642
Routed  254/463 Partitions, Violations =        5632
Routed  256/463 Partitions, Violations =        5636
Routed  258/463 Partitions, Violations =        5642
Routed  260/463 Partitions, Violations =        5632
Routed  262/463 Partitions, Violations =        5643
Routed  264/463 Partitions, Violations =        5642
Routed  266/463 Partitions, Violations =        5639
Routed  268/463 Partitions, Violations =        5629
Routed  270/463 Partitions, Violations =        5622
Routed  272/463 Partitions, Violations =        5637
Routed  274/463 Partitions, Violations =        5650
Routed  276/463 Partitions, Violations =        5638
Routed  278/463 Partitions, Violations =        5638
Routed  280/463 Partitions, Violations =        5654
Routed  282/463 Partitions, Violations =        5651
Routed  284/463 Partitions, Violations =        5652
Routed  286/463 Partitions, Violations =        5644
Routed  288/463 Partitions, Violations =        5624
Routed  290/463 Partitions, Violations =        5605
Routed  292/463 Partitions, Violations =        5611
Routed  294/463 Partitions, Violations =        5640
Routed  296/463 Partitions, Violations =        5637
Routed  298/463 Partitions, Violations =        5646
Routed  300/463 Partitions, Violations =        5634
Routed  302/463 Partitions, Violations =        5647
Routed  304/463 Partitions, Violations =        5659
Routed  306/463 Partitions, Violations =        5648
Routed  308/463 Partitions, Violations =        5649
Routed  310/463 Partitions, Violations =        5652
Routed  312/463 Partitions, Violations =        5663
Routed  314/463 Partitions, Violations =        5658
Routed  316/463 Partitions, Violations =        5666
Routed  318/463 Partitions, Violations =        5618
Routed  320/463 Partitions, Violations =        5647
Routed  322/463 Partitions, Violations =        5645
Routed  324/463 Partitions, Violations =        5653
Routed  326/463 Partitions, Violations =        5671
Routed  328/463 Partitions, Violations =        5646
Routed  330/463 Partitions, Violations =        5650
Routed  332/463 Partitions, Violations =        5655
Routed  334/463 Partitions, Violations =        5651
Routed  336/463 Partitions, Violations =        5664
Routed  338/463 Partitions, Violations =        5669
Routed  340/463 Partitions, Violations =        5646
Routed  342/463 Partitions, Violations =        5647
Routed  344/463 Partitions, Violations =        5653
Routed  346/463 Partitions, Violations =        5667
Routed  348/463 Partitions, Violations =        5652
Routed  350/463 Partitions, Violations =        5643
Routed  352/463 Partitions, Violations =        5656
Routed  354/463 Partitions, Violations =        5651
Routed  356/463 Partitions, Violations =        5647
Routed  358/463 Partitions, Violations =        5659
Routed  360/463 Partitions, Violations =        5645
Routed  362/463 Partitions, Violations =        5656
Routed  364/463 Partitions, Violations =        5668
Routed  366/463 Partitions, Violations =        5655
Routed  368/463 Partitions, Violations =        5663
Routed  370/463 Partitions, Violations =        5638
Routed  372/463 Partitions, Violations =        5638
Routed  374/463 Partitions, Violations =        5647
Routed  376/463 Partitions, Violations =        5644
Routed  378/463 Partitions, Violations =        5659
Routed  380/463 Partitions, Violations =        5651
Routed  382/463 Partitions, Violations =        5649
Routed  384/463 Partitions, Violations =        5629
Routed  386/463 Partitions, Violations =        5643
Routed  388/463 Partitions, Violations =        5645
Routed  390/463 Partitions, Violations =        5661
Routed  392/463 Partitions, Violations =        5665
Routed  394/463 Partitions, Violations =        5666
Routed  396/463 Partitions, Violations =        5662
Routed  398/463 Partitions, Violations =        5665
Routed  400/463 Partitions, Violations =        5665
Routed  402/463 Partitions, Violations =        5668
Routed  404/463 Partitions, Violations =        5668
Routed  406/463 Partitions, Violations =        5674
Routed  408/463 Partitions, Violations =        5674
Routed  410/463 Partitions, Violations =        5667
Routed  412/463 Partitions, Violations =        5659
Routed  414/463 Partitions, Violations =        5665
Routed  416/463 Partitions, Violations =        5674
Routed  418/463 Partitions, Violations =        5678
Routed  420/463 Partitions, Violations =        5678
Routed  422/463 Partitions, Violations =        5678
Routed  424/463 Partitions, Violations =        5678
Routed  426/463 Partitions, Violations =        5678
Routed  428/463 Partitions, Violations =        5677
Routed  430/463 Partitions, Violations =        5666
Routed  432/463 Partitions, Violations =        5676
Routed  434/463 Partitions, Violations =        5676
Routed  436/463 Partitions, Violations =        5680
Routed  438/463 Partitions, Violations =        5683
Routed  440/463 Partitions, Violations =        5683
Routed  442/463 Partitions, Violations =        5683
Routed  444/463 Partitions, Violations =        5682
Routed  446/463 Partitions, Violations =        5682
Routed  448/463 Partitions, Violations =        5681
Routed  450/463 Partitions, Violations =        5682
Routed  452/463 Partitions, Violations =        5682
Routed  454/463 Partitions, Violations =        5682
Routed  456/463 Partitions, Violations =        5684
Routed  458/463 Partitions, Violations =        5684
Routed  460/463 Partitions, Violations =        5677
Routed  462/463 Partitions, Violations =        5673

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      5673
        Diff net spacing : 1306
        Diff net via-cut spacing : 1
        Double pattern hard mask space : 1654
        Less than minimum area : 84
        Less than minimum width : 98
        Local double pattern cycle : 1
        Off-grid : 64
        Same net spacing : 1
        Same net via-cut spacing : 33
        Short : 2348
        Internal-only types : 83

[Iter 9] Elapsed real time: 0:06:13 
[Iter 9] Elapsed cpu  time: sys=0:00:01 usr=0:19:48 total=0:19:49
[Iter 9] Stage (MB): Used   18  Alloctr   18  Proc   82 
[Iter 9] Total (MB): Used  132  Alloctr  135  Proc 3744 

End DR iteration 9 with 463 parts

Start DR iteration 10: non-uniform partition
Routed  1/449 Partitions, Violations =  5554
Routed  2/449 Partitions, Violations =  5558
Routed  4/449 Partitions, Violations =  5542
Routed  6/449 Partitions, Violations =  5543
Routed  8/449 Partitions, Violations =  5594
Routed  10/449 Partitions, Violations = 5564
Routed  12/449 Partitions, Violations = 5572
Routed  14/449 Partitions, Violations = 5565
Routed  16/449 Partitions, Violations = 5567
Routed  18/449 Partitions, Violations = 5563
Routed  20/449 Partitions, Violations = 5598
Routed  22/449 Partitions, Violations = 5571
Routed  24/449 Partitions, Violations = 5556
Routed  26/449 Partitions, Violations = 5555
Routed  28/449 Partitions, Violations = 5551
Routed  30/449 Partitions, Violations = 5573
Routed  32/449 Partitions, Violations = 5595
Routed  34/449 Partitions, Violations = 5597
Routed  36/449 Partitions, Violations = 5610
Routed  38/449 Partitions, Violations = 5564
Routed  40/449 Partitions, Violations = 5574
Routed  42/449 Partitions, Violations = 5612
Routed  44/449 Partitions, Violations = 5609
Routed  46/449 Partitions, Violations = 5605
Routed  48/449 Partitions, Violations = 5581
Routed  50/449 Partitions, Violations = 5573
Routed  52/449 Partitions, Violations = 5578
Routed  54/449 Partitions, Violations = 5619
Routed  56/449 Partitions, Violations = 5601
Routed  58/449 Partitions, Violations = 5632
Routed  60/449 Partitions, Violations = 5626
Routed  62/449 Partitions, Violations = 5613
Routed  64/449 Partitions, Violations = 5615
Routed  66/449 Partitions, Violations = 5616
Routed  68/449 Partitions, Violations = 5628
Routed  70/449 Partitions, Violations = 5616
Routed  72/449 Partitions, Violations = 5629
Routed  74/449 Partitions, Violations = 5641
Routed  76/449 Partitions, Violations = 5659
Routed  78/449 Partitions, Violations = 5651
Routed  80/449 Partitions, Violations = 5651
Routed  82/449 Partitions, Violations = 5666
Routed  84/449 Partitions, Violations = 5646
Routed  86/449 Partitions, Violations = 5668
Routed  88/449 Partitions, Violations = 5648
Routed  90/449 Partitions, Violations = 5674
Routed  92/449 Partitions, Violations = 5670
Routed  94/449 Partitions, Violations = 5672
Routed  96/449 Partitions, Violations = 5656
Routed  98/449 Partitions, Violations = 5674
Routed  100/449 Partitions, Violations =        5675
Routed  102/449 Partitions, Violations =        5685
Routed  104/449 Partitions, Violations =        5679
Routed  106/449 Partitions, Violations =        5661
Routed  108/449 Partitions, Violations =        5688
Routed  110/449 Partitions, Violations =        5711
Routed  112/449 Partitions, Violations =        5695
Routed  114/449 Partitions, Violations =        5688
Routed  116/449 Partitions, Violations =        5718
Routed  118/449 Partitions, Violations =        5694
Routed  120/449 Partitions, Violations =        5675
Routed  122/449 Partitions, Violations =        5679
Routed  124/449 Partitions, Violations =        5706
Routed  126/449 Partitions, Violations =        5684
Routed  128/449 Partitions, Violations =        5681
Routed  130/449 Partitions, Violations =        5671
Routed  132/449 Partitions, Violations =        5690
Routed  134/449 Partitions, Violations =        5711
Routed  136/449 Partitions, Violations =        5710
Routed  138/449 Partitions, Violations =        5709
Routed  140/449 Partitions, Violations =        5720
Routed  142/449 Partitions, Violations =        5676
Routed  144/449 Partitions, Violations =        5674
Routed  146/449 Partitions, Violations =        5689
Routed  148/449 Partitions, Violations =        5690
Routed  150/449 Partitions, Violations =        5728
Routed  152/449 Partitions, Violations =        5747
Routed  154/449 Partitions, Violations =        5745
Routed  156/449 Partitions, Violations =        5753
Routed  158/449 Partitions, Violations =        5762
Routed  160/449 Partitions, Violations =        5723
Routed  162/449 Partitions, Violations =        5707
Routed  164/449 Partitions, Violations =        5709
Routed  166/449 Partitions, Violations =        5700
Routed  168/449 Partitions, Violations =        5698
Routed  170/449 Partitions, Violations =        5739
Routed  172/449 Partitions, Violations =        5755
Routed  174/449 Partitions, Violations =        5772
Routed  176/449 Partitions, Violations =        5759
Routed  178/449 Partitions, Violations =        5768
Routed  180/449 Partitions, Violations =        5757
Routed  182/449 Partitions, Violations =        5746
Routed  184/449 Partitions, Violations =        5745
Routed  186/449 Partitions, Violations =        5756
Routed  188/449 Partitions, Violations =        5786
Routed  190/449 Partitions, Violations =        5760
Routed  192/449 Partitions, Violations =        5773
Routed  194/449 Partitions, Violations =        5752
Routed  196/449 Partitions, Violations =        5765
Routed  198/449 Partitions, Violations =        5767
Routed  200/449 Partitions, Violations =        5782
Routed  202/449 Partitions, Violations =        5777
Routed  204/449 Partitions, Violations =        5777
Routed  206/449 Partitions, Violations =        5772
Routed  208/449 Partitions, Violations =        5780
Routed  210/449 Partitions, Violations =        5792
Routed  212/449 Partitions, Violations =        5797
Routed  214/449 Partitions, Violations =        5807
Routed  216/449 Partitions, Violations =        5817
Routed  218/449 Partitions, Violations =        5813
Routed  220/449 Partitions, Violations =        5823
Routed  222/449 Partitions, Violations =        5809
Routed  224/449 Partitions, Violations =        5819
Routed  226/449 Partitions, Violations =        5827
Routed  228/449 Partitions, Violations =        5806
Routed  230/449 Partitions, Violations =        5810
Routed  232/449 Partitions, Violations =        5812
Routed  234/449 Partitions, Violations =        5806
Routed  236/449 Partitions, Violations =        5821
Routed  238/449 Partitions, Violations =        5815
Routed  240/449 Partitions, Violations =        5777
Routed  242/449 Partitions, Violations =        5815
Routed  244/449 Partitions, Violations =        5818
Routed  246/449 Partitions, Violations =        5848
Routed  248/449 Partitions, Violations =        5827
Routed  250/449 Partitions, Violations =        5821
Routed  252/449 Partitions, Violations =        5821
Routed  254/449 Partitions, Violations =        5854
Routed  256/449 Partitions, Violations =        5832
Routed  258/449 Partitions, Violations =        5878
Routed  260/449 Partitions, Violations =        5851
Routed  262/449 Partitions, Violations =        5879
Routed  264/449 Partitions, Violations =        5863
Routed  266/449 Partitions, Violations =        5864
Routed  268/449 Partitions, Violations =        5845
Routed  270/449 Partitions, Violations =        5860
Routed  272/449 Partitions, Violations =        5861
Routed  274/449 Partitions, Violations =        5870
Routed  276/449 Partitions, Violations =        5874
Routed  278/449 Partitions, Violations =        5874
Routed  280/449 Partitions, Violations =        5866
Routed  282/449 Partitions, Violations =        5864
Routed  284/449 Partitions, Violations =        5863
Routed  286/449 Partitions, Violations =        5878
Routed  288/449 Partitions, Violations =        5881
Routed  290/449 Partitions, Violations =        5899
Routed  292/449 Partitions, Violations =        5898
Routed  294/449 Partitions, Violations =        5867
Routed  296/449 Partitions, Violations =        5859
Routed  298/449 Partitions, Violations =        5890
Routed  300/449 Partitions, Violations =        5878
Routed  302/449 Partitions, Violations =        5883
Routed  304/449 Partitions, Violations =        5895
Routed  306/449 Partitions, Violations =        5867
Routed  308/449 Partitions, Violations =        5896
Routed  310/449 Partitions, Violations =        5898
Routed  312/449 Partitions, Violations =        5899
Routed  314/449 Partitions, Violations =        5900
Routed  316/449 Partitions, Violations =        5905
Routed  318/449 Partitions, Violations =        5925
Routed  320/449 Partitions, Violations =        5923
Routed  322/449 Partitions, Violations =        5885
Routed  324/449 Partitions, Violations =        5893
Routed  326/449 Partitions, Violations =        5938
Routed  328/449 Partitions, Violations =        5919
Routed  330/449 Partitions, Violations =        5925
Routed  332/449 Partitions, Violations =        5924
Routed  334/449 Partitions, Violations =        5938
Routed  336/449 Partitions, Violations =        5934
Routed  338/449 Partitions, Violations =        5932
Routed  340/449 Partitions, Violations =        5933
Routed  342/449 Partitions, Violations =        5950
Routed  344/449 Partitions, Violations =        5940
Routed  346/449 Partitions, Violations =        5957
Routed  348/449 Partitions, Violations =        5952
Routed  350/449 Partitions, Violations =        5963
Routed  352/449 Partitions, Violations =        5929
Routed  354/449 Partitions, Violations =        5948
Routed  356/449 Partitions, Violations =        5953
Routed  358/449 Partitions, Violations =        5982
Routed  360/449 Partitions, Violations =        5979
Routed  362/449 Partitions, Violations =        5977
Routed  364/449 Partitions, Violations =        5960
Routed  366/449 Partitions, Violations =        5979
Routed  368/449 Partitions, Violations =        5970
Routed  370/449 Partitions, Violations =        5977
Routed  372/449 Partitions, Violations =        6000
Routed  374/449 Partitions, Violations =        5971
Routed  376/449 Partitions, Violations =        6004
Routed  378/449 Partitions, Violations =        6006
Routed  380/449 Partitions, Violations =        5988
Routed  382/449 Partitions, Violations =        6007
Routed  384/449 Partitions, Violations =        5977
Routed  386/449 Partitions, Violations =        5977
Routed  388/449 Partitions, Violations =        6039
Routed  390/449 Partitions, Violations =        6039
Routed  392/449 Partitions, Violations =        6038
Routed  394/449 Partitions, Violations =        6041
Routed  396/449 Partitions, Violations =        6033
Routed  398/449 Partitions, Violations =        6036
Routed  400/449 Partitions, Violations =        6017
Routed  402/449 Partitions, Violations =        6033
Routed  404/449 Partitions, Violations =        6048
Routed  406/449 Partitions, Violations =        6064
Routed  408/449 Partitions, Violations =        6058
Routed  410/449 Partitions, Violations =        6054
Routed  412/449 Partitions, Violations =        6063
Routed  414/449 Partitions, Violations =        6063
Routed  416/449 Partitions, Violations =        6065
Routed  418/449 Partitions, Violations =        6064
Routed  420/449 Partitions, Violations =        6065
Routed  422/449 Partitions, Violations =        6061
Routed  424/449 Partitions, Violations =        6083
Routed  426/449 Partitions, Violations =        6083
Routed  428/449 Partitions, Violations =        6073
Routed  430/449 Partitions, Violations =        6066
Routed  432/449 Partitions, Violations =        6066
Routed  434/449 Partitions, Violations =        6076
Routed  436/449 Partitions, Violations =        6065
Routed  438/449 Partitions, Violations =        6066
Routed  440/449 Partitions, Violations =        6065
Routed  442/449 Partitions, Violations =        6069
Routed  444/449 Partitions, Violations =        6063
Routed  446/449 Partitions, Violations =        6073
Routed  448/449 Partitions, Violations =        6074

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      6076
        Diff net spacing : 1065
        Diff net via-cut spacing : 1
        Double pattern hard mask space : 1725
        End of line enclosure : 25
        Less than minimum area : 150
        Less than minimum width : 96
        Local double pattern cycle : 5
        Off-grid : 95
        Same net spacing : 5
        Same net via-cut spacing : 72
        Short : 2684
        Internal-only types : 153

[Iter 10] Elapsed real time: 0:07:40 
[Iter 10] Elapsed cpu  time: sys=0:00:01 usr=0:24:00 total=0:24:02
[Iter 10] Stage (MB): Used   18  Alloctr   18  Proc   82 
[Iter 10] Total (MB): Used  132  Alloctr  135  Proc 3744 

End DR iteration 10 with 449 parts

Start DR iteration 11: non-uniform partition
Routed  1/443 Partitions, Violations =  5933
Routed  2/443 Partitions, Violations =  5924
Routed  4/443 Partitions, Violations =  5905
Routed  6/443 Partitions, Violations =  5935
Routed  8/443 Partitions, Violations =  5922
Routed  10/443 Partitions, Violations = 5918
Routed  12/443 Partitions, Violations = 5917
Routed  14/443 Partitions, Violations = 5921
Routed  16/443 Partitions, Violations = 5908
Routed  18/443 Partitions, Violations = 5916
Routed  20/443 Partitions, Violations = 5910
Routed  22/443 Partitions, Violations = 5917
Routed  24/443 Partitions, Violations = 5958
Routed  26/443 Partitions, Violations = 5901
Routed  28/443 Partitions, Violations = 5922
Routed  30/443 Partitions, Violations = 5928
Routed  32/443 Partitions, Violations = 5906
Routed  34/443 Partitions, Violations = 5916
Routed  36/443 Partitions, Violations = 5879
Routed  38/443 Partitions, Violations = 5868
Routed  40/443 Partitions, Violations = 5877
Routed  42/443 Partitions, Violations = 5889
Routed  44/443 Partitions, Violations = 5915
Routed  46/443 Partitions, Violations = 5880
Routed  48/443 Partitions, Violations = 5877
Routed  50/443 Partitions, Violations = 5877
Routed  52/443 Partitions, Violations = 5898
Routed  54/443 Partitions, Violations = 5905
Routed  56/443 Partitions, Violations = 5877
Routed  58/443 Partitions, Violations = 5873
Routed  60/443 Partitions, Violations = 5845
Routed  62/443 Partitions, Violations = 5869
Routed  64/443 Partitions, Violations = 5836
Routed  66/443 Partitions, Violations = 5864
Routed  68/443 Partitions, Violations = 5865
Routed  70/443 Partitions, Violations = 5862
Routed  72/443 Partitions, Violations = 5860
Routed  74/443 Partitions, Violations = 5843
Routed  76/443 Partitions, Violations = 5833
Routed  78/443 Partitions, Violations = 5850
Routed  80/443 Partitions, Violations = 5864
Routed  82/443 Partitions, Violations = 5872
Routed  84/443 Partitions, Violations = 5853
Routed  86/443 Partitions, Violations = 5850
Routed  88/443 Partitions, Violations = 5833
Routed  90/443 Partitions, Violations = 5814
Routed  92/443 Partitions, Violations = 5832
Routed  94/443 Partitions, Violations = 5825
Routed  96/443 Partitions, Violations = 5811
Routed  98/443 Partitions, Violations = 5796
Routed  100/443 Partitions, Violations =        5787
Routed  102/443 Partitions, Violations =        5783
Routed  104/443 Partitions, Violations =        5804
Routed  106/443 Partitions, Violations =        5797
Routed  108/443 Partitions, Violations =        5768
Routed  110/443 Partitions, Violations =        5755
Routed  112/443 Partitions, Violations =        5758
Routed  114/443 Partitions, Violations =        5750
Routed  116/443 Partitions, Violations =        5763
Routed  118/443 Partitions, Violations =        5754
Routed  120/443 Partitions, Violations =        5755
Routed  122/443 Partitions, Violations =        5782
Routed  124/443 Partitions, Violations =        5747
Routed  126/443 Partitions, Violations =        5743
Routed  128/443 Partitions, Violations =        5769
Routed  130/443 Partitions, Violations =        5797
Routed  132/443 Partitions, Violations =        5777
Routed  134/443 Partitions, Violations =        5778
Routed  136/443 Partitions, Violations =        5778
Routed  138/443 Partitions, Violations =        5777
Routed  140/443 Partitions, Violations =        5789
Routed  142/443 Partitions, Violations =        5756
Routed  144/443 Partitions, Violations =        5762
Routed  146/443 Partitions, Violations =        5717
Routed  148/443 Partitions, Violations =        5707
Routed  150/443 Partitions, Violations =        5753
Routed  152/443 Partitions, Violations =        5739
Routed  154/443 Partitions, Violations =        5743
Routed  156/443 Partitions, Violations =        5713
Routed  158/443 Partitions, Violations =        5760
Routed  160/443 Partitions, Violations =        5743
Routed  162/443 Partitions, Violations =        5759
Routed  164/443 Partitions, Violations =        5798
Routed  166/443 Partitions, Violations =        5751
Routed  168/443 Partitions, Violations =        5759
Routed  170/443 Partitions, Violations =        5743
Routed  172/443 Partitions, Violations =        5734
Routed  174/443 Partitions, Violations =        5738
Routed  176/443 Partitions, Violations =        5731
Routed  178/443 Partitions, Violations =        5752
Routed  180/443 Partitions, Violations =        5762
Routed  182/443 Partitions, Violations =        5754
Routed  184/443 Partitions, Violations =        5756
Routed  186/443 Partitions, Violations =        5742
Routed  188/443 Partitions, Violations =        5732
Routed  190/443 Partitions, Violations =        5715
Routed  192/443 Partitions, Violations =        5710
Routed  194/443 Partitions, Violations =        5721
Routed  196/443 Partitions, Violations =        5730
Routed  198/443 Partitions, Violations =        5707
Routed  200/443 Partitions, Violations =        5744
Routed  202/443 Partitions, Violations =        5726
Routed  204/443 Partitions, Violations =        5734
Routed  206/443 Partitions, Violations =        5729
Routed  208/443 Partitions, Violations =        5770
Routed  210/443 Partitions, Violations =        5741
Routed  212/443 Partitions, Violations =        5742
Routed  214/443 Partitions, Violations =        5722
Routed  216/443 Partitions, Violations =        5723
Routed  218/443 Partitions, Violations =        5724
Routed  220/443 Partitions, Violations =        5737
Routed  222/443 Partitions, Violations =        5729
Routed  224/443 Partitions, Violations =        5744
Routed  226/443 Partitions, Violations =        5754
Routed  228/443 Partitions, Violations =        5720
Routed  230/443 Partitions, Violations =        5728
Routed  232/443 Partitions, Violations =        5726
Routed  234/443 Partitions, Violations =        5735
Routed  236/443 Partitions, Violations =        5730
Routed  238/443 Partitions, Violations =        5751
Routed  240/443 Partitions, Violations =        5737
Routed  242/443 Partitions, Violations =        5717
Routed  244/443 Partitions, Violations =        5729
Routed  246/443 Partitions, Violations =        5720
Routed  248/443 Partitions, Violations =        5730
Routed  250/443 Partitions, Violations =        5687
Routed  252/443 Partitions, Violations =        5695
Routed  254/443 Partitions, Violations =        5713
Routed  256/443 Partitions, Violations =        5700
Routed  258/443 Partitions, Violations =        5709
Routed  260/443 Partitions, Violations =        5730
Routed  262/443 Partitions, Violations =        5713
Routed  264/443 Partitions, Violations =        5707
Routed  266/443 Partitions, Violations =        5687
Routed  268/443 Partitions, Violations =        5694
Routed  270/443 Partitions, Violations =        5693
Routed  272/443 Partitions, Violations =        5709
Routed  274/443 Partitions, Violations =        5723
Routed  276/443 Partitions, Violations =        5708
Routed  278/443 Partitions, Violations =        5729
Routed  280/443 Partitions, Violations =        5722
Routed  282/443 Partitions, Violations =        5737
Routed  284/443 Partitions, Violations =        5692
Routed  286/443 Partitions, Violations =        5684
Routed  288/443 Partitions, Violations =        5711
Routed  290/443 Partitions, Violations =        5691
Routed  292/443 Partitions, Violations =        5706
Routed  294/443 Partitions, Violations =        5708
Routed  296/443 Partitions, Violations =        5693
Routed  298/443 Partitions, Violations =        5715
Routed  300/443 Partitions, Violations =        5724
Routed  302/443 Partitions, Violations =        5733
Routed  304/443 Partitions, Violations =        5745
Routed  306/443 Partitions, Violations =        5713
Routed  308/443 Partitions, Violations =        5723
Routed  310/443 Partitions, Violations =        5718
Routed  312/443 Partitions, Violations =        5718
Routed  314/443 Partitions, Violations =        5747
Routed  316/443 Partitions, Violations =        5732
Routed  318/443 Partitions, Violations =        5750
Routed  320/443 Partitions, Violations =        5696
Routed  322/443 Partitions, Violations =        5724
Routed  324/443 Partitions, Violations =        5726
Routed  326/443 Partitions, Violations =        5708
Routed  328/443 Partitions, Violations =        5719
Routed  330/443 Partitions, Violations =        5698
Routed  332/443 Partitions, Violations =        5699
Routed  334/443 Partitions, Violations =        5718
Routed  336/443 Partitions, Violations =        5699
Routed  338/443 Partitions, Violations =        5704
Routed  340/443 Partitions, Violations =        5705
Routed  342/443 Partitions, Violations =        5728
Routed  344/443 Partitions, Violations =        5720
Routed  346/443 Partitions, Violations =        5724
Routed  348/443 Partitions, Violations =        5724
Routed  350/443 Partitions, Violations =        5731
Routed  352/443 Partitions, Violations =        5734
Routed  354/443 Partitions, Violations =        5731
Routed  356/443 Partitions, Violations =        5735
Routed  358/443 Partitions, Violations =        5726
Routed  360/443 Partitions, Violations =        5724
Routed  362/443 Partitions, Violations =        5722
Routed  364/443 Partitions, Violations =        5718
Routed  366/443 Partitions, Violations =        5726
Routed  368/443 Partitions, Violations =        5691
Routed  370/443 Partitions, Violations =        5680
Routed  372/443 Partitions, Violations =        5740
Routed  374/443 Partitions, Violations =        5685
Routed  376/443 Partitions, Violations =        5695
Routed  378/443 Partitions, Violations =        5712
Routed  380/443 Partitions, Violations =        5723
Routed  382/443 Partitions, Violations =        5725
Routed  384/443 Partitions, Violations =        5721
Routed  386/443 Partitions, Violations =        5726
Routed  388/443 Partitions, Violations =        5722
Routed  390/443 Partitions, Violations =        5719
Routed  392/443 Partitions, Violations =        5711
Routed  394/443 Partitions, Violations =        5709
Routed  396/443 Partitions, Violations =        5709
Routed  398/443 Partitions, Violations =        5710
Routed  400/443 Partitions, Violations =        5717
Routed  402/443 Partitions, Violations =        5721
Routed  404/443 Partitions, Violations =        5724
Routed  406/443 Partitions, Violations =        5714
Routed  408/443 Partitions, Violations =        5717
Routed  410/443 Partitions, Violations =        5723
Routed  412/443 Partitions, Violations =        5733
Routed  414/443 Partitions, Violations =        5722
Routed  416/443 Partitions, Violations =        5733
Routed  418/443 Partitions, Violations =        5731
Routed  420/443 Partitions, Violations =        5732
Routed  422/443 Partitions, Violations =        5732
Routed  424/443 Partitions, Violations =        5731
Routed  426/443 Partitions, Violations =        5731
Routed  428/443 Partitions, Violations =        5731
Routed  430/443 Partitions, Violations =        5730
Routed  432/443 Partitions, Violations =        5712
Routed  434/443 Partitions, Violations =        5730
Routed  436/443 Partitions, Violations =        5733
Routed  438/443 Partitions, Violations =        5735
Routed  440/443 Partitions, Violations =        5737
Routed  442/443 Partitions, Violations =        5739

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      5742
        Diff net spacing : 1320
        Diff net via-cut spacing : 1
        Double pattern hard mask space : 1664
        Less than minimum area : 77
        Less than minimum width : 106
        Local double pattern cycle : 1
        Off-grid : 56
        Same net spacing : 1
        Same net via-cut spacing : 40
        Short : 2370
        Internal-only types : 106

[Iter 11] Elapsed real time: 0:08:33 
[Iter 11] Elapsed cpu  time: sys=0:00:01 usr=0:26:40 total=0:26:42
[Iter 11] Stage (MB): Used   18  Alloctr   18  Proc   82 
[Iter 11] Total (MB): Used  132  Alloctr  135  Proc 3744 

End DR iteration 11 with 443 parts

Start DR iteration 12: non-uniform partition
Routed  1/443 Partitions, Violations =  5611
Routed  2/443 Partitions, Violations =  5605
Routed  4/443 Partitions, Violations =  5584
Routed  6/443 Partitions, Violations =  5582
Routed  8/443 Partitions, Violations =  5592
Routed  10/443 Partitions, Violations = 5572
Routed  12/443 Partitions, Violations = 5583
Routed  14/443 Partitions, Violations = 5634
Routed  16/443 Partitions, Violations = 5594
Routed  18/443 Partitions, Violations = 5583
Routed  20/443 Partitions, Violations = 5630
Routed  22/443 Partitions, Violations = 5638
Routed  24/443 Partitions, Violations = 5600
Routed  26/443 Partitions, Violations = 5634
Routed  28/443 Partitions, Violations = 5616
Routed  30/443 Partitions, Violations = 5612
Routed  32/443 Partitions, Violations = 5632
Routed  34/443 Partitions, Violations = 5624
Routed  36/443 Partitions, Violations = 5664
Routed  38/443 Partitions, Violations = 5653
Routed  40/443 Partitions, Violations = 5661
Routed  42/443 Partitions, Violations = 5644
Routed  44/443 Partitions, Violations = 5659
Routed  46/443 Partitions, Violations = 5678
Routed  48/443 Partitions, Violations = 5685
Routed  50/443 Partitions, Violations = 5655
Routed  52/443 Partitions, Violations = 5647
Routed  54/443 Partitions, Violations = 5644
Routed  56/443 Partitions, Violations = 5643
Routed  58/443 Partitions, Violations = 5637
Routed  60/443 Partitions, Violations = 5652
Routed  62/443 Partitions, Violations = 5657
Routed  64/443 Partitions, Violations = 5654
Routed  66/443 Partitions, Violations = 5655
Routed  68/443 Partitions, Violations = 5656
Routed  70/443 Partitions, Violations = 5639
Routed  72/443 Partitions, Violations = 5644
Routed  74/443 Partitions, Violations = 5632
Routed  76/443 Partitions, Violations = 5634
Routed  78/443 Partitions, Violations = 5614
Routed  80/443 Partitions, Violations = 5642
Routed  82/443 Partitions, Violations = 5628
Routed  84/443 Partitions, Violations = 5626
Routed  86/443 Partitions, Violations = 5664
Routed  88/443 Partitions, Violations = 5632
Routed  90/443 Partitions, Violations = 5637
Routed  92/443 Partitions, Violations = 5641
Routed  94/443 Partitions, Violations = 5652
Routed  96/443 Partitions, Violations = 5651
Routed  98/443 Partitions, Violations = 5605
Routed  100/443 Partitions, Violations =        5598
Routed  102/443 Partitions, Violations =        5608
Routed  104/443 Partitions, Violations =        5611
Routed  106/443 Partitions, Violations =        5637
Routed  108/443 Partitions, Violations =        5658
Routed  110/443 Partitions, Violations =        5672
Routed  112/443 Partitions, Violations =        5652
Routed  114/443 Partitions, Violations =        5634
Routed  116/443 Partitions, Violations =        5652
Routed  118/443 Partitions, Violations =        5677
Routed  120/443 Partitions, Violations =        5658
Routed  122/443 Partitions, Violations =        5659
Routed  124/443 Partitions, Violations =        5651
Routed  126/443 Partitions, Violations =        5658
Routed  128/443 Partitions, Violations =        5663
Routed  130/443 Partitions, Violations =        5658
Routed  132/443 Partitions, Violations =        5675
Routed  134/443 Partitions, Violations =        5679
Routed  136/443 Partitions, Violations =        5675
Routed  138/443 Partitions, Violations =        5681
Routed  140/443 Partitions, Violations =        5678
Routed  142/443 Partitions, Violations =        5710
Routed  144/443 Partitions, Violations =        5721
Routed  146/443 Partitions, Violations =        5739
Routed  148/443 Partitions, Violations =        5734
Routed  150/443 Partitions, Violations =        5752
Routed  152/443 Partitions, Violations =        5744
Routed  154/443 Partitions, Violations =        5734
Routed  156/443 Partitions, Violations =        5755
Routed  158/443 Partitions, Violations =        5753
Routed  160/443 Partitions, Violations =        5760
Routed  162/443 Partitions, Violations =        5763
Routed  164/443 Partitions, Violations =        5752
Routed  166/443 Partitions, Violations =        5765
Routed  168/443 Partitions, Violations =        5745
Routed  170/443 Partitions, Violations =        5761
Routed  172/443 Partitions, Violations =        5755
Routed  174/443 Partitions, Violations =        5764
Routed  176/443 Partitions, Violations =        5750
Routed  178/443 Partitions, Violations =        5775
Routed  180/443 Partitions, Violations =        5768
Routed  182/443 Partitions, Violations =        5785
Routed  184/443 Partitions, Violations =        5780
Routed  186/443 Partitions, Violations =        5773
Routed  188/443 Partitions, Violations =        5790
Routed  190/443 Partitions, Violations =        5808
Routed  192/443 Partitions, Violations =        5842
Routed  194/443 Partitions, Violations =        5817
Routed  196/443 Partitions, Violations =        5822
Routed  198/443 Partitions, Violations =        5791
Routed  200/443 Partitions, Violations =        5792
Routed  202/443 Partitions, Violations =        5781
Routed  204/443 Partitions, Violations =        5803
Routed  206/443 Partitions, Violations =        5795
Routed  208/443 Partitions, Violations =        5798
Routed  210/443 Partitions, Violations =        5793
Routed  212/443 Partitions, Violations =        5801
Routed  214/443 Partitions, Violations =        5811
Routed  216/443 Partitions, Violations =        5793
Routed  218/443 Partitions, Violations =        5799
Routed  220/443 Partitions, Violations =        5822
Routed  222/443 Partitions, Violations =        5827
Routed  224/443 Partitions, Violations =        5818
Routed  226/443 Partitions, Violations =        5784
Routed  228/443 Partitions, Violations =        5799
Routed  230/443 Partitions, Violations =        5817
Routed  232/443 Partitions, Violations =        5829
Routed  234/443 Partitions, Violations =        5855
Routed  236/443 Partitions, Violations =        5818
Routed  238/443 Partitions, Violations =        5828
Routed  240/443 Partitions, Violations =        5861
Routed  242/443 Partitions, Violations =        5862
Routed  244/443 Partitions, Violations =        5828
Routed  246/443 Partitions, Violations =        5840
Routed  248/443 Partitions, Violations =        5844
Routed  250/443 Partitions, Violations =        5839
Routed  252/443 Partitions, Violations =        5853
Routed  254/443 Partitions, Violations =        5842
Routed  256/443 Partitions, Violations =        5840
Routed  258/443 Partitions, Violations =        5839
Routed  260/443 Partitions, Violations =        5816
Routed  262/443 Partitions, Violations =        5824
Routed  264/443 Partitions, Violations =        5844
Routed  266/443 Partitions, Violations =        5798
Routed  268/443 Partitions, Violations =        5828
Routed  270/443 Partitions, Violations =        5836
Routed  272/443 Partitions, Violations =        5839
Routed  274/443 Partitions, Violations =        5813
Routed  276/443 Partitions, Violations =        5836
Routed  278/443 Partitions, Violations =        5831
Routed  280/443 Partitions, Violations =        5819
Routed  282/443 Partitions, Violations =        5830
Routed  284/443 Partitions, Violations =        5842
Routed  286/443 Partitions, Violations =        5844
Routed  288/443 Partitions, Violations =        5836
Routed  290/443 Partitions, Violations =        5833
Routed  292/443 Partitions, Violations =        5848
Routed  294/443 Partitions, Violations =        5840
Routed  296/443 Partitions, Violations =        5835
Routed  298/443 Partitions, Violations =        5830
Routed  300/443 Partitions, Violations =        5860
Routed  302/443 Partitions, Violations =        5874
Routed  304/443 Partitions, Violations =        5864
Routed  306/443 Partitions, Violations =        5861
Routed  308/443 Partitions, Violations =        5862
Routed  310/443 Partitions, Violations =        5827
Routed  312/443 Partitions, Violations =        5843
Routed  314/443 Partitions, Violations =        5852
Routed  316/443 Partitions, Violations =        5870
Routed  318/443 Partitions, Violations =        5839
Routed  320/443 Partitions, Violations =        5818
Routed  322/443 Partitions, Violations =        5854
Routed  324/443 Partitions, Violations =        5857
Routed  326/443 Partitions, Violations =        5860
Routed  328/443 Partitions, Violations =        5860
Routed  330/443 Partitions, Violations =        5881
Routed  332/443 Partitions, Violations =        5849
Routed  334/443 Partitions, Violations =        5892
Routed  336/443 Partitions, Violations =        5882
Routed  338/443 Partitions, Violations =        5883
Routed  340/443 Partitions, Violations =        5884
Routed  342/443 Partitions, Violations =        5890
Routed  344/443 Partitions, Violations =        5901
Routed  346/443 Partitions, Violations =        5884
Routed  348/443 Partitions, Violations =        5895
Routed  350/443 Partitions, Violations =        5914
Routed  352/443 Partitions, Violations =        5926
Routed  354/443 Partitions, Violations =        5926
Routed  356/443 Partitions, Violations =        5929
Routed  358/443 Partitions, Violations =        5926
Routed  360/443 Partitions, Violations =        5928
Routed  362/443 Partitions, Violations =        5931
Routed  364/443 Partitions, Violations =        5928
Routed  366/443 Partitions, Violations =        5923
Routed  368/443 Partitions, Violations =        5921
Routed  370/443 Partitions, Violations =        5910
Routed  372/443 Partitions, Violations =        5942
Routed  374/443 Partitions, Violations =        5953
Routed  376/443 Partitions, Violations =        5945
Routed  378/443 Partitions, Violations =        5966
Routed  380/443 Partitions, Violations =        5972
Routed  382/443 Partitions, Violations =        5982
Routed  384/443 Partitions, Violations =        5983
Routed  386/443 Partitions, Violations =        5985
Routed  388/443 Partitions, Violations =        5996
Routed  390/443 Partitions, Violations =        6002
Routed  392/443 Partitions, Violations =        6003
Routed  394/443 Partitions, Violations =        6009
Routed  396/443 Partitions, Violations =        6013
Routed  398/443 Partitions, Violations =        6012
Routed  400/443 Partitions, Violations =        6002
Routed  402/443 Partitions, Violations =        5999
Routed  404/443 Partitions, Violations =        6013
Routed  406/443 Partitions, Violations =        6002
Routed  408/443 Partitions, Violations =        6008
Routed  410/443 Partitions, Violations =        6003
Routed  412/443 Partitions, Violations =        6002
Routed  414/443 Partitions, Violations =        5984
Routed  416/443 Partitions, Violations =        6001
Routed  418/443 Partitions, Violations =        6001
Routed  420/443 Partitions, Violations =        6001
Routed  422/443 Partitions, Violations =        6002
Routed  424/443 Partitions, Violations =        6005
Routed  426/443 Partitions, Violations =        6009
Routed  428/443 Partitions, Violations =        6010
Routed  430/443 Partitions, Violations =        6012
Routed  432/443 Partitions, Violations =        6011
Routed  434/443 Partitions, Violations =        6016
Routed  436/443 Partitions, Violations =        6021
Routed  438/443 Partitions, Violations =        6024
Routed  440/443 Partitions, Violations =        6024
Routed  442/443 Partitions, Violations =        6030

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      6036
        Diff net spacing : 1047
        Double pattern hard mask space : 1695
        End of line enclosure : 31
        Less than minimum area : 167
        Less than minimum width : 100
        Local double pattern cycle : 1
        Off-grid : 103
        Same net spacing : 1
        Same net via-cut spacing : 75
        Short : 2692
        Internal-only types : 124

[Iter 12] Elapsed real time: 0:10:09 
[Iter 12] Elapsed cpu  time: sys=0:00:01 usr=0:31:08 total=0:31:10
[Iter 12] Stage (MB): Used   18  Alloctr   18  Proc   82 
[Iter 12] Total (MB): Used  132  Alloctr  135  Proc 3744 

End DR iteration 12 with 443 parts

Stop DR since not converging

Information: Detail Routing terminated early because DRCs were not converging: true (ZRT-312)
Information: Filtered 113 drcs of internal-only type. (ZRT-323)
Information: Discarded 11 drcs of internal-only type. (ZRT-306)
[DR] Elapsed real time: 0:10:09 
[DR] Elapsed cpu  time: sys=0:00:01 usr=0:31:08 total=0:31:10
[DR] Stage (MB): Used    1  Alloctr    1  Proc   82 
[DR] Total (MB): Used  115  Alloctr  118  Proc 3744 
[DR: Done] Elapsed real time: 0:10:09 
[DR: Done] Elapsed cpu  time: sys=0:00:01 usr=0:31:08 total=0:31:10
[DR: Done] Stage (MB): Used    1  Alloctr    1  Proc   82 
[DR: Done] Total (MB): Used  115  Alloctr  118  Proc 3744 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 740 aligned/redundant DRCs. (ZRT-305)

DR finished with 5172 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      5172
        Diff net spacing : 524
        Double pattern hard mask space : 1669
        End of line enclosure : 31
        Less than minimum area : 167
        Less than minimum width : 100
        Local double pattern cycle : 1
        Off-grid : 103
        Same net spacing : 1
        Same net via-cut spacing : 75
        Short : 2501



Total Wire Length =                    7273 micron
Total Number of Contacts =             4812
Total Number of Wires =                7455
Total Number of PtConns =              545
Total Number of Routed Wires =       7455
Total Routed Wire Length =           7140 micron
Total Number of Routed Contacts =       4812
        Layer                   M1 :        190 micron
        Layer                   M2 :        970 micron
        Layer                   M3 :       3151 micron
        Layer                   M4 :       2830 micron
        Layer                   M5 :        132 micron
        Layer                   M6 :          0 micron
        Layer                   M7 :          0 micron
        Layer                   M8 :          0 micron
        Layer                   M9 :          0 micron
        Layer                 MRDL :          0 micron
        Via                VIA56SQ :          1
        Via           VIA45SQ(rot) :         35
        Via              VIA34SQ_C :        710
        Via         VIA34SQ_C(rot) :         51
        Via            VIA34BAR1_C :         10
        Via            VIA34BAR2_C :         12
        Via              VIA34LG_C :         14
        Via                VIA34SQ :         28
        Via           VIA34SQ(rot) :          1
        Via            VIA3_34SQ_C :         52
        Via              VIA3_34SQ :       1156
        Via         VIA3_34SQ(rot) :         43
        Via              VIA23SQ_C :        115
        Via         VIA23SQ_C(rot) :        225
        Via       VIA23BAR1_C(rot) :         35
        Via       VIA23BAR2_C(rot) :         47
        Via              VIA23LG_C :          4
        Via                VIA23SQ :        931
        Via           VIA23SQ(rot) :          1
        Via     VIA2_33BAR1_C(rot) :          4
        Via     VIA2_33BAR2_C(rot) :         16
        Via     VIA23_3BAR1_C(rot) :          7
        Via     VIA23_3BAR2_C(rot) :         11
        Via     VIA2_33_3SQ_C(rot) :        843
        Via   VIA2_33_3BAR1_C(rot) :          8
        Via   VIA2_33_3BAR2_C(rot) :         24
        Via              VIA12SQ_C :        402
        Via            VIA12BAR1_C :          9
        Via            VIA1_32SQ_C :          8
        Via          VIA1_32BAR1_C :          2
        Via            VIA12_3SQ_C :          5
        Via          VIA1_32_3SQ_C :          2

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 4812 vias)
 
    Layer VIA1       =  0.00% (0      / 428     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (428     vias)
    Layer VIA2       =  0.00% (0      / 2271    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2271    vias)
    Layer VIA3       =  0.00% (0      / 2077    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2077    vias)
    Layer VIA4       =  0.00% (0      / 35      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35      vias)
    Layer VIA5       =  0.00% (0      / 1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1       vias)
 
  Total double via conversion rate    =  0.00% (0 / 4812 vias)
 
    Layer VIA1       =  0.00% (0      / 428     vias)
    Layer VIA2       =  0.00% (0      / 2271    vias)
    Layer VIA3       =  0.00% (0      / 2077    vias)
    Layer VIA4       =  0.00% (0      / 35      vias)
    Layer VIA5       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 4812 vias)
 
    Layer VIA1       =  0.00% (0      / 428     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (428     vias)
    Layer VIA2       =  0.00% (0      / 2271    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2271    vias)
    Layer VIA3       =  0.00% (0      / 2077    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2077    vias)
    Layer VIA4       =  0.00% (0      / 35      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35      vias)
    Layer VIA5       =  0.00% (0      / 1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1       vias)
 

Total number of nets = 28104
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 5172
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: The net parasitics of block riscv_core are cleared. (TIM-123)
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
route.global.global_route_topology_style 0
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core_4_placed.design'. (TIM-125)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Information: Design riscv_core_4_placed has 28051 nets, 0 global routed, 25 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core_4_placed.design'. (TIM-125)
Information: The RC mode used is CTO for design 'riscv_core'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 28049, routed nets = 25, across physical hierarchy nets = 0, parasitics cached nets = 25, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:func             Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
CLK_I        Yes     0.0449  0.0449  0.0449  0.0449   fast
CLK_I        Yes     0.1040  0.1040  0.1041  0.1041   slow


Information: The net parasitics of block riscv_core are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core_4_placed.design'. (TIM-125)
Information: Design riscv_core_4_placed has 28051 nets, 0 global routed, 25 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: The RC mode used is CTO for design 'riscv_core'. (NEX-022)
Information: Design Average RC for design riscv_core_4_placed  (NEX-011)
Information: r = 2.489934 ohm/um, via_r = 0.489199 ohm/cut, c = 0.142559 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.777025 ohm/um, via_r = 0.580198 ohm/cut, c = 0.127647 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 28049, routed nets = 25, across physical hierarchy nets = 0, parasitics cached nets = 28049, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
npo-clock-opt command begin                   CPU:  3083 s (  0.86 hr )  ELAPSE:  2253 s (  0.63 hr )  MEM-PEAK:  1114 MB
Information: Removed 0 routing shapes from 37377 signal nets

npo-clock-opt timing update complete          CPU:  3083 s (  0.86 hr )  ELAPSE:  2253 s (  0.63 hr )  MEM-PEAK:  1114 MB
INFO: Propagating Switching Activities
Information: Doing activity propagation for mode 'func' and corner 'fast' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_fast (POW-052)
Scenario func_fast, iteration 1: expecting at least 5
Scenario func_fast, iteration 2: expecting at least 6
Scenario func_fast, iteration 3: expecting at least 6
Scenario func_fast, iteration 4: expecting at least 6
Scenario func_fast, iteration 5: expecting at least 6
Scenario func_fast, iteration 6: expecting at least 6
Information: Propagated activity on scenario func_slow identical to that on func_fast (POW-006)
INFO: Switching Activity propagation took     0.00080 sec

npo-clock-opt initial QoR
_________________________
Scenario Mapping Table
1: func_fast
2: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: CLK_I

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.0000     0.0000      0   0.0000     0.0000      0
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000      0   0.0000     0.0000      0        0     0.0000        0 57265968.0
    2   *   0.0000     0.0000      0   0.0000     0.0000      0        0     0.0000        0 153245.453
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000      0   0.0000     0.0000      0        0     0.0000        0 57265968.0     18291.07      27843        184       5343
--------------------------------------------------------------------------------------------------------------------

npo-clock-opt initial QoR Summary       WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
npo-clock-opt initial QoR Summary    0.0000     0.0000      0   0.0000     0.0000      0        0        0 57265968.0     18291.07      27843
Information: The netlist and extraction change observers are disabled for further incremental timing updates during on-route optimization. (TIM-119)
INFO: using 8 threads
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
npo-clock-opt initialization complete         CPU:  3105 s (  0.86 hr )  ELAPSE:  2266 s (  0.63 hr )  MEM-PEAK:  1114 MB
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
npo-clock-opt optimization summary            SETUP-COST HOLD-COST LDRC-COST        AREA       POWER     ELAPSE (hr)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (112500 112500) (2270340 2266500)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2
Information: The netlist and extraction change observers are enabled for further incremental timing updates. (TIM-120)
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)

Running post-clock optimization step.
Turning on CRPR.

Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
npo-clock-opt optimization Phase 6 Iter  1          0.00      0.00         0       0.018  57265968.00           0.631
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
npo-clock-opt optimization Phase 6 Iter  2          0.00      0.00         0       0.018  57265968.00           0.632
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
npo-clock-opt optimization Phase 6 Iter  3          0.00      0.00         0       0.018  57265968.00           0.632

npo-clock-opt optimization Phase 7 Iter  1          0.00      0.00         0       0.018  57265968.00           0.632
Running post-clock timing-driven placement.
Information: Current block utilization is '0.39340', effective utilization is '0.42456'. (OPT-055)
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Current block utilization is '0.39340', effective utilization is '0.42456'. (OPT-055)
chip utilization before DTDP: 0.42
Start Timing-driven placement

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                

Start transferring placement data.
Completed transferring placement data.
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 3776 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.deterministic                                    :        off                 
global.global_route_topology_style                      :        0                   
global.placement_timing_driven_mode                     :        false               
global.timing_driven                                    :        false               

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 9 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Warning: Standard cell pin SAEDRVT14_AOI21_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_MM_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OR3_4/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_6/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_4/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO2BB2_V1_4/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/C1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO32_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUX2_4/D0 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_CKGTPLT_V5_3/SE has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_MM_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_4/B1 has no valid via regions. (ZRT-044)
Warning: Via regions for port SAEDRVT14_OA33_4/B3 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_4/B2 may block other ports completely. (ZRT-045)
Warning: Standard cell pin SAEDRVT14_OA33_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_4/A1 has no valid via regions. (ZRT-044)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:01 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[End of Read DB] Stage (MB): Used  112  Alloctr  113  Proc   32 
[End of Read DB] Total (MB): Used  117  Alloctr  119  Proc 3808 
Loading parastics information to the router ...
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
parastics information loaded to the router.
Constructing data structure ...
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Global cell size is adjusted to 2.5 times of standard cell row height.
Design statistics:
Design Bounding Box (0.00,0.00,238.28,237.90)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.03, min space = 0.04 pitch = 0.15
layer M2, dir Ver, min width = 0.03, min space = 0.04 pitch = 0.30
layer M3, dir Hor, min width = 0.03, min space = 0.04 pitch = 0.30
layer M4, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M5, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M6, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M7, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M8, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M9, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer MRDL, dir Ver, min width = 2.00, min space = 2.00 pitch = 0.60
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  118  Alloctr  120  Proc 3808 
Net statistics:
Total number of nets     = 28104
Number of nets to route  = 28025
Number of single or zero port nets = 53
26 nets are fully connected,
 of which 26 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Build All Nets] Stage (MB): Used   10  Alloctr   10  Proc    0 
[End of Build All Nets] Total (MB): Used  128  Alloctr  131  Proc 3808 
Average gCell capacity  3.67     on layer (1)    M1
Average gCell capacity  3.26     on layer (2)    M2
Average gCell capacity  4.98     on layer (3)    M3
Average gCell capacity  12.48    on layer (4)    M4
Average gCell capacity  8.06     on layer (5)    M5
Average gCell capacity  6.61     on layer (6)    M6
Average gCell capacity  6.08     on layer (7)    M7
Average gCell capacity  6.62     on layer (8)    M8
Average gCell capacity  6.60     on layer (9)    M9
Average gCell capacity  2.48     on layer (10)   MRDL
Average number of tracks per gCell 9.98  on layer (1)    M1
Average number of tracks per gCell 5.01  on layer (2)    M2
Average number of tracks per gCell 5.00  on layer (3)    M3
Average number of tracks per gCell 12.49         on layer (4)    M4
Average number of tracks per gCell 12.47         on layer (5)    M5
Average number of tracks per gCell 12.49         on layer (6)    M6
Average number of tracks per gCell 12.47         on layer (7)    M7
Average number of tracks per gCell 12.49         on layer (8)    M8
Average number of tracks per gCell 12.47         on layer (9)    M9
Average number of tracks per gCell 2.50  on layer (10)   MRDL
Number of gCells = 252810
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:01 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Congestion map] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Congestion map] Total (MB): Used  132  Alloctr  135  Proc 3808 
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Build Data] Stage (MB): Used   15  Alloctr   16  Proc    0 
[End of Build Data] Total (MB): Used  132  Alloctr  135  Proc 3808 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  132  Alloctr  135  Proc 3808 
Information: Using 8 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
60% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
70% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
80% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
90% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:08 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[End of Initial Routing] Stage (MB): Used   17  Alloctr   17  Proc    0 
[End of Initial Routing] Total (MB): Used  150  Alloctr  152  Proc 3808 
Initial. Routing result:
Initial. Both Dirs: Overflow = 27009 Max = 10 GRCs = 20558 (40.66%)
Initial. H routing: Overflow = 15025 Max = 10 (GRCs =  1) GRCs = 11623 (45.98%)
Initial. V routing: Overflow = 11984 Max =  9 (GRCs =  3) GRCs =  8935 (35.34%)
Initial. M1         Overflow =   965 Max =  5 (GRCs =  1) GRCs =   823 (3.26%)
Initial. M2         Overflow = 11471 Max =  9 (GRCs =  3) GRCs =  8251 (32.64%)
Initial. M3         Overflow = 13801 Max = 10 (GRCs =  1) GRCs = 10490 (41.49%)
Initial. M4         Overflow =   463 Max =  4 (GRCs =  2) GRCs =   639 (2.53%)
Initial. M5         Overflow =   227 Max =  2 (GRCs = 24) GRCs =   281 (1.11%)
Initial. M6         Overflow =    44 Max =  2 (GRCs =  4) GRCs =    40 (0.16%)
Initial. M7         Overflow =    28 Max =  2 (GRCs =  2) GRCs =    26 (0.10%)
Initial. M8         Overflow =     6 Max =  2 (GRCs =  1) GRCs =     5 (0.02%)
Initial. M9         Overflow =     3 Max =  1 (GRCs =  3) GRCs =     3 (0.01%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 416676.62
Initial. Layer M1 wire length = 23825.25
Initial. Layer M2 wire length = 25537.27
Initial. Layer M3 wire length = 30659.19
Initial. Layer M4 wire length = 143116.06
Initial. Layer M5 wire length = 93564.30
Initial. Layer M6 wire length = 49124.18
Initial. Layer M7 wire length = 40344.60
Initial. Layer M8 wire length = 7175.02
Initial. Layer M9 wire length = 3330.75
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 263083
Initial. Via VIA12SQ_C count = 79159
Initial. Via VIA23SQ_C count = 81322
Initial. Via VIA34SQ_C count = 60705
Initial. Via VIA45SQ count = 32365
Initial. Via VIA56SQ count = 5440
Initial. Via VIA67SQ_C count = 3434
Initial. Via VIA78SQ_C count = 474
Initial. Via VIA89_C count = 184
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
20% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:06
30% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
40% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:10
50% of nets complete Elapsed cpu time: 0:00:11 Elapsed real time: 0:00:11
60% of nets complete Elapsed cpu time: 0:00:12 Elapsed real time: 0:00:12
70% of nets complete Elapsed cpu time: 0:00:12 Elapsed real time: 0:00:12
80% of nets complete Elapsed cpu time: 0:00:12 Elapsed real time: 0:00:12
90% of nets complete Elapsed cpu time: 0:00:12 Elapsed real time: 0:00:12
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:12 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[End of Phase1 Routing] Stage (MB): Used    2  Alloctr    3  Proc    0 
[End of Phase1 Routing] Total (MB): Used  152  Alloctr  156  Proc 3808 
phase1. Routing result:
phase1. Both Dirs: Overflow = 21943 Max = 10 GRCs = 16942 (33.51%)
phase1. H routing: Overflow =  9665 Max = 10 (GRCs =  1) GRCs =  8120 (32.12%)
phase1. V routing: Overflow = 12278 Max =  9 (GRCs =  8) GRCs =  8822 (34.90%)
phase1. M1         Overflow =   571 Max =  4 (GRCs =  2) GRCs =   534 (2.11%)
phase1. M2         Overflow = 12254 Max =  9 (GRCs =  8) GRCs =  8784 (34.75%)
phase1. M3         Overflow =  9081 Max = 10 (GRCs =  1) GRCs =  7565 (29.92%)
phase1. M4         Overflow =    11 Max =  2 (GRCs =  2) GRCs =    26 (0.10%)
phase1. M5         Overflow =     9 Max =  1 (GRCs = 19) GRCs =    19 (0.08%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =    12 Max =  1 (GRCs = 12) GRCs =    12 (0.05%)
phase1. M9         Overflow =     3 Max =  2 (GRCs =  1) GRCs =     2 (0.01%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 429790.74
phase1. Layer M1 wire length = 25636.79
phase1. Layer M2 wire length = 31572.46
phase1. Layer M3 wire length = 26550.35
phase1. Layer M4 wire length = 135409.92
phase1. Layer M5 wire length = 92277.66
phase1. Layer M6 wire length = 51699.93
phase1. Layer M7 wire length = 43820.59
phase1. Layer M8 wire length = 14234.55
phase1. Layer M9 wire length = 8588.50
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 260566
phase1. Via VIA12SQ_C count = 78873
phase1. Via VIA23SQ_C count = 76108
phase1. Via VIA34SQ_C count = 55097
phase1. Via VIA45SQ count = 36138
phase1. Via VIA56SQ count = 7486
phase1. Via VIA67SQ_C count = 4942
phase1. Via VIA78SQ_C count = 1369
phase1. Via VIA89_C count = 553
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
10% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:04
20% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:06
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:09 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  153  Alloctr  156  Proc 3808 
phase2. Routing result:
phase2. Both Dirs: Overflow = 16817 Max = 10 GRCs = 15131 (29.93%)
phase2. H routing: Overflow =  6705 Max =  9 (GRCs =  1) GRCs =  6711 (26.55%)
phase2. V routing: Overflow = 10112 Max = 10 (GRCs =  1) GRCs =  8420 (33.31%)
phase2. M1         Overflow =   316 Max =  3 (GRCs =  2) GRCs =   318 (1.26%)
phase2. M2         Overflow = 10094 Max = 10 (GRCs =  1) GRCs =  8383 (33.16%)
phase2. M3         Overflow =  6383 Max =  9 (GRCs =  1) GRCs =  6380 (25.24%)
phase2. M4         Overflow =    10 Max =  2 (GRCs =  2) GRCs =    30 (0.12%)
phase2. M5         Overflow =     4 Max =  1 (GRCs = 13) GRCs =    13 (0.05%)
phase2. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     7 Max =  1 (GRCs =  7) GRCs =     7 (0.03%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 432950.94
phase2. Layer M1 wire length = 25759.42
phase2. Layer M2 wire length = 31614.99
phase2. Layer M3 wire length = 26529.19
phase2. Layer M4 wire length = 136024.30
phase2. Layer M5 wire length = 92795.41
phase2. Layer M6 wire length = 52068.11
phase2. Layer M7 wire length = 44835.76
phase2. Layer M8 wire length = 14782.69
phase2. Layer M9 wire length = 8541.07
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 262319
phase2. Via VIA12SQ_C count = 78645
phase2. Via VIA23SQ_C count = 76384
phase2. Via VIA34SQ_C count = 55574
phase2. Via VIA45SQ count = 36917
phase2. Via VIA56SQ count = 7707
phase2. Via VIA67SQ_C count = 5118
phase2. Via VIA78SQ_C count = 1416
phase2. Via VIA89_C count = 558
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:34 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:38 total=0:00:38
[End of Whole Chip Routing] Stage (MB): Used   36  Alloctr   36  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  153  Alloctr  156  Proc 3808 

Information: Global Routing terminated early: false (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   = 35.42 %
Peak    vertical track utilization   = 122.22 %
Average horizontal track utilization = 35.21 %
Peak    horizontal track utilization = 240.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -3  Alloctr   -3  Proc    0 
[GR: Done] Total (MB): Used  150  Alloctr  153  Proc 3808 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:36 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:46 total=0:00:46
[GR: Done] Stage (MB): Used  145  Alloctr  147  Proc   32 
[GR: Done] Total (MB): Used  150  Alloctr  153  Proc 3808 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[DBOUT] Elapsed real time: 0:00:00 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBOUT] Stage (MB): Used -134  Alloctr -136  Proc    0 
[DBOUT] Total (MB): Used    4  Alloctr    5  Proc 3808 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:36 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:46 total=0:00:47
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc   32 
[End of Global Routing] Total (MB): Used    4  Alloctr    5  Proc 3808 
Information: 33.08% of design has horizontal routing density above target_routing_density of 0.80.
Information: 20.52% of design has vertical routing density above target_routing_density of 0.80.
Running placement using 8 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.80, congestion_driven_max_util 0.93. (PLACE-027)
coarse place 100% done.
Information: Reducing cell density for 98.2% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.43 to 0.80. (PLACE-030)
Information: Coarse placer weighted wire length estimate = 4.20648e+09
eLpp: using low effort
eLpp: will optimize for scenario func_fast
eLpp: will optimize for scenario func_slow
Information: Activity for scenario func_fast was cached, no propagation required. (POW-005)
Information: Activity for scenario func_slow was cached, no propagation required. (POW-005)
eLpp: of 28049 nets, 7368 have non-zero toggle rates, with a max toggle rate of 0.400
eLpp: created weights for 28049 nets with range (0.9000 - 6.4825)
Start transferring placement data.
Information: using 28049 net weights with range (0.9 - 6.48246)
Information: Automatic timing control is enabled.
DTDP placement: scenario=func_slow
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.80, congestion_driven_max_util 0.93. (PLACE-027)
coarse place 50% done.
coarse place 60% done.
coarse place 70% done.
coarse place 80% done.
coarse place 90% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 4.62164e+09
Completed Timing-driven placement, Elapsed time =   0: 0:51 
Moved 25602 out of 30535 cells, ratio = 0.838448
Total displacement = 85811.726562(um)
Max displacement = 78.031700(um), id_stage_i/registers_i/placeHFSINV_3261_204 (93.463997, 110.250000, 4) => (162.188995, 119.556702, 2)
Displacement histogram:
----------------------------------------------------------------
Fixing logic constant
Fixing logic constant
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core_4_placed.design'. (TIM-125)
Information: Design riscv_core_4_placed has 28051 nets, 0 global routed, 25 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: The RC mode used is CTO for design 'riscv_core'. (NEX-022)
Information: Design Average RC for design riscv_core_4_placed  (NEX-011)
Information: r = 2.489934 ohm/um, via_r = 0.489199 ohm/cut, c = 0.142559 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.777025 ohm/um, via_r = 0.580198 ohm/cut, c = 0.127647 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 28049, routed nets = 25, across physical hierarchy nets = 0, parasitics cached nets = 28049, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
----------------------------------------------------------------
Running legalize_placement
Start Legalization
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 580 total shapes.
Layer M2: cached 0 shapes out of 2936 total shapes.
Cached 0 vias out of 10975 total vias.

Legalizing Top Level Design riscv_core ... 
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     46479.9        30546        Yes DEFAULT_VA

Optimizing attract points
    Done attract points (1 sec)
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (2 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  30546
number of references:               112
number of site rows:                359
number of locations attempted:   313376
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       27815 (411398 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.174 um ( 0.29 row height)
rms weighted cell displacement:   0.174 um ( 0.29 row height)
max cell displacement:            1.628 um ( 2.71 row height)
avg cell displacement:            0.133 um ( 0.22 row height)
avg weighted cell displacement:   0.133 um ( 0.22 row height)
number of cells moved:            25490
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: placeoptlc_4186 (SAEDRVT14_TIE0_4)
  Input location: (11.25,226.05)
  Legal location: (12.878,226.05)
  Displacement:   1.628 um ( 2.71 row height)
Cell: placeoptlc_4188 (SAEDRVT14_TIE0_4)
  Input location: (11.25,226.05)
  Legal location: (12.064,224.85)
  Displacement:   1.450 um ( 2.42 row height)
Cell: placeoptlc_4192 (SAEDRVT14_TIE1_4)
  Input location: (11.25,11.25)
  Legal location: (11.916,12.45)
  Displacement:   1.372 um ( 2.29 row height)
Cell: placeoptlc_4193 (SAEDRVT14_TIE1_4)
  Input location: (11.25,11.25)
  Legal location: (11.25,12.45)
  Displacement:   1.200 um ( 2.00 row height)
Cell: placeoptlc_4189 (SAEDRVT14_TIE0_4)
  Input location: (11.25,226.05)
  Legal location: (11.25,224.85)
  Displacement:   1.200 um ( 2.00 row height)
Cell: placeoptlc_4184 (SAEDRVT14_TIE0_4)
  Input location: (11.25,225.45)
  Legal location: (11.25,224.25)
  Displacement:   1.200 um ( 2.00 row height)
Cell: placeoptlc_4531 (SAEDRVT14_TIE0_4)
  Input location: (127.652,151.65)
  Legal location: (126.764,152.25)
  Displacement:   1.072 um ( 1.79 row height)
Cell: id_stage_i/registers_i/U813 (SAEDRVT14_OAI222_4)
  Input location: (183.233,22.5753)
  Legal location: (182.19,22.65)
  Displacement:   1.045 um ( 1.74 row height)
Cell: placeoptlc_4075 (SAEDRVT14_TIE0_4)
  Input location: (11.25,11.25)
  Legal location: (12.064,11.85)
  Displacement:   1.011 um ( 1.69 row height)
Cell: placeoptlc_4187 (SAEDRVT14_TIE0_4)
  Input location: (11.25,226.05)
  Legal location: (12.064,225.45)
  Displacement:   1.011 um ( 1.69 row height)

Completed Legalization, Elapsed time =   0: 0: 5 
Moved 25475 out of 30531 cells, ratio = 0.834398
Total displacement = 10066.074219(um)
Max displacement = 2.014000(um), placeoptlc_4188 (11.250000, 226.649994, 4) => (12.064000, 225.449997, 4)
Displacement histogram:
Information: The net parasitics of block riscv_core are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core_4_placed.design'. (TIM-125)
Information: Design riscv_core_4_placed has 28047 nets, 0 global routed, 25 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: The RC mode used is CTO for design 'riscv_core'. (NEX-022)
Information: Design Average RC for design riscv_core_4_placed  (NEX-011)
Information: r = 2.489934 ohm/um, via_r = 0.489199 ohm/cut, c = 0.142559 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.777025 ohm/um, via_r = 0.580198 ohm/cut, c = 0.127647 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 28045, routed nets = 25, across physical hierarchy nets = 0, parasitics cached nets = 28045, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Done with post-clock timing-driven placement.


npo-clock-opt optimization Phase 9 Iter  1          0.00      0.00         2       0.018  57205952.00           0.650
Running final optimization step.
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (112500 112500) (2270340 2266500)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2

Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
npo-clock-opt optimization Phase 10 Iter  1         0.00      0.00         2       0.018  57205952.00           0.651
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
npo-clock-opt optimization Phase 10 Iter  2         0.00      0.00         2       0.018  57205952.00           0.652
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483648.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483648.design (time 0s)
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483649.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483649.design (time 0s)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
npo-clock-opt optimization Phase 10 Iter  3         0.00      0.00         0       0.018  57208348.00           0.654
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
npo-clock-opt optimization Phase 10 Iter  4         0.00      0.00         0       0.018  57208348.00           0.654

CCL: Total Usage Adjustment : 1
route.global.debug_compact_coef 4
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 9 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_MM_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OR3_4/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO2BB2_V1_4/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_6/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_4/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUX2_4/D0 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/C1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_CKGTPLT_V5_3/SE has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO32_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_MM_3/A1 has no valid via regions. (ZRT-044)
Warning: Via regions for port SAEDRVT14_OA33_4/B3 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_4/B2 may block other ports completely. (ZRT-045)
Warning: Standard cell pin SAEDRVT14_OA33_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_4/A1 has no valid via regions. (ZRT-044)
Loading parastics information to the router ...
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
parastics information loaded to the router.
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: RC layer preference is turned on for this design. (ZRT-613)
Updating congestion ...
Updating congestion ...
route.global.debug_compact_coef 1
INFO: Derive row count 24 from GR congestion map (99/4)
INFO: Derive col count 24 from GR congestion map (99/4)
npo-clock-opt optimization Phase 11 Iter  1         0.00      0.00         0       0.018  57208348.00           0.654
npo-clock-opt optimization Phase 11 Iter  2         0.00      0.00         0       0.018  57208348.00           0.654
npo-clock-opt optimization Phase 11 Iter  3         0.00      0.00         0       0.018  57208348.00           0.654
npo-clock-opt optimization Phase 11 Iter  4         0.00      0.00         0       0.018  57208348.00           0.655
npo-clock-opt optimization Phase 11 Iter  5         0.00      0.00         0       0.018  57208348.00           0.655
npo-clock-opt optimization Phase 11 Iter  6         0.00      0.00         0       0.018  57208348.00           0.655
npo-clock-opt optimization Phase 11 Iter  7         0.00      0.00         0       0.018  57208348.00           0.655
npo-clock-opt optimization Phase 11 Iter  8         0.00      0.00         0       0.018  57208348.00           0.655
npo-clock-opt optimization Phase 11 Iter  9         0.00      0.00         0       0.018  57208348.00           0.655
npo-clock-opt optimization Phase 11 Iter 10         0.00      0.00         0       0.018  57208348.00           0.655
npo-clock-opt optimization Phase 11 Iter 11         0.00      0.00         0       0.018  57208348.00           0.655
npo-clock-opt optimization Phase 11 Iter 12         0.00      0.00         0       0.018  57208348.00           0.655
npo-clock-opt optimization Phase 11 Iter 13         0.00      0.00         0       0.018  57208348.00           0.655
npo-clock-opt optimization Phase 11 Iter 14         0.00      0.00         0       0.018  57208348.00           0.655
npo-clock-opt optimization Phase 11 Iter 15         0.00      0.00         0       0.018  57208348.00           0.656
npo-clock-opt optimization Phase 11 Iter 16         0.00      0.00         0       0.018  57208348.00           0.656
npo-clock-opt optimization Phase 11 Iter 17         0.00      0.00         0       0.018  57208348.00           0.656
npo-clock-opt optimization Phase 11 Iter 18         0.00      0.00         0       0.018  57208348.00           0.656
npo-clock-opt optimization Phase 11 Iter 19         0.00      0.00         0       0.018  57208348.00           0.656
npo-clock-opt optimization Phase 11 Iter 20         0.00      0.00         0       0.018  57208348.00           0.656

npo-clock-opt optimization Phase 12 Iter  1         0.00      0.00         0       0.018  57208348.00           0.656
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483651.design
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483648.design
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483649.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483651.design (time 0s)
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483648.design (time 0s)
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483649.design (time 0s)
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483652.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483652.design (time 0s)
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483653.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483653.design (time 0s)
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483655.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483655.design (time 0s)
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483654.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483654.design (time 0s)
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483650.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483650.design (time 0s)

npo-clock-opt optimization Phase 13 Iter  1         0.00      0.00         0       0.018  57208540.00           0.656

Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
npo-clock-opt optimization Phase 14 Iter  1         0.00      0.00         0       0.018  57203512.00           0.657
npo-clock-opt optimization Phase 14 Iter  2         0.00      0.00         0       0.018  57203512.00           0.657
npo-clock-opt optimization Phase 14 Iter  3         0.00      0.00         0       0.018  57203512.00           0.657

npo-clock-opt optimization Phase 15 Iter  1         0.00      0.00         0       0.018  57203512.00           0.657

CCL: Total Usage Adjustment : 1
route.global.debug_compact_coef 4
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 9 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Warning: Standard cell pin SAEDRVT14_AO33_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_6/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_MM_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OR3_4/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_4/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO2BB2_V1_4/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUX2_4/D0 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/C1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO32_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_MM_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_CKGTPLT_V5_3/SE has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_4/A1 has no valid via regions. (ZRT-044)
Warning: Via regions for port SAEDRVT14_OA33_4/B3 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_4/B2 may block other ports completely. (ZRT-045)
Warning: Standard cell pin SAEDRVT14_OA33_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A3 has no valid via regions. (ZRT-044)
Loading parastics information to the router ...
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
parastics information loaded to the router.
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: RC layer preference is turned on for this design. (ZRT-613)
Updating congestion ...
Updating congestion ...
route.global.debug_compact_coef 1
INFO: Derive row count 24 from GR congestion map (99/4)
INFO: Derive col count 24 from GR congestion map (99/4)
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
npo-clock-opt optimization Phase 16 Iter  1         0.00      0.00         0       0.018  57203512.00           0.659
npo-clock-opt optimization Phase 16 Iter  2         0.00      0.00         0       0.018  57203512.00           0.659
npo-clock-opt optimization Phase 16 Iter  3         0.00      0.00         0       0.018  57203512.00           0.659
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 16 Iter  4         0.00      0.00         0       0.018  57203512.00           0.659
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 16 Iter  5         0.00      0.00         0       0.018  57203512.00           0.659
npo-clock-opt optimization Phase 16 Iter  6         0.00      0.00         0       0.018  57203512.00           0.659
npo-clock-opt optimization Phase 16 Iter  7         0.00      0.00         0       0.018  57203512.00           0.659
npo-clock-opt optimization Phase 16 Iter  8         0.00      0.00         0       0.018  57203512.00           0.659
npo-clock-opt optimization Phase 16 Iter  9         0.00      0.00         0       0.018  57203512.00           0.659
npo-clock-opt optimization Phase 16 Iter 10         0.00      0.00         0       0.018  57203512.00           0.659
npo-clock-opt optimization Phase 16 Iter 11         0.00      0.00         0       0.018  57203512.00           0.659
npo-clock-opt optimization Phase 16 Iter 12         0.00      0.00         0       0.018  57203512.00           0.659
npo-clock-opt optimization Phase 16 Iter 13         0.00      0.00         0       0.018  57203512.00           0.659
npo-clock-opt optimization Phase 16 Iter 14         0.00      0.00         0       0.018  57203512.00           0.659
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 16 Iter 15         0.00      0.00         0       0.018  57203512.00           0.660
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 16 Iter 16         0.00      0.00         0       0.018  57203512.00           0.660

npo-clock-opt optimization Phase 17 Iter  1         0.00      0.00         0       0.018  57203512.00           0.660
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483650.design
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483651.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483650.design (time 0s)
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483651.design (time 0s)
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483649.design
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483648.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483649.design (time 0s)
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483648.design (time 0s)
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483654.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483654.design (time 0s)
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483653.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483653.design (time 0s)
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483655.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483655.design (time 0s)
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483652.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483652.design (time 0s)

npo-clock-opt optimization Phase 18 Iter  1         0.00      0.00         0       0.018  57203512.00           0.660

npo-clock-opt optimization Phase 19 Iter  1         0.00      0.00         0       0.018  57203512.00           0.660

npo-clock-opt optimization Phase 20 Iter  1         0.00      0.00         0       0.018  57203088.00           0.661

Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
npo-clock-opt optimization Phase 21 Iter  1         0.00      0.00         0       0.018  57203088.00           0.661
npo-clock-opt optimization Phase 21 Iter  2         0.00      0.00         0       0.018  56719616.00           0.662

Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
npo-clock-opt optimization Phase 22 Iter  1         0.00      0.00         0       0.018  56483240.00           0.664
npo-clock-opt optimization Phase 22 Iter  2         0.00      0.00         0       0.018  56483240.00           0.664
npo-clock-opt optimization Phase 22 Iter  3         0.00      0.00         0       0.018  56483240.00           0.664

npo-clock-opt optimization Phase 23 Iter  1         0.00      0.00         0       0.018  56483240.00           0.665
npo-clock-opt optimization Phase 23 Iter  2         0.00      0.00         0       0.018  56483240.00           0.665
npo-clock-opt optimization Phase 23 Iter  3         0.00      0.00         0       0.018  56483240.00           0.665
npo-clock-opt optimization Phase 23 Iter  4         0.00      0.00         0       0.018  56483240.00           0.665

npo-clock-opt optimization Phase 24 Iter  1         0.00      0.00         0       0.018  56483240.00           0.665

npo-clock-opt optimization Phase 25 Iter  1         0.00      0.00         0       0.018  56483240.00           0.665

npo-clock-opt optimization Phase 26 Iter  1         0.00      0.00         0       0.018  56483240.00           0.665
----------------------------------------------------------------
running legalize_placement
Information: The net parasitics of block riscv_core are cleared. (TIM-123)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 580 total shapes.
Layer M2: cached 0 shapes out of 2936 total shapes.
Cached 0 vias out of 10975 total vias.

Legalizing Top Level Design riscv_core ... 
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     46479.9        30545        Yes DEFAULT_VA

Optimizing attract points
    Done attract points (0 sec)
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  30545
number of references:               102
number of site rows:                359
number of locations attempted:   313372
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       27814 (411264 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.014 um ( 0.02 row height)
rms weighted cell displacement:   0.014 um ( 0.02 row height)
max cell displacement:            1.450 um ( 2.42 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:               14
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: placeoptlc_4765 (SAEDRVT14_TIE0_4)
  Input location: (11.25,226.05)
  Legal location: (12.064,224.85)
  Displacement:   1.450 um ( 2.42 row height)
Cell: placeoptlc_4185 (SAEDRVT14_TIE0_4)
  Input location: (11.25,226.05)
  Legal location: (12.064,225.45)
  Displacement:   1.011 um ( 1.69 row height)
Cell: placeoptlc_4761 (SAEDRVT14_TIE0_4)
  Input location: (11.25,11.25)
  Legal location: (11.916,11.85)
  Displacement:   0.896 um ( 1.49 row height)
Cell: placeoptlc_4073 (SAEDRVT14_TIE0_4)
  Input location: (11.25,11.85)
  Legal location: (11.916,12.45)
  Displacement:   0.896 um ( 1.49 row height)
Cell: placeoptlc_4760 (SAEDRVT14_TIE0_4)
  Input location: (11.25,11.25)
  Legal location: (12.064,11.25)
  Displacement:   0.814 um ( 1.36 row height)
Cell: placeoptlc_4190 (SAEDRVT14_TIE0_4)
  Input location: (12.064,226.05)
  Legal location: (12.878,226.05)
  Displacement:   0.814 um ( 1.36 row height)
Cell: placeoptlc_4763 (SAEDRVT14_TIE0_4)
  Input location: (11.25,226.05)
  Legal location: (12.064,226.05)
  Displacement:   0.814 um ( 1.36 row height)
Cell: placeoptlc_4766 (SAEDRVT14_TIE1_4)
  Input location: (11.25,11.25)
  Legal location: (11.25,11.85)
  Displacement:   0.600 um ( 1.00 row height)
Cell: placeoptlc_4764 (SAEDRVT14_TIE0_4)
  Input location: (11.25,226.05)
  Legal location: (11.25,225.45)
  Displacement:   0.600 um ( 1.00 row height)
Cell: ex_stage_i/alu_i/U185 (SAEDRVT14_OAI21_4)
  Input location: (201.726,226.05)
  Legal location: (201.948,226.05)
  Displacement:   0.222 um ( 0.37 row height)

Legalization succeeded.
Total Legalizer CPU: 4.406
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core_4_placed.design'. (TIM-125)
Information: Design riscv_core_4_placed has 28046 nets, 0 global routed, 25 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: The RC mode used is CTO for design 'riscv_core'. (NEX-022)
Information: Design Average RC for design riscv_core_4_placed  (NEX-011)
Information: r = 2.489934 ohm/um, via_r = 0.489199 ohm/cut, c = 0.142559 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.777025 ohm/um, via_r = 0.580198 ohm/cut, c = 0.127647 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 28044, routed nets = 25, across physical hierarchy nets = 0, parasitics cached nets = 28044, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)

CCL: Total Usage Adjustment : 1
route.global.debug_compact_coef 4
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 9 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_MM_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_6/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OR3_4/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUX2_4/D0 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_4/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO2BB2_V1_4/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/C1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO32_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_CKGTPLT_V5_3/SE has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_MM_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Via regions for port SAEDRVT14_OA33_4/B3 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_4/B2 may block other ports completely. (ZRT-045)
Warning: Standard cell pin SAEDRVT14_OA33_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B2 has no valid via regions. (ZRT-044)
Loading parastics information to the router ...
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
parastics information loaded to the router.
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: RC layer preference is turned on for this design. (ZRT-613)
Updating congestion ...
Updating congestion ...
route.global.debug_compact_coef 1
INFO: Derive row count 24 from GR congestion map (99/4)
INFO: Derive col count 24 from GR congestion map (99/4)
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
npo-clock-opt optimization Phase 27 Iter  1         0.00      0.00         0       0.018  56483240.00           0.669
npo-clock-opt optimization Phase 27 Iter  2         0.00      0.00         0       0.018  56483240.00           0.669
npo-clock-opt optimization Phase 27 Iter  3         0.00      0.00         0       0.018  56483240.00           0.669
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 27 Iter  4         0.00      0.00         0       0.018  56483240.00           0.669
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 27 Iter  5         0.00      0.00         0       0.018  56483240.00           0.669
npo-clock-opt optimization Phase 27 Iter  6         0.00      0.00         0       0.018  56483240.00           0.669
npo-clock-opt optimization Phase 27 Iter  7         0.00      0.00         0       0.018  56483240.00           0.669
npo-clock-opt optimization Phase 27 Iter  8         0.00      0.00         0       0.018  56483240.00           0.669
npo-clock-opt optimization Phase 27 Iter  9         0.00      0.00         0       0.018  56483240.00           0.669
npo-clock-opt optimization Phase 27 Iter 10         0.00      0.00         0       0.018  56483240.00           0.669
npo-clock-opt optimization Phase 27 Iter 11         0.00      0.00         0       0.018  56483240.00           0.669
npo-clock-opt optimization Phase 27 Iter 12         0.00      0.00         0       0.018  56483240.00           0.669
npo-clock-opt optimization Phase 27 Iter 13         0.00      0.00         0       0.018  56483240.00           0.669
npo-clock-opt optimization Phase 27 Iter 14         0.00      0.00         0       0.018  56483240.00           0.670
npo-clock-opt optimization Phase 27 Iter 15         0.00      0.00         0       0.018  56483240.00           0.670
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 27 Iter 16         0.00      0.00         0       0.018  56483240.00           0.670
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 27 Iter 17         0.00      0.00         0       0.018  56483240.00           0.670
npo-clock-opt optimization Phase 27 Iter 18         0.00      0.00         0       0.018  56483240.00           0.670

npo-clock-opt optimization Phase 28 Iter  1         0.00      0.00         0       0.018  56483240.00           0.670
npo-clock-opt optimization Phase 28 Iter  2         0.00      0.00         0       0.018  56483240.00           0.671
npo-clock-opt optimization Phase 28 Iter  3         0.00      0.00         0       0.018  56483240.00           0.671

npo-clock-opt optimization Phase 29 Iter  1         0.00      0.00         0       0.018  56483240.00           0.671
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
npo-clock-opt optimization Phase 29 Iter  2         0.00      0.00         0       0.018  56483240.00           0.671
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
npo-clock-opt optimization Phase 29 Iter  3         0.00      0.00         0       0.018  56483240.00           0.671

npo-clock-opt optimization Phase 30 Iter  1         0.00      0.00         0       0.018  56483240.00           0.672
----------------------------------------------------------------
running legalize_placement
Information: The net parasitics of block riscv_core are cleared. (TIM-123)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 580 total shapes.
Layer M2: cached 0 shapes out of 2936 total shapes.
Cached 0 vias out of 10975 total vias.

Legalizing Top Level Design riscv_core ... 
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     46479.9        30545        Yes DEFAULT_VA

Optimizing attract points
    Done attract points (0 sec)
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  30545
number of references:               102
number of site rows:                359
number of locations attempted:   313372
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       27814 (411264 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: if_stage_i/U158 (SAEDRVT14_AOI222_4)
  Input location: (128.984,26.85)
  Legal location: (128.984,26.85)
  Displacement:   0.000 um ( 0.00 row height)
Cell: load_store_unit_i/U372 (SAEDRVT14_AO33_4)
  Input location: (223.112,140.25)
  Legal location: (223.112,140.25)
  Displacement:   0.000 um ( 0.00 row height)
Cell: load_store_unit_i/U371 (SAEDRVT14_AO33_4)
  Input location: (225.406,139.65)
  Legal location: (225.406,139.65)
  Displacement:   0.000 um ( 0.00 row height)
Cell: id_stage_i/controller_i/U112 (SAEDRVT14_AO33_4)
  Input location: (143.118,143.25)
  Legal location: (143.118,143.25)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ex_stage_i/alu_i/U151 (SAEDRVT14_AO222_4)
  Input location: (215.49,189.45)
  Legal location: (215.49,189.45)
  Displacement:   0.000 um ( 0.00 row height)
Cell: id_stage_i/controller_i/U95 (SAEDRVT14_AO33_4)
  Input location: (142.896,141.45)
  Legal location: (142.896,141.45)
  Displacement:   0.000 um ( 0.00 row height)
Cell: id_stage_i/decoder_i/U604 (SAEDRVT14_AO33_4)
  Input location: (69.858,64.05)
  Legal location: (69.858,64.05)
  Displacement:   0.000 um ( 0.00 row height)
Cell: id_stage_i/decoder_i/U479 (SAEDRVT14_AO33_4)
  Input location: (65.566,86.25)
  Legal location: (65.566,86.25)
  Displacement:   0.000 um ( 0.00 row height)
Cell: id_stage_i/decoder_i/U478 (SAEDRVT14_AO33_4)
  Input location: (64.9,86.85)
  Legal location: (64.9,86.85)
  Displacement:   0.000 um ( 0.00 row height)
Cell: if_stage_i/U163 (SAEDRVT14_AOI222_4)
  Input location: (129.132,27.45)
  Legal location: (129.132,27.45)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 4.293
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core_4_placed.design'. (TIM-125)
Information: Design riscv_core_4_placed has 28046 nets, 0 global routed, 25 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: The RC mode used is CTO for design 'riscv_core'. (NEX-022)
Information: Design Average RC for design riscv_core_4_placed  (NEX-011)
Information: r = 2.489934 ohm/um, via_r = 0.489199 ohm/cut, c = 0.142559 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.777025 ohm/um, via_r = 0.580198 ohm/cut, c = 0.127647 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 28044, routed nets = 25, across physical hierarchy nets = 0, parasitics cached nets = 28044, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

npo-clock-opt optimization Phase 31 Iter  1         0.00      0.00         0       0.018  56483240.00           0.674

npo-clock-opt optimization Phase 32 Iter  1         0.00      0.00         0       0.018  56483240.00           0.674
route_group -all_clock_nets
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 9 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_MM_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_6/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OR3_4/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUX2_4/D0 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_4/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/C1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO2BB2_V1_4/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_CKGTPLT_V5_3/SE has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO32_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_MM_3/A1 has no valid via regions. (ZRT-044)
Warning: Via regions for port SAEDRVT14_OA33_4/B3 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_4/B2 may block other ports completely. (ZRT-045)
Warning: Standard cell pin SAEDRVT14_OA33_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B2 has no valid via regions. (ZRT-044)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  116  Alloctr  118  Proc 3744 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.debug_compact_coef                               :        1                   
global.deterministic                                    :        off                 
global.global_route_topology_style                      :        0                   
global.placement_timing_driven_mode                     :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
parastics information loaded to the router.
Constructing data structure ...
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Global cell size is adjusted to 2.5 times of standard cell row height.
Design statistics:
Design Bounding Box (0.00,0.00,238.28,237.90)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.03, min space = 0.04 pitch = 0.15
layer M2, dir Ver, min width = 0.03, min space = 0.04 pitch = 0.30
layer M3, dir Hor, min width = 0.03, min space = 0.04 pitch = 0.30
layer M4, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M5, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M6, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M7, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M8, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M9, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer MRDL, dir Ver, min width = 2.00, min space = 2.00 pitch = 0.60
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  117  Alloctr  120  Proc 3744 
Net statistics:
Total number of nets     = 28099
Number of nets to route  = 25
Number of single or zero port nets = 53
16 nets are partially connected,
 of which 16 are detail routed and 0 are global routed.
10 nets are fully connected,
 of which 10 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Build All Nets] Stage (MB): Used   10  Alloctr   10  Proc    0 
[End of Build All Nets] Total (MB): Used  128  Alloctr  130  Proc 3744 
Average gCell capacity  3.57     on layer (1)    M1
Average gCell capacity  3.28     on layer (2)    M2
Average gCell capacity  4.98     on layer (3)    M3
Average gCell capacity  12.48    on layer (4)    M4
Average gCell capacity  8.06     on layer (5)    M5
Average gCell capacity  6.61     on layer (6)    M6
Average gCell capacity  6.08     on layer (7)    M7
Average gCell capacity  6.62     on layer (8)    M8
Average gCell capacity  6.60     on layer (9)    M9
Average gCell capacity  2.48     on layer (10)   MRDL
Average number of tracks per gCell 9.98  on layer (1)    M1
Average number of tracks per gCell 5.01  on layer (2)    M2
Average number of tracks per gCell 5.00  on layer (3)    M3
Average number of tracks per gCell 12.49         on layer (4)    M4
Average number of tracks per gCell 12.47         on layer (5)    M5
Average number of tracks per gCell 12.49         on layer (6)    M6
Average number of tracks per gCell 12.47         on layer (7)    M7
Average number of tracks per gCell 12.49         on layer (8)    M8
Average number of tracks per gCell 12.47         on layer (9)    M9
Average number of tracks per gCell 2.50  on layer (10)   MRDL
Number of gCells = 252810
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    3  Alloctr    4  Proc    0 
[End of Build Congestion map] Total (MB): Used  132  Alloctr  134  Proc 3744 
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Build Data] Stage (MB): Used   15  Alloctr   15  Proc    0 
[End of Build Data] Total (MB): Used  132  Alloctr  135  Proc 3744 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  132  Alloctr  135  Proc 3744 
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  132  Alloctr  135  Proc 3744 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 1 GRCs =     2 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.01%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.01%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 0.00
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 0.00
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 0
Initial. Via VIA12SQ_C count = 0
Initial. Via VIA23SQ_C count = 0
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ count = 0
Initial. Via VIA56SQ count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  132  Alloctr  135  Proc 3744 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 1 GRCs =     2 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.01%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.01%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 0.00
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 0.00
phase1. Layer M3 wire length = 0.00
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 0
phase1. Via VIA12SQ_C count = 0
phase1. Via VIA23SQ_C count = 0
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ count = 0
phase1. Via VIA56SQ count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Whole Chip Routing] Stage (MB): Used   15  Alloctr   15  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  132  Alloctr  135  Proc 3744 

Information: Global Routing terminated early: true (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   =  1.59 %
Peak    vertical track utilization   = 81.25 %
Average horizontal track utilization =  2.06 %
Peak    horizontal track utilization = 80.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -3  Alloctr   -3  Proc    0 
[GR: Done] Total (MB): Used  129  Alloctr  131  Proc 3744 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[GR: Done] Stage (MB): Used   12  Alloctr   12  Proc    0 
[GR: Done] Total (MB): Used  129  Alloctr  131  Proc 3744 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used  116  Alloctr  119  Proc 3744 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        false               
track.timing_driven                                     :        false               

Information: Using 8 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Read routes] Total (MB): Used  117  Alloctr  119  Proc 3744 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/53      
Routed partition 2/53      
Routed partition 3/53      
Routed partition 4/53      
Routed partition 5/53      
Routed partition 6/53      
Routed partition 7/53      
Routed partition 8/53      
Routed partition 9/53      
Routed partition 10/53     
Routed partition 11/53     
Routed partition 12/53     
Routed partition 13/53     
Routed partition 14/53     
Routed partition 16/53     
Routed partition 17/53     
Routed partition 18/53     
Routed partition 19/53     
Routed partition 19/53     
Routed partition 20/53     
Routed partition 21/53     
Routed partition 22/53     
Routed partition 23/53     
Routed partition 24/53     
Routed partition 25/53     
Routed partition 26/53     
Routed partition 27/53     
Routed partition 28/53     
Routed partition 29/53     
Routed partition 30/53     
Routed partition 31/53     
Routed partition 32/53     
Routed partition 33/53     
Routed partition 34/53     
Routed partition 35/53     
Routed partition 36/53     
Routed partition 37/53     
Routed partition 38/53     
Routed partition 39/53     
Routed partition 40/53     
Routed partition 41/53     
Routed partition 42/53     
Routed partition 43/53     
Routed partition 44/53     
Routed partition 45/53     
Routed partition 46/53     
Routed partition 47/53     
Routed partition 48/53     
Routed partition 49/53     
Routed partition 50/53     
Routed partition 51/53     
Routed partition 52/53     
Routed partition 53/53     

Assign Vertical partitions, iteration 0
Routed partition 1/53      
Routed partition 2/53      
Routed partition 3/53      
Routed partition 4/53      
Routed partition 5/53      
Routed partition 6/53      
Routed partition 7/53      
Routed partition 8/53      
Routed partition 9/53      
Routed partition 10/53     
Routed partition 11/53     
Routed partition 12/53     
Routed partition 13/53     
Routed partition 14/53     
Routed partition 15/53     
Routed partition 16/53     
Routed partition 17/53     
Routed partition 18/53     
Routed partition 19/53     
Routed partition 20/53     
Routed partition 21/53     
Routed partition 22/53     
Routed partition 23/53     
Routed partition 24/53     
Routed partition 25/53     
Routed partition 26/53     
Routed partition 27/53     
Routed partition 28/53     
Routed partition 29/53     
Routed partition 30/53     
Routed partition 31/53     
Routed partition 32/53     
Routed partition 33/53     
Routed partition 34/53     
Routed partition 35/53     
Routed partition 36/53     
Routed partition 37/53     
Routed partition 38/53     
Routed partition 39/53     
Routed partition 40/53     
Routed partition 41/53     
Routed partition 42/53     
Routed partition 43/53     
Routed partition 44/53     
Routed partition 45/53     
Routed partition 46/53     
Routed partition 47/53     
Routed partition 48/53     
Routed partition 49/53     
Routed partition 50/53     
Routed partition 51/53     
Routed partition 52/53     
Routed partition 53/53     

Number of wires with overlap after iteration 0 = 76 of 102


[Track Assign: Iteration 0] Elapsed real time: 0:00:01 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Track Assign: Iteration 0] Stage (MB): Used    7  Alloctr    7  Proc   45 
[Track Assign: Iteration 0] Total (MB): Used  119  Alloctr  122  Proc 3789 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/53      
Routed partition 2/53      
Routed partition 3/53      
Routed partition 4/53      
Routed partition 5/53      
Routed partition 6/53      
Routed partition 7/53      
Routed partition 8/53      
Routed partition 9/53      
Routed partition 10/53     
Routed partition 11/53     
Routed partition 12/53     
Routed partition 13/53     
Routed partition 14/53     
Routed partition 15/53     
Routed partition 16/53     
Routed partition 17/53     
Routed partition 18/53     
Routed partition 19/53     
Routed partition 20/53     
Routed partition 21/53     
Routed partition 22/53     
Routed partition 24/53     
Routed partition 24/53     
Routed partition 25/53     
Routed partition 26/53     
Routed partition 27/53     
Routed partition 28/53     
Routed partition 29/53     
Routed partition 30/53     
Routed partition 31/53     
Routed partition 32/53     
Routed partition 33/53     
Routed partition 34/53     
Routed partition 35/53     
Routed partition 36/53     
Routed partition 37/53     
Routed partition 38/53     
Routed partition 39/53     
Routed partition 40/53     
Routed partition 41/53     
Routed partition 42/53     
Routed partition 43/53     
Routed partition 44/53     
Routed partition 45/53     
Routed partition 46/53     
Routed partition 47/53     
Routed partition 48/53     
Routed partition 49/53     
Routed partition 50/53     
Routed partition 51/53     
Routed partition 52/53     
Routed partition 53/53     

Assign Vertical partitions, iteration 1
Routed partition 1/53      
Routed partition 3/53      
Routed partition 4/53      
Routed partition 5/53      
Routed partition 5/53      
Routed partition 6/53      
Routed partition 7/53      
Routed partition 8/53      
Routed partition 11/53     
Routed partition 11/53     
Routed partition 11/53     
Routed partition 12/53     
Routed partition 13/53     
Routed partition 14/53     
Routed partition 15/53     
Routed partition 16/53     
Routed partition 17/53     
Routed partition 18/53     
Routed partition 19/53     
Routed partition 20/53     
Routed partition 21/53     
Routed partition 22/53     
Routed partition 23/53     
Routed partition 24/53     
Routed partition 25/53     
Routed partition 26/53     
Routed partition 27/53     
Routed partition 28/53     
Routed partition 29/53     
Routed partition 30/53     
Routed partition 31/53     
Routed partition 32/53     
Routed partition 33/53     
Routed partition 34/53     
Routed partition 35/53     
Routed partition 36/53     
Routed partition 37/53     
Routed partition 38/53     
Routed partition 39/53     
Routed partition 40/53     
Routed partition 41/53     
Routed partition 42/53     
Routed partition 43/53     
Routed partition 44/53     
Routed partition 45/53     
Routed partition 46/53     
Routed partition 47/53     
Routed partition 48/53     
Routed partition 49/53     
Routed partition 50/53     
Routed partition 51/53     
Routed partition 52/53     
Routed partition 53/53     

[Track Assign: Iteration 1] Elapsed real time: 0:00:01 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[Track Assign: Iteration 1] Stage (MB): Used    7  Alloctr    7  Proc   97 
[Track Assign: Iteration 1] Total (MB): Used  119  Alloctr  122  Proc 3841 

Number of wires with overlap after iteration 1 = 65 of 89


Wire length and via report:
---------------------------
Number of M1 wires: 0             : 0
Number of M2 wires: 68           VIA12SQ_C: 0
Number of M3 wires: 21           VIA23SQ_C: 42
Number of M4 wires: 0            VIA34SQ_C: 0
Number of M5 wires: 0            VIA45SQ: 0
Number of M6 wires: 0            VIA56SQ: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 89                vias: 42

Total M1 wire length: 0.0
Total M2 wire length: 14.9
Total M3 wire length: 8.1
Total M4 wire length: 0.0
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 23.0

Longest M1 wire length: 0.0
Longest M2 wire length: 1.2
Longest M3 wire length: 0.9
Longest M4 wire length: 0.0
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:01 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[Track Assign: Done] Stage (MB): Used    1  Alloctr    1  Proc   97 
[Track Assign: Done] Total (MB): Used  114  Alloctr  116  Proc 3841 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :        true                
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    8  Alloctr    8  Proc    0 
[Dr init] Total (MB): Used  122  Alloctr  125  Proc 3841 
Total number of nets = 28099, of which 0 are not extracted
Total number of open nets = 28020, of which 0 are frozen
Information: Using 8 threads for routing. (ZRT-444)

Switch to reduced partition bloat for speedup (DRC report is not accurate)
Start DR iteration 0: uniform partition
Routed  29/1600 Partitions, Violations =        0
Routed  37/1600 Partitions, Violations =        0
Routed  38/1600 Partitions, Violations =        0
Routed  73/1600 Partitions, Violations =        0
Routed  74/1600 Partitions, Violations =        0
Routed  75/1600 Partitions, Violations =        0
Routed  76/1600 Partitions, Violations =        0
Routed  77/1600 Partitions, Violations =        0
Routed  78/1600 Partitions, Violations =        0
Routed  79/1600 Partitions, Violations =        0
Routed  81/1600 Partitions, Violations =        11
Routed  163/1600 Partitions, Violations =       37
Routed  164/1600 Partitions, Violations =       37
Routed  165/1600 Partitions, Violations =       37
Routed  220/1600 Partitions, Violations =       37
Routed  270/1600 Partitions, Violations =       37
Routed  272/1600 Partitions, Violations =       67
Routed  367/1600 Partitions, Violations =       70
Routed  368/1600 Partitions, Violations =       70
Routed  369/1600 Partitions, Violations =       100
Routed  370/1600 Partitions, Violations =       100
Routed  371/1600 Partitions, Violations =       100
Routed  380/1600 Partitions, Violations =       100
Routed  382/1600 Partitions, Violations =       100
Routed  384/1600 Partitions, Violations =       100
Routed  394/1600 Partitions, Violations =       103
Routed  395/1600 Partitions, Violations =       103
Routed  396/1600 Partitions, Violations =       106
Routed  397/1600 Partitions, Violations =       106
Routed  404/1600 Partitions, Violations =       129
Routed  405/1600 Partitions, Violations =       139
Routed  406/1600 Partitions, Violations =       139
Routed  409/1600 Partitions, Violations =       139
Routed  418/1600 Partitions, Violations =       134
Routed  424/1600 Partitions, Violations =       152
Routed  488/1600 Partitions, Violations =       152
Routed  504/1600 Partitions, Violations =       161
Routed  505/1600 Partitions, Violations =       161
Routed  506/1600 Partitions, Violations =       165
Routed  507/1600 Partitions, Violations =       165
Routed  508/1600 Partitions, Violations =       190
Routed  520/1600 Partitions, Violations =       190
Routed  521/1600 Partitions, Violations =       201
Routed  536/1600 Partitions, Violations =       218
Routed  543/1600 Partitions, Violations =       218
Routed  544/1600 Partitions, Violations =       229
Routed  545/1600 Partitions, Violations =       245
Routed  546/1600 Partitions, Violations =       261
Routed  561/1600 Partitions, Violations =       261
Routed  562/1600 Partitions, Violations =       261
Routed  563/1600 Partitions, Violations =       261
Routed  564/1600 Partitions, Violations =       297
Routed  565/1600 Partitions, Violations =       297
Routed  583/1600 Partitions, Violations =       297
Routed  591/1600 Partitions, Violations =       284
Routed  592/1600 Partitions, Violations =       284
Routed  593/1600 Partitions, Violations =       284
Routed  594/1600 Partitions, Violations =       312
Routed  595/1600 Partitions, Violations =       312
Routed  600/1600 Partitions, Violations =       312
Routed  601/1600 Partitions, Violations =       245
Routed  603/1600 Partitions, Violations =       245
Routed  605/1600 Partitions, Violations =       245
Routed  606/1600 Partitions, Violations =       245
Routed  607/1600 Partitions, Violations =       266
Routed  608/1600 Partitions, Violations =       281
Routed  609/1600 Partitions, Violations =       329
Routed  610/1600 Partitions, Violations =       358
Routed  616/1600 Partitions, Violations =       357
Routed  622/1600 Partitions, Violations =       384
Routed  635/1600 Partitions, Violations =       401
Routed  636/1600 Partitions, Violations =       401
Routed  638/1600 Partitions, Violations =       448
Routed  641/1600 Partitions, Violations =       485
Routed  642/1600 Partitions, Violations =       485
Routed  643/1600 Partitions, Violations =       485
Routed  645/1600 Partitions, Violations =       497
Routed  646/1600 Partitions, Violations =       497
Routed  647/1600 Partitions, Violations =       477
Routed  648/1600 Partitions, Violations =       477
Routed  649/1600 Partitions, Violations =       481
Routed  650/1600 Partitions, Violations =       501
Routed  656/1600 Partitions, Violations =       516
Routed  665/1600 Partitions, Violations =       545
Routed  680/1600 Partitions, Violations =       547
Routed  687/1600 Partitions, Violations =       558
Routed  690/1600 Partitions, Violations =       557
Routed  696/1600 Partitions, Violations =       602
Routed  704/1600 Partitions, Violations =       605
Routed  712/1600 Partitions, Violations =       727
Routed  721/1600 Partitions, Violations =       811
Routed  729/1600 Partitions, Violations =       811
Routed  738/1600 Partitions, Violations =       818
Routed  744/1600 Partitions, Violations =       830
Routed  764/1600 Partitions, Violations =       872
Routed  779/1600 Partitions, Violations =       888
Routed  780/1600 Partitions, Violations =       909
Routed  781/1600 Partitions, Violations =       884
Routed  793/1600 Partitions, Violations =       901
Routed  794/1600 Partitions, Violations =       904
Routed  800/1600 Partitions, Violations =       1008
Routed  811/1600 Partitions, Violations =       1035
Routed  816/1600 Partitions, Violations =       1048
Routed  829/1600 Partitions, Violations =       1039
Routed  832/1600 Partitions, Violations =       1052
Routed  840/1600 Partitions, Violations =       1181
Routed  848/1600 Partitions, Violations =       1243
Routed  856/1600 Partitions, Violations =       1275
Routed  864/1600 Partitions, Violations =       1283
Routed  872/1600 Partitions, Violations =       1310
Routed  880/1600 Partitions, Violations =       1396
Routed  889/1600 Partitions, Violations =       1408
Routed  896/1600 Partitions, Violations =       1432
Routed  904/1600 Partitions, Violations =       1495
Routed  912/1600 Partitions, Violations =       1507
Routed  920/1600 Partitions, Violations =       1640
Routed  928/1600 Partitions, Violations =       1659
Routed  950/1600 Partitions, Violations =       1731
Routed  960/1600 Partitions, Violations =       1747
Routed  961/1600 Partitions, Violations =       1765
Routed  962/1600 Partitions, Violations =       1781
Routed  968/1600 Partitions, Violations =       1805
Routed  976/1600 Partitions, Violations =       1952
Routed  984/1600 Partitions, Violations =       1949
Routed  992/1600 Partitions, Violations =       2026
Routed  1000/1600 Partitions, Violations =      2122
Routed  1008/1600 Partitions, Violations =      2226
Routed  1016/1600 Partitions, Violations =      2221
Routed  1024/1600 Partitions, Violations =      2299
Routed  1032/1600 Partitions, Violations =      2385
Routed  1040/1600 Partitions, Violations =      2460
Routed  1048/1600 Partitions, Violations =      2500
Routed  1056/1600 Partitions, Violations =      2621
Routed  1064/1600 Partitions, Violations =      2746
Routed  1072/1600 Partitions, Violations =      2728
Routed  1081/1600 Partitions, Violations =      2782
Routed  1088/1600 Partitions, Violations =      2873
Routed  1096/1600 Partitions, Violations =      2951
Routed  1104/1600 Partitions, Violations =      3132
Routed  1112/1600 Partitions, Violations =      3188
Routed  1120/1600 Partitions, Violations =      3263
Routed  1128/1600 Partitions, Violations =      3271
Routed  1136/1600 Partitions, Violations =      3327
Routed  1144/1600 Partitions, Violations =      3401
Routed  1152/1600 Partitions, Violations =      3543
Routed  1160/1600 Partitions, Violations =      3600
Routed  1168/1600 Partitions, Violations =      3732
Routed  1177/1600 Partitions, Violations =      3736
Routed  1184/1600 Partitions, Violations =      3769
Routed  1192/1600 Partitions, Violations =      3850
Routed  1201/1600 Partitions, Violations =      3949
Routed  1208/1600 Partitions, Violations =      4008
Routed  1216/1600 Partitions, Violations =      4027
Routed  1224/1600 Partitions, Violations =      4122
Routed  1232/1600 Partitions, Violations =      4234
Routed  1240/1600 Partitions, Violations =      4313
Routed  1248/1600 Partitions, Violations =      4318
Routed  1256/1600 Partitions, Violations =      4399
Routed  1264/1600 Partitions, Violations =      4535
Routed  1272/1600 Partitions, Violations =      4564
Routed  1280/1600 Partitions, Violations =      4610
Routed  1288/1600 Partitions, Violations =      4683
Routed  1297/1600 Partitions, Violations =      4705
Routed  1304/1600 Partitions, Violations =      4736
Routed  1312/1600 Partitions, Violations =      4776
Routed  1320/1600 Partitions, Violations =      4861
Routed  1328/1600 Partitions, Violations =      4916
Routed  1336/1600 Partitions, Violations =      4963
Routed  1344/1600 Partitions, Violations =      4999
Routed  1352/1600 Partitions, Violations =      5036
Routed  1360/1600 Partitions, Violations =      5017
Routed  1368/1600 Partitions, Violations =      5036
Routed  1376/1600 Partitions, Violations =      5131
Routed  1385/1600 Partitions, Violations =      5122
Routed  1392/1600 Partitions, Violations =      5200
Routed  1401/1600 Partitions, Violations =      5219
Routed  1408/1600 Partitions, Violations =      5276
Routed  1416/1600 Partitions, Violations =      5344
Routed  1424/1600 Partitions, Violations =      5396
Routed  1432/1600 Partitions, Violations =      5446
Routed  1440/1600 Partitions, Violations =      5486
Routed  1448/1600 Partitions, Violations =      5546
Routed  1456/1600 Partitions, Violations =      5613
Routed  1464/1600 Partitions, Violations =      5693
Routed  1473/1600 Partitions, Violations =      5755
Routed  1480/1600 Partitions, Violations =      5896
Routed  1488/1600 Partitions, Violations =      5939
Routed  1496/1600 Partitions, Violations =      5999
Routed  1504/1600 Partitions, Violations =      6056
Routed  1512/1600 Partitions, Violations =      6183
Routed  1520/1600 Partitions, Violations =      6230
Routed  1528/1600 Partitions, Violations =      6327
Routed  1536/1600 Partitions, Violations =      6381
Routed  1544/1600 Partitions, Violations =      6466
Routed  1552/1600 Partitions, Violations =      6504
Routed  1560/1600 Partitions, Violations =      6597
Routed  1568/1600 Partitions, Violations =      6669
Routed  1576/1600 Partitions, Violations =      6722
Routed  1584/1600 Partitions, Violations =      6781
Routed  1592/1600 Partitions, Violations =      6830
Routed  1600/1600 Partitions, Violations =      6965

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      6965
        Diff net spacing : 1113
        Double pattern hard mask space : 1820
        End of line enclosure : 35
        Less than minimum area : 185
        Less than minimum width : 132
        Local double pattern cycle : 2
        Off-grid : 50
        Same net spacing : 5
        Same net via-cut spacing : 72
        Short : 3044
        Internal-only types : 507

[Iter 0] Elapsed real time: 0:00:16 
[Iter 0] Elapsed cpu  time: sys=0:00:01 usr=0:01:52 total=0:01:53
[Iter 0] Stage (MB): Used   17  Alloctr   17  Proc    0 
[Iter 0] Total (MB): Used  132  Alloctr  134  Proc 3841 

End DR iteration 0 with 1600 parts

Start DR iteration 1: non-uniform partition
Routed  1/614 Partitions, Violations =  6880
Routed  3/614 Partitions, Violations =  6915
Routed  6/614 Partitions, Violations =  6809
Routed  9/614 Partitions, Violations =  6776
Routed  12/614 Partitions, Violations = 6692
Routed  15/614 Partitions, Violations = 6653
Routed  18/614 Partitions, Violations = 6703
Routed  21/614 Partitions, Violations = 6677
Routed  24/614 Partitions, Violations = 6697
Routed  27/614 Partitions, Violations = 6642
Routed  30/614 Partitions, Violations = 6617
Routed  33/614 Partitions, Violations = 6604
Routed  36/614 Partitions, Violations = 6637
Routed  39/614 Partitions, Violations = 6583
Routed  42/614 Partitions, Violations = 6612
Routed  45/614 Partitions, Violations = 6585
Routed  48/614 Partitions, Violations = 6613
Routed  51/614 Partitions, Violations = 6578
Routed  54/614 Partitions, Violations = 6590
Routed  57/614 Partitions, Violations = 6641
Routed  60/614 Partitions, Violations = 6641
Routed  63/614 Partitions, Violations = 6640
Routed  66/614 Partitions, Violations = 6617
Routed  69/614 Partitions, Violations = 6589
Routed  72/614 Partitions, Violations = 6575
Routed  75/614 Partitions, Violations = 6593
Routed  78/614 Partitions, Violations = 6651
Routed  81/614 Partitions, Violations = 6636
Routed  84/614 Partitions, Violations = 6574
Routed  87/614 Partitions, Violations = 6554
Routed  90/614 Partitions, Violations = 6590
Routed  93/614 Partitions, Violations = 6608
Routed  96/614 Partitions, Violations = 6570
Routed  99/614 Partitions, Violations = 6548
Routed  102/614 Partitions, Violations =        6573
Routed  105/614 Partitions, Violations =        6572
Routed  108/614 Partitions, Violations =        6548
Routed  111/614 Partitions, Violations =        6535
Routed  114/614 Partitions, Violations =        6536
Routed  117/614 Partitions, Violations =        6553
Routed  120/614 Partitions, Violations =        6515
Routed  123/614 Partitions, Violations =        6518
Routed  126/614 Partitions, Violations =        6512
Routed  129/614 Partitions, Violations =        6560
Routed  132/614 Partitions, Violations =        6543
Routed  135/614 Partitions, Violations =        6522
Routed  138/614 Partitions, Violations =        6527
Routed  141/614 Partitions, Violations =        6511
Routed  144/614 Partitions, Violations =        6485
Routed  147/614 Partitions, Violations =        6496
Routed  150/614 Partitions, Violations =        6515
Routed  153/614 Partitions, Violations =        6538
Routed  156/614 Partitions, Violations =        6503
Routed  159/614 Partitions, Violations =        6512
Routed  162/614 Partitions, Violations =        6540
Routed  165/614 Partitions, Violations =        6546
Routed  168/614 Partitions, Violations =        6528
Routed  171/614 Partitions, Violations =        6528
Routed  174/614 Partitions, Violations =        6527
Routed  177/614 Partitions, Violations =        6517
Routed  180/614 Partitions, Violations =        6510
Routed  183/614 Partitions, Violations =        6525
Routed  186/614 Partitions, Violations =        6504
Routed  189/614 Partitions, Violations =        6554
Routed  192/614 Partitions, Violations =        6513
Routed  195/614 Partitions, Violations =        6517
Routed  198/614 Partitions, Violations =        6511
Routed  201/614 Partitions, Violations =        6505
Routed  204/614 Partitions, Violations =        6506
Routed  207/614 Partitions, Violations =        6511
Routed  210/614 Partitions, Violations =        6502
Routed  213/614 Partitions, Violations =        6516
Routed  216/614 Partitions, Violations =        6542
Routed  219/614 Partitions, Violations =        6553
Routed  222/614 Partitions, Violations =        6553
Routed  225/614 Partitions, Violations =        6523
Routed  228/614 Partitions, Violations =        6495
Routed  231/614 Partitions, Violations =        6523
Routed  234/614 Partitions, Violations =        6517
Routed  237/614 Partitions, Violations =        6518
Routed  240/614 Partitions, Violations =        6529
Routed  243/614 Partitions, Violations =        6521
Routed  246/614 Partitions, Violations =        6530
Routed  249/614 Partitions, Violations =        6518
Routed  252/614 Partitions, Violations =        6516
Routed  255/614 Partitions, Violations =        6505
Routed  258/614 Partitions, Violations =        6516
Routed  261/614 Partitions, Violations =        6526
Routed  264/614 Partitions, Violations =        6544
Routed  267/614 Partitions, Violations =        6548
Routed  270/614 Partitions, Violations =        6547
Routed  273/614 Partitions, Violations =        6553
Routed  276/614 Partitions, Violations =        6551
Routed  279/614 Partitions, Violations =        6562
Routed  282/614 Partitions, Violations =        6552
Routed  285/614 Partitions, Violations =        6552
Routed  288/614 Partitions, Violations =        6572
Routed  291/614 Partitions, Violations =        6523
Routed  294/614 Partitions, Violations =        6567
Routed  297/614 Partitions, Violations =        6569
Routed  300/614 Partitions, Violations =        6571
Routed  303/614 Partitions, Violations =        6561
Routed  306/614 Partitions, Violations =        6579
Routed  309/614 Partitions, Violations =        6594
Routed  312/614 Partitions, Violations =        6589
Routed  315/614 Partitions, Violations =        6596
Routed  318/614 Partitions, Violations =        6574
Routed  321/614 Partitions, Violations =        6589
Routed  324/614 Partitions, Violations =        6607
Routed  327/614 Partitions, Violations =        6581
Routed  330/614 Partitions, Violations =        6602
Routed  333/614 Partitions, Violations =        6617
Routed  336/614 Partitions, Violations =        6624
Routed  339/614 Partitions, Violations =        6619
Routed  342/614 Partitions, Violations =        6625
Routed  345/614 Partitions, Violations =        6607
Routed  348/614 Partitions, Violations =        6610
Routed  351/614 Partitions, Violations =        6605
Routed  354/614 Partitions, Violations =        6604
Routed  357/614 Partitions, Violations =        6581
Routed  360/614 Partitions, Violations =        6562
Routed  363/614 Partitions, Violations =        6573
Routed  366/614 Partitions, Violations =        6573
Routed  369/614 Partitions, Violations =        6601
Routed  372/614 Partitions, Violations =        6590
Routed  375/614 Partitions, Violations =        6575
Routed  378/614 Partitions, Violations =        6583
Routed  381/614 Partitions, Violations =        6619
Routed  384/614 Partitions, Violations =        6568
Routed  387/614 Partitions, Violations =        6600
Routed  390/614 Partitions, Violations =        6580
Routed  393/614 Partitions, Violations =        6592
Routed  396/614 Partitions, Violations =        6587
Routed  399/614 Partitions, Violations =        6591
Routed  402/614 Partitions, Violations =        6569
Routed  405/614 Partitions, Violations =        6598
Routed  408/614 Partitions, Violations =        6603
Routed  411/614 Partitions, Violations =        6628
Routed  414/614 Partitions, Violations =        6613
Routed  417/614 Partitions, Violations =        6603
Routed  420/614 Partitions, Violations =        6608
Routed  423/614 Partitions, Violations =        6592
Routed  426/614 Partitions, Violations =        6607
Routed  429/614 Partitions, Violations =        6623
Routed  432/614 Partitions, Violations =        6596
Routed  435/614 Partitions, Violations =        6608
Routed  438/614 Partitions, Violations =        6622
Routed  441/614 Partitions, Violations =        6611
Routed  444/614 Partitions, Violations =        6627
Routed  447/614 Partitions, Violations =        6610
Routed  450/614 Partitions, Violations =        6625
Routed  453/614 Partitions, Violations =        6614
Routed  456/614 Partitions, Violations =        6608
Routed  459/614 Partitions, Violations =        6607
Routed  462/614 Partitions, Violations =        6608
Routed  465/614 Partitions, Violations =        6614
Routed  468/614 Partitions, Violations =        6620
Routed  471/614 Partitions, Violations =        6620
Routed  474/614 Partitions, Violations =        6633
Routed  477/614 Partitions, Violations =        6616
Routed  480/614 Partitions, Violations =        6632
Routed  483/614 Partitions, Violations =        6609
Routed  486/614 Partitions, Violations =        6579
Routed  489/614 Partitions, Violations =        6560
Routed  492/614 Partitions, Violations =        6596
Routed  495/614 Partitions, Violations =        6598
Routed  498/614 Partitions, Violations =        6620
Routed  501/614 Partitions, Violations =        6608
Routed  504/614 Partitions, Violations =        6629
Routed  507/614 Partitions, Violations =        6638
Routed  510/614 Partitions, Violations =        6635
Routed  513/614 Partitions, Violations =        6638
Routed  516/614 Partitions, Violations =        6636
Routed  519/614 Partitions, Violations =        6635
Routed  522/614 Partitions, Violations =        6642
Routed  525/614 Partitions, Violations =        6657
Routed  528/614 Partitions, Violations =        6653
Routed  531/614 Partitions, Violations =        6659
Routed  534/614 Partitions, Violations =        6665
Routed  537/614 Partitions, Violations =        6684
Routed  540/614 Partitions, Violations =        6683
Routed  543/614 Partitions, Violations =        6684
Routed  546/614 Partitions, Violations =        6701
Routed  549/614 Partitions, Violations =        6705
Routed  552/614 Partitions, Violations =        6710
Routed  555/614 Partitions, Violations =        6715
Routed  558/614 Partitions, Violations =        6714
Routed  561/614 Partitions, Violations =        6717
Routed  564/614 Partitions, Violations =        6717
Routed  567/614 Partitions, Violations =        6716
Routed  570/614 Partitions, Violations =        6713
Routed  573/614 Partitions, Violations =        6714
Routed  576/614 Partitions, Violations =        6721
Routed  579/614 Partitions, Violations =        6716
Routed  582/614 Partitions, Violations =        6727
Routed  585/614 Partitions, Violations =        6726
Routed  588/614 Partitions, Violations =        6733
Routed  591/614 Partitions, Violations =        6733
Routed  594/614 Partitions, Violations =        6745
Routed  597/614 Partitions, Violations =        6745
Routed  600/614 Partitions, Violations =        6745
Routed  603/614 Partitions, Violations =        6753
Routed  606/614 Partitions, Violations =        6761
Routed  609/614 Partitions, Violations =        6755
Routed  612/614 Partitions, Violations =        6755

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      6754
        Diff net spacing : 1077
        Diff net via-cut spacing : 2
        Double pattern hard mask space : 1779
        End of line enclosure : 36
        Less than minimum area : 176
        Less than minimum width : 135
        Local double pattern cycle : 1
        Off-grid : 44
        Same net spacing : 7
        Same net via-cut spacing : 70
        Short : 2955
        Internal-only types : 472

[Iter 1] Elapsed real time: 0:00:35 
[Iter 1] Elapsed cpu  time: sys=0:00:02 usr=0:02:54 total=0:02:56
[Iter 1] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 1] Total (MB): Used  132  Alloctr  134  Proc 3841 

End DR iteration 1 with 614 parts

Start DR iteration 2: non-uniform partition
Routed  1/535 Partitions, Violations =  6610
Routed  2/535 Partitions, Violations =  6593
Routed  4/535 Partitions, Violations =  6607
Routed  6/535 Partitions, Violations =  6592
Routed  8/535 Partitions, Violations =  6561
Routed  10/535 Partitions, Violations = 6601
Routed  12/535 Partitions, Violations = 6569
Routed  14/535 Partitions, Violations = 6612
Routed  16/535 Partitions, Violations = 6552
Routed  18/535 Partitions, Violations = 6594
Routed  20/535 Partitions, Violations = 6594
Routed  22/535 Partitions, Violations = 6613
Routed  24/535 Partitions, Violations = 6660
Routed  26/535 Partitions, Violations = 6621
Routed  28/535 Partitions, Violations = 6666
Routed  30/535 Partitions, Violations = 6610
Routed  32/535 Partitions, Violations = 6643
Routed  34/535 Partitions, Violations = 6697
Routed  36/535 Partitions, Violations = 6637
Routed  38/535 Partitions, Violations = 6621
Routed  40/535 Partitions, Violations = 6643
Routed  42/535 Partitions, Violations = 6675
Routed  44/535 Partitions, Violations = 6699
Routed  46/535 Partitions, Violations = 6669
Routed  48/535 Partitions, Violations = 6678
Routed  50/535 Partitions, Violations = 6698
Routed  52/535 Partitions, Violations = 6689
Routed  54/535 Partitions, Violations = 6699
Routed  56/535 Partitions, Violations = 6701
Routed  58/535 Partitions, Violations = 6716
Routed  60/535 Partitions, Violations = 6721
Routed  62/535 Partitions, Violations = 6722
Routed  64/535 Partitions, Violations = 6697
Routed  66/535 Partitions, Violations = 6690
Routed  68/535 Partitions, Violations = 6686
Routed  70/535 Partitions, Violations = 6687
Routed  72/535 Partitions, Violations = 6672
Routed  74/535 Partitions, Violations = 6687
Routed  76/535 Partitions, Violations = 6721
Routed  78/535 Partitions, Violations = 6657
Routed  80/535 Partitions, Violations = 6651
Routed  82/535 Partitions, Violations = 6700
Routed  84/535 Partitions, Violations = 6714
Routed  86/535 Partitions, Violations = 6702
Routed  88/535 Partitions, Violations = 6726
Routed  90/535 Partitions, Violations = 6727
Routed  92/535 Partitions, Violations = 6720
Routed  94/535 Partitions, Violations = 6733
Routed  96/535 Partitions, Violations = 6690
Routed  98/535 Partitions, Violations = 6719
Routed  100/535 Partitions, Violations =        6699
Routed  102/535 Partitions, Violations =        6672
Routed  104/535 Partitions, Violations =        6704
Routed  106/535 Partitions, Violations =        6724
Routed  108/535 Partitions, Violations =        6719
Routed  110/535 Partitions, Violations =        6685
Routed  112/535 Partitions, Violations =        6672
Routed  114/535 Partitions, Violations =        6672
Routed  116/535 Partitions, Violations =        6704
Routed  118/535 Partitions, Violations =        6678
Routed  120/535 Partitions, Violations =        6686
Routed  122/535 Partitions, Violations =        6674
Routed  124/535 Partitions, Violations =        6666
Routed  126/535 Partitions, Violations =        6696
Routed  128/535 Partitions, Violations =        6713
Routed  130/535 Partitions, Violations =        6703
Routed  132/535 Partitions, Violations =        6704
Routed  134/535 Partitions, Violations =        6699
Routed  136/535 Partitions, Violations =        6721
Routed  138/535 Partitions, Violations =        6705
Routed  140/535 Partitions, Violations =        6753
Routed  142/535 Partitions, Violations =        6736
Routed  144/535 Partitions, Violations =        6760
Routed  146/535 Partitions, Violations =        6733
Routed  148/535 Partitions, Violations =        6765
Routed  150/535 Partitions, Violations =        6746
Routed  152/535 Partitions, Violations =        6772
Routed  154/535 Partitions, Violations =        6748
Routed  156/535 Partitions, Violations =        6790
Routed  158/535 Partitions, Violations =        6798
Routed  160/535 Partitions, Violations =        6770
Routed  162/535 Partitions, Violations =        6792
Routed  164/535 Partitions, Violations =        6780
Routed  166/535 Partitions, Violations =        6742
Routed  168/535 Partitions, Violations =        6728
Routed  170/535 Partitions, Violations =        6750
Routed  172/535 Partitions, Violations =        6759
Routed  174/535 Partitions, Violations =        6792
Routed  176/535 Partitions, Violations =        6812
Routed  178/535 Partitions, Violations =        6798
Routed  180/535 Partitions, Violations =        6821
Routed  182/535 Partitions, Violations =        6828
Routed  184/535 Partitions, Violations =        6831
Routed  186/535 Partitions, Violations =        6829
Routed  188/535 Partitions, Violations =        6858
Routed  190/535 Partitions, Violations =        6835
Routed  192/535 Partitions, Violations =        6847
Routed  194/535 Partitions, Violations =        6822
Routed  196/535 Partitions, Violations =        6849
Routed  198/535 Partitions, Violations =        6830
Routed  200/535 Partitions, Violations =        6841
Routed  202/535 Partitions, Violations =        6878
Routed  204/535 Partitions, Violations =        6866
Routed  206/535 Partitions, Violations =        6886
Routed  208/535 Partitions, Violations =        6891
Routed  210/535 Partitions, Violations =        6907
Routed  212/535 Partitions, Violations =        6939
Routed  214/535 Partitions, Violations =        6905
Routed  216/535 Partitions, Violations =        6913
Routed  218/535 Partitions, Violations =        6938
Routed  220/535 Partitions, Violations =        6950
Routed  222/535 Partitions, Violations =        6971
Routed  224/535 Partitions, Violations =        6940
Routed  226/535 Partitions, Violations =        6956
Routed  228/535 Partitions, Violations =        6975
Routed  230/535 Partitions, Violations =        6961
Routed  232/535 Partitions, Violations =        7014
Routed  234/535 Partitions, Violations =        7010
Routed  236/535 Partitions, Violations =        6985
Routed  238/535 Partitions, Violations =        6989
Routed  240/535 Partitions, Violations =        6997
Routed  242/535 Partitions, Violations =        6988
Routed  244/535 Partitions, Violations =        6988
Routed  246/535 Partitions, Violations =        7013
Routed  248/535 Partitions, Violations =        7001
Routed  250/535 Partitions, Violations =        7012
Routed  252/535 Partitions, Violations =        6982
Routed  254/535 Partitions, Violations =        6988
Routed  256/535 Partitions, Violations =        7018
Routed  258/535 Partitions, Violations =        7053
Routed  260/535 Partitions, Violations =        7031
Routed  262/535 Partitions, Violations =        7008
Routed  264/535 Partitions, Violations =        7030
Routed  266/535 Partitions, Violations =        7037
Routed  268/535 Partitions, Violations =        7050
Routed  270/535 Partitions, Violations =        7049
Routed  272/535 Partitions, Violations =        7020
Routed  274/535 Partitions, Violations =        7067
Routed  276/535 Partitions, Violations =        7090
Routed  278/535 Partitions, Violations =        7041
Routed  280/535 Partitions, Violations =        7068
Routed  282/535 Partitions, Violations =        7065
Routed  284/535 Partitions, Violations =        7059
Routed  286/535 Partitions, Violations =        7045
Routed  288/535 Partitions, Violations =        7084
Routed  290/535 Partitions, Violations =        7082
Routed  292/535 Partitions, Violations =        7090
Routed  294/535 Partitions, Violations =        7115
Routed  296/535 Partitions, Violations =        7117
Routed  298/535 Partitions, Violations =        7142
Routed  300/535 Partitions, Violations =        7147
Routed  302/535 Partitions, Violations =        7172
Routed  304/535 Partitions, Violations =        7133
Routed  306/535 Partitions, Violations =        7157
Routed  308/535 Partitions, Violations =        7149
Routed  310/535 Partitions, Violations =        7137
Routed  312/535 Partitions, Violations =        7159
Routed  314/535 Partitions, Violations =        7162
Routed  316/535 Partitions, Violations =        7167
Routed  318/535 Partitions, Violations =        7169
Routed  320/535 Partitions, Violations =        7159
Routed  322/535 Partitions, Violations =        7150
Routed  324/535 Partitions, Violations =        7162
Routed  326/535 Partitions, Violations =        7175
Routed  328/535 Partitions, Violations =        7164
Routed  330/535 Partitions, Violations =        7164
Routed  332/535 Partitions, Violations =        7184
Routed  334/535 Partitions, Violations =        7175
Routed  336/535 Partitions, Violations =        7180
Routed  338/535 Partitions, Violations =        7188
Routed  340/535 Partitions, Violations =        7185
Routed  342/535 Partitions, Violations =        7229
Routed  344/535 Partitions, Violations =        7210
Routed  346/535 Partitions, Violations =        7202
Routed  348/535 Partitions, Violations =        7216
Routed  350/535 Partitions, Violations =        7219
Routed  352/535 Partitions, Violations =        7243
Routed  354/535 Partitions, Violations =        7221
Routed  356/535 Partitions, Violations =        7222
Routed  358/535 Partitions, Violations =        7216
Routed  360/535 Partitions, Violations =        7221
Routed  362/535 Partitions, Violations =        7243
Routed  364/535 Partitions, Violations =        7237
Routed  366/535 Partitions, Violations =        7242
Routed  368/535 Partitions, Violations =        7232
Routed  370/535 Partitions, Violations =        7244
Routed  372/535 Partitions, Violations =        7254
Routed  374/535 Partitions, Violations =        7234
Routed  376/535 Partitions, Violations =        7258
Routed  378/535 Partitions, Violations =        7242
Routed  380/535 Partitions, Violations =        7220
Routed  382/535 Partitions, Violations =        7229
Routed  384/535 Partitions, Violations =        7232
Routed  386/535 Partitions, Violations =        7238
Routed  388/535 Partitions, Violations =        7250
Routed  390/535 Partitions, Violations =        7248
Routed  392/535 Partitions, Violations =        7236
Routed  394/535 Partitions, Violations =        7260
Routed  396/535 Partitions, Violations =        7264
Routed  398/535 Partitions, Violations =        7281
Routed  400/535 Partitions, Violations =        7264
Routed  402/535 Partitions, Violations =        7294
Routed  404/535 Partitions, Violations =        7282
Routed  406/535 Partitions, Violations =        7287
Routed  408/535 Partitions, Violations =        7296
Routed  410/535 Partitions, Violations =        7293
Routed  412/535 Partitions, Violations =        7287
Routed  414/535 Partitions, Violations =        7283
Routed  416/535 Partitions, Violations =        7313
Routed  418/535 Partitions, Violations =        7302
Routed  420/535 Partitions, Violations =        7281
Routed  422/535 Partitions, Violations =        7291
Routed  424/535 Partitions, Violations =        7323
Routed  426/535 Partitions, Violations =        7332
Routed  428/535 Partitions, Violations =        7306
Routed  430/535 Partitions, Violations =        7325
Routed  432/535 Partitions, Violations =        7341
Routed  434/535 Partitions, Violations =        7362
Routed  436/535 Partitions, Violations =        7331
Routed  438/535 Partitions, Violations =        7342
Routed  440/535 Partitions, Violations =        7360
Routed  442/535 Partitions, Violations =        7378
Routed  444/535 Partitions, Violations =        7381
Routed  446/535 Partitions, Violations =        7351
Routed  448/535 Partitions, Violations =        7382
Routed  450/535 Partitions, Violations =        7400
Routed  452/535 Partitions, Violations =        7406
Routed  454/535 Partitions, Violations =        7419
Routed  456/535 Partitions, Violations =        7408
Routed  458/535 Partitions, Violations =        7418
Routed  460/535 Partitions, Violations =        7433
Routed  462/535 Partitions, Violations =        7433
Routed  464/535 Partitions, Violations =        7424
Routed  466/535 Partitions, Violations =        7438
Routed  468/535 Partitions, Violations =        7439
Routed  470/535 Partitions, Violations =        7426
Routed  472/535 Partitions, Violations =        7437
Routed  474/535 Partitions, Violations =        7441
Routed  476/535 Partitions, Violations =        7432
Routed  478/535 Partitions, Violations =        7432
Routed  480/535 Partitions, Violations =        7444
Routed  482/535 Partitions, Violations =        7440
Routed  484/535 Partitions, Violations =        7447
Routed  486/535 Partitions, Violations =        7454
Routed  488/535 Partitions, Violations =        7459
Routed  490/535 Partitions, Violations =        7464
Routed  492/535 Partitions, Violations =        7477
Routed  494/535 Partitions, Violations =        7468
Routed  496/535 Partitions, Violations =        7476
Routed  498/535 Partitions, Violations =        7493
Routed  500/535 Partitions, Violations =        7491
Routed  502/535 Partitions, Violations =        7498
Routed  504/535 Partitions, Violations =        7485
Routed  506/535 Partitions, Violations =        7488
Routed  508/535 Partitions, Violations =        7493
Routed  510/535 Partitions, Violations =        7494
Routed  512/535 Partitions, Violations =        7494
Routed  514/535 Partitions, Violations =        7494
Routed  516/535 Partitions, Violations =        7498
Routed  518/535 Partitions, Violations =        7506
Routed  520/535 Partitions, Violations =        7506
Routed  522/535 Partitions, Violations =        7506
Routed  524/535 Partitions, Violations =        7516
Routed  526/535 Partitions, Violations =        7527
Routed  528/535 Partitions, Violations =        7530
Routed  530/535 Partitions, Violations =        7530
Routed  532/535 Partitions, Violations =        7531
Routed  534/535 Partitions, Violations =        7532

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      7532
        Diff net spacing : 995
        Double pattern hard mask space : 1935
        End of line enclosure : 65
        Less than minimum area : 303
        Less than minimum width : 99
        Local double pattern cycle : 3
        Off-grid : 140
        Same net spacing : 7
        Same net via-cut spacing : 119
        Short : 3344
        Internal-only types : 522

[Iter 2] Elapsed real time: 0:01:00 
[Iter 2] Elapsed cpu  time: sys=0:00:02 usr=0:04:08 total=0:04:11
[Iter 2] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 2] Total (MB): Used  132  Alloctr  134  Proc 3841 

End DR iteration 2 with 535 parts

Start DR iteration 3: non-uniform partition
Routed  1/522 Partitions, Violations =  7374
Routed  2/522 Partitions, Violations =  7384
Routed  4/522 Partitions, Violations =  7358
Routed  6/522 Partitions, Violations =  7309
Routed  8/522 Partitions, Violations =  7285
Routed  10/522 Partitions, Violations = 7313
Routed  12/522 Partitions, Violations = 7266
Routed  14/522 Partitions, Violations = 7234
Routed  16/522 Partitions, Violations = 7208
Routed  18/522 Partitions, Violations = 7163
Routed  20/522 Partitions, Violations = 7110
Routed  22/522 Partitions, Violations = 7087
Routed  24/522 Partitions, Violations = 7029
Routed  26/522 Partitions, Violations = 7052
Routed  28/522 Partitions, Violations = 6999
Routed  30/522 Partitions, Violations = 7011
Routed  32/522 Partitions, Violations = 6942
Routed  34/522 Partitions, Violations = 6955
Routed  36/522 Partitions, Violations = 6905
Routed  38/522 Partitions, Violations = 6905
Routed  40/522 Partitions, Violations = 6910
Routed  42/522 Partitions, Violations = 6862
Routed  44/522 Partitions, Violations = 6882
Routed  46/522 Partitions, Violations = 6826
Routed  48/522 Partitions, Violations = 6829
Routed  50/522 Partitions, Violations = 6852
Routed  52/522 Partitions, Violations = 6833
Routed  54/522 Partitions, Violations = 6837
Routed  56/522 Partitions, Violations = 6811
Routed  58/522 Partitions, Violations = 6839
Routed  60/522 Partitions, Violations = 6804
Routed  62/522 Partitions, Violations = 6771
Routed  64/522 Partitions, Violations = 6786
Routed  66/522 Partitions, Violations = 6749
Routed  68/522 Partitions, Violations = 6774
Routed  70/522 Partitions, Violations = 6726
Routed  72/522 Partitions, Violations = 6761
Routed  74/522 Partitions, Violations = 6708
Routed  76/522 Partitions, Violations = 6698
Routed  78/522 Partitions, Violations = 6704
Routed  80/522 Partitions, Violations = 6648
Routed  82/522 Partitions, Violations = 6691
Routed  84/522 Partitions, Violations = 6657
Routed  86/522 Partitions, Violations = 6629
Routed  88/522 Partitions, Violations = 6619
Routed  90/522 Partitions, Violations = 6584
Routed  92/522 Partitions, Violations = 6567
Routed  94/522 Partitions, Violations = 6561
Routed  96/522 Partitions, Violations = 6574
Routed  98/522 Partitions, Violations = 6521
Routed  100/522 Partitions, Violations =        6503
Routed  102/522 Partitions, Violations =        6484
Routed  104/522 Partitions, Violations =        6481
Routed  106/522 Partitions, Violations =        6482
Routed  108/522 Partitions, Violations =        6453
Routed  110/522 Partitions, Violations =        6456
Routed  112/522 Partitions, Violations =        6439
Routed  114/522 Partitions, Violations =        6434
Routed  116/522 Partitions, Violations =        6429
Routed  118/522 Partitions, Violations =        6406
Routed  120/522 Partitions, Violations =        6400
Routed  122/522 Partitions, Violations =        6387
Routed  124/522 Partitions, Violations =        6366
Routed  126/522 Partitions, Violations =        6422
Routed  128/522 Partitions, Violations =        6373
Routed  130/522 Partitions, Violations =        6348
Routed  132/522 Partitions, Violations =        6345
Routed  134/522 Partitions, Violations =        6323
Routed  136/522 Partitions, Violations =        6298
Routed  138/522 Partitions, Violations =        6299
Routed  140/522 Partitions, Violations =        6321
Routed  142/522 Partitions, Violations =        6301
Routed  144/522 Partitions, Violations =        6278
Routed  146/522 Partitions, Violations =        6323
Routed  148/522 Partitions, Violations =        6272
Routed  150/522 Partitions, Violations =        6281
Routed  152/522 Partitions, Violations =        6288
Routed  154/522 Partitions, Violations =        6253
Routed  156/522 Partitions, Violations =        6265
Routed  158/522 Partitions, Violations =        6230
Routed  160/522 Partitions, Violations =        6232
Routed  162/522 Partitions, Violations =        6241
Routed  164/522 Partitions, Violations =        6231
Routed  166/522 Partitions, Violations =        6205
Routed  168/522 Partitions, Violations =        6198
Routed  170/522 Partitions, Violations =        6200
Routed  172/522 Partitions, Violations =        6178
Routed  174/522 Partitions, Violations =        6173
Routed  176/522 Partitions, Violations =        6179
Routed  178/522 Partitions, Violations =        6186
Routed  180/522 Partitions, Violations =        6139
Routed  182/522 Partitions, Violations =        6123
Routed  184/522 Partitions, Violations =        6120
Routed  186/522 Partitions, Violations =        6126
Routed  188/522 Partitions, Violations =        6059
Routed  190/522 Partitions, Violations =        6078
Routed  192/522 Partitions, Violations =        6127
Routed  194/522 Partitions, Violations =        6092
Routed  196/522 Partitions, Violations =        6109
Routed  198/522 Partitions, Violations =        6106
Routed  200/522 Partitions, Violations =        6106
Routed  202/522 Partitions, Violations =        6101
Routed  204/522 Partitions, Violations =        6093
Routed  206/522 Partitions, Violations =        6092
Routed  208/522 Partitions, Violations =        6063
Routed  210/522 Partitions, Violations =        6061
Routed  212/522 Partitions, Violations =        6056
Routed  214/522 Partitions, Violations =        6054
Routed  216/522 Partitions, Violations =        6052
Routed  218/522 Partitions, Violations =        6060
Routed  220/522 Partitions, Violations =        6083
Routed  222/522 Partitions, Violations =        6068
Routed  224/522 Partitions, Violations =        6042
Routed  226/522 Partitions, Violations =        6039
Routed  228/522 Partitions, Violations =        6054
Routed  230/522 Partitions, Violations =        6042
Routed  232/522 Partitions, Violations =        6036
Routed  234/522 Partitions, Violations =        6047
Routed  236/522 Partitions, Violations =        6039
Routed  238/522 Partitions, Violations =        6064
Routed  240/522 Partitions, Violations =        6032
Routed  242/522 Partitions, Violations =        6061
Routed  244/522 Partitions, Violations =        6057
Routed  246/522 Partitions, Violations =        6051
Routed  248/522 Partitions, Violations =        6033
Routed  250/522 Partitions, Violations =        5996
Routed  252/522 Partitions, Violations =        5981
Routed  254/522 Partitions, Violations =        6006
Routed  256/522 Partitions, Violations =        6024
Routed  258/522 Partitions, Violations =        6026
Routed  260/522 Partitions, Violations =        6018
Routed  262/522 Partitions, Violations =        6023
Routed  264/522 Partitions, Violations =        6007
Routed  266/522 Partitions, Violations =        6029
Routed  268/522 Partitions, Violations =        6000
Routed  270/522 Partitions, Violations =        5996
Routed  272/522 Partitions, Violations =        6016
Routed  274/522 Partitions, Violations =        5995
Routed  276/522 Partitions, Violations =        6008
Routed  278/522 Partitions, Violations =        6008
Routed  280/522 Partitions, Violations =        6001
Routed  282/522 Partitions, Violations =        6010
Routed  284/522 Partitions, Violations =        6014
Routed  286/522 Partitions, Violations =        6011
Routed  288/522 Partitions, Violations =        5988
Routed  290/522 Partitions, Violations =        5977
Routed  292/522 Partitions, Violations =        5982
Routed  294/522 Partitions, Violations =        5961
Routed  296/522 Partitions, Violations =        5976
Routed  298/522 Partitions, Violations =        5990
Routed  300/522 Partitions, Violations =        5968
Routed  302/522 Partitions, Violations =        5977
Routed  304/522 Partitions, Violations =        5979
Routed  306/522 Partitions, Violations =        5982
Routed  308/522 Partitions, Violations =        5971
Routed  310/522 Partitions, Violations =        5984
Routed  312/522 Partitions, Violations =        5987
Routed  314/522 Partitions, Violations =        5972
Routed  316/522 Partitions, Violations =        5961
Routed  318/522 Partitions, Violations =        5983
Routed  320/522 Partitions, Violations =        5970
Routed  322/522 Partitions, Violations =        5975
Routed  324/522 Partitions, Violations =        5956
Routed  326/522 Partitions, Violations =        5959
Routed  328/522 Partitions, Violations =        5956
Routed  330/522 Partitions, Violations =        5954
Routed  332/522 Partitions, Violations =        5946
Routed  334/522 Partitions, Violations =        5963
Routed  336/522 Partitions, Violations =        5959
Routed  338/522 Partitions, Violations =        5971
Routed  340/522 Partitions, Violations =        5936
Routed  342/522 Partitions, Violations =        5947
Routed  344/522 Partitions, Violations =        5955
Routed  346/522 Partitions, Violations =        5962
Routed  348/522 Partitions, Violations =        5962
Routed  350/522 Partitions, Violations =        5959
Routed  352/522 Partitions, Violations =        5957
Routed  354/522 Partitions, Violations =        5912
Routed  356/522 Partitions, Violations =        5917
Routed  358/522 Partitions, Violations =        5942
Routed  360/522 Partitions, Violations =        5922
Routed  362/522 Partitions, Violations =        5939
Routed  364/522 Partitions, Violations =        5930
Routed  366/522 Partitions, Violations =        5914
Routed  368/522 Partitions, Violations =        5905
Routed  370/522 Partitions, Violations =        5886
Routed  372/522 Partitions, Violations =        5886
Routed  374/522 Partitions, Violations =        5917
Routed  376/522 Partitions, Violations =        5918
Routed  378/522 Partitions, Violations =        5929
Routed  380/522 Partitions, Violations =        5914
Routed  382/522 Partitions, Violations =        5899
Routed  384/522 Partitions, Violations =        5899
Routed  386/522 Partitions, Violations =        5903
Routed  388/522 Partitions, Violations =        5892
Routed  390/522 Partitions, Violations =        5888
Routed  392/522 Partitions, Violations =        5880
Routed  394/522 Partitions, Violations =        5892
Routed  396/522 Partitions, Violations =        5878
Routed  398/522 Partitions, Violations =        5892
Routed  400/522 Partitions, Violations =        5900
Routed  402/522 Partitions, Violations =        5896
Routed  404/522 Partitions, Violations =        5908
Routed  406/522 Partitions, Violations =        5907
Routed  408/522 Partitions, Violations =        5860
Routed  410/522 Partitions, Violations =        5869
Routed  412/522 Partitions, Violations =        5859
Routed  414/522 Partitions, Violations =        5849
Routed  416/522 Partitions, Violations =        5852
Routed  418/522 Partitions, Violations =        5866
Routed  420/522 Partitions, Violations =        5874
Routed  422/522 Partitions, Violations =        5865
Routed  424/522 Partitions, Violations =        5868
Routed  426/522 Partitions, Violations =        5865
Routed  428/522 Partitions, Violations =        5874
Routed  430/522 Partitions, Violations =        5878
Routed  432/522 Partitions, Violations =        5872
Routed  434/522 Partitions, Violations =        5860
Routed  436/522 Partitions, Violations =        5862
Routed  438/522 Partitions, Violations =        5874
Routed  440/522 Partitions, Violations =        5878
Routed  442/522 Partitions, Violations =        5876
Routed  444/522 Partitions, Violations =        5875
Routed  446/522 Partitions, Violations =        5880
Routed  448/522 Partitions, Violations =        5891
Routed  450/522 Partitions, Violations =        5891
Routed  452/522 Partitions, Violations =        5879
Routed  454/522 Partitions, Violations =        5867
Routed  456/522 Partitions, Violations =        5851
Routed  458/522 Partitions, Violations =        5838
Routed  460/522 Partitions, Violations =        5829
Routed  462/522 Partitions, Violations =        5818
Routed  464/522 Partitions, Violations =        5816
Routed  466/522 Partitions, Violations =        5804
Routed  468/522 Partitions, Violations =        5796
Routed  470/522 Partitions, Violations =        5798
Routed  472/522 Partitions, Violations =        5800
Routed  474/522 Partitions, Violations =        5802
Routed  476/522 Partitions, Violations =        5800
Routed  478/522 Partitions, Violations =        5800
Routed  480/522 Partitions, Violations =        5793
Routed  482/522 Partitions, Violations =        5792
Routed  484/522 Partitions, Violations =        5777
Routed  486/522 Partitions, Violations =        5798
Routed  488/522 Partitions, Violations =        5796
Routed  490/522 Partitions, Violations =        5796
Routed  492/522 Partitions, Violations =        5801
Routed  494/522 Partitions, Violations =        5801
Routed  496/522 Partitions, Violations =        5803
Routed  498/522 Partitions, Violations =        5805
Routed  500/522 Partitions, Violations =        5807
Routed  502/522 Partitions, Violations =        5808
Routed  504/522 Partitions, Violations =        5801
Routed  506/522 Partitions, Violations =        5801
Routed  508/522 Partitions, Violations =        5804
Routed  510/522 Partitions, Violations =        5804
Routed  512/522 Partitions, Violations =        5804
Routed  514/522 Partitions, Violations =        5804
Routed  516/522 Partitions, Violations =        5805
Routed  518/522 Partitions, Violations =        5809
Routed  520/522 Partitions, Violations =        5809
Routed  522/522 Partitions, Violations =        5810

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      5810
        Diff net spacing : 1291
        Diff net via-cut spacing : 3
        Double pattern hard mask space : 1656
        Less than minimum area : 51
        Less than minimum width : 126
        Local double pattern cycle : 1
        Off-grid : 42
        Same net spacing : 7
        Same net via-cut spacing : 27
        Short : 2438
        Internal-only types : 168

[Iter 3] Elapsed real time: 0:01:29 
[Iter 3] Elapsed cpu  time: sys=0:00:03 usr=0:05:35 total=0:05:38
[Iter 3] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 3] Total (MB): Used  132  Alloctr  134  Proc 3841 

End DR iteration 3 with 522 parts

Start DR iteration 4: non-uniform partition
Routed  1/496 Partitions, Violations =  5713
Routed  2/496 Partitions, Violations =  5714
Routed  4/496 Partitions, Violations =  5724
Routed  6/496 Partitions, Violations =  5705
Routed  8/496 Partitions, Violations =  5704
Routed  10/496 Partitions, Violations = 5686
Routed  12/496 Partitions, Violations = 5676
Routed  14/496 Partitions, Violations = 5686
Routed  16/496 Partitions, Violations = 5723
Routed  18/496 Partitions, Violations = 5722
Routed  20/496 Partitions, Violations = 5711
Routed  22/496 Partitions, Violations = 5688
Routed  24/496 Partitions, Violations = 5651
Routed  26/496 Partitions, Violations = 5674
Routed  28/496 Partitions, Violations = 5654
Routed  30/496 Partitions, Violations = 5671
Routed  32/496 Partitions, Violations = 5645
Routed  34/496 Partitions, Violations = 5674
Routed  36/496 Partitions, Violations = 5697
Routed  38/496 Partitions, Violations = 5720
Routed  40/496 Partitions, Violations = 5708
Routed  42/496 Partitions, Violations = 5697
Routed  44/496 Partitions, Violations = 5702
Routed  46/496 Partitions, Violations = 5732
Routed  48/496 Partitions, Violations = 5730
Routed  50/496 Partitions, Violations = 5723
Routed  52/496 Partitions, Violations = 5740
Routed  54/496 Partitions, Violations = 5730
Routed  56/496 Partitions, Violations = 5686
Routed  58/496 Partitions, Violations = 5720
Routed  60/496 Partitions, Violations = 5725
Routed  62/496 Partitions, Violations = 5761
Routed  64/496 Partitions, Violations = 5797
Routed  66/496 Partitions, Violations = 5791
Routed  68/496 Partitions, Violations = 5822
Routed  70/496 Partitions, Violations = 5806
Routed  72/496 Partitions, Violations = 5813
Routed  74/496 Partitions, Violations = 5840
Routed  76/496 Partitions, Violations = 5840
Routed  78/496 Partitions, Violations = 5866
Routed  80/496 Partitions, Violations = 5889
Routed  82/496 Partitions, Violations = 5876
Routed  84/496 Partitions, Violations = 5901
Routed  86/496 Partitions, Violations = 5856
Routed  88/496 Partitions, Violations = 5911
Routed  90/496 Partitions, Violations = 5931
Routed  92/496 Partitions, Violations = 5941
Routed  94/496 Partitions, Violations = 5922
Routed  96/496 Partitions, Violations = 5936
Routed  98/496 Partitions, Violations = 5886
Routed  100/496 Partitions, Violations =        5908
Routed  102/496 Partitions, Violations =        5932
Routed  104/496 Partitions, Violations =        5926
Routed  106/496 Partitions, Violations =        5926
Routed  108/496 Partitions, Violations =        5928
Routed  110/496 Partitions, Violations =        5964
Routed  112/496 Partitions, Violations =        5964
Routed  114/496 Partitions, Violations =        5949
Routed  116/496 Partitions, Violations =        5945
Routed  118/496 Partitions, Violations =        5968
Routed  120/496 Partitions, Violations =        5979
Routed  122/496 Partitions, Violations =        5973
Routed  124/496 Partitions, Violations =        5965
Routed  126/496 Partitions, Violations =        5965
Routed  128/496 Partitions, Violations =        5972
Routed  130/496 Partitions, Violations =        5996
Routed  132/496 Partitions, Violations =        5981
Routed  134/496 Partitions, Violations =        5991
Routed  136/496 Partitions, Violations =        5986
Routed  138/496 Partitions, Violations =        5998
Routed  140/496 Partitions, Violations =        6032
Routed  142/496 Partitions, Violations =        6006
Routed  144/496 Partitions, Violations =        6000
Routed  146/496 Partitions, Violations =        5981
Routed  148/496 Partitions, Violations =        6007
Routed  150/496 Partitions, Violations =        6012
Routed  152/496 Partitions, Violations =        6036
Routed  154/496 Partitions, Violations =        6030
Routed  156/496 Partitions, Violations =        6043
Routed  158/496 Partitions, Violations =        6038
Routed  160/496 Partitions, Violations =        6052
Routed  162/496 Partitions, Violations =        6051
Routed  164/496 Partitions, Violations =        6060
Routed  166/496 Partitions, Violations =        6062
Routed  168/496 Partitions, Violations =        6043
Routed  170/496 Partitions, Violations =        6075
Routed  172/496 Partitions, Violations =        6044
Routed  174/496 Partitions, Violations =        6045
Routed  176/496 Partitions, Violations =        6061
Routed  178/496 Partitions, Violations =        6045
Routed  180/496 Partitions, Violations =        6052
Routed  182/496 Partitions, Violations =        6051
Routed  184/496 Partitions, Violations =        6074
Routed  186/496 Partitions, Violations =        6088
Routed  188/496 Partitions, Violations =        6058
Routed  190/496 Partitions, Violations =        6081
Routed  192/496 Partitions, Violations =        6098
Routed  194/496 Partitions, Violations =        6097
Routed  196/496 Partitions, Violations =        6101
Routed  198/496 Partitions, Violations =        6130
Routed  200/496 Partitions, Violations =        6095
Routed  202/496 Partitions, Violations =        6114
Routed  204/496 Partitions, Violations =        6130
Routed  206/496 Partitions, Violations =        6123
Routed  208/496 Partitions, Violations =        6118
Routed  210/496 Partitions, Violations =        6146
Routed  212/496 Partitions, Violations =        6140
Routed  214/496 Partitions, Violations =        6162
Routed  216/496 Partitions, Violations =        6147
Routed  218/496 Partitions, Violations =        6161
Routed  220/496 Partitions, Violations =        6160
Routed  222/496 Partitions, Violations =        6149
Routed  224/496 Partitions, Violations =        6151
Routed  226/496 Partitions, Violations =        6169
Routed  228/496 Partitions, Violations =        6171
Routed  230/496 Partitions, Violations =        6173
Routed  232/496 Partitions, Violations =        6175
Routed  234/496 Partitions, Violations =        6182
Routed  236/496 Partitions, Violations =        6198
Routed  238/496 Partitions, Violations =        6176
Routed  240/496 Partitions, Violations =        6179
Routed  242/496 Partitions, Violations =        6192
Routed  244/496 Partitions, Violations =        6197
Routed  246/496 Partitions, Violations =        6206
Routed  248/496 Partitions, Violations =        6201
Routed  250/496 Partitions, Violations =        6228
Routed  252/496 Partitions, Violations =        6224
Routed  254/496 Partitions, Violations =        6242
Routed  256/496 Partitions, Violations =        6259
Routed  258/496 Partitions, Violations =        6248
Routed  260/496 Partitions, Violations =        6265
Routed  262/496 Partitions, Violations =        6301
Routed  264/496 Partitions, Violations =        6271
Routed  266/496 Partitions, Violations =        6276
Routed  268/496 Partitions, Violations =        6276
Routed  270/496 Partitions, Violations =        6302
Routed  272/496 Partitions, Violations =        6294
Routed  274/496 Partitions, Violations =        6295
Routed  276/496 Partitions, Violations =        6294
Routed  278/496 Partitions, Violations =        6280
Routed  280/496 Partitions, Violations =        6287
Routed  282/496 Partitions, Violations =        6310
Routed  284/496 Partitions, Violations =        6323
Routed  286/496 Partitions, Violations =        6319
Routed  288/496 Partitions, Violations =        6326
Routed  290/496 Partitions, Violations =        6329
Routed  292/496 Partitions, Violations =        6344
Routed  294/496 Partitions, Violations =        6337
Routed  296/496 Partitions, Violations =        6358
Routed  298/496 Partitions, Violations =        6362
Routed  300/496 Partitions, Violations =        6378
Routed  302/496 Partitions, Violations =        6380
Routed  304/496 Partitions, Violations =        6380
Routed  306/496 Partitions, Violations =        6385
Routed  308/496 Partitions, Violations =        6395
Routed  310/496 Partitions, Violations =        6387
Routed  312/496 Partitions, Violations =        6382
Routed  314/496 Partitions, Violations =        6394
Routed  316/496 Partitions, Violations =        6400
Routed  318/496 Partitions, Violations =        6395
Routed  320/496 Partitions, Violations =        6400
Routed  322/496 Partitions, Violations =        6424
Routed  324/496 Partitions, Violations =        6395
Routed  326/496 Partitions, Violations =        6410
Routed  328/496 Partitions, Violations =        6426
Routed  330/496 Partitions, Violations =        6423
Routed  332/496 Partitions, Violations =        6421
Routed  334/496 Partitions, Violations =        6415
Routed  336/496 Partitions, Violations =        6441
Routed  338/496 Partitions, Violations =        6454
Routed  340/496 Partitions, Violations =        6447
Routed  342/496 Partitions, Violations =        6435
Routed  344/496 Partitions, Violations =        6439
Routed  346/496 Partitions, Violations =        6457
Routed  348/496 Partitions, Violations =        6451
Routed  350/496 Partitions, Violations =        6463
Routed  352/496 Partitions, Violations =        6480
Routed  354/496 Partitions, Violations =        6457
Routed  356/496 Partitions, Violations =        6486
Routed  358/496 Partitions, Violations =        6466
Routed  360/496 Partitions, Violations =        6484
Routed  362/496 Partitions, Violations =        6444
Routed  364/496 Partitions, Violations =        6496
Routed  366/496 Partitions, Violations =        6483
Routed  368/496 Partitions, Violations =        6498
Routed  370/496 Partitions, Violations =        6532
Routed  372/496 Partitions, Violations =        6529
Routed  374/496 Partitions, Violations =        6522
Routed  376/496 Partitions, Violations =        6543
Routed  378/496 Partitions, Violations =        6541
Routed  380/496 Partitions, Violations =        6545
Routed  382/496 Partitions, Violations =        6559
Routed  384/496 Partitions, Violations =        6540
Routed  386/496 Partitions, Violations =        6556
Routed  388/496 Partitions, Violations =        6550
Routed  390/496 Partitions, Violations =        6557
Routed  392/496 Partitions, Violations =        6570
Routed  394/496 Partitions, Violations =        6573
Routed  396/496 Partitions, Violations =        6573
Routed  398/496 Partitions, Violations =        6588
Routed  400/496 Partitions, Violations =        6590
Routed  402/496 Partitions, Violations =        6593
Routed  404/496 Partitions, Violations =        6565
Routed  406/496 Partitions, Violations =        6586
Routed  408/496 Partitions, Violations =        6611
Routed  410/496 Partitions, Violations =        6619
Routed  412/496 Partitions, Violations =        6626
Routed  414/496 Partitions, Violations =        6636
Routed  416/496 Partitions, Violations =        6655
Routed  418/496 Partitions, Violations =        6664
Routed  420/496 Partitions, Violations =        6675
Routed  422/496 Partitions, Violations =        6674
Routed  424/496 Partitions, Violations =        6683
Routed  426/496 Partitions, Violations =        6679
Routed  428/496 Partitions, Violations =        6694
Routed  430/496 Partitions, Violations =        6701
Routed  432/496 Partitions, Violations =        6709
Routed  434/496 Partitions, Violations =        6694
Routed  436/496 Partitions, Violations =        6712
Routed  438/496 Partitions, Violations =        6736
Routed  440/496 Partitions, Violations =        6738
Routed  442/496 Partitions, Violations =        6741
Routed  444/496 Partitions, Violations =        6744
Routed  446/496 Partitions, Violations =        6769
Routed  448/496 Partitions, Violations =        6754
Routed  450/496 Partitions, Violations =        6774
Routed  452/496 Partitions, Violations =        6776
Routed  454/496 Partitions, Violations =        6782
Routed  456/496 Partitions, Violations =        6782
Routed  458/496 Partitions, Violations =        6797
Routed  460/496 Partitions, Violations =        6796
Routed  462/496 Partitions, Violations =        6797
Routed  464/496 Partitions, Violations =        6795
Routed  466/496 Partitions, Violations =        6793
Routed  468/496 Partitions, Violations =        6787
Routed  470/496 Partitions, Violations =        6787
Routed  472/496 Partitions, Violations =        6797
Routed  474/496 Partitions, Violations =        6803
Routed  476/496 Partitions, Violations =        6803
Routed  478/496 Partitions, Violations =        6810
Routed  480/496 Partitions, Violations =        6815
Routed  482/496 Partitions, Violations =        6821
Routed  484/496 Partitions, Violations =        6821
Routed  486/496 Partitions, Violations =        6823
Routed  488/496 Partitions, Violations =        6829
Routed  490/496 Partitions, Violations =        6829
Routed  492/496 Partitions, Violations =        6828
Routed  494/496 Partitions, Violations =        6836
Routed  496/496 Partitions, Violations =        6835

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      6835
        Diff net spacing : 997
        Double pattern hard mask space : 1841
        End of line enclosure : 51
        Less than minimum area : 263
        Less than minimum width : 112
        Local double pattern cycle : 3
        Off-grid : 127
        Same net spacing : 5
        Same net via-cut spacing : 123
        Short : 3033
        Internal-only types : 280

[Iter 4] Elapsed real time: 0:02:07 
[Iter 4] Elapsed cpu  time: sys=0:00:03 usr=0:07:24 total=0:07:27
[Iter 4] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 4] Total (MB): Used  132  Alloctr  134  Proc 3841 

End DR iteration 4 with 496 parts

Start DR iteration 5: non-uniform partition
Routed  1/533 Partitions, Violations =  6694
Routed  2/533 Partitions, Violations =  6661
Routed  4/533 Partitions, Violations =  6686
Routed  6/533 Partitions, Violations =  6638
Routed  8/533 Partitions, Violations =  6625
Routed  10/533 Partitions, Violations = 6595
Routed  12/533 Partitions, Violations = 6565
Routed  14/533 Partitions, Violations = 6623
Routed  16/533 Partitions, Violations = 6531
Routed  18/533 Partitions, Violations = 6532
Routed  20/533 Partitions, Violations = 6545
Routed  22/533 Partitions, Violations = 6518
Routed  24/533 Partitions, Violations = 6542
Routed  26/533 Partitions, Violations = 6502
Routed  28/533 Partitions, Violations = 6499
Routed  30/533 Partitions, Violations = 6494
Routed  32/533 Partitions, Violations = 6523
Routed  34/533 Partitions, Violations = 6524
Routed  36/533 Partitions, Violations = 6501
Routed  38/533 Partitions, Violations = 6451
Routed  40/533 Partitions, Violations = 6431
Routed  42/533 Partitions, Violations = 6456
Routed  44/533 Partitions, Violations = 6458
Routed  46/533 Partitions, Violations = 6450
Routed  48/533 Partitions, Violations = 6452
Routed  50/533 Partitions, Violations = 6427
Routed  52/533 Partitions, Violations = 6409
Routed  54/533 Partitions, Violations = 6418
Routed  56/533 Partitions, Violations = 6378
Routed  58/533 Partitions, Violations = 6366
Routed  60/533 Partitions, Violations = 6349
Routed  62/533 Partitions, Violations = 6345
Routed  64/533 Partitions, Violations = 6316
Routed  66/533 Partitions, Violations = 6334
Routed  68/533 Partitions, Violations = 6316
Routed  70/533 Partitions, Violations = 6305
Routed  72/533 Partitions, Violations = 6316
Routed  74/533 Partitions, Violations = 6289
Routed  76/533 Partitions, Violations = 6278
Routed  78/533 Partitions, Violations = 6285
Routed  80/533 Partitions, Violations = 6305
Routed  82/533 Partitions, Violations = 6252
Routed  84/533 Partitions, Violations = 6234
Routed  86/533 Partitions, Violations = 6223
Routed  88/533 Partitions, Violations = 6239
Routed  90/533 Partitions, Violations = 6221
Routed  92/533 Partitions, Violations = 6207
Routed  94/533 Partitions, Violations = 6211
Routed  96/533 Partitions, Violations = 6197
Routed  98/533 Partitions, Violations = 6202
Routed  100/533 Partitions, Violations =        6175
Routed  102/533 Partitions, Violations =        6205
Routed  104/533 Partitions, Violations =        6133
Routed  106/533 Partitions, Violations =        6151
Routed  108/533 Partitions, Violations =        6133
Routed  110/533 Partitions, Violations =        6116
Routed  112/533 Partitions, Violations =        6114
Routed  114/533 Partitions, Violations =        6099
Routed  116/533 Partitions, Violations =        6097
Routed  118/533 Partitions, Violations =        6103
Routed  120/533 Partitions, Violations =        6110
Routed  122/533 Partitions, Violations =        6102
Routed  124/533 Partitions, Violations =        6090
Routed  126/533 Partitions, Violations =        6090
Routed  128/533 Partitions, Violations =        6066
Routed  130/533 Partitions, Violations =        6056
Routed  132/533 Partitions, Violations =        6031
Routed  134/533 Partitions, Violations =        6043
Routed  136/533 Partitions, Violations =        6034
Routed  138/533 Partitions, Violations =        6029
Routed  140/533 Partitions, Violations =        6038
Routed  142/533 Partitions, Violations =        6013
Routed  144/533 Partitions, Violations =        6011
Routed  146/533 Partitions, Violations =        6000
Routed  148/533 Partitions, Violations =        5999
Routed  150/533 Partitions, Violations =        6010
Routed  152/533 Partitions, Violations =        5982
Routed  154/533 Partitions, Violations =        5996
Routed  156/533 Partitions, Violations =        5955
Routed  158/533 Partitions, Violations =        5942
Routed  160/533 Partitions, Violations =        5970
Routed  162/533 Partitions, Violations =        5981
Routed  164/533 Partitions, Violations =        5942
Routed  166/533 Partitions, Violations =        5944
Routed  168/533 Partitions, Violations =        5950
Routed  170/533 Partitions, Violations =        5924
Routed  172/533 Partitions, Violations =        5905
Routed  174/533 Partitions, Violations =        5930
Routed  176/533 Partitions, Violations =        5925
Routed  178/533 Partitions, Violations =        5908
Routed  180/533 Partitions, Violations =        5921
Routed  182/533 Partitions, Violations =        5874
Routed  184/533 Partitions, Violations =        5884
Routed  186/533 Partitions, Violations =        5863
Routed  188/533 Partitions, Violations =        5860
Routed  190/533 Partitions, Violations =        5852
Routed  192/533 Partitions, Violations =        5860
Routed  194/533 Partitions, Violations =        5836
Routed  196/533 Partitions, Violations =        5853
Routed  198/533 Partitions, Violations =        5832
Routed  200/533 Partitions, Violations =        5818
Routed  202/533 Partitions, Violations =        5825
Routed  204/533 Partitions, Violations =        5823
Routed  206/533 Partitions, Violations =        5828
Routed  208/533 Partitions, Violations =        5839
Routed  210/533 Partitions, Violations =        5831
Routed  212/533 Partitions, Violations =        5827
Routed  214/533 Partitions, Violations =        5823
Routed  216/533 Partitions, Violations =        5828
Routed  218/533 Partitions, Violations =        5842
Routed  220/533 Partitions, Violations =        5816
Routed  222/533 Partitions, Violations =        5846
Routed  224/533 Partitions, Violations =        5787
Routed  226/533 Partitions, Violations =        5788
Routed  228/533 Partitions, Violations =        5805
Routed  230/533 Partitions, Violations =        5813
Routed  232/533 Partitions, Violations =        5804
Routed  234/533 Partitions, Violations =        5844
Routed  236/533 Partitions, Violations =        5821
Routed  238/533 Partitions, Violations =        5839
Routed  240/533 Partitions, Violations =        5826
Routed  242/533 Partitions, Violations =        5838
Routed  244/533 Partitions, Violations =        5826
Routed  246/533 Partitions, Violations =        5830
Routed  248/533 Partitions, Violations =        5830
Routed  250/533 Partitions, Violations =        5807
Routed  252/533 Partitions, Violations =        5806
Routed  254/533 Partitions, Violations =        5808
Routed  256/533 Partitions, Violations =        5802
Routed  258/533 Partitions, Violations =        5800
Routed  260/533 Partitions, Violations =        5809
Routed  262/533 Partitions, Violations =        5787
Routed  264/533 Partitions, Violations =        5777
Routed  266/533 Partitions, Violations =        5791
Routed  268/533 Partitions, Violations =        5790
Routed  270/533 Partitions, Violations =        5792
Routed  272/533 Partitions, Violations =        5774
Routed  274/533 Partitions, Violations =        5796
Routed  276/533 Partitions, Violations =        5773
Routed  278/533 Partitions, Violations =        5778
Routed  280/533 Partitions, Violations =        5765
Routed  282/533 Partitions, Violations =        5771
Routed  284/533 Partitions, Violations =        5754
Routed  286/533 Partitions, Violations =        5748
Routed  288/533 Partitions, Violations =        5755
Routed  290/533 Partitions, Violations =        5774
Routed  292/533 Partitions, Violations =        5746
Routed  294/533 Partitions, Violations =        5755
Routed  296/533 Partitions, Violations =        5753
Routed  298/533 Partitions, Violations =        5716
Routed  300/533 Partitions, Violations =        5730
Routed  302/533 Partitions, Violations =        5743
Routed  304/533 Partitions, Violations =        5746
Routed  306/533 Partitions, Violations =        5746
Routed  308/533 Partitions, Violations =        5765
Routed  310/533 Partitions, Violations =        5718
Routed  312/533 Partitions, Violations =        5724
Routed  314/533 Partitions, Violations =        5743
Routed  316/533 Partitions, Violations =        5740
Routed  318/533 Partitions, Violations =        5739
Routed  320/533 Partitions, Violations =        5743
Routed  322/533 Partitions, Violations =        5754
Routed  324/533 Partitions, Violations =        5749
Routed  326/533 Partitions, Violations =        5760
Routed  328/533 Partitions, Violations =        5782
Routed  330/533 Partitions, Violations =        5736
Routed  332/533 Partitions, Violations =        5724
Routed  334/533 Partitions, Violations =        5733
Routed  336/533 Partitions, Violations =        5716
Routed  338/533 Partitions, Violations =        5725
Routed  340/533 Partitions, Violations =        5726
Routed  342/533 Partitions, Violations =        5700
Routed  344/533 Partitions, Violations =        5715
Routed  346/533 Partitions, Violations =        5702
Routed  348/533 Partitions, Violations =        5714
Routed  350/533 Partitions, Violations =        5721
Routed  352/533 Partitions, Violations =        5713
Routed  354/533 Partitions, Violations =        5698
Routed  356/533 Partitions, Violations =        5718
Routed  358/533 Partitions, Violations =        5704
Routed  360/533 Partitions, Violations =        5714
Routed  362/533 Partitions, Violations =        5695
Routed  364/533 Partitions, Violations =        5697
Routed  366/533 Partitions, Violations =        5713
Routed  368/533 Partitions, Violations =        5684
Routed  370/533 Partitions, Violations =        5672
Routed  372/533 Partitions, Violations =        5701
Routed  374/533 Partitions, Violations =        5685
Routed  376/533 Partitions, Violations =        5686
Routed  378/533 Partitions, Violations =        5695
Routed  380/533 Partitions, Violations =        5679
Routed  382/533 Partitions, Violations =        5672
Routed  384/533 Partitions, Violations =        5668
Routed  386/533 Partitions, Violations =        5677
Routed  388/533 Partitions, Violations =        5648
Routed  390/533 Partitions, Violations =        5659
Routed  392/533 Partitions, Violations =        5691
Routed  394/533 Partitions, Violations =        5680
Routed  396/533 Partitions, Violations =        5689
Routed  398/533 Partitions, Violations =        5682
Routed  400/533 Partitions, Violations =        5678
Routed  402/533 Partitions, Violations =        5665
Routed  404/533 Partitions, Violations =        5669
Routed  406/533 Partitions, Violations =        5668
Routed  408/533 Partitions, Violations =        5670
Routed  410/533 Partitions, Violations =        5660
Routed  412/533 Partitions, Violations =        5678
Routed  414/533 Partitions, Violations =        5686
Routed  416/533 Partitions, Violations =        5643
Routed  418/533 Partitions, Violations =        5656
Routed  420/533 Partitions, Violations =        5679
Routed  422/533 Partitions, Violations =        5683
Routed  424/533 Partitions, Violations =        5688
Routed  426/533 Partitions, Violations =        5687
Routed  428/533 Partitions, Violations =        5688
Routed  430/533 Partitions, Violations =        5699
Routed  432/533 Partitions, Violations =        5685
Routed  434/533 Partitions, Violations =        5680
Routed  436/533 Partitions, Violations =        5682
Routed  438/533 Partitions, Violations =        5664
Routed  440/533 Partitions, Violations =        5673
Routed  442/533 Partitions, Violations =        5690
Routed  444/533 Partitions, Violations =        5698
Routed  446/533 Partitions, Violations =        5698
Routed  448/533 Partitions, Violations =        5700
Routed  450/533 Partitions, Violations =        5671
Routed  452/533 Partitions, Violations =        5674
Routed  454/533 Partitions, Violations =        5663
Routed  456/533 Partitions, Violations =        5658
Routed  458/533 Partitions, Violations =        5639
Routed  460/533 Partitions, Violations =        5640
Routed  462/533 Partitions, Violations =        5640
Routed  464/533 Partitions, Violations =        5645
Routed  466/533 Partitions, Violations =        5661
Routed  468/533 Partitions, Violations =        5665
Routed  470/533 Partitions, Violations =        5654
Routed  472/533 Partitions, Violations =        5642
Routed  474/533 Partitions, Violations =        5646
Routed  476/533 Partitions, Violations =        5623
Routed  478/533 Partitions, Violations =        5641
Routed  480/533 Partitions, Violations =        5640
Routed  482/533 Partitions, Violations =        5638
Routed  484/533 Partitions, Violations =        5645
Routed  486/533 Partitions, Violations =        5645
Routed  488/533 Partitions, Violations =        5646
Routed  490/533 Partitions, Violations =        5642
Routed  492/533 Partitions, Violations =        5644
Routed  494/533 Partitions, Violations =        5643
Routed  496/533 Partitions, Violations =        5643
Routed  498/533 Partitions, Violations =        5651
Routed  500/533 Partitions, Violations =        5653
Routed  502/533 Partitions, Violations =        5659
Routed  504/533 Partitions, Violations =        5658
Routed  506/533 Partitions, Violations =        5658
Routed  508/533 Partitions, Violations =        5658
Routed  510/533 Partitions, Violations =        5643
Routed  512/533 Partitions, Violations =        5657
Routed  514/533 Partitions, Violations =        5655
Routed  516/533 Partitions, Violations =        5651
Routed  518/533 Partitions, Violations =        5652
Routed  520/533 Partitions, Violations =        5656
Routed  522/533 Partitions, Violations =        5658
Routed  524/533 Partitions, Violations =        5668
Routed  526/533 Partitions, Violations =        5669
Routed  528/533 Partitions, Violations =        5669
Routed  530/533 Partitions, Violations =        5671
Routed  532/533 Partitions, Violations =        5680

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      5680
        Diff net spacing : 1230
        Diff net via-cut spacing : 1
        Double pattern hard mask space : 1652
        Less than minimum area : 48
        Less than minimum width : 127
        Local double pattern cycle : 1
        Off-grid : 20
        Same net spacing : 1
        Same net via-cut spacing : 15
        Short : 2444
        Internal-only types : 141

[Iter 5] Elapsed real time: 0:02:43 
[Iter 5] Elapsed cpu  time: sys=0:00:03 usr=0:09:07 total=0:09:11
[Iter 5] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 5] Total (MB): Used  132  Alloctr  134  Proc 3841 

End DR iteration 5 with 533 parts

Start DR iteration 6: non-uniform partition
Routed  1/519 Partitions, Violations =  5583
Routed  2/519 Partitions, Violations =  5577
Routed  4/519 Partitions, Violations =  5613
Routed  6/519 Partitions, Violations =  5662
Routed  8/519 Partitions, Violations =  5593
Routed  10/519 Partitions, Violations = 5606
Routed  12/519 Partitions, Violations = 5609
Routed  14/519 Partitions, Violations = 5640
Routed  16/519 Partitions, Violations = 5592
Routed  18/519 Partitions, Violations = 5611
Routed  20/519 Partitions, Violations = 5597
Routed  22/519 Partitions, Violations = 5646
Routed  24/519 Partitions, Violations = 5648
Routed  26/519 Partitions, Violations = 5648
Routed  28/519 Partitions, Violations = 5638
Routed  30/519 Partitions, Violations = 5640
Routed  32/519 Partitions, Violations = 5665
Routed  34/519 Partitions, Violations = 5657
Routed  36/519 Partitions, Violations = 5652
Routed  38/519 Partitions, Violations = 5640
Routed  40/519 Partitions, Violations = 5658
Routed  42/519 Partitions, Violations = 5646
Routed  44/519 Partitions, Violations = 5649
Routed  46/519 Partitions, Violations = 5673
Routed  48/519 Partitions, Violations = 5664
Routed  50/519 Partitions, Violations = 5672
Routed  52/519 Partitions, Violations = 5669
Routed  54/519 Partitions, Violations = 5685
Routed  56/519 Partitions, Violations = 5678
Routed  58/519 Partitions, Violations = 5727
Routed  60/519 Partitions, Violations = 5731
Routed  62/519 Partitions, Violations = 5704
Routed  64/519 Partitions, Violations = 5730
Routed  66/519 Partitions, Violations = 5729
Routed  68/519 Partitions, Violations = 5710
Routed  70/519 Partitions, Violations = 5710
Routed  72/519 Partitions, Violations = 5710
Routed  74/519 Partitions, Violations = 5718
Routed  76/519 Partitions, Violations = 5746
Routed  78/519 Partitions, Violations = 5750
Routed  80/519 Partitions, Violations = 5734
Routed  82/519 Partitions, Violations = 5733
Routed  84/519 Partitions, Violations = 5777
Routed  86/519 Partitions, Violations = 5832
Routed  88/519 Partitions, Violations = 5793
Routed  90/519 Partitions, Violations = 5818
Routed  92/519 Partitions, Violations = 5853
Routed  94/519 Partitions, Violations = 5845
Routed  96/519 Partitions, Violations = 5837
Routed  98/519 Partitions, Violations = 5842
Routed  100/519 Partitions, Violations =        5890
Routed  102/519 Partitions, Violations =        5881
Routed  104/519 Partitions, Violations =        5846
Routed  106/519 Partitions, Violations =        5864
Routed  108/519 Partitions, Violations =        5868
Routed  110/519 Partitions, Violations =        5869
Routed  112/519 Partitions, Violations =        5862
Routed  114/519 Partitions, Violations =        5888
Routed  116/519 Partitions, Violations =        5875
Routed  118/519 Partitions, Violations =        5887
Routed  120/519 Partitions, Violations =        5912
Routed  122/519 Partitions, Violations =        5915
Routed  124/519 Partitions, Violations =        5909
Routed  126/519 Partitions, Violations =        5898
Routed  128/519 Partitions, Violations =        5922
Routed  130/519 Partitions, Violations =        5928
Routed  132/519 Partitions, Violations =        5957
Routed  134/519 Partitions, Violations =        5955
Routed  136/519 Partitions, Violations =        5970
Routed  138/519 Partitions, Violations =        5947
Routed  140/519 Partitions, Violations =        5943
Routed  142/519 Partitions, Violations =        5969
Routed  144/519 Partitions, Violations =        5966
Routed  146/519 Partitions, Violations =        5984
Routed  148/519 Partitions, Violations =        5966
Routed  150/519 Partitions, Violations =        5992
Routed  152/519 Partitions, Violations =        5994
Routed  154/519 Partitions, Violations =        6005
Routed  156/519 Partitions, Violations =        6001
Routed  158/519 Partitions, Violations =        5998
Routed  160/519 Partitions, Violations =        5996
Routed  162/519 Partitions, Violations =        6003
Routed  164/519 Partitions, Violations =        6013
Routed  166/519 Partitions, Violations =        6013
Routed  168/519 Partitions, Violations =        6023
Routed  170/519 Partitions, Violations =        6031
Routed  172/519 Partitions, Violations =        6061
Routed  174/519 Partitions, Violations =        6042
Routed  176/519 Partitions, Violations =        6061
Routed  178/519 Partitions, Violations =        6046
Routed  180/519 Partitions, Violations =        6040
Routed  182/519 Partitions, Violations =        6061
Routed  184/519 Partitions, Violations =        6056
Routed  186/519 Partitions, Violations =        6048
Routed  188/519 Partitions, Violations =        6062
Routed  190/519 Partitions, Violations =        6080
Routed  192/519 Partitions, Violations =        6130
Routed  194/519 Partitions, Violations =        6116
Routed  196/519 Partitions, Violations =        6103
Routed  198/519 Partitions, Violations =        6104
Routed  200/519 Partitions, Violations =        6103
Routed  202/519 Partitions, Violations =        6105
Routed  204/519 Partitions, Violations =        6151
Routed  206/519 Partitions, Violations =        6131
Routed  208/519 Partitions, Violations =        6117
Routed  210/519 Partitions, Violations =        6144
Routed  212/519 Partitions, Violations =        6137
Routed  214/519 Partitions, Violations =        6143
Routed  216/519 Partitions, Violations =        6146
Routed  218/519 Partitions, Violations =        6153
Routed  220/519 Partitions, Violations =        6178
Routed  222/519 Partitions, Violations =        6187
Routed  224/519 Partitions, Violations =        6152
Routed  226/519 Partitions, Violations =        6157
Routed  228/519 Partitions, Violations =        6203
Routed  230/519 Partitions, Violations =        6193
Routed  232/519 Partitions, Violations =        6180
Routed  234/519 Partitions, Violations =        6233
Routed  236/519 Partitions, Violations =        6245
Routed  238/519 Partitions, Violations =        6213
Routed  240/519 Partitions, Violations =        6216
Routed  242/519 Partitions, Violations =        6213
Routed  244/519 Partitions, Violations =        6210
Routed  246/519 Partitions, Violations =        6240
Routed  248/519 Partitions, Violations =        6220
Routed  250/519 Partitions, Violations =        6248
Routed  252/519 Partitions, Violations =        6237
Routed  254/519 Partitions, Violations =        6252
Routed  256/519 Partitions, Violations =        6262
Routed  258/519 Partitions, Violations =        6272
Routed  260/519 Partitions, Violations =        6314
Routed  262/519 Partitions, Violations =        6317
Routed  264/519 Partitions, Violations =        6310
Routed  266/519 Partitions, Violations =        6318
Routed  268/519 Partitions, Violations =        6318
Routed  270/519 Partitions, Violations =        6355
Routed  272/519 Partitions, Violations =        6355
Routed  274/519 Partitions, Violations =        6375
Routed  276/519 Partitions, Violations =        6372
Routed  278/519 Partitions, Violations =        6370
Routed  280/519 Partitions, Violations =        6379
Routed  282/519 Partitions, Violations =        6380
Routed  284/519 Partitions, Violations =        6370
Routed  286/519 Partitions, Violations =        6364
Routed  288/519 Partitions, Violations =        6378
Routed  290/519 Partitions, Violations =        6368
Routed  292/519 Partitions, Violations =        6392
Routed  294/519 Partitions, Violations =        6386
Routed  296/519 Partitions, Violations =        6413
Routed  298/519 Partitions, Violations =        6409
Routed  300/519 Partitions, Violations =        6405
Routed  302/519 Partitions, Violations =        6417
Routed  304/519 Partitions, Violations =        6436
Routed  306/519 Partitions, Violations =        6470
Routed  308/519 Partitions, Violations =        6470
Routed  310/519 Partitions, Violations =        6463
Routed  312/519 Partitions, Violations =        6478
Routed  314/519 Partitions, Violations =        6486
Routed  316/519 Partitions, Violations =        6487
Routed  318/519 Partitions, Violations =        6488
Routed  320/519 Partitions, Violations =        6483
Routed  322/519 Partitions, Violations =        6475
Routed  324/519 Partitions, Violations =        6485
Routed  326/519 Partitions, Violations =        6478
Routed  328/519 Partitions, Violations =        6479
Routed  330/519 Partitions, Violations =        6482
Routed  332/519 Partitions, Violations =        6490
Routed  334/519 Partitions, Violations =        6513
Routed  336/519 Partitions, Violations =        6529
Routed  338/519 Partitions, Violations =        6516
Routed  340/519 Partitions, Violations =        6516
Routed  342/519 Partitions, Violations =        6520
Routed  344/519 Partitions, Violations =        6527
Routed  346/519 Partitions, Violations =        6525
Routed  348/519 Partitions, Violations =        6521
Routed  350/519 Partitions, Violations =        6545
Routed  352/519 Partitions, Violations =        6516
Routed  354/519 Partitions, Violations =        6512
Routed  356/519 Partitions, Violations =        6552
Routed  358/519 Partitions, Violations =        6555
Routed  360/519 Partitions, Violations =        6557
Routed  362/519 Partitions, Violations =        6563
Routed  364/519 Partitions, Violations =        6577
Routed  366/519 Partitions, Violations =        6563
Routed  368/519 Partitions, Violations =        6554
Routed  370/519 Partitions, Violations =        6554
Routed  372/519 Partitions, Violations =        6567
Routed  374/519 Partitions, Violations =        6581
Routed  376/519 Partitions, Violations =        6593
Routed  378/519 Partitions, Violations =        6576
Routed  380/519 Partitions, Violations =        6613
Routed  382/519 Partitions, Violations =        6621
Routed  384/519 Partitions, Violations =        6630
Routed  386/519 Partitions, Violations =        6620
Routed  388/519 Partitions, Violations =        6621
Routed  390/519 Partitions, Violations =        6640
Routed  392/519 Partitions, Violations =        6646
Routed  394/519 Partitions, Violations =        6665
Routed  396/519 Partitions, Violations =        6648
Routed  398/519 Partitions, Violations =        6661
Routed  400/519 Partitions, Violations =        6666
Routed  402/519 Partitions, Violations =        6672
Routed  404/519 Partitions, Violations =        6693
Routed  406/519 Partitions, Violations =        6669
Routed  408/519 Partitions, Violations =        6679
Routed  410/519 Partitions, Violations =        6679
Routed  412/519 Partitions, Violations =        6659
Routed  414/519 Partitions, Violations =        6695
Routed  416/519 Partitions, Violations =        6708
Routed  418/519 Partitions, Violations =        6707
Routed  420/519 Partitions, Violations =        6704
Routed  422/519 Partitions, Violations =        6700
Routed  424/519 Partitions, Violations =        6705
Routed  426/519 Partitions, Violations =        6712
Routed  428/519 Partitions, Violations =        6702
Routed  430/519 Partitions, Violations =        6747
Routed  432/519 Partitions, Violations =        6740
Routed  434/519 Partitions, Violations =        6724
Routed  436/519 Partitions, Violations =        6756
Routed  438/519 Partitions, Violations =        6779
Routed  440/519 Partitions, Violations =        6765
Routed  442/519 Partitions, Violations =        6771
Routed  444/519 Partitions, Violations =        6779
Routed  446/519 Partitions, Violations =        6771
Routed  448/519 Partitions, Violations =        6786
Routed  450/519 Partitions, Violations =        6787
Routed  452/519 Partitions, Violations =        6790
Routed  454/519 Partitions, Violations =        6792
Routed  456/519 Partitions, Violations =        6807
Routed  458/519 Partitions, Violations =        6814
Routed  460/519 Partitions, Violations =        6816
Routed  462/519 Partitions, Violations =        6806
Routed  464/519 Partitions, Violations =        6805
Routed  466/519 Partitions, Violations =        6825
Routed  468/519 Partitions, Violations =        6848
Routed  470/519 Partitions, Violations =        6849
Routed  472/519 Partitions, Violations =        6837
Routed  474/519 Partitions, Violations =        6850
Routed  476/519 Partitions, Violations =        6823
Routed  478/519 Partitions, Violations =        6838
Routed  480/519 Partitions, Violations =        6856
Routed  482/519 Partitions, Violations =        6878
Routed  484/519 Partitions, Violations =        6882
Routed  486/519 Partitions, Violations =        6904
Routed  488/519 Partitions, Violations =        6904
Routed  490/519 Partitions, Violations =        6904
Routed  492/519 Partitions, Violations =        6906
Routed  494/519 Partitions, Violations =        6907
Routed  496/519 Partitions, Violations =        6914
Routed  498/519 Partitions, Violations =        6918
Routed  500/519 Partitions, Violations =        6935
Routed  502/519 Partitions, Violations =        6934
Routed  504/519 Partitions, Violations =        6940
Routed  506/519 Partitions, Violations =        6941
Routed  508/519 Partitions, Violations =        6941
Routed  510/519 Partitions, Violations =        6944
Routed  512/519 Partitions, Violations =        6943
Routed  514/519 Partitions, Violations =        6946
Routed  516/519 Partitions, Violations =        6947
Routed  518/519 Partitions, Violations =        6954

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      6955
        Diff net spacing : 1018
        Double pattern hard mask space : 1852
        End of line enclosure : 48
        Less than minimum area : 268
        Less than minimum width : 107
        Local double pattern cycle : 5
        Off-grid : 129
        Same net spacing : 7
        Same net via-cut spacing : 151
        Short : 3060
        Internal-only types : 310

[Iter 6] Elapsed real time: 0:03:35 
[Iter 6] Elapsed cpu  time: sys=0:00:04 usr=0:11:41 total=0:11:45
[Iter 6] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 6] Total (MB): Used  132  Alloctr  135  Proc 3841 

End DR iteration 6 with 519 parts


Switch back to normal partition bloat and recalculate DRC:

Begin full DRC check ...

Information: Using 8 threads for routing. (ZRT-444)
Checked 6/100 Partitions, Violations =  6870
Checked 7/100 Partitions, Violations =  6667
Checked 8/100 Partitions, Violations =  6667
Checked 12/100 Partitions, Violations = 6784
Checked 31/100 Partitions, Violations = 6638
Checked 32/100 Partitions, Violations = 6655
Checked 33/100 Partitions, Violations = 6740
Checked 34/100 Partitions, Violations = 6930
Checked 35/100 Partitions, Violations = 6667
Checked 36/100 Partitions, Violations = 6484
Checked 40/100 Partitions, Violations = 6588
Checked 44/100 Partitions, Violations = 6858
Checked 54/100 Partitions, Violations = 6610
Checked 56/100 Partitions, Violations = 6610
Checked 57/100 Partitions, Violations = 6531
Checked 60/100 Partitions, Violations = 6787
Checked 66/100 Partitions, Violations = 6693
Checked 68/100 Partitions, Violations = 6889
Checked 72/100 Partitions, Violations = 6889
Checked 76/100 Partitions, Violations = 6634
Checked 80/100 Partitions, Violations = 6738
Checked 84/100 Partitions, Violations = 6493
Checked 88/100 Partitions, Violations = 6799
Checked 92/100 Partitions, Violations = 6703
Checked 96/100 Partitions, Violations = 6792
Checked 100/100 Partitions, Violations =        6839

Check local double pattern cycle DRC:
Checked 7/121 Partitions, Violations =  6839
Checked 10/121 Partitions, Violations = 6839
Checked 11/121 Partitions, Violations = 6839
Checked 12/121 Partitions, Violations = 6839
Checked 27/121 Partitions, Violations = 6839
Checked 28/121 Partitions, Violations = 6839
Checked 29/121 Partitions, Violations = 6839
Checked 30/121 Partitions, Violations = 6839
Checked 32/121 Partitions, Violations = 6839
Checked 39/121 Partitions, Violations = 6839
Checked 48/121 Partitions, Violations = 6839
Checked 49/121 Partitions, Violations = 6839
Checked 50/121 Partitions, Violations = 6839
Checked 60/121 Partitions, Violations = 6839
Checked 61/121 Partitions, Violations = 6839
Checked 62/121 Partitions, Violations = 6839
Checked 64/121 Partitions, Violations = 6839
Checked 69/121 Partitions, Violations = 6839
Checked 72/121 Partitions, Violations = 6839
Checked 76/121 Partitions, Violations = 6839
Checked 83/121 Partitions, Violations = 6839
Checked 84/121 Partitions, Violations = 6839
Checked 88/121 Partitions, Violations = 6839
Checked 92/121 Partitions, Violations = 6839
Checked 96/121 Partitions, Violations = 6839
Checked 100/121 Partitions, Violations =        6839
Checked 104/121 Partitions, Violations =        6839
Checked 108/121 Partitions, Violations =        6839
Checked 112/121 Partitions, Violations =        6839
Checked 116/121 Partitions, Violations =        6839
Checked 120/121 Partitions, Violations =        6839
[DRC CHECK] Elapsed real time: 0:03:39 
[DRC CHECK] Elapsed cpu  time: sys=0:00:04 usr=0:12:02 total=0:12:06
[DRC CHECK] Stage (MB): Used   18  Alloctr   18  Proc    0 
[DRC CHECK] Total (MB): Used  132  Alloctr  134  Proc 3841 
Start DR iteration 7: non-uniform partition
Routed  1/496 Partitions, Violations =  6756
Routed  2/496 Partitions, Violations =  6750
Routed  4/496 Partitions, Violations =  6740
Routed  6/496 Partitions, Violations =  6685
Routed  8/496 Partitions, Violations =  6665
Routed  10/496 Partitions, Violations = 6670
Routed  12/496 Partitions, Violations = 6619
Routed  14/496 Partitions, Violations = 6610
Routed  16/496 Partitions, Violations = 6595
Routed  18/496 Partitions, Violations = 6582
Routed  20/496 Partitions, Violations = 6575
Routed  22/496 Partitions, Violations = 6577
Routed  24/496 Partitions, Violations = 6585
Routed  26/496 Partitions, Violations = 6546
Routed  28/496 Partitions, Violations = 6538
Routed  30/496 Partitions, Violations = 6511
Routed  32/496 Partitions, Violations = 6515
Routed  34/496 Partitions, Violations = 6529
Routed  36/496 Partitions, Violations = 6512
Routed  38/496 Partitions, Violations = 6556
Routed  40/496 Partitions, Violations = 6521
Routed  42/496 Partitions, Violations = 6516
Routed  44/496 Partitions, Violations = 6509
Routed  46/496 Partitions, Violations = 6541
Routed  48/496 Partitions, Violations = 6509
Routed  50/496 Partitions, Violations = 6499
Routed  52/496 Partitions, Violations = 6504
Routed  54/496 Partitions, Violations = 6473
Routed  56/496 Partitions, Violations = 6503
Routed  58/496 Partitions, Violations = 6465
Routed  60/496 Partitions, Violations = 6488
Routed  62/496 Partitions, Violations = 6458
Routed  64/496 Partitions, Violations = 6465
Routed  66/496 Partitions, Violations = 6483
Routed  68/496 Partitions, Violations = 6456
Routed  70/496 Partitions, Violations = 6419
Routed  72/496 Partitions, Violations = 6433
Routed  74/496 Partitions, Violations = 6414
Routed  76/496 Partitions, Violations = 6380
Routed  78/496 Partitions, Violations = 6368
Routed  80/496 Partitions, Violations = 6342
Routed  82/496 Partitions, Violations = 6365
Routed  84/496 Partitions, Violations = 6346
Routed  86/496 Partitions, Violations = 6350
Routed  88/496 Partitions, Violations = 6303
Routed  90/496 Partitions, Violations = 6301
Routed  92/496 Partitions, Violations = 6304
Routed  94/496 Partitions, Violations = 6329
Routed  96/496 Partitions, Violations = 6328
Routed  98/496 Partitions, Violations = 6308
Routed  100/496 Partitions, Violations =        6318
Routed  102/496 Partitions, Violations =        6294
Routed  104/496 Partitions, Violations =        6303
Routed  106/496 Partitions, Violations =        6274
Routed  108/496 Partitions, Violations =        6273
Routed  110/496 Partitions, Violations =        6255
Routed  112/496 Partitions, Violations =        6257
Routed  114/496 Partitions, Violations =        6261
Routed  116/496 Partitions, Violations =        6224
Routed  118/496 Partitions, Violations =        6212
Routed  120/496 Partitions, Violations =        6219
Routed  122/496 Partitions, Violations =        6194
Routed  124/496 Partitions, Violations =        6166
Routed  126/496 Partitions, Violations =        6151
Routed  128/496 Partitions, Violations =        6180
Routed  130/496 Partitions, Violations =        6169
Routed  132/496 Partitions, Violations =        6171
Routed  134/496 Partitions, Violations =        6154
Routed  136/496 Partitions, Violations =        6159
Routed  138/496 Partitions, Violations =        6171
Routed  140/496 Partitions, Violations =        6141
Routed  142/496 Partitions, Violations =        6132
Routed  144/496 Partitions, Violations =        6133
Routed  146/496 Partitions, Violations =        6096
Routed  148/496 Partitions, Violations =        6088
Routed  150/496 Partitions, Violations =        6107
Routed  152/496 Partitions, Violations =        6075
Routed  154/496 Partitions, Violations =        6081
Routed  156/496 Partitions, Violations =        6095
Routed  158/496 Partitions, Violations =        6078
Routed  160/496 Partitions, Violations =        6074
Routed  162/496 Partitions, Violations =        6071
Routed  164/496 Partitions, Violations =        6085
Routed  166/496 Partitions, Violations =        6069
Routed  168/496 Partitions, Violations =        6088
Routed  170/496 Partitions, Violations =        6062
Routed  172/496 Partitions, Violations =        6053
Routed  174/496 Partitions, Violations =        6044
Routed  176/496 Partitions, Violations =        6036
Routed  178/496 Partitions, Violations =        6026
Routed  180/496 Partitions, Violations =        6007
Routed  182/496 Partitions, Violations =        6030
Routed  184/496 Partitions, Violations =        6015
Routed  186/496 Partitions, Violations =        6017
Routed  188/496 Partitions, Violations =        6012
Routed  190/496 Partitions, Violations =        6016
Routed  192/496 Partitions, Violations =        5999
Routed  194/496 Partitions, Violations =        6002
Routed  196/496 Partitions, Violations =        6017
Routed  198/496 Partitions, Violations =        5998
Routed  200/496 Partitions, Violations =        5988
Routed  202/496 Partitions, Violations =        5986
Routed  204/496 Partitions, Violations =        6001
Routed  206/496 Partitions, Violations =        6000
Routed  208/496 Partitions, Violations =        6020
Routed  210/496 Partitions, Violations =        6010
Routed  212/496 Partitions, Violations =        6026
Routed  214/496 Partitions, Violations =        6002
Routed  216/496 Partitions, Violations =        6020
Routed  218/496 Partitions, Violations =        6032
Routed  220/496 Partitions, Violations =        6011
Routed  222/496 Partitions, Violations =        6020
Routed  224/496 Partitions, Violations =        6039
Routed  226/496 Partitions, Violations =        5978
Routed  228/496 Partitions, Violations =        6012
Routed  230/496 Partitions, Violations =        5985
Routed  232/496 Partitions, Violations =        5999
Routed  234/496 Partitions, Violations =        5993
Routed  236/496 Partitions, Violations =        5994
Routed  238/496 Partitions, Violations =        5999
Routed  240/496 Partitions, Violations =        5975
Routed  242/496 Partitions, Violations =        5998
Routed  244/496 Partitions, Violations =        5982
Routed  246/496 Partitions, Violations =        5960
Routed  248/496 Partitions, Violations =        5963
Routed  250/496 Partitions, Violations =        5948
Routed  252/496 Partitions, Violations =        5985
Routed  254/496 Partitions, Violations =        5980
Routed  256/496 Partitions, Violations =        5965
Routed  258/496 Partitions, Violations =        5961
Routed  260/496 Partitions, Violations =        5969
Routed  262/496 Partitions, Violations =        5987
Routed  264/496 Partitions, Violations =        5946
Routed  266/496 Partitions, Violations =        5954
Routed  268/496 Partitions, Violations =        5994
Routed  270/496 Partitions, Violations =        5968
Routed  272/496 Partitions, Violations =        5979
Routed  274/496 Partitions, Violations =        5987
Routed  276/496 Partitions, Violations =        5958
Routed  278/496 Partitions, Violations =        5964
Routed  280/496 Partitions, Violations =        5982
Routed  282/496 Partitions, Violations =        5953
Routed  284/496 Partitions, Violations =        5950
Routed  286/496 Partitions, Violations =        5929
Routed  288/496 Partitions, Violations =        5958
Routed  290/496 Partitions, Violations =        5942
Routed  292/496 Partitions, Violations =        5954
Routed  294/496 Partitions, Violations =        5957
Routed  296/496 Partitions, Violations =        5950
Routed  298/496 Partitions, Violations =        5966
Routed  300/496 Partitions, Violations =        5942
Routed  302/496 Partitions, Violations =        5934
Routed  304/496 Partitions, Violations =        5926
Routed  306/496 Partitions, Violations =        5940
Routed  308/496 Partitions, Violations =        5942
Routed  310/496 Partitions, Violations =        5931
Routed  312/496 Partitions, Violations =        5924
Routed  314/496 Partitions, Violations =        5870
Routed  316/496 Partitions, Violations =        5898
Routed  318/496 Partitions, Violations =        5933
Routed  320/496 Partitions, Violations =        5915
Routed  322/496 Partitions, Violations =        5913
Routed  324/496 Partitions, Violations =        5903
Routed  326/496 Partitions, Violations =        5891
Routed  328/496 Partitions, Violations =        5885
Routed  330/496 Partitions, Violations =        5888
Routed  332/496 Partitions, Violations =        5892
Routed  334/496 Partitions, Violations =        5892
Routed  336/496 Partitions, Violations =        5892
Routed  338/496 Partitions, Violations =        5854
Routed  340/496 Partitions, Violations =        5877
Routed  342/496 Partitions, Violations =        5868
Routed  344/496 Partitions, Violations =        5895
Routed  346/496 Partitions, Violations =        5876
Routed  348/496 Partitions, Violations =        5871
Routed  350/496 Partitions, Violations =        5882
Routed  352/496 Partitions, Violations =        5899
Routed  354/496 Partitions, Violations =        5876
Routed  356/496 Partitions, Violations =        5876
Routed  358/496 Partitions, Violations =        5877
Routed  360/496 Partitions, Violations =        5852
Routed  362/496 Partitions, Violations =        5825
Routed  364/496 Partitions, Violations =        5846
Routed  366/496 Partitions, Violations =        5824
Routed  368/496 Partitions, Violations =        5844
Routed  370/496 Partitions, Violations =        5811
Routed  372/496 Partitions, Violations =        5808
Routed  374/496 Partitions, Violations =        5810
Routed  376/496 Partitions, Violations =        5800
Routed  378/496 Partitions, Violations =        5799
Routed  380/496 Partitions, Violations =        5814
Routed  382/496 Partitions, Violations =        5822
Routed  384/496 Partitions, Violations =        5810
Routed  386/496 Partitions, Violations =        5822
Routed  388/496 Partitions, Violations =        5820
Routed  390/496 Partitions, Violations =        5808
Routed  392/496 Partitions, Violations =        5825
Routed  394/496 Partitions, Violations =        5830
Routed  396/496 Partitions, Violations =        5830
Routed  398/496 Partitions, Violations =        5812
Routed  400/496 Partitions, Violations =        5831
Routed  402/496 Partitions, Violations =        5821
Routed  404/496 Partitions, Violations =        5821
Routed  406/496 Partitions, Violations =        5828
Routed  408/496 Partitions, Violations =        5824
Routed  410/496 Partitions, Violations =        5826
Routed  412/496 Partitions, Violations =        5820
Routed  414/496 Partitions, Violations =        5822
Routed  416/496 Partitions, Violations =        5829
Routed  418/496 Partitions, Violations =        5810
Routed  420/496 Partitions, Violations =        5803
Routed  422/496 Partitions, Violations =        5791
Routed  424/496 Partitions, Violations =        5775
Routed  426/496 Partitions, Violations =        5759
Routed  428/496 Partitions, Violations =        5770
Routed  430/496 Partitions, Violations =        5766
Routed  432/496 Partitions, Violations =        5764
Routed  434/496 Partitions, Violations =        5763
Routed  436/496 Partitions, Violations =        5764
Routed  438/496 Partitions, Violations =        5763
Routed  440/496 Partitions, Violations =        5763
Routed  442/496 Partitions, Violations =        5764
Routed  444/496 Partitions, Violations =        5757
Routed  446/496 Partitions, Violations =        5759
Routed  448/496 Partitions, Violations =        5738
Routed  450/496 Partitions, Violations =        5759
Routed  452/496 Partitions, Violations =        5765
Routed  454/496 Partitions, Violations =        5758
Routed  456/496 Partitions, Violations =        5757
Routed  458/496 Partitions, Violations =        5749
Routed  460/496 Partitions, Violations =        5752
Routed  462/496 Partitions, Violations =        5747
Routed  464/496 Partitions, Violations =        5756
Routed  466/496 Partitions, Violations =        5757
Routed  468/496 Partitions, Violations =        5757
Routed  470/496 Partitions, Violations =        5759
Routed  472/496 Partitions, Violations =        5759
Routed  474/496 Partitions, Violations =        5759
Routed  476/496 Partitions, Violations =        5754
Routed  478/496 Partitions, Violations =        5754
Routed  480/496 Partitions, Violations =        5758
Routed  482/496 Partitions, Violations =        5757
Routed  484/496 Partitions, Violations =        5757
Routed  486/496 Partitions, Violations =        5761
Routed  488/496 Partitions, Violations =        5761
Routed  490/496 Partitions, Violations =        5761
Routed  492/496 Partitions, Violations =        5759
Routed  494/496 Partitions, Violations =        5759
Routed  496/496 Partitions, Violations =        5760

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      5760
        Diff net spacing : 1310
        Double pattern hard mask space : 1674
        Less than minimum area : 62
        Less than minimum width : 114
        Local double pattern cycle : 1
        Off-grid : 40
        Same net spacing : 4
        Same net via-cut spacing : 16
        Short : 2391
        Internal-only types : 148

[Iter 7] Elapsed real time: 0:04:27 
[Iter 7] Elapsed cpu  time: sys=0:00:05 usr=0:14:21 total=0:14:26
[Iter 7] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 7] Total (MB): Used  132  Alloctr  134  Proc 3841 

End DR iteration 7 with 496 parts

Start DR iteration 8: non-uniform partition
Routed  1/476 Partitions, Violations =  5670
Routed  2/476 Partitions, Violations =  5671
Routed  4/476 Partitions, Violations =  5698
Routed  6/476 Partitions, Violations =  5633
Routed  8/476 Partitions, Violations =  5630
Routed  10/476 Partitions, Violations = 5603
Routed  12/476 Partitions, Violations = 5605
Routed  14/476 Partitions, Violations = 5640
Routed  16/476 Partitions, Violations = 5600
Routed  18/476 Partitions, Violations = 5583
Routed  20/476 Partitions, Violations = 5631
Routed  22/476 Partitions, Violations = 5606
Routed  24/476 Partitions, Violations = 5583
Routed  26/476 Partitions, Violations = 5609
Routed  28/476 Partitions, Violations = 5606
Routed  30/476 Partitions, Violations = 5610
Routed  32/476 Partitions, Violations = 5589
Routed  34/476 Partitions, Violations = 5583
Routed  36/476 Partitions, Violations = 5571
Routed  38/476 Partitions, Violations = 5578
Routed  40/476 Partitions, Violations = 5585
Routed  42/476 Partitions, Violations = 5610
Routed  44/476 Partitions, Violations = 5607
Routed  46/476 Partitions, Violations = 5596
Routed  48/476 Partitions, Violations = 5607
Routed  50/476 Partitions, Violations = 5615
Routed  52/476 Partitions, Violations = 5627
Routed  54/476 Partitions, Violations = 5610
Routed  56/476 Partitions, Violations = 5562
Routed  58/476 Partitions, Violations = 5580
Routed  60/476 Partitions, Violations = 5584
Routed  62/476 Partitions, Violations = 5585
Routed  64/476 Partitions, Violations = 5599
Routed  66/476 Partitions, Violations = 5604
Routed  68/476 Partitions, Violations = 5607
Routed  70/476 Partitions, Violations = 5582
Routed  72/476 Partitions, Violations = 5575
Routed  74/476 Partitions, Violations = 5572
Routed  76/476 Partitions, Violations = 5613
Routed  78/476 Partitions, Violations = 5639
Routed  80/476 Partitions, Violations = 5625
Routed  82/476 Partitions, Violations = 5640
Routed  84/476 Partitions, Violations = 5618
Routed  86/476 Partitions, Violations = 5638
Routed  88/476 Partitions, Violations = 5650
Routed  90/476 Partitions, Violations = 5645
Routed  92/476 Partitions, Violations = 5652
Routed  94/476 Partitions, Violations = 5688
Routed  96/476 Partitions, Violations = 5687
Routed  98/476 Partitions, Violations = 5691
Routed  100/476 Partitions, Violations =        5685
Routed  102/476 Partitions, Violations =        5701
Routed  104/476 Partitions, Violations =        5672
Routed  106/476 Partitions, Violations =        5680
Routed  108/476 Partitions, Violations =        5689
Routed  110/476 Partitions, Violations =        5721
Routed  112/476 Partitions, Violations =        5736
Routed  114/476 Partitions, Violations =        5719
Routed  116/476 Partitions, Violations =        5721
Routed  118/476 Partitions, Violations =        5718
Routed  120/476 Partitions, Violations =        5749
Routed  122/476 Partitions, Violations =        5757
Routed  124/476 Partitions, Violations =        5714
Routed  126/476 Partitions, Violations =        5703
Routed  128/476 Partitions, Violations =        5719
Routed  130/476 Partitions, Violations =        5726
Routed  132/476 Partitions, Violations =        5745
Routed  134/476 Partitions, Violations =        5731
Routed  136/476 Partitions, Violations =        5746
Routed  138/476 Partitions, Violations =        5765
Routed  140/476 Partitions, Violations =        5766
Routed  142/476 Partitions, Violations =        5765
Routed  144/476 Partitions, Violations =        5773
Routed  146/476 Partitions, Violations =        5764
Routed  148/476 Partitions, Violations =        5764
Routed  150/476 Partitions, Violations =        5758
Routed  152/476 Partitions, Violations =        5756
Routed  154/476 Partitions, Violations =        5768
Routed  156/476 Partitions, Violations =        5758
Routed  158/476 Partitions, Violations =        5759
Routed  160/476 Partitions, Violations =        5777
Routed  162/476 Partitions, Violations =        5777
Routed  164/476 Partitions, Violations =        5743
Routed  166/476 Partitions, Violations =        5755
Routed  168/476 Partitions, Violations =        5744
Routed  170/476 Partitions, Violations =        5763
Routed  172/476 Partitions, Violations =        5771
Routed  174/476 Partitions, Violations =        5808
Routed  176/476 Partitions, Violations =        5782
Routed  178/476 Partitions, Violations =        5783
Routed  180/476 Partitions, Violations =        5773
Routed  182/476 Partitions, Violations =        5773
Routed  184/476 Partitions, Violations =        5816
Routed  186/476 Partitions, Violations =        5789
Routed  188/476 Partitions, Violations =        5826
Routed  190/476 Partitions, Violations =        5816
Routed  192/476 Partitions, Violations =        5791
Routed  194/476 Partitions, Violations =        5786
Routed  196/476 Partitions, Violations =        5795
Routed  198/476 Partitions, Violations =        5821
Routed  200/476 Partitions, Violations =        5798
Routed  202/476 Partitions, Violations =        5820
Routed  204/476 Partitions, Violations =        5807
Routed  206/476 Partitions, Violations =        5810
Routed  208/476 Partitions, Violations =        5820
Routed  210/476 Partitions, Violations =        5825
Routed  212/476 Partitions, Violations =        5845
Routed  214/476 Partitions, Violations =        5830
Routed  216/476 Partitions, Violations =        5831
Routed  218/476 Partitions, Violations =        5827
Routed  220/476 Partitions, Violations =        5826
Routed  222/476 Partitions, Violations =        5830
Routed  224/476 Partitions, Violations =        5828
Routed  226/476 Partitions, Violations =        5835
Routed  228/476 Partitions, Violations =        5846
Routed  230/476 Partitions, Violations =        5841
Routed  232/476 Partitions, Violations =        5841
Routed  234/476 Partitions, Violations =        5862
Routed  236/476 Partitions, Violations =        5832
Routed  238/476 Partitions, Violations =        5846
Routed  240/476 Partitions, Violations =        5863
Routed  242/476 Partitions, Violations =        5866
Routed  244/476 Partitions, Violations =        5879
Routed  246/476 Partitions, Violations =        5868
Routed  248/476 Partitions, Violations =        5872
Routed  250/476 Partitions, Violations =        5851
Routed  252/476 Partitions, Violations =        5863
Routed  254/476 Partitions, Violations =        5858
Routed  256/476 Partitions, Violations =        5880
Routed  258/476 Partitions, Violations =        5880
Routed  260/476 Partitions, Violations =        5902
Routed  262/476 Partitions, Violations =        5894
Routed  264/476 Partitions, Violations =        5880
Routed  266/476 Partitions, Violations =        5891
Routed  268/476 Partitions, Violations =        5887
Routed  270/476 Partitions, Violations =        5882
Routed  272/476 Partitions, Violations =        5877
Routed  274/476 Partitions, Violations =        5892
Routed  276/476 Partitions, Violations =        5906
Routed  278/476 Partitions, Violations =        5919
Routed  280/476 Partitions, Violations =        5930
Routed  282/476 Partitions, Violations =        5906
Routed  284/476 Partitions, Violations =        5925
Routed  286/476 Partitions, Violations =        5894
Routed  288/476 Partitions, Violations =        5896
Routed  290/476 Partitions, Violations =        5907
Routed  292/476 Partitions, Violations =        5910
Routed  294/476 Partitions, Violations =        5922
Routed  296/476 Partitions, Violations =        5920
Routed  298/476 Partitions, Violations =        5934
Routed  300/476 Partitions, Violations =        5918
Routed  302/476 Partitions, Violations =        5906
Routed  304/476 Partitions, Violations =        5910
Routed  306/476 Partitions, Violations =        5904
Routed  308/476 Partitions, Violations =        5901
Routed  310/476 Partitions, Violations =        5926
Routed  312/476 Partitions, Violations =        5905
Routed  314/476 Partitions, Violations =        5916
Routed  316/476 Partitions, Violations =        5928
Routed  318/476 Partitions, Violations =        5923
Routed  320/476 Partitions, Violations =        5916
Routed  322/476 Partitions, Violations =        5920
Routed  324/476 Partitions, Violations =        5914
Routed  326/476 Partitions, Violations =        5915
Routed  328/476 Partitions, Violations =        5892
Routed  330/476 Partitions, Violations =        5922
Routed  332/476 Partitions, Violations =        5901
Routed  334/476 Partitions, Violations =        5933
Routed  336/476 Partitions, Violations =        5920
Routed  338/476 Partitions, Violations =        5933
Routed  340/476 Partitions, Violations =        5940
Routed  342/476 Partitions, Violations =        5959
Routed  344/476 Partitions, Violations =        5959
Routed  346/476 Partitions, Violations =        5940
Routed  348/476 Partitions, Violations =        5924
Routed  350/476 Partitions, Violations =        5937
Routed  352/476 Partitions, Violations =        5930
Routed  354/476 Partitions, Violations =        5911
Routed  356/476 Partitions, Violations =        5929
Routed  358/476 Partitions, Violations =        5955
Routed  360/476 Partitions, Violations =        5942
Routed  362/476 Partitions, Violations =        5933
Routed  364/476 Partitions, Violations =        5968
Routed  366/476 Partitions, Violations =        5954
Routed  368/476 Partitions, Violations =        5957
Routed  370/476 Partitions, Violations =        5957
Routed  372/476 Partitions, Violations =        5941
Routed  374/476 Partitions, Violations =        5963
Routed  376/476 Partitions, Violations =        5940
Routed  378/476 Partitions, Violations =        5964
Routed  380/476 Partitions, Violations =        5961
Routed  382/476 Partitions, Violations =        5967
Routed  384/476 Partitions, Violations =        5970
Routed  386/476 Partitions, Violations =        5969
Routed  388/476 Partitions, Violations =        5965
Routed  390/476 Partitions, Violations =        5988
Routed  392/476 Partitions, Violations =        5971
Routed  394/476 Partitions, Violations =        5998
Routed  396/476 Partitions, Violations =        6016
Routed  398/476 Partitions, Violations =        6017
Routed  400/476 Partitions, Violations =        6017
Routed  402/476 Partitions, Violations =        6020
Routed  404/476 Partitions, Violations =        6026
Routed  406/476 Partitions, Violations =        6035
Routed  408/476 Partitions, Violations =        6042
Routed  410/476 Partitions, Violations =        6049
Routed  412/476 Partitions, Violations =        6053
Routed  414/476 Partitions, Violations =        6053
Routed  416/476 Partitions, Violations =        6054
Routed  418/476 Partitions, Violations =        6044
Routed  420/476 Partitions, Violations =        6033
Routed  422/476 Partitions, Violations =        6043
Routed  424/476 Partitions, Violations =        6032
Routed  426/476 Partitions, Violations =        6047
Routed  428/476 Partitions, Violations =        6048
Routed  430/476 Partitions, Violations =        6043
Routed  432/476 Partitions, Violations =        6035
Routed  434/476 Partitions, Violations =        6040
Routed  436/476 Partitions, Violations =        6042
Routed  438/476 Partitions, Violations =        6042
Routed  440/476 Partitions, Violations =        6047
Routed  442/476 Partitions, Violations =        6046
Routed  444/476 Partitions, Violations =        6046
Routed  446/476 Partitions, Violations =        6046
Routed  448/476 Partitions, Violations =        6046
Routed  450/476 Partitions, Violations =        6046
Routed  452/476 Partitions, Violations =        6062
Routed  454/476 Partitions, Violations =        6064
Routed  456/476 Partitions, Violations =        6068
Routed  458/476 Partitions, Violations =        6067
Routed  460/476 Partitions, Violations =        6069
Routed  462/476 Partitions, Violations =        6094
Routed  464/476 Partitions, Violations =        6094
Routed  466/476 Partitions, Violations =        6092
Routed  468/476 Partitions, Violations =        6091
Routed  470/476 Partitions, Violations =        6097
Routed  472/476 Partitions, Violations =        6103
Routed  474/476 Partitions, Violations =        6104
Routed  476/476 Partitions, Violations =        6100

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      6100
        Diff net spacing : 1098
        Double pattern hard mask space : 1722
        End of line enclosure : 22
        Less than minimum area : 132
        Less than minimum width : 96
        Off-grid : 87
        Same net spacing : 2
        Same net via-cut spacing : 63
        Short : 2692
        Internal-only types : 186

[Iter 8] Elapsed real time: 0:05:41 
[Iter 8] Elapsed cpu  time: sys=0:00:05 usr=0:17:58 total=0:18:03
[Iter 8] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 8] Total (MB): Used  132  Alloctr  134  Proc 3841 

End DR iteration 8 with 476 parts

Start DR iteration 9: non-uniform partition
Routed  1/466 Partitions, Violations =  5989
Routed  2/466 Partitions, Violations =  5973
Routed  4/466 Partitions, Violations =  5963
Routed  6/466 Partitions, Violations =  5974
Routed  8/466 Partitions, Violations =  5994
Routed  10/466 Partitions, Violations = 5939
Routed  12/466 Partitions, Violations = 5886
Routed  14/466 Partitions, Violations = 5866
Routed  16/466 Partitions, Violations = 5842
Routed  18/466 Partitions, Violations = 5830
Routed  20/466 Partitions, Violations = 5847
Routed  22/466 Partitions, Violations = 5864
Routed  24/466 Partitions, Violations = 5871
Routed  26/466 Partitions, Violations = 5835
Routed  28/466 Partitions, Violations = 5856
Routed  30/466 Partitions, Violations = 5828
Routed  32/466 Partitions, Violations = 5802
Routed  34/466 Partitions, Violations = 5841
Routed  36/466 Partitions, Violations = 5826
Routed  38/466 Partitions, Violations = 5812
Routed  40/466 Partitions, Violations = 5829
Routed  42/466 Partitions, Violations = 5820
Routed  44/466 Partitions, Violations = 5797
Routed  46/466 Partitions, Violations = 5794
Routed  48/466 Partitions, Violations = 5794
Routed  50/466 Partitions, Violations = 5807
Routed  52/466 Partitions, Violations = 5803
Routed  54/466 Partitions, Violations = 5793
Routed  56/466 Partitions, Violations = 5788
Routed  58/466 Partitions, Violations = 5807
Routed  60/466 Partitions, Violations = 5857
Routed  62/466 Partitions, Violations = 5850
Routed  64/466 Partitions, Violations = 5800
Routed  66/466 Partitions, Violations = 5800
Routed  68/466 Partitions, Violations = 5809
Routed  70/466 Partitions, Violations = 5804
Routed  72/466 Partitions, Violations = 5784
Routed  74/466 Partitions, Violations = 5762
Routed  76/466 Partitions, Violations = 5759
Routed  78/466 Partitions, Violations = 5743
Routed  80/466 Partitions, Violations = 5759
Routed  82/466 Partitions, Violations = 5743
Routed  84/466 Partitions, Violations = 5748
Routed  86/466 Partitions, Violations = 5741
Routed  88/466 Partitions, Violations = 5717
Routed  90/466 Partitions, Violations = 5718
Routed  92/466 Partitions, Violations = 5743
Routed  94/466 Partitions, Violations = 5730
Routed  96/466 Partitions, Violations = 5766
Routed  98/466 Partitions, Violations = 5746
Routed  100/466 Partitions, Violations =        5731
Routed  102/466 Partitions, Violations =        5729
Routed  104/466 Partitions, Violations =        5760
Routed  106/466 Partitions, Violations =        5728
Routed  108/466 Partitions, Violations =        5751
Routed  110/466 Partitions, Violations =        5739
Routed  112/466 Partitions, Violations =        5744
Routed  114/466 Partitions, Violations =        5767
Routed  116/466 Partitions, Violations =        5732
Routed  118/466 Partitions, Violations =        5773
Routed  120/466 Partitions, Violations =        5719
Routed  122/466 Partitions, Violations =        5699
Routed  124/466 Partitions, Violations =        5722
Routed  126/466 Partitions, Violations =        5739
Routed  128/466 Partitions, Violations =        5735
Routed  130/466 Partitions, Violations =        5723
Routed  132/466 Partitions, Violations =        5702
Routed  134/466 Partitions, Violations =        5701
Routed  136/466 Partitions, Violations =        5697
Routed  138/466 Partitions, Violations =        5713
Routed  140/466 Partitions, Violations =        5708
Routed  142/466 Partitions, Violations =        5720
Routed  144/466 Partitions, Violations =        5716
Routed  146/466 Partitions, Violations =        5700
Routed  148/466 Partitions, Violations =        5696
Routed  150/466 Partitions, Violations =        5719
Routed  152/466 Partitions, Violations =        5759
Routed  154/466 Partitions, Violations =        5699
Routed  156/466 Partitions, Violations =        5722
Routed  158/466 Partitions, Violations =        5728
Routed  160/466 Partitions, Violations =        5744
Routed  162/466 Partitions, Violations =        5720
Routed  164/466 Partitions, Violations =        5710
Routed  166/466 Partitions, Violations =        5704
Routed  168/466 Partitions, Violations =        5711
Routed  170/466 Partitions, Violations =        5717
Routed  172/466 Partitions, Violations =        5717
Routed  174/466 Partitions, Violations =        5715
Routed  176/466 Partitions, Violations =        5703
Routed  178/466 Partitions, Violations =        5709
Routed  180/466 Partitions, Violations =        5738
Routed  182/466 Partitions, Violations =        5695
Routed  184/466 Partitions, Violations =        5685
Routed  186/466 Partitions, Violations =        5680
Routed  188/466 Partitions, Violations =        5673
Routed  190/466 Partitions, Violations =        5696
Routed  192/466 Partitions, Violations =        5699
Routed  194/466 Partitions, Violations =        5700
Routed  196/466 Partitions, Violations =        5692
Routed  198/466 Partitions, Violations =        5680
Routed  200/466 Partitions, Violations =        5705
Routed  202/466 Partitions, Violations =        5695
Routed  204/466 Partitions, Violations =        5677
Routed  206/466 Partitions, Violations =        5689
Routed  208/466 Partitions, Violations =        5669
Routed  210/466 Partitions, Violations =        5699
Routed  212/466 Partitions, Violations =        5689
Routed  214/466 Partitions, Violations =        5675
Routed  216/466 Partitions, Violations =        5673
Routed  218/466 Partitions, Violations =        5655
Routed  220/466 Partitions, Violations =        5673
Routed  222/466 Partitions, Violations =        5687
Routed  224/466 Partitions, Violations =        5665
Routed  226/466 Partitions, Violations =        5687
Routed  228/466 Partitions, Violations =        5682
Routed  230/466 Partitions, Violations =        5665
Routed  232/466 Partitions, Violations =        5680
Routed  234/466 Partitions, Violations =        5681
Routed  236/466 Partitions, Violations =        5676
Routed  238/466 Partitions, Violations =        5679
Routed  240/466 Partitions, Violations =        5661
Routed  242/466 Partitions, Violations =        5658
Routed  244/466 Partitions, Violations =        5652
Routed  246/466 Partitions, Violations =        5684
Routed  248/466 Partitions, Violations =        5671
Routed  250/466 Partitions, Violations =        5677
Routed  252/466 Partitions, Violations =        5663
Routed  254/466 Partitions, Violations =        5655
Routed  256/466 Partitions, Violations =        5668
Routed  258/466 Partitions, Violations =        5672
Routed  260/466 Partitions, Violations =        5668
Routed  262/466 Partitions, Violations =        5661
Routed  264/466 Partitions, Violations =        5675
Routed  266/466 Partitions, Violations =        5677
Routed  268/466 Partitions, Violations =        5702
Routed  270/466 Partitions, Violations =        5679
Routed  272/466 Partitions, Violations =        5672
Routed  274/466 Partitions, Violations =        5692
Routed  276/466 Partitions, Violations =        5681
Routed  278/466 Partitions, Violations =        5685
Routed  280/466 Partitions, Violations =        5685
Routed  282/466 Partitions, Violations =        5682
Routed  284/466 Partitions, Violations =        5653
Routed  286/466 Partitions, Violations =        5687
Routed  288/466 Partitions, Violations =        5686
Routed  290/466 Partitions, Violations =        5629
Routed  292/466 Partitions, Violations =        5650
Routed  294/466 Partitions, Violations =        5669
Routed  296/466 Partitions, Violations =        5671
Routed  298/466 Partitions, Violations =        5677
Routed  300/466 Partitions, Violations =        5650
Routed  302/466 Partitions, Violations =        5672
Routed  304/466 Partitions, Violations =        5659
Routed  306/466 Partitions, Violations =        5675
Routed  308/466 Partitions, Violations =        5697
Routed  310/466 Partitions, Violations =        5663
Routed  312/466 Partitions, Violations =        5661
Routed  314/466 Partitions, Violations =        5692
Routed  316/466 Partitions, Violations =        5683
Routed  318/466 Partitions, Violations =        5684
Routed  320/466 Partitions, Violations =        5691
Routed  322/466 Partitions, Violations =        5696
Routed  324/466 Partitions, Violations =        5708
Routed  326/466 Partitions, Violations =        5685
Routed  328/466 Partitions, Violations =        5702
Routed  330/466 Partitions, Violations =        5709
Routed  332/466 Partitions, Violations =        5709
Routed  334/466 Partitions, Violations =        5708
Routed  336/466 Partitions, Violations =        5676
Routed  338/466 Partitions, Violations =        5702
Routed  340/466 Partitions, Violations =        5706
Routed  342/466 Partitions, Violations =        5686
Routed  344/466 Partitions, Violations =        5685
Routed  346/466 Partitions, Violations =        5688
Routed  348/466 Partitions, Violations =        5699
Routed  350/466 Partitions, Violations =        5697
Routed  352/466 Partitions, Violations =        5715
Routed  354/466 Partitions, Violations =        5715
Routed  356/466 Partitions, Violations =        5702
Routed  358/466 Partitions, Violations =        5716
Routed  360/466 Partitions, Violations =        5715
Routed  362/466 Partitions, Violations =        5717
Routed  364/466 Partitions, Violations =        5710
Routed  366/466 Partitions, Violations =        5707
Routed  368/466 Partitions, Violations =        5699
Routed  370/466 Partitions, Violations =        5702
Routed  372/466 Partitions, Violations =        5712
Routed  374/466 Partitions, Violations =        5736
Routed  376/466 Partitions, Violations =        5708
Routed  378/466 Partitions, Violations =        5708
Routed  380/466 Partitions, Violations =        5708
Routed  382/466 Partitions, Violations =        5729
Routed  384/466 Partitions, Violations =        5713
Routed  386/466 Partitions, Violations =        5714
Routed  388/466 Partitions, Violations =        5700
Routed  390/466 Partitions, Violations =        5708
Routed  392/466 Partitions, Violations =        5691
Routed  394/466 Partitions, Violations =        5717
Routed  396/466 Partitions, Violations =        5712
Routed  398/466 Partitions, Violations =        5719
Routed  400/466 Partitions, Violations =        5715
Routed  402/466 Partitions, Violations =        5715
Routed  404/466 Partitions, Violations =        5721
Routed  406/466 Partitions, Violations =        5723
Routed  408/466 Partitions, Violations =        5723
Routed  410/466 Partitions, Violations =        5723
Routed  412/466 Partitions, Violations =        5723
Routed  414/466 Partitions, Violations =        5725
Routed  416/466 Partitions, Violations =        5721
Routed  418/466 Partitions, Violations =        5723
Routed  420/466 Partitions, Violations =        5724
Routed  422/466 Partitions, Violations =        5724
Routed  424/466 Partitions, Violations =        5724
Routed  426/466 Partitions, Violations =        5726
Routed  428/466 Partitions, Violations =        5713
Routed  430/466 Partitions, Violations =        5727
Routed  432/466 Partitions, Violations =        5728
Routed  434/466 Partitions, Violations =        5731
Routed  436/466 Partitions, Violations =        5735
Routed  438/466 Partitions, Violations =        5736
Routed  440/466 Partitions, Violations =        5736
Routed  442/466 Partitions, Violations =        5741
Routed  444/466 Partitions, Violations =        5741
Routed  446/466 Partitions, Violations =        5740
Routed  448/466 Partitions, Violations =        5743
Routed  450/466 Partitions, Violations =        5744
Routed  452/466 Partitions, Violations =        5725
Routed  454/466 Partitions, Violations =        5734
Routed  456/466 Partitions, Violations =        5734
Routed  458/466 Partitions, Violations =        5721
Routed  460/466 Partitions, Violations =        5718
Routed  462/466 Partitions, Violations =        5718
Routed  464/466 Partitions, Violations =        5721
Routed  466/466 Partitions, Violations =        5722

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      5722
        Diff net spacing : 1292
        Diff net via-cut spacing : 3
        Double pattern hard mask space : 1653
        Less than minimum area : 80
        Less than minimum width : 104
        Off-grid : 63
        Same net via-cut spacing : 42
        Short : 2368
        Internal-only types : 117

[Iter 9] Elapsed real time: 0:06:33 
[Iter 9] Elapsed cpu  time: sys=0:00:05 usr=0:20:32 total=0:20:37
[Iter 9] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 9] Total (MB): Used  132  Alloctr  134  Proc 3841 

End DR iteration 9 with 466 parts

Start DR iteration 10: non-uniform partition
Routed  1/456 Partitions, Violations =  5646
Routed  2/456 Partitions, Violations =  5648
Routed  4/456 Partitions, Violations =  5642
Routed  6/456 Partitions, Violations =  5631
Routed  8/456 Partitions, Violations =  5637
Routed  10/456 Partitions, Violations = 5623
Routed  12/456 Partitions, Violations = 5579
Routed  14/456 Partitions, Violations = 5568
Routed  16/456 Partitions, Violations = 5609
Routed  18/456 Partitions, Violations = 5529
Routed  20/456 Partitions, Violations = 5556
Routed  22/456 Partitions, Violations = 5538
Routed  24/456 Partitions, Violations = 5519
Routed  26/456 Partitions, Violations = 5520
Routed  28/456 Partitions, Violations = 5508
Routed  30/456 Partitions, Violations = 5534
Routed  32/456 Partitions, Violations = 5530
Routed  34/456 Partitions, Violations = 5579
Routed  36/456 Partitions, Violations = 5566
Routed  38/456 Partitions, Violations = 5567
Routed  40/456 Partitions, Violations = 5619
Routed  42/456 Partitions, Violations = 5613
Routed  44/456 Partitions, Violations = 5604
Routed  46/456 Partitions, Violations = 5608
Routed  48/456 Partitions, Violations = 5601
Routed  50/456 Partitions, Violations = 5595
Routed  52/456 Partitions, Violations = 5614
Routed  54/456 Partitions, Violations = 5592
Routed  56/456 Partitions, Violations = 5615
Routed  58/456 Partitions, Violations = 5585
Routed  60/456 Partitions, Violations = 5594
Routed  62/456 Partitions, Violations = 5601
Routed  64/456 Partitions, Violations = 5596
Routed  66/456 Partitions, Violations = 5581
Routed  68/456 Partitions, Violations = 5615
Routed  70/456 Partitions, Violations = 5584
Routed  72/456 Partitions, Violations = 5548
Routed  74/456 Partitions, Violations = 5541
Routed  76/456 Partitions, Violations = 5565
Routed  78/456 Partitions, Violations = 5585
Routed  80/456 Partitions, Violations = 5599
Routed  82/456 Partitions, Violations = 5584
Routed  84/456 Partitions, Violations = 5585
Routed  86/456 Partitions, Violations = 5642
Routed  88/456 Partitions, Violations = 5610
Routed  90/456 Partitions, Violations = 5604
Routed  92/456 Partitions, Violations = 5590
Routed  94/456 Partitions, Violations = 5621
Routed  96/456 Partitions, Violations = 5619
Routed  98/456 Partitions, Violations = 5603
Routed  100/456 Partitions, Violations =        5602
Routed  102/456 Partitions, Violations =        5618
Routed  104/456 Partitions, Violations =        5598
Routed  106/456 Partitions, Violations =        5623
Routed  108/456 Partitions, Violations =        5622
Routed  110/456 Partitions, Violations =        5614
Routed  112/456 Partitions, Violations =        5641
Routed  114/456 Partitions, Violations =        5644
Routed  116/456 Partitions, Violations =        5666
Routed  118/456 Partitions, Violations =        5677
Routed  120/456 Partitions, Violations =        5669
Routed  122/456 Partitions, Violations =        5660
Routed  124/456 Partitions, Violations =        5659
Routed  126/456 Partitions, Violations =        5664
Routed  128/456 Partitions, Violations =        5671
Routed  130/456 Partitions, Violations =        5665
Routed  132/456 Partitions, Violations =        5675
Routed  134/456 Partitions, Violations =        5701
Routed  136/456 Partitions, Violations =        5684
Routed  138/456 Partitions, Violations =        5676
Routed  140/456 Partitions, Violations =        5697
Routed  142/456 Partitions, Violations =        5687
Routed  144/456 Partitions, Violations =        5681
Routed  146/456 Partitions, Violations =        5692
Routed  148/456 Partitions, Violations =        5708
Routed  150/456 Partitions, Violations =        5695
Routed  152/456 Partitions, Violations =        5692
Routed  154/456 Partitions, Violations =        5687
Routed  156/456 Partitions, Violations =        5699
Routed  158/456 Partitions, Violations =        5687
Routed  160/456 Partitions, Violations =        5715
Routed  162/456 Partitions, Violations =        5725
Routed  164/456 Partitions, Violations =        5714
Routed  166/456 Partitions, Violations =        5712
Routed  168/456 Partitions, Violations =        5748
Routed  170/456 Partitions, Violations =        5730
Routed  172/456 Partitions, Violations =        5715
Routed  174/456 Partitions, Violations =        5720
Routed  176/456 Partitions, Violations =        5715
Routed  178/456 Partitions, Violations =        5738
Routed  180/456 Partitions, Violations =        5741
Routed  182/456 Partitions, Violations =        5737
Routed  184/456 Partitions, Violations =        5751
Routed  186/456 Partitions, Violations =        5770
Routed  188/456 Partitions, Violations =        5772
Routed  190/456 Partitions, Violations =        5780
Routed  192/456 Partitions, Violations =        5779
Routed  194/456 Partitions, Violations =        5778
Routed  196/456 Partitions, Violations =        5778
Routed  198/456 Partitions, Violations =        5800
Routed  200/456 Partitions, Violations =        5787
Routed  202/456 Partitions, Violations =        5794
Routed  204/456 Partitions, Violations =        5783
Routed  206/456 Partitions, Violations =        5801
Routed  208/456 Partitions, Violations =        5789
Routed  210/456 Partitions, Violations =        5806
Routed  212/456 Partitions, Violations =        5809
Routed  214/456 Partitions, Violations =        5801
Routed  216/456 Partitions, Violations =        5796
Routed  218/456 Partitions, Violations =        5799
Routed  220/456 Partitions, Violations =        5804
Routed  222/456 Partitions, Violations =        5819
Routed  224/456 Partitions, Violations =        5823
Routed  226/456 Partitions, Violations =        5813
Routed  228/456 Partitions, Violations =        5814
Routed  230/456 Partitions, Violations =        5822
Routed  232/456 Partitions, Violations =        5849
Routed  234/456 Partitions, Violations =        5848
Routed  236/456 Partitions, Violations =        5844
Routed  238/456 Partitions, Violations =        5852
Routed  240/456 Partitions, Violations =        5835
Routed  242/456 Partitions, Violations =        5839
Routed  244/456 Partitions, Violations =        5848
Routed  246/456 Partitions, Violations =        5869
Routed  248/456 Partitions, Violations =        5867
Routed  250/456 Partitions, Violations =        5851
Routed  252/456 Partitions, Violations =        5882
Routed  254/456 Partitions, Violations =        5843
Routed  256/456 Partitions, Violations =        5857
Routed  258/456 Partitions, Violations =        5872
Routed  260/456 Partitions, Violations =        5868
Routed  262/456 Partitions, Violations =        5880
Routed  264/456 Partitions, Violations =        5898
Routed  266/456 Partitions, Violations =        5845
Routed  268/456 Partitions, Violations =        5841
Routed  270/456 Partitions, Violations =        5888
Routed  272/456 Partitions, Violations =        5893
Routed  274/456 Partitions, Violations =        5879
Routed  276/456 Partitions, Violations =        5878
Routed  278/456 Partitions, Violations =        5886
Routed  280/456 Partitions, Violations =        5871
Routed  282/456 Partitions, Violations =        5876
Routed  284/456 Partitions, Violations =        5869
Routed  286/456 Partitions, Violations =        5884
Routed  288/456 Partitions, Violations =        5889
Routed  290/456 Partitions, Violations =        5897
Routed  292/456 Partitions, Violations =        5912
Routed  294/456 Partitions, Violations =        5901
Routed  296/456 Partitions, Violations =        5924
Routed  298/456 Partitions, Violations =        5928
Routed  300/456 Partitions, Violations =        5917
Routed  302/456 Partitions, Violations =        5912
Routed  304/456 Partitions, Violations =        5909
Routed  306/456 Partitions, Violations =        5912
Routed  308/456 Partitions, Violations =        5915
Routed  310/456 Partitions, Violations =        5918
Routed  312/456 Partitions, Violations =        5906
Routed  314/456 Partitions, Violations =        5914
Routed  316/456 Partitions, Violations =        5918
Routed  318/456 Partitions, Violations =        5930
Routed  320/456 Partitions, Violations =        5902
Routed  322/456 Partitions, Violations =        5904
Routed  324/456 Partitions, Violations =        5889
Routed  326/456 Partitions, Violations =        5899
Routed  328/456 Partitions, Violations =        5910
Routed  330/456 Partitions, Violations =        5908
Routed  332/456 Partitions, Violations =        5933
Routed  334/456 Partitions, Violations =        5924
Routed  336/456 Partitions, Violations =        5908
Routed  338/456 Partitions, Violations =        5908
Routed  340/456 Partitions, Violations =        5940
Routed  342/456 Partitions, Violations =        5937
Routed  344/456 Partitions, Violations =        5948
Routed  346/456 Partitions, Violations =        5943
Routed  348/456 Partitions, Violations =        5948
Routed  350/456 Partitions, Violations =        5942
Routed  352/456 Partitions, Violations =        5961
Routed  354/456 Partitions, Violations =        5962
Routed  356/456 Partitions, Violations =        5940
Routed  358/456 Partitions, Violations =        5971
Routed  360/456 Partitions, Violations =        5976
Routed  362/456 Partitions, Violations =        5954
Routed  364/456 Partitions, Violations =        5926
Routed  366/456 Partitions, Violations =        5971
Routed  368/456 Partitions, Violations =        5983
Routed  370/456 Partitions, Violations =        5968
Routed  372/456 Partitions, Violations =        5972
Routed  374/456 Partitions, Violations =        5975
Routed  376/456 Partitions, Violations =        5974
Routed  378/456 Partitions, Violations =        5979
Routed  380/456 Partitions, Violations =        5972
Routed  382/456 Partitions, Violations =        5965
Routed  384/456 Partitions, Violations =        5969
Routed  386/456 Partitions, Violations =        5968
Routed  388/456 Partitions, Violations =        5959
Routed  390/456 Partitions, Violations =        5955
Routed  392/456 Partitions, Violations =        5996
Routed  394/456 Partitions, Violations =        6001
Routed  396/456 Partitions, Violations =        6007
Routed  398/456 Partitions, Violations =        6011
Routed  400/456 Partitions, Violations =        6023
Routed  402/456 Partitions, Violations =        6031
Routed  404/456 Partitions, Violations =        6036
Routed  406/456 Partitions, Violations =        6038
Routed  408/456 Partitions, Violations =        6038
Routed  410/456 Partitions, Violations =        6044
Routed  412/456 Partitions, Violations =        6043
Routed  414/456 Partitions, Violations =        6040
Routed  416/456 Partitions, Violations =        6041
Routed  418/456 Partitions, Violations =        6053
Routed  420/456 Partitions, Violations =        6062
Routed  422/456 Partitions, Violations =        6062
Routed  424/456 Partitions, Violations =        6062
Routed  426/456 Partitions, Violations =        6060
Routed  428/456 Partitions, Violations =        6042
Routed  430/456 Partitions, Violations =        6073
Routed  432/456 Partitions, Violations =        6069
Routed  434/456 Partitions, Violations =        6073
Routed  436/456 Partitions, Violations =        6077
Routed  438/456 Partitions, Violations =        6077
Routed  440/456 Partitions, Violations =        6078
Routed  442/456 Partitions, Violations =        6079
Routed  444/456 Partitions, Violations =        6079
Routed  446/456 Partitions, Violations =        6094
Routed  448/456 Partitions, Violations =        6093
Routed  450/456 Partitions, Violations =        6094
Routed  452/456 Partitions, Violations =        6096
Routed  454/456 Partitions, Violations =        6096
Routed  456/456 Partitions, Violations =        6093

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      6093
        Diff net spacing : 1093
        Double pattern hard mask space : 1711
        End of line enclosure : 27
        Less than minimum area : 136
        Less than minimum width : 102
        Local double pattern cycle : 3
        Off-grid : 79
        Same net spacing : 3
        Same net via-cut spacing : 70
        Short : 2669
        Internal-only types : 200

[Iter 10] Elapsed real time: 0:08:03 
[Iter 10] Elapsed cpu  time: sys=0:00:05 usr=0:24:44 total=0:24:50
[Iter 10] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 10] Total (MB): Used  132  Alloctr  134  Proc 3841 

End DR iteration 10 with 456 parts

Start DR iteration 11: non-uniform partition
Routed  1/457 Partitions, Violations =  5980
Routed  2/457 Partitions, Violations =  5965
Routed  4/457 Partitions, Violations =  5948
Routed  6/457 Partitions, Violations =  5902
Routed  8/457 Partitions, Violations =  5891
Routed  10/457 Partitions, Violations = 5885
Routed  12/457 Partitions, Violations = 5904
Routed  14/457 Partitions, Violations = 5942
Routed  16/457 Partitions, Violations = 5921
Routed  18/457 Partitions, Violations = 5910
Routed  20/457 Partitions, Violations = 5946
Routed  22/457 Partitions, Violations = 5908
Routed  24/457 Partitions, Violations = 5928
Routed  26/457 Partitions, Violations = 5910
Routed  28/457 Partitions, Violations = 5877
Routed  30/457 Partitions, Violations = 5909
Routed  32/457 Partitions, Violations = 5888
Routed  34/457 Partitions, Violations = 5875
Routed  36/457 Partitions, Violations = 5858
Routed  38/457 Partitions, Violations = 5884
Routed  40/457 Partitions, Violations = 5886
Routed  42/457 Partitions, Violations = 5797
Routed  44/457 Partitions, Violations = 5810
Routed  46/457 Partitions, Violations = 5823
Routed  48/457 Partitions, Violations = 5792
Routed  50/457 Partitions, Violations = 5804
Routed  52/457 Partitions, Violations = 5801
Routed  54/457 Partitions, Violations = 5769
Routed  56/457 Partitions, Violations = 5767
Routed  58/457 Partitions, Violations = 5741
Routed  60/457 Partitions, Violations = 5749
Routed  62/457 Partitions, Violations = 5734
Routed  64/457 Partitions, Violations = 5732
Routed  66/457 Partitions, Violations = 5752
Routed  68/457 Partitions, Violations = 5778
Routed  70/457 Partitions, Violations = 5759
Routed  72/457 Partitions, Violations = 5778
Routed  74/457 Partitions, Violations = 5771
Routed  76/457 Partitions, Violations = 5758
Routed  78/457 Partitions, Violations = 5763
Routed  80/457 Partitions, Violations = 5752
Routed  82/457 Partitions, Violations = 5747
Routed  84/457 Partitions, Violations = 5773
Routed  86/457 Partitions, Violations = 5780
Routed  88/457 Partitions, Violations = 5766
Routed  90/457 Partitions, Violations = 5759
Routed  92/457 Partitions, Violations = 5726
Routed  94/457 Partitions, Violations = 5711
Routed  96/457 Partitions, Violations = 5718
Routed  98/457 Partitions, Violations = 5680
Routed  100/457 Partitions, Violations =        5703
Routed  102/457 Partitions, Violations =        5697
Routed  104/457 Partitions, Violations =        5726
Routed  106/457 Partitions, Violations =        5716
Routed  108/457 Partitions, Violations =        5726
Routed  110/457 Partitions, Violations =        5719
Routed  112/457 Partitions, Violations =        5704
Routed  114/457 Partitions, Violations =        5732
Routed  116/457 Partitions, Violations =        5738
Routed  118/457 Partitions, Violations =        5761
Routed  120/457 Partitions, Violations =        5723
Routed  122/457 Partitions, Violations =        5722
Routed  124/457 Partitions, Violations =        5715
Routed  126/457 Partitions, Violations =        5719
Routed  128/457 Partitions, Violations =        5731
Routed  130/457 Partitions, Violations =        5735
Routed  132/457 Partitions, Violations =        5730
Routed  134/457 Partitions, Violations =        5705
Routed  136/457 Partitions, Violations =        5688
Routed  138/457 Partitions, Violations =        5695
Routed  140/457 Partitions, Violations =        5720
Routed  142/457 Partitions, Violations =        5737
Routed  144/457 Partitions, Violations =        5710
Routed  146/457 Partitions, Violations =        5689
Routed  148/457 Partitions, Violations =        5708
Routed  150/457 Partitions, Violations =        5712
Routed  152/457 Partitions, Violations =        5728
Routed  154/457 Partitions, Violations =        5727
Routed  156/457 Partitions, Violations =        5711
Routed  158/457 Partitions, Violations =        5712
Routed  160/457 Partitions, Violations =        5712
Routed  162/457 Partitions, Violations =        5718
Routed  164/457 Partitions, Violations =        5724
Routed  166/457 Partitions, Violations =        5722
Routed  168/457 Partitions, Violations =        5719
Routed  170/457 Partitions, Violations =        5710
Routed  172/457 Partitions, Violations =        5686
Routed  174/457 Partitions, Violations =        5692
Routed  176/457 Partitions, Violations =        5702
Routed  178/457 Partitions, Violations =        5695
Routed  180/457 Partitions, Violations =        5687
Routed  182/457 Partitions, Violations =        5675
Routed  184/457 Partitions, Violations =        5697
Routed  186/457 Partitions, Violations =        5696
Routed  188/457 Partitions, Violations =        5695
Routed  190/457 Partitions, Violations =        5699
Routed  192/457 Partitions, Violations =        5689
Routed  194/457 Partitions, Violations =        5673
Routed  196/457 Partitions, Violations =        5692
Routed  198/457 Partitions, Violations =        5703
Routed  200/457 Partitions, Violations =        5692
Routed  202/457 Partitions, Violations =        5692
Routed  204/457 Partitions, Violations =        5690
Routed  206/457 Partitions, Violations =        5699
Routed  208/457 Partitions, Violations =        5712
Routed  210/457 Partitions, Violations =        5697
Routed  212/457 Partitions, Violations =        5686
Routed  214/457 Partitions, Violations =        5715
Routed  216/457 Partitions, Violations =        5689
Routed  218/457 Partitions, Violations =        5706
Routed  220/457 Partitions, Violations =        5710
Routed  222/457 Partitions, Violations =        5717
Routed  224/457 Partitions, Violations =        5714
Routed  226/457 Partitions, Violations =        5699
Routed  228/457 Partitions, Violations =        5700
Routed  230/457 Partitions, Violations =        5696
Routed  232/457 Partitions, Violations =        5677
Routed  234/457 Partitions, Violations =        5701
Routed  236/457 Partitions, Violations =        5723
Routed  238/457 Partitions, Violations =        5708
Routed  240/457 Partitions, Violations =        5713
Routed  242/457 Partitions, Violations =        5717
Routed  244/457 Partitions, Violations =        5711
Routed  246/457 Partitions, Violations =        5708
Routed  248/457 Partitions, Violations =        5714
Routed  250/457 Partitions, Violations =        5720
Routed  252/457 Partitions, Violations =        5730
Routed  254/457 Partitions, Violations =        5729
Routed  256/457 Partitions, Violations =        5714
Routed  258/457 Partitions, Violations =        5697
Routed  260/457 Partitions, Violations =        5701
Routed  262/457 Partitions, Violations =        5701
Routed  264/457 Partitions, Violations =        5701
Routed  266/457 Partitions, Violations =        5716
Routed  268/457 Partitions, Violations =        5739
Routed  270/457 Partitions, Violations =        5716
Routed  272/457 Partitions, Violations =        5731
Routed  274/457 Partitions, Violations =        5729
Routed  276/457 Partitions, Violations =        5715
Routed  278/457 Partitions, Violations =        5725
Routed  280/457 Partitions, Violations =        5739
Routed  282/457 Partitions, Violations =        5711
Routed  284/457 Partitions, Violations =        5714
Routed  286/457 Partitions, Violations =        5720
Routed  288/457 Partitions, Violations =        5723
Routed  290/457 Partitions, Violations =        5717
Routed  292/457 Partitions, Violations =        5730
Routed  294/457 Partitions, Violations =        5734
Routed  296/457 Partitions, Violations =        5718
Routed  298/457 Partitions, Violations =        5713
Routed  300/457 Partitions, Violations =        5722
Routed  302/457 Partitions, Violations =        5752
Routed  304/457 Partitions, Violations =        5731
Routed  306/457 Partitions, Violations =        5748
Routed  308/457 Partitions, Violations =        5737
Routed  310/457 Partitions, Violations =        5734
Routed  312/457 Partitions, Violations =        5733
Routed  314/457 Partitions, Violations =        5734
Routed  316/457 Partitions, Violations =        5759
Routed  318/457 Partitions, Violations =        5742
Routed  320/457 Partitions, Violations =        5745
Routed  322/457 Partitions, Violations =        5713
Routed  324/457 Partitions, Violations =        5725
Routed  326/457 Partitions, Violations =        5743
Routed  328/457 Partitions, Violations =        5746
Routed  330/457 Partitions, Violations =        5728
Routed  332/457 Partitions, Violations =        5719
Routed  334/457 Partitions, Violations =        5719
Routed  336/457 Partitions, Violations =        5726
Routed  338/457 Partitions, Violations =        5723
Routed  340/457 Partitions, Violations =        5727
Routed  342/457 Partitions, Violations =        5727
Routed  344/457 Partitions, Violations =        5733
Routed  346/457 Partitions, Violations =        5737
Routed  348/457 Partitions, Violations =        5713
Routed  350/457 Partitions, Violations =        5709
Routed  352/457 Partitions, Violations =        5721
Routed  354/457 Partitions, Violations =        5731
Routed  356/457 Partitions, Violations =        5729
Routed  358/457 Partitions, Violations =        5727
Routed  360/457 Partitions, Violations =        5726
Routed  362/457 Partitions, Violations =        5731
Routed  364/457 Partitions, Violations =        5725
Routed  366/457 Partitions, Violations =        5723
Routed  368/457 Partitions, Violations =        5737
Routed  370/457 Partitions, Violations =        5709
Routed  372/457 Partitions, Violations =        5719
Routed  374/457 Partitions, Violations =        5697
Routed  376/457 Partitions, Violations =        5713
Routed  378/457 Partitions, Violations =        5708
Routed  380/457 Partitions, Violations =        5702
Routed  382/457 Partitions, Violations =        5704
Routed  384/457 Partitions, Violations =        5697
Routed  386/457 Partitions, Violations =        5708
Routed  388/457 Partitions, Violations =        5709
Routed  390/457 Partitions, Violations =        5712
Routed  392/457 Partitions, Violations =        5708
Routed  394/457 Partitions, Violations =        5685
Routed  396/457 Partitions, Violations =        5712
Routed  398/457 Partitions, Violations =        5702
Routed  400/457 Partitions, Violations =        5700
Routed  402/457 Partitions, Violations =        5676
Routed  404/457 Partitions, Violations =        5690
Routed  406/457 Partitions, Violations =        5703
Routed  408/457 Partitions, Violations =        5703
Routed  410/457 Partitions, Violations =        5703
Routed  412/457 Partitions, Violations =        5687
Routed  414/457 Partitions, Violations =        5685
Routed  416/457 Partitions, Violations =        5687
Routed  418/457 Partitions, Violations =        5688
Routed  420/457 Partitions, Violations =        5704
Routed  422/457 Partitions, Violations =        5710
Routed  424/457 Partitions, Violations =        5710
Routed  426/457 Partitions, Violations =        5709
Routed  428/457 Partitions, Violations =        5709
Routed  430/457 Partitions, Violations =        5692
Routed  432/457 Partitions, Violations =        5715
Routed  434/457 Partitions, Violations =        5712
Routed  436/457 Partitions, Violations =        5710
Routed  438/457 Partitions, Violations =        5703
Routed  440/457 Partitions, Violations =        5703
Routed  442/457 Partitions, Violations =        5703
Routed  444/457 Partitions, Violations =        5703
Routed  446/457 Partitions, Violations =        5705
Routed  448/457 Partitions, Violations =        5709
Routed  450/457 Partitions, Violations =        5710
Routed  452/457 Partitions, Violations =        5710
Routed  454/457 Partitions, Violations =        5710
Routed  456/457 Partitions, Violations =        5712

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      5714
        Diff net spacing : 1304
        Diff net via-cut spacing : 2
        Double pattern hard mask space : 1643
        Less than minimum area : 79
        Less than minimum width : 109
        Local double pattern cycle : 2
        Off-grid : 54
        Same net spacing : 2
        Same net via-cut spacing : 33
        Short : 2373
        Internal-only types : 113

[Iter 11] Elapsed real time: 0:08:58 
[Iter 11] Elapsed cpu  time: sys=0:00:06 usr=0:27:24 total=0:27:30
[Iter 11] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 11] Total (MB): Used  132  Alloctr  135  Proc 3841 

End DR iteration 11 with 457 parts

Start DR iteration 12: non-uniform partition
Routed  1/454 Partitions, Violations =  5596
Routed  2/454 Partitions, Violations =  5616
Routed  4/454 Partitions, Violations =  5620
Routed  6/454 Partitions, Violations =  5608
Routed  8/454 Partitions, Violations =  5587
Routed  10/454 Partitions, Violations = 5616
Routed  12/454 Partitions, Violations = 5614
Routed  14/454 Partitions, Violations = 5561
Routed  16/454 Partitions, Violations = 5562
Routed  18/454 Partitions, Violations = 5568
Routed  20/454 Partitions, Violations = 5589
Routed  22/454 Partitions, Violations = 5597
Routed  24/454 Partitions, Violations = 5559
Routed  26/454 Partitions, Violations = 5567
Routed  28/454 Partitions, Violations = 5560
Routed  30/454 Partitions, Violations = 5542
Routed  32/454 Partitions, Violations = 5573
Routed  34/454 Partitions, Violations = 5593
Routed  36/454 Partitions, Violations = 5565
Routed  38/454 Partitions, Violations = 5581
Routed  40/454 Partitions, Violations = 5602
Routed  42/454 Partitions, Violations = 5595
Routed  44/454 Partitions, Violations = 5596
Routed  46/454 Partitions, Violations = 5576
Routed  48/454 Partitions, Violations = 5602
Routed  50/454 Partitions, Violations = 5602
Routed  52/454 Partitions, Violations = 5595
Routed  54/454 Partitions, Violations = 5622
Routed  56/454 Partitions, Violations = 5622
Routed  58/454 Partitions, Violations = 5598
Routed  60/454 Partitions, Violations = 5596
Routed  62/454 Partitions, Violations = 5622
Routed  64/454 Partitions, Violations = 5597
Routed  66/454 Partitions, Violations = 5596
Routed  68/454 Partitions, Violations = 5624
Routed  70/454 Partitions, Violations = 5639
Routed  72/454 Partitions, Violations = 5622
Routed  74/454 Partitions, Violations = 5589
Routed  76/454 Partitions, Violations = 5603
Routed  78/454 Partitions, Violations = 5603
Routed  80/454 Partitions, Violations = 5606
Routed  82/454 Partitions, Violations = 5630
Routed  84/454 Partitions, Violations = 5652
Routed  86/454 Partitions, Violations = 5637
Routed  88/454 Partitions, Violations = 5625
Routed  90/454 Partitions, Violations = 5624
Routed  92/454 Partitions, Violations = 5612
Routed  94/454 Partitions, Violations = 5606
Routed  96/454 Partitions, Violations = 5618
Routed  98/454 Partitions, Violations = 5618
Routed  100/454 Partitions, Violations =        5638
Routed  102/454 Partitions, Violations =        5643
Routed  104/454 Partitions, Violations =        5639
Routed  106/454 Partitions, Violations =        5638
Routed  108/454 Partitions, Violations =        5637
Routed  110/454 Partitions, Violations =        5629
Routed  112/454 Partitions, Violations =        5645
Routed  114/454 Partitions, Violations =        5665
Routed  116/454 Partitions, Violations =        5667
Routed  118/454 Partitions, Violations =        5661
Routed  120/454 Partitions, Violations =        5674
Routed  122/454 Partitions, Violations =        5653
Routed  124/454 Partitions, Violations =        5674
Routed  126/454 Partitions, Violations =        5666
Routed  128/454 Partitions, Violations =        5698
Routed  130/454 Partitions, Violations =        5663
Routed  132/454 Partitions, Violations =        5674
Routed  134/454 Partitions, Violations =        5700
Routed  136/454 Partitions, Violations =        5669
Routed  138/454 Partitions, Violations =        5682
Routed  140/454 Partitions, Violations =        5670
Routed  142/454 Partitions, Violations =        5683
Routed  144/454 Partitions, Violations =        5699
Routed  146/454 Partitions, Violations =        5639
Routed  148/454 Partitions, Violations =        5656
Routed  150/454 Partitions, Violations =        5630
Routed  152/454 Partitions, Violations =        5665
Routed  154/454 Partitions, Violations =        5679
Routed  156/454 Partitions, Violations =        5676
Routed  158/454 Partitions, Violations =        5681
Routed  160/454 Partitions, Violations =        5704
Routed  162/454 Partitions, Violations =        5694
Routed  164/454 Partitions, Violations =        5695
Routed  166/454 Partitions, Violations =        5708
Routed  168/454 Partitions, Violations =        5699
Routed  170/454 Partitions, Violations =        5713
Routed  172/454 Partitions, Violations =        5688
Routed  174/454 Partitions, Violations =        5692
Routed  176/454 Partitions, Violations =        5692
Routed  178/454 Partitions, Violations =        5687
Routed  180/454 Partitions, Violations =        5687
Routed  182/454 Partitions, Violations =        5695
Routed  184/454 Partitions, Violations =        5687
Routed  186/454 Partitions, Violations =        5677
Routed  188/454 Partitions, Violations =        5679
Routed  190/454 Partitions, Violations =        5677
Routed  192/454 Partitions, Violations =        5689
Routed  194/454 Partitions, Violations =        5696
Routed  196/454 Partitions, Violations =        5728
Routed  198/454 Partitions, Violations =        5708
Routed  200/454 Partitions, Violations =        5736
Routed  202/454 Partitions, Violations =        5711
Routed  204/454 Partitions, Violations =        5715
Routed  206/454 Partitions, Violations =        5735
Routed  208/454 Partitions, Violations =        5711
Routed  210/454 Partitions, Violations =        5710
Routed  212/454 Partitions, Violations =        5706
Routed  214/454 Partitions, Violations =        5728
Routed  216/454 Partitions, Violations =        5737
Routed  218/454 Partitions, Violations =        5731
Routed  220/454 Partitions, Violations =        5745
Routed  222/454 Partitions, Violations =        5731
Routed  224/454 Partitions, Violations =        5724
Routed  226/454 Partitions, Violations =        5727
Routed  228/454 Partitions, Violations =        5733
Routed  230/454 Partitions, Violations =        5736
Routed  232/454 Partitions, Violations =        5730
Routed  234/454 Partitions, Violations =        5733
Routed  236/454 Partitions, Violations =        5742
Routed  238/454 Partitions, Violations =        5740
Routed  240/454 Partitions, Violations =        5709
Routed  242/454 Partitions, Violations =        5736
Routed  244/454 Partitions, Violations =        5758
Routed  246/454 Partitions, Violations =        5753
Routed  248/454 Partitions, Violations =        5751
Routed  250/454 Partitions, Violations =        5766
Routed  252/454 Partitions, Violations =        5766
Routed  254/454 Partitions, Violations =        5769
Routed  256/454 Partitions, Violations =        5773
Routed  258/454 Partitions, Violations =        5776
Routed  260/454 Partitions, Violations =        5767
Routed  262/454 Partitions, Violations =        5762
Routed  264/454 Partitions, Violations =        5768
Routed  266/454 Partitions, Violations =        5782
Routed  268/454 Partitions, Violations =        5776
Routed  270/454 Partitions, Violations =        5795
Routed  272/454 Partitions, Violations =        5783
Routed  274/454 Partitions, Violations =        5767
Routed  276/454 Partitions, Violations =        5791
Routed  278/454 Partitions, Violations =        5799
Routed  280/454 Partitions, Violations =        5788
Routed  282/454 Partitions, Violations =        5780
Routed  284/454 Partitions, Violations =        5785
Routed  286/454 Partitions, Violations =        5791
Routed  288/454 Partitions, Violations =        5789
Routed  290/454 Partitions, Violations =        5801
Routed  292/454 Partitions, Violations =        5810
Routed  294/454 Partitions, Violations =        5812
Routed  296/454 Partitions, Violations =        5817
Routed  298/454 Partitions, Violations =        5816
Routed  300/454 Partitions, Violations =        5839
Routed  302/454 Partitions, Violations =        5828
Routed  304/454 Partitions, Violations =        5832
Routed  306/454 Partitions, Violations =        5864
Routed  308/454 Partitions, Violations =        5859
Routed  310/454 Partitions, Violations =        5851
Routed  312/454 Partitions, Violations =        5851
Routed  314/454 Partitions, Violations =        5857
Routed  316/454 Partitions, Violations =        5846
Routed  318/454 Partitions, Violations =        5882
Routed  320/454 Partitions, Violations =        5857
Routed  322/454 Partitions, Violations =        5892
Routed  324/454 Partitions, Violations =        5891
Routed  326/454 Partitions, Violations =        5859
Routed  328/454 Partitions, Violations =        5853
Routed  330/454 Partitions, Violations =        5871
Routed  332/454 Partitions, Violations =        5852
Routed  334/454 Partitions, Violations =        5867
Routed  336/454 Partitions, Violations =        5863
Routed  338/454 Partitions, Violations =        5848
Routed  340/454 Partitions, Violations =        5873
Routed  342/454 Partitions, Violations =        5881
Routed  344/454 Partitions, Violations =        5887
Routed  346/454 Partitions, Violations =        5894
Routed  348/454 Partitions, Violations =        5892
Routed  350/454 Partitions, Violations =        5898
Routed  352/454 Partitions, Violations =        5916
Routed  354/454 Partitions, Violations =        5925
Routed  356/454 Partitions, Violations =        5900
Routed  358/454 Partitions, Violations =        5930
Routed  360/454 Partitions, Violations =        5908
Routed  362/454 Partitions, Violations =        5941
Routed  364/454 Partitions, Violations =        5919
Routed  366/454 Partitions, Violations =        5929
Routed  368/454 Partitions, Violations =        5951
Routed  370/454 Partitions, Violations =        5941
Routed  372/454 Partitions, Violations =        5941
Routed  374/454 Partitions, Violations =        5939
Routed  376/454 Partitions, Violations =        5959
Routed  378/454 Partitions, Violations =        5972
Routed  380/454 Partitions, Violations =        5948
Routed  382/454 Partitions, Violations =        5989
Routed  384/454 Partitions, Violations =        5992
Routed  386/454 Partitions, Violations =        5980
Routed  388/454 Partitions, Violations =        5984
Routed  390/454 Partitions, Violations =        5980
Routed  392/454 Partitions, Violations =        6006
Routed  394/454 Partitions, Violations =        5998
Routed  396/454 Partitions, Violations =        6004
Routed  398/454 Partitions, Violations =        5997
Routed  400/454 Partitions, Violations =        5990
Routed  402/454 Partitions, Violations =        6005
Routed  404/454 Partitions, Violations =        6020
Routed  406/454 Partitions, Violations =        6020
Routed  408/454 Partitions, Violations =        6026
Routed  410/454 Partitions, Violations =        6027
Routed  412/454 Partitions, Violations =        6019
Routed  414/454 Partitions, Violations =        6017
Routed  416/454 Partitions, Violations =        6008
Routed  418/454 Partitions, Violations =        6007
Routed  420/454 Partitions, Violations =        6013
Routed  422/454 Partitions, Violations =        6013
Routed  424/454 Partitions, Violations =        6013
Routed  426/454 Partitions, Violations =        6008
Routed  428/454 Partitions, Violations =        6005
Routed  430/454 Partitions, Violations =        6005
Routed  432/454 Partitions, Violations =        6005
Routed  434/454 Partitions, Violations =        6011
Routed  436/454 Partitions, Violations =        6012
Routed  438/454 Partitions, Violations =        6025
Routed  440/454 Partitions, Violations =        6024
Routed  442/454 Partitions, Violations =        6030
Routed  444/454 Partitions, Violations =        6034
Routed  446/454 Partitions, Violations =        6033
Routed  448/454 Partitions, Violations =        6031
Routed  450/454 Partitions, Violations =        6034
Routed  452/454 Partitions, Violations =        6037
Routed  454/454 Partitions, Violations =        6042

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      6042
        Diff net spacing : 1103
        Double pattern hard mask space : 1700
        End of line enclosure : 18
        Less than minimum area : 130
        Less than minimum width : 115
        Local double pattern cycle : 4
        Off-grid : 78
        Same net spacing : 4
        Same net via-cut spacing : 60
        Short : 2652
        Internal-only types : 178

[Iter 12] Elapsed real time: 0:10:32 
[Iter 12] Elapsed cpu  time: sys=0:00:06 usr=0:31:51 total=0:31:57
[Iter 12] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 12] Total (MB): Used  132  Alloctr  135  Proc 3841 

End DR iteration 12 with 454 parts

Stop DR since not converging

Information: Detail Routing terminated early because DRCs were not converging: true (ZRT-312)
Information: Filtered 161 drcs of internal-only type. (ZRT-323)
Information: Discarded 17 drcs of internal-only type. (ZRT-306)
[DR] Elapsed real time: 0:10:32 
[DR] Elapsed cpu  time: sys=0:00:06 usr=0:31:51 total=0:31:57
[DR] Stage (MB): Used    1  Alloctr    1  Proc    0 
[DR] Total (MB): Used  115  Alloctr  118  Proc 3841 
[DR: Done] Elapsed real time: 0:10:32 
[DR: Done] Elapsed cpu  time: sys=0:00:06 usr=0:31:51 total=0:31:57
[DR: Done] Stage (MB): Used    1  Alloctr    1  Proc    0 
[DR: Done] Total (MB): Used  115  Alloctr  118  Proc 3841 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 764 aligned/redundant DRCs. (ZRT-305)

DR finished with 5100 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      5100
        Diff net spacing : 542
        Double pattern hard mask space : 1662
        End of line enclosure : 18
        Less than minimum area : 130
        Less than minimum width : 115
        Local double pattern cycle : 3
        Off-grid : 78
        Same net spacing : 4
        Same net via-cut spacing : 60
        Short : 2488



Total Wire Length =                    7283 micron
Total Number of Contacts =             4795
Total Number of Wires =                7519
Total Number of PtConns =              527
Total Number of Routed Wires =       7519
Total Routed Wire Length =           7154 micron
Total Number of Routed Contacts =       4795
        Layer                   M1 :        127 micron
        Layer                   M2 :        971 micron
        Layer                   M3 :       3179 micron
        Layer                   M4 :       2828 micron
        Layer                   M5 :        178 micron
        Layer                   M6 :          0 micron
        Layer                   M7 :          0 micron
        Layer                   M8 :          0 micron
        Layer                   M9 :          0 micron
        Layer                 MRDL :          0 micron
        Via                VIA56SQ :          1
        Via           VIA45SQ(rot) :         45
        Via              VIA34SQ_C :        594
        Via         VIA34SQ_C(rot) :         56
        Via            VIA34BAR1_C :         12
        Via            VIA34BAR2_C :         17
        Via              VIA34LG_C :         11
        Via                VIA34SQ :         60
        Via            VIA3_34SQ_C :         64
        Via              VIA3_34SQ :       1250
        Via         VIA3_34SQ(rot) :         46
        Via              VIA23SQ_C :        143
        Via         VIA23SQ_C(rot) :        193
        Via       VIA23BAR1_C(rot) :         25
        Via            VIA23BAR2_C :          1
        Via       VIA23BAR2_C(rot) :         56
        Via              VIA23LG_C :          5
        Via                VIA23SQ :        934
        Via           VIA23SQ(rot) :          1
        Via              VIA23BAR1 :          4
        Via     VIA2_33BAR1_C(rot) :          7
        Via     VIA2_33BAR2_C(rot) :         20
        Via     VIA23_3BAR1_C(rot) :          7
        Via     VIA23_3BAR2_C(rot) :         22
        Via     VIA2_33_3SQ_C(rot) :        855
        Via   VIA2_33_3BAR1_C(rot) :          3
        Via   VIA2_33_3BAR2_C(rot) :         29
        Via              VIA12SQ_C :        310
        Via            VIA12BAR1_C :         10
        Via                VIA12SQ :          1
        Via            VIA1_32SQ_C :          6
        Via            VIA12_3SQ_C :          3
        Via          VIA1_32_3SQ_C :          4

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 4795 vias)
 
    Layer VIA1       =  0.00% (0      / 334     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (334     vias)
    Layer VIA2       =  0.00% (0      / 2305    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2305    vias)
    Layer VIA3       =  0.00% (0      / 2110    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2110    vias)
    Layer VIA4       =  0.00% (0      / 45      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (45      vias)
    Layer VIA5       =  0.00% (0      / 1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1       vias)
 
  Total double via conversion rate    =  0.00% (0 / 4795 vias)
 
    Layer VIA1       =  0.00% (0      / 334     vias)
    Layer VIA2       =  0.00% (0      / 2305    vias)
    Layer VIA3       =  0.00% (0      / 2110    vias)
    Layer VIA4       =  0.00% (0      / 45      vias)
    Layer VIA5       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 4795 vias)
 
    Layer VIA1       =  0.00% (0      / 334     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (334     vias)
    Layer VIA2       =  0.00% (0      / 2305    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2305    vias)
    Layer VIA3       =  0.00% (0      / 2110    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2110    vias)
    Layer VIA4       =  0.00% (0      / 45      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (45      vias)
    Layer VIA5       =  0.00% (0      / 1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1       vias)
 

Total number of nets = 28099
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 5100
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: The net parasitics of block riscv_core are cleared. (TIM-123)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core_4_placed.design'. (TIM-125)
Information: Design riscv_core_4_placed has 28046 nets, 0 global routed, 25 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: The RC mode used is CTO for design 'riscv_core'. (NEX-022)
Information: Design Average RC for design riscv_core_4_placed  (NEX-011)
Information: r = 2.489934 ohm/um, via_r = 0.489199 ohm/cut, c = 0.142559 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.777025 ohm/um, via_r = 0.580198 ohm/cut, c = 0.127647 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 28044, routed nets = 25, across physical hierarchy nets = 0, parasitics cached nets = 28044, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

npo-clock-opt optimization Phase 33 Iter  1         0.00      0.00         0       0.018  56483240.00           0.852
Enable dominated scenarios

npo-clock-opt optimization complete                 0.00      0.00         0       0.018  56483240.00           0.852
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  4.712811305874  3.105496704510  9.865111509851  6.078131064085  2.744730641123
8.318115604907  9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  2.592844718112  2.192954209422  0.965418441094  2.700156843881  3.840984364440
3.750206053169  7.663458842299  6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  2.921621312169  8.279170494094  1.185409490997  3.334444808244  5.867133031622
7.173894385364  9.669819999761  7.591487347087  7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  2.776946294780  2.404747279467  6.131536844054  4.100228466110  1.274242889655
4.570746653063  5.624878808820  7.826857253678  4.759133418263  5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474222495  5.233141996621  5.028398529085  6.111596346103  6.181480712107  1.581109665776
7.486041822107  9.584562469756  2.041727387119  3.921160867338  0.650488682345  9.472458902409  3.368484394994  4.897111549020  6.860149444452  7.720699251691  9.096163818102  2.199724609512  0.915918467443  5.466526608426
8.142690055883  4.607193265224  8.244463794567  3.504870705451  1.682716012888  7.173433718510  9.939562708373  3.617852772683  8.946772637652  6.889793332707  4.520764584248  3.092652309795  5.580734536993  1.131821063510
0.721709625254  7.515947417690  0.649322209371  1.017031043513  5.811519666269  5.826730883342  4.349383292435  0.216216918317  9.612142422527  2.031980582104  0.824337079604  0.358844186693  8.022027969284  2.603666885844
5.024802551363  1.359359521353  5.407563451201  2.804123477518  1.265300052200  0.417760313533  1.833872465081  6.448557737188  4.848373112548  7.656655055033  8.672212043412  4.214088116610  9.007635570112  3.308631478452
5.607471109985  8.514743640423  2.764676979434  9.324216938770  1.551199989997  2.300508202625  0.754685030179  1.961421411696  2.781303341418  8.075626355650  9.438727677368  9.138485442545  9.020217508464  9.978905795117
7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413524984361  3.309910198619  7.452798206103  1.902827924529  5.623407259547  2.989614208696  3.368221987440  7.095324315702  7.411344456476  6.944770276650
5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.605155657803  8.173730247963  9.287277774418  7.540401048505  0.000353317956  0.553035756721  4.755305063101  4.389144456592  1.217871201793  7.505308610467
0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950064138237  0.221226938718  4.029619314242  4.126910296875  2.780782445074  0.725977214657  8.793232087635  8.918646519113
5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  3.056717040238  2.697401203284  5.096615833377  1.514054270128  7.396800020513  5.512693127835
1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326983131  9.908981387880  5.818746107763  2.345212922627  0.037334005045  0.494214540392
8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.926377260982  8.372132862614  2.539492403034  6.654692718747  4.022403351365  6.796155802757
0.618562611981  3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  7.387119392116  0.867338065048  8.682345947245  3.622707136848  4.395712254688  1.541703486014  9.244460500010  4.051125209534
5.907689219704  1.709512091590  0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  6.012888717343  8.356834993956  2.709191677387  2.774366694677  2.637660416996  9.532231752994
6.656262309097  9.409795558072  6.136993113139  7.763510072170  9.625254751594  7.417690064932  2.209371101703  1.043513581151  9.666269582673  5.421666434938  3.293253337223  6.910090761214  2.422535031115  6.782638382351
9.141628035616  1.286693802201  9.569284260313  2.585844502480  2.551363135935  9.521353540756  3.451201280412  3.477518126530  0.052200041776  5.951857183387  2.466809950457  7.739861284837  3.112556593680  1.055567167149
4.124225421230  5.316610900762  7.270112330810  7.178452560747  1.109985851474  3.640423276467  6.979434932421  6.938770155119  9.989997230050  3.840949075468  5.031997402744  1.413379078130  3.341426635537  5.155184243790
9.893602913670  2.642545902020  9.208464997847  1.495117746745  7.734047317127  4.721421981592  0.740044433141  4.637138041352  4.984361330991  5.736933745279  8.207921406884  7.926202362340  7.259555026936  3.008120636740
3.103784709364  1.515702741133  6.156476694424  6.976650523956  5.921087480218  9.647382389440  1.463832453161  0.419342160515  5.657803817373  5.885287928727  7.775236060642  1.040288800035  3.317964883378  4.556255775458
7.289445438746  1.656592121786  3.901793750587  4.310467080093  3.986343950985  1.607812396408  5.274420834112  3.831811560490  7.969922502608  8.884786395006  4.139055338724  6.930491202961  9.314250240666  9.096309578996
4.661318072329  4.414657879322  4.787635891811  2.219113510369  6.096373414109  4.270014844388  1.384045006444  0.375020605316  9.766345884229  4.269544116795  0.776785153998  7.788907105671  7.040246097715  0.003718809589
7.059611151237  1.470128739689  2.720513551216  9.827835139826  8.118372519099  7.333443640824  4.586760973162  2.717389438536  4.966981999976  6.397462734708  7.764038945928  6.769680606332  6.983149728863  0.187314881792
8.323007234353  9.122627003732  6.705045049478  0.240392817363  1.613985254405  4.410021006611  0.127471858965  5.457074665306  3.562487880882  5.320909725367  8.476731657428  3.542685592637  7.260990665283  4.062148553867
4.638167665291  9.918747402249  5.051365679662  1.502757061856  2.611981344610  3.618147231210  7.158167536577  6.748604182210  7.958456246975  1.842496738711  9.393934392335  8.067721668234  5.947253190240  9.336372739499
4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590006744  3.546609230842  6.814269005588  3.460719326522  9.462760379456  7.351205386147  1.160954401288  8.717351671851  0.993480570837
3.361785277268  3.894677263765  2.116996953270  7.452994665626  2.309097940979  5.558072613699  3.113139776351  0.072170962525  4.751594741769  5.602256220937  1.102521410953  3.583834766626  9.582681388334  2.434462629243
5.021621691831  7.961214242252  7.731115678210  4.082351914162  8.035616128669  3.802201956928  4.260313258584  4.502480255136  3.135935952135  8.188070345120  1.281230653353  8.128213805220  0.041784331353  3.183811546508

npo-clock-opt final QoR
_______________________
Scenario Mapping Table
1: func_fast
2: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: CLK_I

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.0000     0.0000      0   0.0000     0.0000      0
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000      0   0.0000     0.0000      0        0     0.0000        0 56483240.0
    2   *   0.0000     0.0000      0   0.0000     0.0000      0        0     0.0000        0 150346.891
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000      0   0.0000     0.0000      0        0     0.0000        0 56483240.0     18283.17      27838        183       5343
--------------------------------------------------------------------------------------------------------------------

npo-clock-opt final QoR Summary         WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
npo-clock-opt final QoR Summary      0.0000     0.0000      0   0.0000     0.0000      0        0        0 56483240.0     18283.17      27838

npo-clock-opt command complete                CPU:  5428 s (  1.51 hr )  ELAPSE:  3069 s (  0.85 hr )  MEM-PEAK:  1212 MB
npo-clock-opt command statistics  CPU=2345 sec (0.65 hr) ELAPSED=816 sec (0.23 hr) MEM-PEAK=1.184 GB
Information: Running auto PG connection. (NDM-099)
1
icc2_shell> check_pg_drc
Command check_pg_drc started  at Thu Mar  7 02:36:20 2024
Command check_pg_drc finished at Thu Mar  7 02:36:22 2024
CPU usage for check_pg_drc: 9.86 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 1.58 seconds ( 0.00 hours)
Total number of errors found: 51
   51 insufficient spacings on M1
------------
Description of the errors can be seen in gui error set "DRC_report_by_check_pg_drc"
------------
icc2_shell> clock_opt
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (112500 112500) (2270340 2266500)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2

Running clock synthesis step.

Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (112500 112500) (2270340 2266500)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2
remove buffers/inverters in clock CLK_I:
  3 buffer(s) and 20 inverter(s) have been removed
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)

A total of 3 buffer(s) and 20 inverter(s) have been removed.
Remove clock trees finished successfully
synthesize_clock_trees
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   func_fast    (Mode: func; Corner: fast)
   func_slow    (Mode: func; Corner: slow)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: Clock derating is disabled

CTS related app options set by user:
   No CTS related app option is set.

Buffer/Inverter reference list for clock tree synthesis:
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_10
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_12
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_16
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_1P5
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_1
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_20
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_2
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_3
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_4
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_6
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_8
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_CDC_2
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_CDC_4
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_ECO_1
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_ECO_2
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_ECO_3
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_ECO_4
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_ECO_6
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_ECO_7
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_ECO_8
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_S_0P5
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_S_0P75
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_S_10
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_S_12
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_S_16
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_S_1P5
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_S_1
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_S_20
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_S_2
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_S_3
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_S_4
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_S_6
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_S_8
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_U_0P5
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_U_0P75
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_UCDC_0P5
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_UCDC_1
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_PECO_12
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_PECO_1
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_PECO_2
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_PECO_4
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_PECO_8
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_PS_0P75
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_PS_1P5
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_PS_3
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_PS_6
   saed14rvt_ss0p6vm40c/SAEDRVT14_AOBUF_IW_0P75
   saed14rvt_ss0p6vm40c/SAEDRVT14_AOBUF_IW_1P5
   saed14rvt_ss0p6vm40c/SAEDRVT14_AOBUF_IW_3
   saed14rvt_ss0p6vm40c/SAEDRVT14_AOBUF_IW_6
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_10
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_12
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_16
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_3
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_6
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_8
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_ECO_3
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_ECO_4
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_ECO_6
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_ECO_8
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_S_10
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_S_12
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_S_16
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_S_20
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_S_3
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_S_5
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_S_6
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_S_7
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_S_8
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_S_9
   saed14rvt_ss0p6vm40c/SAEDRVT14_AOINV_IW_6
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_PECO_12
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_PECO_8
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_PS_6

ICG reference list:
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTNLT_V5_12
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTNLT_V5_3
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTNLT_V5_4
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTNLT_V5_5
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTNLT_V5_6
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTNLT_V5_8
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTPLT_V5_12
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTPLT_V5_16
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTPLT_V5_20
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTPLT_V5_24
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTPLT_V5_3
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTPLT_V5_4
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTPLT_V5_5
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTPLT_V5_6
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTPLT_V5_8
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTPL_V5_4
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKINVGTPLT_V7_3
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKINVGTPLT_V7_4
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKINVGTPLT_V7_5
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKINVGTPLT_V7_6
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKINVGTPLT_V7_8

Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: 'slow' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (112500 112500) (2270340 2266500)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 1.13 sec, cpu time is 0 hr : 0 min : 1.14 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 360 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 0 vias out of 6163 total vias.
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 1.72 sec, cpu time is 0 hr : 0 min : 1.63 sec. (CTS-104)
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 8
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core_4_placed.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 28021, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
Information: Relocated the clock cell 'core_clock_gate_i/u__tmp100' from (137.05, 89.85) to (136.90, 91.05). (CTS-106)
A total of 1 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
Information: The run time for enable resynthesis is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = core_clock_gate_i/u__tmp100/Q
 Clocks:
     CLK_I (func)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 600.000000
 Number of load sinks = 2133
 Number of ignore points = 0
 Added 20 Repeaters. Built 2 Repeater Levels
 Phase delay: core_clock_gate_i/u__tmp100/CK : (0.177 0.146) : skew = 0.032
-------------------------------------------------------------
 Gate level 1 clock tree synthesis
 driving pin = clk_i
 Clocks:
     CLK_I (func)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 600.000000
 Number of load sinks = 69
 Number of ignore points = 0
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 0.177364/__ min r/f: 0.145855/__) : skew = 0.031509 : core_clock_gate_i/u__tmp100/CK
 Added 2 Repeaters. Built 2 Repeater Levels
 Phase delay: clk_i : (0.166 0.135) : skew = 0.032
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 4.93 sec, cpu time is 0 hr : 0 min : 5.17 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
There are 2 buffers and 20 inverters added (total area 9.50) by Clock Tree Synthesis.
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 9 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_MM_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_6/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OR3_4/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_CKGTPLT_V5_3/SE has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_4/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUX2_4/D0 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/C1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO2BB2_V1_4/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO32_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Via regions for port SAEDRVT14_OA33_4/B3 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_4/B2 may block other ports completely. (ZRT-045)
Warning: Standard cell pin SAEDRVT14_OA33_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_MM_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B2 has no valid via regions. (ZRT-044)
Performing initial clock net global routing ...
Loading parastics information to the router ...
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
parastics information loaded to the router.
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: The net parasitics of block riscv_core are cleared. (TIM-123)
Total number of global routed clock nets: 24
Information: The run time for clock net global routing is 0 hr : 0 min : 2.15 sec, cpu time is 0 hr : 0 min : 6.94 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core_4_placed.design'. (TIM-125)
Information: Design riscv_core_4_placed has 28045 nets, 24 global routed, 0 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: The RC mode used is CTO for design 'riscv_core'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 28043, routed nets = 24, across physical hierarchy nets = 0, parasitics cached nets = 24, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
-------------------------------------------------------------
Fixing clock: CLK_I mode: func root: clk_i

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: CLK_I, Mode: func, Root: clk_i
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0139; ID = 0.0627; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 9.5016; ClockCellArea = 11.9436; Clock = CLK_I; Mode = func; Corner = fast; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0254; ID = 0.1557; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 9.5016; ClockCellArea = 11.9436; Clock = CLK_I; Mode = func; Corner = slow; ClockRoot = clk_i. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: CLK_I, Mode: func, Root: clk_i
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0139; ID = 0.0627; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 9.5016; ClockCellArea = 11.9436; Clock = CLK_I; Mode = func; Corner = fast; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0254; ID = 0.1557; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 9.5016; ClockCellArea = 11.9436; Clock = CLK_I; Mode = func; Corner = slow; ClockRoot = clk_i. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.07 sec, cpu time is 0 hr : 0 min : 0.14 sec.
Information: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 0.07 sec, cpu time is 0 hr : 0 min : 0.14 sec. (CTS-104)
************************************************************
* CTS STEP: Skew Latency Optimization and Area Recovery
************************************************************
-------------------------------------------------------------
Optimizing clock tree
clock: CLK_I mode: func root: clk_i
Clock QoR Before Optimization:
Clock: CLK_I, Mode: func, Root: clk_i
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0139; ID = 0.0627; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 9.5016; ClockCellArea = 11.9436; Clock = CLK_I; Mode = func; Corner = fast; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0254; ID = 0.1557; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 9.5016; ClockCellArea = 11.9436; Clock = CLK_I; Mode = func; Corner = slow; ClockRoot = clk_i. (CTS-037)

Begin Network Flow Based Optimization:
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Default network flow optimizer made 29 successful improvements out of 40 iterations
Resized 13, relocated 0, deleted 0, inserted 0, sizeUp Relocated 0 cells
The elapsed time for network flow optimization is 0 hr : 0 min : 3.35 sec, cpu time is 0 hr : 0 min : 9.32 sec.
Ran incremental ZGR 41 time(s) for 73 net(s) and restored ZGR 12 time(s) for 20 net(s)
Clock Qor After Network Flow Optimization:
Clock: CLK_I, Mode: func, Root: clk_i
Information: CTS QoR Post Optimization: GlobalSkew = 0.0089; ID = 0.0578; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 11.6328; ClockCellArea = 14.0748; Clock = CLK_I; Mode = func; Corner = fast; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Post Optimization: GlobalSkew = 0.0101; ID = 0.1342; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 11.6328; ClockCellArea = 14.0748; Clock = CLK_I; Mode = func; Corner = slow; ClockRoot = clk_i. (CTS-037)

Begin Layer Optimization:

Beginning layer optimization ...
Clock CLK_I: 24 nets unchanged because there is no cap variation on their layers
All clocks: total net count: 24
All clocks: total committed/restored net count: 0/0
All clocks: total count of nets with two layers: 0 (skipped)
All clocks: total count of nets with unchanged layers: 24

Ending layer optimization ...

The elapsed time for layer optimization is 0 hr : 0 min : 0.05 sec, cpu time is 0 hr : 0 min : 0.05 sec.
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock Qor After Layer Optimization:
Clock: CLK_I, Mode: func, Root: clk_i
Information: CTS QoR Post Optimization: GlobalSkew = 0.0089; ID = 0.0578; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 11.6328; ClockCellArea = 14.0748; Clock = CLK_I; Mode = func; Corner = fast; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Post Optimization: GlobalSkew = 0.0101; ID = 0.1342; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 11.6328; ClockCellArea = 14.0748; Clock = CLK_I; Mode = func; Corner = slow; ClockRoot = clk_i. (CTS-037)

Begin Area Recovery Buffer Removal:
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
AR: deleted 0 cell(s)
Ran incremental ZGR 4 time(s) for 4 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Area Recovery Removal:
Clock: CLK_I, Mode: func, Root: clk_i
Information: CTS QoR Post Area Recovery: GlobalSkew = 0.0089; ID = 0.0578; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 11.6328; ClockCellArea = 14.0748; Clock = CLK_I; Mode = func; Corner = fast; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Post Area Recovery: GlobalSkew = 0.0101; ID = 0.1342; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 11.6328; ClockCellArea = 14.0748; Clock = CLK_I; Mode = func; Corner = slow; ClockRoot = clk_i. (CTS-037)

Begin Area Recovery Resizing:
AR: resized 0 out of 24 cell(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Area Recovery Resizing:
Clock: CLK_I, Mode: func, Root: clk_i
Information: CTS QoR Post Area Recovery: GlobalSkew = 0.0089; ID = 0.0578; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 11.6328; ClockCellArea = 14.0748; Clock = CLK_I; Mode = func; Corner = fast; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Post Area Recovery: GlobalSkew = 0.0101; ID = 0.1342; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 11.6328; ClockCellArea = 14.0748; Clock = CLK_I; Mode = func; Corner = slow; ClockRoot = clk_i. (CTS-037)
The elapsed time for area recovery is 0 hr : 0 min : 1.46 sec, cpu time is 0 hr : 0 min : 3.92 sec.
The elapsed time for optimization of clock tree is 0 hr : 0 min : 4.94 sec, cpu time is 0 hr : 0 min : 13.57 sec.
Information: The run time for skew latency optimization is 0 hr : 0 min : 4.95 sec, cpu time is 0 hr : 0 min : 13.58 sec. (CTS-104)
************************************************************
* CTS STEP: Post-Optimization DRC Fixing
************************************************************
-------------------------------------------------------------
Fixing clock: CLK_I mode: func root: clk_i
Resized 0 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: CLK_I, Mode: func, Root: clk_i
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0089; ID = 0.0578; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 11.6328; ClockCellArea = 14.0748; Clock = CLK_I; Mode = func; Corner = fast; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0101; ID = 0.1342; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 11.6328; ClockCellArea = 14.0748; Clock = CLK_I; Mode = func; Corner = slow; ClockRoot = clk_i. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.10 sec, cpu time is 0 hr : 0 min : 0.25 sec.
Information: The run time for post-optimization DRC fixing is 0 hr : 0 min : 0.10 sec, cpu time is 0 hr : 0 min : 0.25 sec. (CTS-104)
All together, ran incremental ZGR 45 time(s) for 77 net(s) and restoring ZGR invoked 12 time(s) for 20 net(s)
There are 0 buffers added and 1 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Mark clock trees...
Marking clock synthesized attributes

nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 361 total shapes.
Layer M2: cached 0 shapes out of 1981 total shapes.
Cached 0 vias out of 9695 total vias.

Legalizing Top Level Design riscv_core ... 
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     46479.9        30545        Yes DEFAULT_VA

Optimizing attract points
    Done attract points (0 sec)
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  30545
number of references:               100
number of site rows:                359
number of locations attempted:   295623
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       25612 (340835 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.008 um ( 0.01 row height)
rms weighted cell displacement:   0.008 um ( 0.01 row height)
max cell displacement:            0.740 um ( 1.23 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                8
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: id_stage_i/registers_i/U771 (SAEDRVT14_OAI222_4)
  Input location: (207.202,40.65)
  Legal location: (207.942,40.65)
  Displacement:   0.740 um ( 1.23 row height)
Cell: if_stage_i/U49 (SAEDRVT14_AOI22_3)
  Input location: (102.196,69.45)
  Legal location: (102.048,70.05)
  Displacement:   0.618 um ( 1.03 row height)
Cell: id_stage_i/registers_i/U3633 (SAEDRVT14_AN2_MM_3)
  Input location: (170.128,93.45)
  Legal location: (170.128,92.85)
  Displacement:   0.600 um ( 1.00 row height)
Cell: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/U410 (SAEDRVT14_AO2BB2_V1_4)
  Input location: (92.132,35.85)
  Legal location: (91.762,35.85)
  Displacement:   0.370 um ( 0.62 row height)
Cell: if_stage_i/U170 (SAEDRVT14_INV_PS_3)
  Input location: (102.714,70.05)
  Legal location: (103.084,70.05)
  Displacement:   0.370 um ( 0.62 row height)
Cell: id_stage_i/registers_i/U2459 (SAEDRVT14_INV_PS_3)
  Input location: (142.748,106.65)
  Legal location: (142.452,106.65)
  Displacement:   0.296 um ( 0.49 row height)
Cell: cs_registers_i/U305 (SAEDRVT14_AN4_4)
  Input location: (134.756,98.25)
  Legal location: (134.534,98.25)
  Displacement:   0.222 um ( 0.37 row height)
Cell: id_stage_i/registers_i/U2572 (SAEDRVT14_INV_PS_3)
  Input location: (137.346,79.65)
  Legal location: (137.568,79.65)
  Displacement:   0.222 um ( 0.37 row height)
Cell: if_stage_i/U158 (SAEDRVT14_AOI222_4)
  Input location: (128.984,26.85)
  Legal location: (128.984,26.85)
  Displacement:   0.000 um ( 0.00 row height)
Cell: if_stage_i/U163 (SAEDRVT14_AOI222_4)
  Input location: (129.132,27.45)
  Legal location: (129.132,27.45)
  Displacement:   0.000 um ( 0.00 row height)

 Successfully legalize placement.
Information: The run time for postlude is 0 hr : 0 min : 3.96 sec, cpu time is 0 hr : 0 min : 3.81 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 25 flat clock tree nets.
There are 24 non-sink instances (total area 14.07) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 2 buffers and 21 inverters (total area 11.63).
21 buffers/inverters were inserted below 1 leaf level Gates.
 Compilation of clock trees finished successfully
 Run time for cts 00:00:34.58u 00:00:00.78s 00:00:20.13e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
1

No clock balance group was found, so skip the balance
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core_4_placed.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (112500 112500) (2270340 2266500)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Current block utilization is '0.39300', effective utilization is '0.42419'. (OPT-055)
Information: Design Average RC for design riscv_core_4_placed  (NEX-011)
Information: r = 2.489934 ohm/um, via_r = 0.489199 ohm/cut, c = 0.142559 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.777025 ohm/um, via_r = 0.580198 ohm/cut, c = 0.127647 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 28044, routed nets = 25, across physical hierarchy nets = 0, parasitics cached nets = 1397, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      1:12:29     0.000     0.000 19716.486     0.000     0.000       181      5344         0     0.000      1212 



Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
route.global.global_route_topology_style 1
route_group -all_clock_nets -reuse_existing_global_route true
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 9 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_6/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_MM_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OR3_4/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUX2_4/D0 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_CKGTPLT_V5_3/SE has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO2BB2_V1_4/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_4/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/C1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO32_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_MM_3/A1 has no valid via regions. (ZRT-044)
Warning: Via regions for port SAEDRVT14_OA33_4/B3 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_4/B2 may block other ports completely. (ZRT-045)
Warning: Standard cell pin SAEDRVT14_OA33_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B2 has no valid via regions. (ZRT-044)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  116  Alloctr  118  Proc 3850 
GR will route in ATREE-style.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.deterministic                                    :        off                 
global.global_route_topology_style                      :        1                   
global.placement_timing_driven_mode                     :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
parastics information loaded to the router.
Constructing data structure ...
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Global cell size is adjusted to 2.5 times of standard cell row height.
Design statistics:
Design Bounding Box (0.00,0.00,238.28,237.90)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.03, min space = 0.04 pitch = 0.15
layer M2, dir Ver, min width = 0.03, min space = 0.04 pitch = 0.30
layer M3, dir Hor, min width = 0.03, min space = 0.04 pitch = 0.30
layer M4, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M5, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M6, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M7, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M8, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M9, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer MRDL, dir Ver, min width = 2.00, min space = 2.00 pitch = 0.60
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  117  Alloctr  119  Proc 3850 
Net statistics:
Total number of nets     = 28099
Number of nets to route  = 25
Number of single or zero port nets = 53
26 nets are fully connected,
 of which 1 are detail routed and 25 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build All Nets] Stage (MB): Used   10  Alloctr   10  Proc    0 
[End of Build All Nets] Total (MB): Used  127  Alloctr  130  Proc 3850 
Average gCell capacity  3.57     on layer (1)    M1
Average gCell capacity  3.28     on layer (2)    M2
Average gCell capacity  4.98     on layer (3)    M3
Average gCell capacity  12.48    on layer (4)    M4
Average gCell capacity  8.06     on layer (5)    M5
Average gCell capacity  6.61     on layer (6)    M6
Average gCell capacity  6.08     on layer (7)    M7
Average gCell capacity  6.62     on layer (8)    M8
Average gCell capacity  6.60     on layer (9)    M9
Average gCell capacity  2.48     on layer (10)   MRDL
Average number of tracks per gCell 9.98  on layer (1)    M1
Average number of tracks per gCell 5.01  on layer (2)    M2
Average number of tracks per gCell 5.00  on layer (3)    M3
Average number of tracks per gCell 12.49         on layer (4)    M4
Average number of tracks per gCell 12.47         on layer (5)    M5
Average number of tracks per gCell 12.49         on layer (6)    M6
Average number of tracks per gCell 12.47         on layer (7)    M7
Average number of tracks per gCell 12.49         on layer (8)    M8
Average number of tracks per gCell 12.47         on layer (9)    M9
Average number of tracks per gCell 2.50  on layer (10)   MRDL
Number of gCells = 252810
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    3  Alloctr    4  Proc    0 
[End of Build Congestion map] Total (MB): Used  131  Alloctr  134  Proc 3850 
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Data] Stage (MB): Used   15  Alloctr   15  Proc    0 
[End of Build Data] Total (MB): Used  131  Alloctr  134  Proc 3850 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  131  Alloctr  134  Proc 3850 
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  131  Alloctr  134  Proc 3850 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 6357.48
Initial. Layer M1 wire length = 0.05
Initial. Layer M2 wire length = 1076.17
Initial. Layer M3 wire length = 2351.89
Initial. Layer M4 wire length = 2891.23
Initial. Layer M5 wire length = 38.14
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 3532
Initial. Via VIA12SQ_C count = 3
Initial. Via VIA23SQ_C count = 1720
Initial. Via VIA34SQ_C count = 1798
Initial. Via VIA45SQ count = 10
Initial. Via VIA56SQ count = 1
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  131  Alloctr  134  Proc 3850 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 6357.48
phase1. Layer M1 wire length = 0.05
phase1. Layer M2 wire length = 1076.17
phase1. Layer M3 wire length = 2351.89
phase1. Layer M4 wire length = 2891.23
phase1. Layer M5 wire length = 38.14
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 3532
phase1. Via VIA12SQ_C count = 3
phase1. Via VIA23SQ_C count = 1720
phase1. Via VIA34SQ_C count = 1798
phase1. Via VIA45SQ count = 10
phase1. Via VIA56SQ count = 1
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  131  Alloctr  134  Proc 3850 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 6357.48
phase2. Layer M1 wire length = 0.05
phase2. Layer M2 wire length = 1076.17
phase2. Layer M3 wire length = 2351.89
phase2. Layer M4 wire length = 2891.23
phase2. Layer M5 wire length = 38.14
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 3532
phase2. Via VIA12SQ_C count = 3
phase2. Via VIA23SQ_C count = 1720
phase2. Via VIA34SQ_C count = 1798
phase2. Via VIA45SQ count = 10
phase2. Via VIA56SQ count = 1
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Whole Chip Routing] Stage (MB): Used   15  Alloctr   15  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  131  Alloctr  134  Proc 3850 

Information: Global Routing terminated early: true (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   =  1.39 %
Peak    vertical track utilization   = 15.79 %
Average horizontal track utilization =  1.84 %
Peak    horizontal track utilization = 50.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -3  Alloctr   -3  Proc    0 
[GR: Done] Total (MB): Used  128  Alloctr  131  Proc 3850 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[GR: Done] Stage (MB): Used   12  Alloctr   13  Proc    0 
[GR: Done] Total (MB): Used  128  Alloctr  131  Proc 3850 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used  116  Alloctr  118  Proc 3850 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.timing_driven                                     :        false               

Information: Using 8 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Read routes] Total (MB): Used  116  Alloctr  119  Proc 3850 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/53      
Routed partition 2/53      
Routed partition 3/53      
Routed partition 4/53      
Routed partition 5/53      
Routed partition 6/53      
Routed partition 7/53      
Routed partition 8/53      
Routed partition 9/53      
Routed partition 10/53     
Routed partition 11/53     
Routed partition 12/53     
Routed partition 13/53     
Routed partition 14/53     
Routed partition 15/53     
Routed partition 16/53     
Routed partition 17/53     
Routed partition 18/53     
Routed partition 19/53     
Routed partition 20/53     
Routed partition 21/53     
Routed partition 22/53     
Routed partition 23/53     
Routed partition 24/53     
Routed partition 25/53     
Routed partition 26/53     
Routed partition 27/53     
Routed partition 28/53     
Routed partition 29/53     
Routed partition 30/53     
Routed partition 31/53     
Routed partition 32/53     
Routed partition 33/53     
Routed partition 34/53     
Routed partition 35/53     
Routed partition 36/53     
Routed partition 37/53     
Routed partition 38/53     
Routed partition 39/53     
Routed partition 40/53     
Routed partition 41/53     
Routed partition 42/53     
Routed partition 43/53     
Routed partition 44/53     
Routed partition 45/53     
Routed partition 46/53     
Routed partition 47/53     
Routed partition 48/53     
Routed partition 49/53     
Routed partition 50/53     
Routed partition 51/53     
Routed partition 52/53     
Routed partition 53/53     

Assign Vertical partitions, iteration 0
Routed partition 1/53      
Routed partition 2/53      
Routed partition 3/53      
Routed partition 4/53      
Routed partition 5/53      
Routed partition 6/53      
Routed partition 7/53      
Routed partition 8/53      
Routed partition 9/53      
Routed partition 10/53     
Routed partition 11/53     
Routed partition 12/53     
Routed partition 13/53     
Routed partition 14/53     
Routed partition 15/53     
Routed partition 16/53     
Routed partition 17/53     
Routed partition 18/53     
Routed partition 19/53     
Routed partition 20/53     
Routed partition 21/53     
Routed partition 22/53     
Routed partition 23/53     
Routed partition 24/53     
Routed partition 25/53     
Routed partition 26/53     
Routed partition 27/53     
Routed partition 28/53     
Routed partition 29/53     
Routed partition 30/53     
Routed partition 31/53     
Routed partition 32/53     
Routed partition 33/53     
Routed partition 34/53     
Routed partition 35/53     
Routed partition 36/53     
Routed partition 37/53     
Routed partition 38/53     
Routed partition 39/53     
Routed partition 40/53     
Routed partition 41/53     
Routed partition 42/53     
Routed partition 43/53     
Routed partition 44/53     
Routed partition 45/53     
Routed partition 46/53     
Routed partition 47/53     
Routed partition 48/53     
Routed partition 49/53     
Routed partition 50/53     
Routed partition 51/53     
Routed partition 52/53     
Routed partition 53/53     

Number of wires with overlap after iteration 0 = 3683 of 8274


[Track Assign: Iteration 0] Elapsed real time: 0:00:01 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:07
[Track Assign: Iteration 0] Stage (MB): Used    7  Alloctr    7  Proc  142 
[Track Assign: Iteration 0] Total (MB): Used  119  Alloctr  122  Proc 3992 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/53      
Routed partition 2/53      
Routed partition 3/53      
Routed partition 4/53      
Routed partition 5/53      
Routed partition 6/53      
Routed partition 7/53      
Routed partition 8/53      
Routed partition 9/53      
Routed partition 10/53     
Routed partition 11/53     
Routed partition 12/53     
Routed partition 13/53     
Routed partition 14/53     
Routed partition 15/53     
Routed partition 16/53     
Routed partition 17/53     
Routed partition 18/53     
Routed partition 19/53     
Routed partition 20/53     
Routed partition 21/53     
Routed partition 22/53     
Routed partition 23/53     
Routed partition 24/53     
Routed partition 25/53     
Routed partition 26/53     
Routed partition 27/53     
Routed partition 28/53     
Routed partition 29/53     
Routed partition 30/53     
Routed partition 31/53     
Routed partition 32/53     
Routed partition 33/53     
Routed partition 34/53     
Routed partition 35/53     
Routed partition 36/53     
Routed partition 37/53     
Routed partition 38/53     
Routed partition 39/53     
Routed partition 40/53     
Routed partition 41/53     
Routed partition 42/53     
Routed partition 43/53     
Routed partition 44/53     
Routed partition 45/53     
Routed partition 46/53     
Routed partition 47/53     
Routed partition 48/53     
Routed partition 49/53     
Routed partition 50/53     
Routed partition 51/53     
Routed partition 52/53     
Routed partition 53/53     

Assign Vertical partitions, iteration 1
Routed partition 1/53      
Routed partition 2/53      
Routed partition 3/53      
Routed partition 5/53      
Routed partition 6/53      
Routed partition 6/53      
Routed partition 7/53      
Routed partition 8/53      
Routed partition 9/53      
Routed partition 10/53     
Routed partition 11/53     
Routed partition 12/53     
Routed partition 13/53     
Routed partition 14/53     
Routed partition 15/53     
Routed partition 16/53     
Routed partition 17/53     
Routed partition 18/53     
Routed partition 19/53     
Routed partition 20/53     
Routed partition 21/53     
Routed partition 22/53     
Routed partition 23/53     
Routed partition 24/53     
Routed partition 25/53     
Routed partition 26/53     
Routed partition 27/53     
Routed partition 28/53     
Routed partition 29/53     
Routed partition 30/53     
Routed partition 31/53     
Routed partition 32/53     
Routed partition 33/53     
Routed partition 34/53     
Routed partition 35/53     
Routed partition 36/53     
Routed partition 37/53     
Routed partition 38/53     
Routed partition 39/53     
Routed partition 40/53     
Routed partition 41/53     
Routed partition 42/53     
Routed partition 43/53     
Routed partition 44/53     
Routed partition 45/53     
Routed partition 46/53     
Routed partition 47/53     
Routed partition 48/53     
Routed partition 49/53     
Routed partition 50/53     
Routed partition 51/53     
Routed partition 52/53     
Routed partition 53/53     

[Track Assign: Iteration 1] Elapsed real time: 0:00:02 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[Track Assign: Iteration 1] Stage (MB): Used    7  Alloctr    7  Proc  193 
[Track Assign: Iteration 1] Total (MB): Used  119  Alloctr  122  Proc 4043 

Number of wires with overlap after iteration 1 = 2427 of 7210


Wire length and via report:
---------------------------
Number of M1 wires: 3             : 0
Number of M2 wires: 2904                 VIA12SQ_C: 3
Number of M3 wires: 2587                 VIA23SQ_C: 2702
Number of M4 wires: 1663                 VIA34SQ_C: 2275
Number of M5 wires: 53           VIA45SQ: 94
Number of M6 wires: 0            VIA56SQ: 1
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 7210              vias: 5075

Total M1 wire length: 0.4
Total M2 wire length: 772.6
Total M3 wire length: 2926.1
Total M4 wire length: 2822.2
Total M5 wire length: 67.9
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 6589.2

Longest M1 wire length: 0.1
Longest M2 wire length: 1.6
Longest M3 wire length: 69.4
Longest M4 wire length: 108.0
Longest M5 wire length: 10.8
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:02 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[Track Assign: Done] Stage (MB): Used    1  Alloctr    1  Proc  193 
[Track Assign: Done] Total (MB): Used  113  Alloctr  116  Proc 4043 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :        true                
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    8  Alloctr    8  Proc    0 
[Dr init] Total (MB): Used  122  Alloctr  124  Proc 4043 
Total number of nets = 28099, of which 0 are not extracted
Total number of open nets = 28020, of which 0 are frozen
Information: Using 8 threads for routing. (ZRT-444)

Switch to reduced partition bloat for speedup (DRC report is not accurate)
Start DR iteration 0: uniform partition
Routed  29/1600 Partitions, Violations =        0
Routed  65/1600 Partitions, Violations =        0
Routed  66/1600 Partitions, Violations =        0
Routed  67/1600 Partitions, Violations =        0
Routed  68/1600 Partitions, Violations =        0
Routed  69/1600 Partitions, Violations =        0
Routed  70/1600 Partitions, Violations =        0
Routed  71/1600 Partitions, Violations =        0
Routed  72/1600 Partitions, Violations =        0
Routed  74/1600 Partitions, Violations =        0
Routed  354/1600 Partitions, Violations =       0
Routed  355/1600 Partitions, Violations =       3
Routed  356/1600 Partitions, Violations =       3
Routed  357/1600 Partitions, Violations =       3
Routed  358/1600 Partitions, Violations =       3
Routed  359/1600 Partitions, Violations =       3
Routed  367/1600 Partitions, Violations =       3
Routed  368/1600 Partitions, Violations =       3
Routed  371/1600 Partitions, Violations =       3
Routed  372/1600 Partitions, Violations =       5
Routed  373/1600 Partitions, Violations =       5
Routed  374/1600 Partitions, Violations =       12
Routed  376/1600 Partitions, Violations =       12
Routed  377/1600 Partitions, Violations =       12
Routed  385/1600 Partitions, Violations =       51
Routed  386/1600 Partitions, Violations =       62
Routed  389/1600 Partitions, Violations =       62
Routed  399/1600 Partitions, Violations =       132
Routed  400/1600 Partitions, Violations =       128
Routed  401/1600 Partitions, Violations =       128
Routed  402/1600 Partitions, Violations =       128
Routed  403/1600 Partitions, Violations =       128
Routed  409/1600 Partitions, Violations =       130
Routed  413/1600 Partitions, Violations =       130
Routed  501/1600 Partitions, Violations =       136
Routed  502/1600 Partitions, Violations =       136
Routed  503/1600 Partitions, Violations =       172
Routed  504/1600 Partitions, Violations =       172
Routed  519/1600 Partitions, Violations =       190
Routed  520/1600 Partitions, Violations =       190
Routed  521/1600 Partitions, Violations =       182
Routed  522/1600 Partitions, Violations =       211
Routed  523/1600 Partitions, Violations =       235
Routed  538/1600 Partitions, Violations =       257
Routed  543/1600 Partitions, Violations =       294
Routed  558/1600 Partitions, Violations =       294
Routed  559/1600 Partitions, Violations =       307
Routed  560/1600 Partitions, Violations =       307
Routed  561/1600 Partitions, Violations =       307
Routed  562/1600 Partitions, Violations =       307
Routed  569/1600 Partitions, Violations =       307
Routed  570/1600 Partitions, Violations =       348
Routed  599/1600 Partitions, Violations =       348
Routed  600/1600 Partitions, Violations =       349
Routed  601/1600 Partitions, Violations =       354
Routed  602/1600 Partitions, Violations =       354
Routed  603/1600 Partitions, Violations =       346
Routed  604/1600 Partitions, Violations =       367
Routed  605/1600 Partitions, Violations =       367
Routed  606/1600 Partitions, Violations =       367
Routed  607/1600 Partitions, Violations =       440
Routed  611/1600 Partitions, Violations =       440
Routed  623/1600 Partitions, Violations =       466
Routed  624/1600 Partitions, Violations =       501
Routed  625/1600 Partitions, Violations =       501
Routed  628/1600 Partitions, Violations =       501
Routed  629/1600 Partitions, Violations =       501
Routed  630/1600 Partitions, Violations =       517
Routed  636/1600 Partitions, Violations =       490
Routed  637/1600 Partitions, Violations =       572
Routed  638/1600 Partitions, Violations =       572
Routed  639/1600 Partitions, Violations =       604
Routed  642/1600 Partitions, Violations =       604
Routed  643/1600 Partitions, Violations =       649
Routed  644/1600 Partitions, Violations =       649
Routed  645/1600 Partitions, Violations =       654
Routed  646/1600 Partitions, Violations =       654
Routed  647/1600 Partitions, Violations =       654
Routed  648/1600 Partitions, Violations =       654
Routed  649/1600 Partitions, Violations =       654
Routed  662/1600 Partitions, Violations =       654
Routed  663/1600 Partitions, Violations =       703
Routed  664/1600 Partitions, Violations =       704
Routed  665/1600 Partitions, Violations =       704
Routed  672/1600 Partitions, Violations =       732
Routed  681/1600 Partitions, Violations =       880
Routed  690/1600 Partitions, Violations =       956
Routed  698/1600 Partitions, Violations =       1023
Routed  705/1600 Partitions, Violations =       1013
Routed  726/1600 Partitions, Violations =       1002
Routed  727/1600 Partitions, Violations =       1002
Routed  728/1600 Partitions, Violations =       1018
Routed  737/1600 Partitions, Violations =       1046
Routed  746/1600 Partitions, Violations =       1068
Routed  752/1600 Partitions, Violations =       1141
Routed  760/1600 Partitions, Violations =       1294
Routed  769/1600 Partitions, Violations =       1319
Routed  777/1600 Partitions, Violations =       1322
Routed  784/1600 Partitions, Violations =       1372
Routed  792/1600 Partitions, Violations =       1420
Routed  800/1600 Partitions, Violations =       1516
Routed  808/1600 Partitions, Violations =       1536
Routed  817/1600 Partitions, Violations =       1649
Routed  824/1600 Partitions, Violations =       1630
Routed  832/1600 Partitions, Violations =       1763
Routed  840/1600 Partitions, Violations =       1904
Routed  849/1600 Partitions, Violations =       1955
Routed  856/1600 Partitions, Violations =       1989
Routed  864/1600 Partitions, Violations =       2061
Routed  872/1600 Partitions, Violations =       2129
Routed  880/1600 Partitions, Violations =       2219
Routed  888/1600 Partitions, Violations =       2422
Routed  896/1600 Partitions, Violations =       2492
Routed  904/1600 Partitions, Violations =       2455
Routed  912/1600 Partitions, Violations =       2483
Routed  921/1600 Partitions, Violations =       2584
Routed  928/1600 Partitions, Violations =       2558
Routed  936/1600 Partitions, Violations =       2681
Routed  944/1600 Partitions, Violations =       2812
Routed  952/1600 Partitions, Violations =       2855
Routed  960/1600 Partitions, Violations =       2925
Routed  968/1600 Partitions, Violations =       2922
Routed  976/1600 Partitions, Violations =       3076
Routed  984/1600 Partitions, Violations =       3164
Routed  1008/1600 Partitions, Violations =      3235
Routed  1009/1600 Partitions, Violations =      3240
Routed  1010/1600 Partitions, Violations =      3214
Routed  1016/1600 Partitions, Violations =      3336
Routed  1024/1600 Partitions, Violations =      3331
Routed  1032/1600 Partitions, Violations =      3541
Routed  1040/1600 Partitions, Violations =      3559
Routed  1048/1600 Partitions, Violations =      3726
Routed  1056/1600 Partitions, Violations =      3792
Routed  1064/1600 Partitions, Violations =      3936
Routed  1072/1600 Partitions, Violations =      4071
Routed  1080/1600 Partitions, Violations =      4149
Routed  1088/1600 Partitions, Violations =      4233
Routed  1096/1600 Partitions, Violations =      4383
Routed  1104/1600 Partitions, Violations =      4544
Routed  1112/1600 Partitions, Violations =      4639
Routed  1120/1600 Partitions, Violations =      4763
Routed  1128/1600 Partitions, Violations =      4817
Routed  1137/1600 Partitions, Violations =      4943
Routed  1144/1600 Partitions, Violations =      5018
Routed  1152/1600 Partitions, Violations =      5113
Routed  1160/1600 Partitions, Violations =      5119
Routed  1168/1600 Partitions, Violations =      5197
Routed  1176/1600 Partitions, Violations =      5332
Routed  1184/1600 Partitions, Violations =      5460
Routed  1192/1600 Partitions, Violations =      5551
Routed  1228/1600 Partitions, Violations =      5590
Routed  1229/1600 Partitions, Violations =      5574
Routed  1230/1600 Partitions, Violations =      5574
Routed  1231/1600 Partitions, Violations =      5600
Routed  1232/1600 Partitions, Violations =      5612
Routed  1240/1600 Partitions, Violations =      5797
Routed  1248/1600 Partitions, Violations =      5817
Routed  1256/1600 Partitions, Violations =      5944
Routed  1264/1600 Partitions, Violations =      5964
Routed  1272/1600 Partitions, Violations =      5967
Routed  1280/1600 Partitions, Violations =      6137
Routed  1288/1600 Partitions, Violations =      6218
Routed  1296/1600 Partitions, Violations =      6281
Routed  1304/1600 Partitions, Violations =      6291
Routed  1312/1600 Partitions, Violations =      6457
Routed  1320/1600 Partitions, Violations =      6406
Routed  1328/1600 Partitions, Violations =      6491
Routed  1336/1600 Partitions, Violations =      6531
Routed  1344/1600 Partitions, Violations =      6579
Routed  1352/1600 Partitions, Violations =      6532
Routed  1363/1600 Partitions, Violations =      6616
Routed  1368/1600 Partitions, Violations =      6707
Routed  1377/1600 Partitions, Violations =      6701
Routed  1387/1600 Partitions, Violations =      6745
Routed  1392/1600 Partitions, Violations =      6855
Routed  1400/1600 Partitions, Violations =      6906
Routed  1408/1600 Partitions, Violations =      6989
Routed  1416/1600 Partitions, Violations =      7084
Routed  1424/1600 Partitions, Violations =      7084
Routed  1432/1600 Partitions, Violations =      7277
Routed  1440/1600 Partitions, Violations =      7358
Routed  1448/1600 Partitions, Violations =      7429
Routed  1456/1600 Partitions, Violations =      7573
Routed  1464/1600 Partitions, Violations =      7777
Routed  1472/1600 Partitions, Violations =      7910
Routed  1480/1600 Partitions, Violations =      7977
Routed  1488/1600 Partitions, Violations =      8025
Routed  1496/1600 Partitions, Violations =      8199
Routed  1504/1600 Partitions, Violations =      8245
Routed  1512/1600 Partitions, Violations =      8492
Routed  1520/1600 Partitions, Violations =      8555
Routed  1528/1600 Partitions, Violations =      8590
Routed  1536/1600 Partitions, Violations =      8726
Routed  1544/1600 Partitions, Violations =      8774
Routed  1552/1600 Partitions, Violations =      8875
Routed  1560/1600 Partitions, Violations =      8902
Routed  1568/1600 Partitions, Violations =      8992
Routed  1576/1600 Partitions, Violations =      9087
Routed  1584/1600 Partitions, Violations =      9125
Routed  1592/1600 Partitions, Violations =      9170
Routed  1600/1600 Partitions, Violations =      9316

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      9316
        Diff net spacing : 1888
        Double pattern hard mask space : 2209
        End of line enclosure : 49
        Less than minimum area : 370
        Less than minimum width : 117
        Local double pattern cycle : 6
        Off-grid : 100
        Same net spacing : 19
        Same net via-cut spacing : 160
        Short : 3522
        Internal-only types : 876

[Iter 0] Elapsed real time: 0:00:14 
[Iter 0] Elapsed cpu  time: sys=0:00:01 usr=0:01:35 total=0:01:36
[Iter 0] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 0] Total (MB): Used  132  Alloctr  134  Proc 4043 

End DR iteration 0 with 1600 parts

Start DR iteration 1: non-uniform partition
Routed  1/605 Partitions, Violations =  9156
Routed  3/605 Partitions, Violations =  9093
Routed  6/605 Partitions, Violations =  9038
Routed  9/605 Partitions, Violations =  8978
Routed  12/605 Partitions, Violations = 8914
Routed  15/605 Partitions, Violations = 8885
Routed  18/605 Partitions, Violations = 8843
Routed  21/605 Partitions, Violations = 8802
Routed  24/605 Partitions, Violations = 8746
Routed  27/605 Partitions, Violations = 8744
Routed  30/605 Partitions, Violations = 8544
Routed  33/605 Partitions, Violations = 8480
Routed  36/605 Partitions, Violations = 8399
Routed  39/605 Partitions, Violations = 8326
Routed  42/605 Partitions, Violations = 8309
Routed  45/605 Partitions, Violations = 8263
Routed  48/605 Partitions, Violations = 8281
Routed  51/605 Partitions, Violations = 8177
Routed  54/605 Partitions, Violations = 8155
Routed  57/605 Partitions, Violations = 8148
Routed  60/605 Partitions, Violations = 8211
Routed  63/605 Partitions, Violations = 8138
Routed  66/605 Partitions, Violations = 8124
Routed  69/605 Partitions, Violations = 8185
Routed  72/605 Partitions, Violations = 8123
Routed  75/605 Partitions, Violations = 8089
Routed  78/605 Partitions, Violations = 8097
Routed  81/605 Partitions, Violations = 8067
Routed  84/605 Partitions, Violations = 8055
Routed  87/605 Partitions, Violations = 8026
Routed  90/605 Partitions, Violations = 8070
Routed  93/605 Partitions, Violations = 8061
Routed  96/605 Partitions, Violations = 8070
Routed  99/605 Partitions, Violations = 8042
Routed  102/605 Partitions, Violations =        8006
Routed  105/605 Partitions, Violations =        7983
Routed  108/605 Partitions, Violations =        8018
Routed  111/605 Partitions, Violations =        7991
Routed  114/605 Partitions, Violations =        8025
Routed  117/605 Partitions, Violations =        7963
Routed  120/605 Partitions, Violations =        7974
Routed  123/605 Partitions, Violations =        7982
Routed  126/605 Partitions, Violations =        7928
Routed  129/605 Partitions, Violations =        7877
Routed  132/605 Partitions, Violations =        7842
Routed  135/605 Partitions, Violations =        7839
Routed  138/605 Partitions, Violations =        7834
Routed  141/605 Partitions, Violations =        7829
Routed  144/605 Partitions, Violations =        7782
Routed  147/605 Partitions, Violations =        7761
Routed  150/605 Partitions, Violations =        7713
Routed  153/605 Partitions, Violations =        7703
Routed  156/605 Partitions, Violations =        7691
Routed  159/605 Partitions, Violations =        7641
Routed  162/605 Partitions, Violations =        7627
Routed  165/605 Partitions, Violations =        7619
Routed  168/605 Partitions, Violations =        7628
Routed  171/605 Partitions, Violations =        7563
Routed  174/605 Partitions, Violations =        7554
Routed  177/605 Partitions, Violations =        7533
Routed  180/605 Partitions, Violations =        7496
Routed  183/605 Partitions, Violations =        7501
Routed  186/605 Partitions, Violations =        7493
Routed  189/605 Partitions, Violations =        7476
Routed  192/605 Partitions, Violations =        7428
Routed  195/605 Partitions, Violations =        7410
Routed  198/605 Partitions, Violations =        7434
Routed  201/605 Partitions, Violations =        7390
Routed  204/605 Partitions, Violations =        7394
Routed  207/605 Partitions, Violations =        7384
Routed  210/605 Partitions, Violations =        7383
Routed  213/605 Partitions, Violations =        7363
Routed  216/605 Partitions, Violations =        7368
Routed  219/605 Partitions, Violations =        7308
Routed  222/605 Partitions, Violations =        7304
Routed  225/605 Partitions, Violations =        7300
Routed  228/605 Partitions, Violations =        7274
Routed  231/605 Partitions, Violations =        7269
Routed  234/605 Partitions, Violations =        7293
Routed  237/605 Partitions, Violations =        7274
Routed  240/605 Partitions, Violations =        7252
Routed  243/605 Partitions, Violations =        7272
Routed  246/605 Partitions, Violations =        7232
Routed  249/605 Partitions, Violations =        7246
Routed  252/605 Partitions, Violations =        7269
Routed  255/605 Partitions, Violations =        7267
Routed  258/605 Partitions, Violations =        7219
Routed  261/605 Partitions, Violations =        7231
Routed  264/605 Partitions, Violations =        7210
Routed  267/605 Partitions, Violations =        7182
Routed  270/605 Partitions, Violations =        7192
Routed  273/605 Partitions, Violations =        7162
Routed  276/605 Partitions, Violations =        7214
Routed  279/605 Partitions, Violations =        7179
Routed  282/605 Partitions, Violations =        7195
Routed  285/605 Partitions, Violations =        7192
Routed  288/605 Partitions, Violations =        7188
Routed  291/605 Partitions, Violations =        7160
Routed  294/605 Partitions, Violations =        7147
Routed  297/605 Partitions, Violations =        7151
Routed  300/605 Partitions, Violations =        7106
Routed  303/605 Partitions, Violations =        7120
Routed  306/605 Partitions, Violations =        7113
Routed  309/605 Partitions, Violations =        7103
Routed  312/605 Partitions, Violations =        7106
Routed  315/605 Partitions, Violations =        7099
Routed  318/605 Partitions, Violations =        7111
Routed  321/605 Partitions, Violations =        7126
Routed  324/605 Partitions, Violations =        7090
Routed  327/605 Partitions, Violations =        7076
Routed  330/605 Partitions, Violations =        7073
Routed  333/605 Partitions, Violations =        7080
Routed  336/605 Partitions, Violations =        7053
Routed  339/605 Partitions, Violations =        7051
Routed  342/605 Partitions, Violations =        7004
Routed  345/605 Partitions, Violations =        6986
Routed  348/605 Partitions, Violations =        6980
Routed  351/605 Partitions, Violations =        6969
Routed  354/605 Partitions, Violations =        7007
Routed  357/605 Partitions, Violations =        6992
Routed  360/605 Partitions, Violations =        6988
Routed  363/605 Partitions, Violations =        6998
Routed  366/605 Partitions, Violations =        7001
Routed  369/605 Partitions, Violations =        7026
Routed  372/605 Partitions, Violations =        7007
Routed  375/605 Partitions, Violations =        7008
Routed  378/605 Partitions, Violations =        7023
Routed  381/605 Partitions, Violations =        7004
Routed  384/605 Partitions, Violations =        7043
Routed  387/605 Partitions, Violations =        7025
Routed  390/605 Partitions, Violations =        7017
Routed  393/605 Partitions, Violations =        6999
Routed  396/605 Partitions, Violations =        6985
Routed  399/605 Partitions, Violations =        6994
Routed  402/605 Partitions, Violations =        6963
Routed  405/605 Partitions, Violations =        6979
Routed  408/605 Partitions, Violations =        6971
Routed  411/605 Partitions, Violations =        6963
Routed  414/605 Partitions, Violations =        6938
Routed  417/605 Partitions, Violations =        6913
Routed  420/605 Partitions, Violations =        6927
Routed  423/605 Partitions, Violations =        6859
Routed  426/605 Partitions, Violations =        6872
Routed  429/605 Partitions, Violations =        6873
Routed  432/605 Partitions, Violations =        6870
Routed  435/605 Partitions, Violations =        6872
Routed  438/605 Partitions, Violations =        6869
Routed  441/605 Partitions, Violations =        6844
Routed  444/605 Partitions, Violations =        6849
Routed  447/605 Partitions, Violations =        6856
Routed  450/605 Partitions, Violations =        6859
Routed  453/605 Partitions, Violations =        6839
Routed  456/605 Partitions, Violations =        6823
Routed  459/605 Partitions, Violations =        6837
Routed  462/605 Partitions, Violations =        6854
Routed  465/605 Partitions, Violations =        6869
Routed  468/605 Partitions, Violations =        6850
Routed  471/605 Partitions, Violations =        6853
Routed  474/605 Partitions, Violations =        6864
Routed  477/605 Partitions, Violations =        6868
Routed  480/605 Partitions, Violations =        6850
Routed  483/605 Partitions, Violations =        6859
Routed  486/605 Partitions, Violations =        6830
Routed  489/605 Partitions, Violations =        6846
Routed  492/605 Partitions, Violations =        6843
Routed  495/605 Partitions, Violations =        6849
Routed  498/605 Partitions, Violations =        6852
Routed  501/605 Partitions, Violations =        6861
Routed  504/605 Partitions, Violations =        6869
Routed  507/605 Partitions, Violations =        6843
Routed  510/605 Partitions, Violations =        6863
Routed  513/605 Partitions, Violations =        6822
Routed  516/605 Partitions, Violations =        6809
Routed  519/605 Partitions, Violations =        6811
Routed  522/605 Partitions, Violations =        6812
Routed  525/605 Partitions, Violations =        6800
Routed  528/605 Partitions, Violations =        6813
Routed  531/605 Partitions, Violations =        6804
Routed  534/605 Partitions, Violations =        6787
Routed  537/605 Partitions, Violations =        6801
Routed  540/605 Partitions, Violations =        6782
Routed  543/605 Partitions, Violations =        6798
Routed  546/605 Partitions, Violations =        6789
Routed  549/605 Partitions, Violations =        6802
Routed  552/605 Partitions, Violations =        6804
Routed  555/605 Partitions, Violations =        6797
Routed  558/605 Partitions, Violations =        6797
Routed  561/605 Partitions, Violations =        6797
Routed  564/605 Partitions, Violations =        6796
Routed  567/605 Partitions, Violations =        6794
Routed  570/605 Partitions, Violations =        6795
Routed  573/605 Partitions, Violations =        6807
Routed  576/605 Partitions, Violations =        6791
Routed  579/605 Partitions, Violations =        6796
Routed  582/605 Partitions, Violations =        6810
Routed  585/605 Partitions, Violations =        6821
Routed  588/605 Partitions, Violations =        6824
Routed  591/605 Partitions, Violations =        6827
Routed  594/605 Partitions, Violations =        6827
Routed  597/605 Partitions, Violations =        6827
Routed  600/605 Partitions, Violations =        6827
Routed  603/605 Partitions, Violations =        6827

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      6828
        Diff net spacing : 1094
        Double pattern hard mask space : 1806
        End of line enclosure : 35
        Less than minimum area : 172
        Less than minimum width : 145
        Local double pattern cycle : 3
        Off-grid : 42
        Same net spacing : 5
        Same net via-cut spacing : 64
        Short : 2973
        Internal-only types : 489

[Iter 1] Elapsed real time: 0:00:30 
[Iter 1] Elapsed cpu  time: sys=0:00:01 usr=0:02:26 total=0:02:27
[Iter 1] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 1] Total (MB): Used  132  Alloctr  134  Proc 4043 

End DR iteration 1 with 605 parts

Start DR iteration 2: non-uniform partition
Routed  1/541 Partitions, Violations =  6640
Routed  2/541 Partitions, Violations =  6618
Routed  4/541 Partitions, Violations =  6594
Routed  6/541 Partitions, Violations =  6644
Routed  8/541 Partitions, Violations =  6625
Routed  10/541 Partitions, Violations = 6655
Routed  12/541 Partitions, Violations = 6683
Routed  14/541 Partitions, Violations = 6713
Routed  16/541 Partitions, Violations = 6646
Routed  18/541 Partitions, Violations = 6659
Routed  20/541 Partitions, Violations = 6665
Routed  22/541 Partitions, Violations = 6615
Routed  24/541 Partitions, Violations = 6603
Routed  26/541 Partitions, Violations = 6633
Routed  28/541 Partitions, Violations = 6607
Routed  30/541 Partitions, Violations = 6587
Routed  32/541 Partitions, Violations = 6601
Routed  34/541 Partitions, Violations = 6559
Routed  36/541 Partitions, Violations = 6537
Routed  38/541 Partitions, Violations = 6569
Routed  40/541 Partitions, Violations = 6592
Routed  42/541 Partitions, Violations = 6601
Routed  44/541 Partitions, Violations = 6626
Routed  46/541 Partitions, Violations = 6590
Routed  48/541 Partitions, Violations = 6593
Routed  50/541 Partitions, Violations = 6627
Routed  52/541 Partitions, Violations = 6653
Routed  54/541 Partitions, Violations = 6623
Routed  56/541 Partitions, Violations = 6643
Routed  58/541 Partitions, Violations = 6654
Routed  60/541 Partitions, Violations = 6657
Routed  62/541 Partitions, Violations = 6620
Routed  64/541 Partitions, Violations = 6617
Routed  66/541 Partitions, Violations = 6598
Routed  68/541 Partitions, Violations = 6622
Routed  70/541 Partitions, Violations = 6578
Routed  72/541 Partitions, Violations = 6621
Routed  74/541 Partitions, Violations = 6605
Routed  76/541 Partitions, Violations = 6610
Routed  78/541 Partitions, Violations = 6570
Routed  80/541 Partitions, Violations = 6584
Routed  82/541 Partitions, Violations = 6610
Routed  84/541 Partitions, Violations = 6577
Routed  86/541 Partitions, Violations = 6573
Routed  88/541 Partitions, Violations = 6562
Routed  90/541 Partitions, Violations = 6575
Routed  92/541 Partitions, Violations = 6556
Routed  94/541 Partitions, Violations = 6588
Routed  96/541 Partitions, Violations = 6575
Routed  98/541 Partitions, Violations = 6574
Routed  100/541 Partitions, Violations =        6592
Routed  102/541 Partitions, Violations =        6581
Routed  104/541 Partitions, Violations =        6616
Routed  106/541 Partitions, Violations =        6626
Routed  108/541 Partitions, Violations =        6644
Routed  110/541 Partitions, Violations =        6614
Routed  112/541 Partitions, Violations =        6623
Routed  114/541 Partitions, Violations =        6569
Routed  116/541 Partitions, Violations =        6608
Routed  118/541 Partitions, Violations =        6588
Routed  120/541 Partitions, Violations =        6598
Routed  122/541 Partitions, Violations =        6608
Routed  124/541 Partitions, Violations =        6600
Routed  126/541 Partitions, Violations =        6588
Routed  128/541 Partitions, Violations =        6615
Routed  130/541 Partitions, Violations =        6634
Routed  132/541 Partitions, Violations =        6625
Routed  134/541 Partitions, Violations =        6597
Routed  136/541 Partitions, Violations =        6614
Routed  138/541 Partitions, Violations =        6608
Routed  140/541 Partitions, Violations =        6629
Routed  142/541 Partitions, Violations =        6649
Routed  144/541 Partitions, Violations =        6638
Routed  146/541 Partitions, Violations =        6675
Routed  148/541 Partitions, Violations =        6682
Routed  150/541 Partitions, Violations =        6700
Routed  152/541 Partitions, Violations =        6712
Routed  154/541 Partitions, Violations =        6695
Routed  156/541 Partitions, Violations =        6711
Routed  158/541 Partitions, Violations =        6696
Routed  160/541 Partitions, Violations =        6733
Routed  162/541 Partitions, Violations =        6707
Routed  164/541 Partitions, Violations =        6701
Routed  166/541 Partitions, Violations =        6741
Routed  168/541 Partitions, Violations =        6727
Routed  170/541 Partitions, Violations =        6746
Routed  172/541 Partitions, Violations =        6775
Routed  174/541 Partitions, Violations =        6762
Routed  176/541 Partitions, Violations =        6761
Routed  178/541 Partitions, Violations =        6726
Routed  180/541 Partitions, Violations =        6735
Routed  182/541 Partitions, Violations =        6759
Routed  184/541 Partitions, Violations =        6772
Routed  186/541 Partitions, Violations =        6752
Routed  188/541 Partitions, Violations =        6788
Routed  190/541 Partitions, Violations =        6766
Routed  192/541 Partitions, Violations =        6773
Routed  194/541 Partitions, Violations =        6778
Routed  196/541 Partitions, Violations =        6760
Routed  198/541 Partitions, Violations =        6771
Routed  200/541 Partitions, Violations =        6823
Routed  202/541 Partitions, Violations =        6773
Routed  204/541 Partitions, Violations =        6795
Routed  206/541 Partitions, Violations =        6796
Routed  208/541 Partitions, Violations =        6822
Routed  210/541 Partitions, Violations =        6840
Routed  212/541 Partitions, Violations =        6834
Routed  214/541 Partitions, Violations =        6831
Routed  216/541 Partitions, Violations =        6860
Routed  218/541 Partitions, Violations =        6856
Routed  220/541 Partitions, Violations =        6859
Routed  222/541 Partitions, Violations =        6881
Routed  224/541 Partitions, Violations =        6879
Routed  226/541 Partitions, Violations =        6870
Routed  228/541 Partitions, Violations =        6887
Routed  230/541 Partitions, Violations =        6910
Routed  232/541 Partitions, Violations =        6896
Routed  234/541 Partitions, Violations =        6902
Routed  236/541 Partitions, Violations =        6906
Routed  238/541 Partitions, Violations =        6957
Routed  240/541 Partitions, Violations =        6919
Routed  242/541 Partitions, Violations =        6952
Routed  244/541 Partitions, Violations =        6945
Routed  246/541 Partitions, Violations =        6964
Routed  248/541 Partitions, Violations =        6948
Routed  250/541 Partitions, Violations =        6937
Routed  252/541 Partitions, Violations =        6940
Routed  254/541 Partitions, Violations =        6937
Routed  256/541 Partitions, Violations =        6938
Routed  258/541 Partitions, Violations =        6924
Routed  260/541 Partitions, Violations =        6943
Routed  262/541 Partitions, Violations =        6965
Routed  264/541 Partitions, Violations =        6981
Routed  266/541 Partitions, Violations =        6986
Routed  268/541 Partitions, Violations =        7004
Routed  270/541 Partitions, Violations =        7004
Routed  272/541 Partitions, Violations =        6966
Routed  274/541 Partitions, Violations =        7001
Routed  276/541 Partitions, Violations =        7008
Routed  278/541 Partitions, Violations =        6988
Routed  280/541 Partitions, Violations =        7004
Routed  282/541 Partitions, Violations =        7030
Routed  284/541 Partitions, Violations =        7030
Routed  286/541 Partitions, Violations =        7042
Routed  288/541 Partitions, Violations =        7037
Routed  290/541 Partitions, Violations =        7032
Routed  292/541 Partitions, Violations =        7040
Routed  294/541 Partitions, Violations =        7052
Routed  296/541 Partitions, Violations =        7047
Routed  298/541 Partitions, Violations =        7046
Routed  300/541 Partitions, Violations =        7051
Routed  302/541 Partitions, Violations =        7052
Routed  304/541 Partitions, Violations =        7065
Routed  306/541 Partitions, Violations =        7045
Routed  308/541 Partitions, Violations =        7051
Routed  310/541 Partitions, Violations =        7082
Routed  312/541 Partitions, Violations =        7089
Routed  314/541 Partitions, Violations =        7084
Routed  316/541 Partitions, Violations =        7080
Routed  318/541 Partitions, Violations =        7054
Routed  320/541 Partitions, Violations =        7059
Routed  322/541 Partitions, Violations =        7062
Routed  324/541 Partitions, Violations =        7107
Routed  326/541 Partitions, Violations =        7091
Routed  328/541 Partitions, Violations =        7090
Routed  330/541 Partitions, Violations =        7113
Routed  332/541 Partitions, Violations =        7083
Routed  334/541 Partitions, Violations =        7092
Routed  336/541 Partitions, Violations =        7110
Routed  338/541 Partitions, Violations =        7087
Routed  340/541 Partitions, Violations =        7090
Routed  342/541 Partitions, Violations =        7094
Routed  344/541 Partitions, Violations =        7097
Routed  346/541 Partitions, Violations =        7116
Routed  348/541 Partitions, Violations =        7099
Routed  350/541 Partitions, Violations =        7091
Routed  352/541 Partitions, Violations =        7096
Routed  354/541 Partitions, Violations =        7102
Routed  356/541 Partitions, Violations =        7096
Routed  358/541 Partitions, Violations =        7089
Routed  360/541 Partitions, Violations =        7111
Routed  362/541 Partitions, Violations =        7114
Routed  364/541 Partitions, Violations =        7109
Routed  366/541 Partitions, Violations =        7123
Routed  368/541 Partitions, Violations =        7119
Routed  370/541 Partitions, Violations =        7120
Routed  372/541 Partitions, Violations =        7138
Routed  374/541 Partitions, Violations =        7161
Routed  376/541 Partitions, Violations =        7150
Routed  378/541 Partitions, Violations =        7155
Routed  380/541 Partitions, Violations =        7161
Routed  382/541 Partitions, Violations =        7156
Routed  384/541 Partitions, Violations =        7154
Routed  386/541 Partitions, Violations =        7180
Routed  388/541 Partitions, Violations =        7165
Routed  390/541 Partitions, Violations =        7160
Routed  392/541 Partitions, Violations =        7193
Routed  394/541 Partitions, Violations =        7165
Routed  396/541 Partitions, Violations =        7179
Routed  398/541 Partitions, Violations =        7196
Routed  400/541 Partitions, Violations =        7180
Routed  402/541 Partitions, Violations =        7186
Routed  404/541 Partitions, Violations =        7204
Routed  406/541 Partitions, Violations =        7192
Routed  408/541 Partitions, Violations =        7214
Routed  410/541 Partitions, Violations =        7211
Routed  412/541 Partitions, Violations =        7208
Routed  414/541 Partitions, Violations =        7199
Routed  416/541 Partitions, Violations =        7220
Routed  418/541 Partitions, Violations =        7217
Routed  420/541 Partitions, Violations =        7221
Routed  422/541 Partitions, Violations =        7207
Routed  424/541 Partitions, Violations =        7228
Routed  426/541 Partitions, Violations =        7221
Routed  428/541 Partitions, Violations =        7213
Routed  430/541 Partitions, Violations =        7239
Routed  432/541 Partitions, Violations =        7241
Routed  434/541 Partitions, Violations =        7233
Routed  436/541 Partitions, Violations =        7192
Routed  438/541 Partitions, Violations =        7255
Routed  440/541 Partitions, Violations =        7253
Routed  442/541 Partitions, Violations =        7266
Routed  444/541 Partitions, Violations =        7274
Routed  446/541 Partitions, Violations =        7258
Routed  448/541 Partitions, Violations =        7286
Routed  450/541 Partitions, Violations =        7308
Routed  452/541 Partitions, Violations =        7299
Routed  454/541 Partitions, Violations =        7322
Routed  456/541 Partitions, Violations =        7320
Routed  458/541 Partitions, Violations =        7349
Routed  460/541 Partitions, Violations =        7346
Routed  462/541 Partitions, Violations =        7331
Routed  464/541 Partitions, Violations =        7339
Routed  466/541 Partitions, Violations =        7355
Routed  468/541 Partitions, Violations =        7365
Routed  470/541 Partitions, Violations =        7362
Routed  472/541 Partitions, Violations =        7372
Routed  474/541 Partitions, Violations =        7367
Routed  476/541 Partitions, Violations =        7361
Routed  478/541 Partitions, Violations =        7365
Routed  480/541 Partitions, Violations =        7363
Routed  482/541 Partitions, Violations =        7367
Routed  484/541 Partitions, Violations =        7371
Routed  486/541 Partitions, Violations =        7383
Routed  488/541 Partitions, Violations =        7385
Routed  490/541 Partitions, Violations =        7385
Routed  492/541 Partitions, Violations =        7403
Routed  494/541 Partitions, Violations =        7416
Routed  496/541 Partitions, Violations =        7432
Routed  498/541 Partitions, Violations =        7432
Routed  500/541 Partitions, Violations =        7438
Routed  502/541 Partitions, Violations =        7435
Routed  504/541 Partitions, Violations =        7434
Routed  506/541 Partitions, Violations =        7445
Routed  508/541 Partitions, Violations =        7460
Routed  510/541 Partitions, Violations =        7460
Routed  512/541 Partitions, Violations =        7469
Routed  514/541 Partitions, Violations =        7470
Routed  516/541 Partitions, Violations =        7470
Routed  518/541 Partitions, Violations =        7474
Routed  520/541 Partitions, Violations =        7476
Routed  522/541 Partitions, Violations =        7476
Routed  524/541 Partitions, Violations =        7476
Routed  526/541 Partitions, Violations =        7493
Routed  528/541 Partitions, Violations =        7493
Routed  530/541 Partitions, Violations =        7491
Routed  532/541 Partitions, Violations =        7499
Routed  534/541 Partitions, Violations =        7494
Routed  536/541 Partitions, Violations =        7500
Routed  538/541 Partitions, Violations =        7500
Routed  540/541 Partitions, Violations =        7500

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      7498
        Diff net spacing : 1013
        Double pattern hard mask space : 1933
        End of line enclosure : 59
        Less than minimum area : 305
        Less than minimum width : 111
        Local double pattern cycle : 3
        Off-grid : 135
        Same net spacing : 7
        Same net via-cut spacing : 125
        Short : 3314
        Internal-only types : 493

[Iter 2] Elapsed real time: 0:00:52 
[Iter 2] Elapsed cpu  time: sys=0:00:02 usr=0:03:34 total=0:03:36
[Iter 2] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 2] Total (MB): Used  132  Alloctr  134  Proc 4043 

End DR iteration 2 with 541 parts

Start DR iteration 3: non-uniform partition
Routed  1/521 Partitions, Violations =  7361
Routed  2/521 Partitions, Violations =  7402
Routed  4/521 Partitions, Violations =  7331
Routed  6/521 Partitions, Violations =  7324
Routed  8/521 Partitions, Violations =  7326
Routed  10/521 Partitions, Violations = 7269
Routed  12/521 Partitions, Violations = 7242
Routed  14/521 Partitions, Violations = 7111
Routed  16/521 Partitions, Violations = 7078
Routed  18/521 Partitions, Violations = 7058
Routed  20/521 Partitions, Violations = 7060
Routed  22/521 Partitions, Violations = 7035
Routed  24/521 Partitions, Violations = 7025
Routed  26/521 Partitions, Violations = 7015
Routed  28/521 Partitions, Violations = 6984
Routed  30/521 Partitions, Violations = 6974
Routed  32/521 Partitions, Violations = 6936
Routed  34/521 Partitions, Violations = 6921
Routed  36/521 Partitions, Violations = 6926
Routed  38/521 Partitions, Violations = 6933
Routed  40/521 Partitions, Violations = 6911
Routed  42/521 Partitions, Violations = 6876
Routed  44/521 Partitions, Violations = 6818
Routed  46/521 Partitions, Violations = 6791
Routed  48/521 Partitions, Violations = 6816
Routed  50/521 Partitions, Violations = 6791
Routed  52/521 Partitions, Violations = 6804
Routed  54/521 Partitions, Violations = 6775
Routed  56/521 Partitions, Violations = 6817
Routed  58/521 Partitions, Violations = 6797
Routed  60/521 Partitions, Violations = 6789
Routed  62/521 Partitions, Violations = 6795
Routed  64/521 Partitions, Violations = 6782
Routed  66/521 Partitions, Violations = 6760
Routed  68/521 Partitions, Violations = 6756
Routed  70/521 Partitions, Violations = 6759
Routed  72/521 Partitions, Violations = 6746
Routed  74/521 Partitions, Violations = 6742
Routed  76/521 Partitions, Violations = 6756
Routed  78/521 Partitions, Violations = 6718
Routed  80/521 Partitions, Violations = 6718
Routed  82/521 Partitions, Violations = 6727
Routed  84/521 Partitions, Violations = 6715
Routed  86/521 Partitions, Violations = 6689
Routed  88/521 Partitions, Violations = 6682
Routed  90/521 Partitions, Violations = 6635
Routed  92/521 Partitions, Violations = 6687
Routed  94/521 Partitions, Violations = 6615
Routed  96/521 Partitions, Violations = 6588
Routed  98/521 Partitions, Violations = 6543
Routed  100/521 Partitions, Violations =        6551
Routed  102/521 Partitions, Violations =        6545
Routed  104/521 Partitions, Violations =        6529
Routed  106/521 Partitions, Violations =        6518
Routed  108/521 Partitions, Violations =        6509
Routed  110/521 Partitions, Violations =        6461
Routed  112/521 Partitions, Violations =        6454
Routed  114/521 Partitions, Violations =        6481
Routed  116/521 Partitions, Violations =        6476
Routed  118/521 Partitions, Violations =        6475
Routed  120/521 Partitions, Violations =        6448
Routed  122/521 Partitions, Violations =        6417
Routed  124/521 Partitions, Violations =        6402
Routed  126/521 Partitions, Violations =        6390
Routed  128/521 Partitions, Violations =        6399
Routed  130/521 Partitions, Violations =        6415
Routed  132/521 Partitions, Violations =        6377
Routed  134/521 Partitions, Violations =        6365
Routed  136/521 Partitions, Violations =        6345
Routed  138/521 Partitions, Violations =        6326
Routed  140/521 Partitions, Violations =        6361
Routed  142/521 Partitions, Violations =        6358
Routed  144/521 Partitions, Violations =        6330
Routed  146/521 Partitions, Violations =        6320
Routed  148/521 Partitions, Violations =        6301
Routed  150/521 Partitions, Violations =        6309
Routed  152/521 Partitions, Violations =        6329
Routed  154/521 Partitions, Violations =        6282
Routed  156/521 Partitions, Violations =        6256
Routed  158/521 Partitions, Violations =        6245
Routed  160/521 Partitions, Violations =        6252
Routed  162/521 Partitions, Violations =        6253
Routed  164/521 Partitions, Violations =        6268
Routed  166/521 Partitions, Violations =        6251
Routed  168/521 Partitions, Violations =        6250
Routed  170/521 Partitions, Violations =        6174
Routed  172/521 Partitions, Violations =        6181
Routed  174/521 Partitions, Violations =        6176
Routed  176/521 Partitions, Violations =        6158
Routed  178/521 Partitions, Violations =        6158
Routed  180/521 Partitions, Violations =        6163
Routed  182/521 Partitions, Violations =        6148
Routed  184/521 Partitions, Violations =        6150
Routed  186/521 Partitions, Violations =        6116
Routed  188/521 Partitions, Violations =        6107
Routed  190/521 Partitions, Violations =        6127
Routed  192/521 Partitions, Violations =        6116
Routed  194/521 Partitions, Violations =        6088
Routed  196/521 Partitions, Violations =        6081
Routed  198/521 Partitions, Violations =        6089
Routed  200/521 Partitions, Violations =        6068
Routed  202/521 Partitions, Violations =        6049
Routed  204/521 Partitions, Violations =        6046
Routed  206/521 Partitions, Violations =        6039
Routed  208/521 Partitions, Violations =        6017
Routed  210/521 Partitions, Violations =        6027
Routed  212/521 Partitions, Violations =        6021
Routed  214/521 Partitions, Violations =        5999
Routed  216/521 Partitions, Violations =        6000
Routed  218/521 Partitions, Violations =        6010
Routed  220/521 Partitions, Violations =        6012
Routed  222/521 Partitions, Violations =        5977
Routed  224/521 Partitions, Violations =        5989
Routed  226/521 Partitions, Violations =        5982
Routed  228/521 Partitions, Violations =        5979
Routed  230/521 Partitions, Violations =        5988
Routed  232/521 Partitions, Violations =        5973
Routed  234/521 Partitions, Violations =        5974
Routed  236/521 Partitions, Violations =        5962
Routed  238/521 Partitions, Violations =        5946
Routed  240/521 Partitions, Violations =        5948
Routed  242/521 Partitions, Violations =        5943
Routed  244/521 Partitions, Violations =        5959
Routed  246/521 Partitions, Violations =        5923
Routed  248/521 Partitions, Violations =        5923
Routed  250/521 Partitions, Violations =        5928
Routed  252/521 Partitions, Violations =        5938
Routed  254/521 Partitions, Violations =        5923
Routed  256/521 Partitions, Violations =        5941
Routed  258/521 Partitions, Violations =        5935
Routed  260/521 Partitions, Violations =        5912
Routed  262/521 Partitions, Violations =        5910
Routed  264/521 Partitions, Violations =        5881
Routed  266/521 Partitions, Violations =        5894
Routed  268/521 Partitions, Violations =        5931
Routed  270/521 Partitions, Violations =        5918
Routed  272/521 Partitions, Violations =        5910
Routed  274/521 Partitions, Violations =        5910
Routed  276/521 Partitions, Violations =        5859
Routed  278/521 Partitions, Violations =        5860
Routed  280/521 Partitions, Violations =        5855
Routed  282/521 Partitions, Violations =        5887
Routed  284/521 Partitions, Violations =        5853
Routed  286/521 Partitions, Violations =        5875
Routed  288/521 Partitions, Violations =        5877
Routed  290/521 Partitions, Violations =        5855
Routed  292/521 Partitions, Violations =        5880
Routed  294/521 Partitions, Violations =        5888
Routed  296/521 Partitions, Violations =        5872
Routed  298/521 Partitions, Violations =        5881
Routed  300/521 Partitions, Violations =        5903
Routed  302/521 Partitions, Violations =        5874
Routed  304/521 Partitions, Violations =        5869
Routed  306/521 Partitions, Violations =        5871
Routed  308/521 Partitions, Violations =        5864
Routed  310/521 Partitions, Violations =        5868
Routed  312/521 Partitions, Violations =        5848
Routed  314/521 Partitions, Violations =        5861
Routed  316/521 Partitions, Violations =        5862
Routed  318/521 Partitions, Violations =        5859
Routed  320/521 Partitions, Violations =        5884
Routed  322/521 Partitions, Violations =        5854
Routed  324/521 Partitions, Violations =        5846
Routed  326/521 Partitions, Violations =        5847
Routed  328/521 Partitions, Violations =        5837
Routed  330/521 Partitions, Violations =        5852
Routed  332/521 Partitions, Violations =        5857
Routed  334/521 Partitions, Violations =        5847
Routed  336/521 Partitions, Violations =        5861
Routed  338/521 Partitions, Violations =        5832
Routed  340/521 Partitions, Violations =        5828
Routed  342/521 Partitions, Violations =        5807
Routed  344/521 Partitions, Violations =        5808
Routed  346/521 Partitions, Violations =        5806
Routed  348/521 Partitions, Violations =        5808
Routed  350/521 Partitions, Violations =        5812
Routed  352/521 Partitions, Violations =        5812
Routed  354/521 Partitions, Violations =        5802
Routed  356/521 Partitions, Violations =        5791
Routed  358/521 Partitions, Violations =        5809
Routed  360/521 Partitions, Violations =        5802
Routed  362/521 Partitions, Violations =        5816
Routed  364/521 Partitions, Violations =        5798
Routed  366/521 Partitions, Violations =        5787
Routed  368/521 Partitions, Violations =        5763
Routed  370/521 Partitions, Violations =        5786
Routed  372/521 Partitions, Violations =        5759
Routed  374/521 Partitions, Violations =        5775
Routed  376/521 Partitions, Violations =        5750
Routed  378/521 Partitions, Violations =        5770
Routed  380/521 Partitions, Violations =        5747
Routed  382/521 Partitions, Violations =        5746
Routed  384/521 Partitions, Violations =        5734
Routed  386/521 Partitions, Violations =        5755
Routed  388/521 Partitions, Violations =        5720
Routed  390/521 Partitions, Violations =        5736
Routed  392/521 Partitions, Violations =        5736
Routed  394/521 Partitions, Violations =        5719
Routed  396/521 Partitions, Violations =        5710
Routed  398/521 Partitions, Violations =        5696
Routed  400/521 Partitions, Violations =        5702
Routed  402/521 Partitions, Violations =        5713
Routed  404/521 Partitions, Violations =        5679
Routed  406/521 Partitions, Violations =        5680
Routed  408/521 Partitions, Violations =        5683
Routed  410/521 Partitions, Violations =        5683
Routed  412/521 Partitions, Violations =        5673
Routed  414/521 Partitions, Violations =        5690
Routed  416/521 Partitions, Violations =        5668
Routed  418/521 Partitions, Violations =        5678
Routed  420/521 Partitions, Violations =        5689
Routed  422/521 Partitions, Violations =        5678
Routed  424/521 Partitions, Violations =        5681
Routed  426/521 Partitions, Violations =        5675
Routed  428/521 Partitions, Violations =        5661
Routed  430/521 Partitions, Violations =        5680
Routed  432/521 Partitions, Violations =        5684
Routed  434/521 Partitions, Violations =        5668
Routed  436/521 Partitions, Violations =        5680
Routed  438/521 Partitions, Violations =        5665
Routed  440/521 Partitions, Violations =        5689
Routed  442/521 Partitions, Violations =        5663
Routed  444/521 Partitions, Violations =        5643
Routed  446/521 Partitions, Violations =        5644
Routed  448/521 Partitions, Violations =        5652
Routed  450/521 Partitions, Violations =        5650
Routed  452/521 Partitions, Violations =        5630
Routed  454/521 Partitions, Violations =        5633
Routed  456/521 Partitions, Violations =        5633
Routed  458/521 Partitions, Violations =        5635
Routed  460/521 Partitions, Violations =        5639
Routed  462/521 Partitions, Violations =        5645
Routed  464/521 Partitions, Violations =        5647
Routed  466/521 Partitions, Violations =        5643
Routed  468/521 Partitions, Violations =        5642
Routed  470/521 Partitions, Violations =        5654
Routed  472/521 Partitions, Violations =        5654
Routed  474/521 Partitions, Violations =        5652
Routed  476/521 Partitions, Violations =        5652
Routed  478/521 Partitions, Violations =        5647
Routed  480/521 Partitions, Violations =        5649
Routed  482/521 Partitions, Violations =        5638
Routed  484/521 Partitions, Violations =        5640
Routed  486/521 Partitions, Violations =        5643
Routed  488/521 Partitions, Violations =        5639
Routed  490/521 Partitions, Violations =        5643
Routed  492/521 Partitions, Violations =        5651
Routed  494/521 Partitions, Violations =        5647
Routed  496/521 Partitions, Violations =        5648
Routed  498/521 Partitions, Violations =        5663
Routed  500/521 Partitions, Violations =        5663
Routed  502/521 Partitions, Violations =        5663
Routed  504/521 Partitions, Violations =        5663
Routed  506/521 Partitions, Violations =        5662
Routed  508/521 Partitions, Violations =        5662
Routed  510/521 Partitions, Violations =        5665
Routed  512/521 Partitions, Violations =        5657
Routed  514/521 Partitions, Violations =        5661
Routed  516/521 Partitions, Violations =        5661
Routed  518/521 Partitions, Violations =        5662
Routed  520/521 Partitions, Violations =        5662

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      5663
        Diff net spacing : 1234
        Diff net via-cut spacing : 1
        Double pattern hard mask space : 1651
        Less than minimum area : 41
        Less than minimum width : 115
        Off-grid : 36
        Same net spacing : 1
        Same net via-cut spacing : 16
        Short : 2426
        Internal-only types : 142

[Iter 3] Elapsed real time: 0:01:18 
[Iter 3] Elapsed cpu  time: sys=0:00:02 usr=0:04:55 total=0:04:58
[Iter 3] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 3] Total (MB): Used  132  Alloctr  134  Proc 4043 

End DR iteration 3 with 521 parts

Start DR iteration 4: non-uniform partition
Routed  1/494 Partitions, Violations =  5568
Routed  2/494 Partitions, Violations =  5564
Routed  4/494 Partitions, Violations =  5557
Routed  6/494 Partitions, Violations =  5572
Routed  8/494 Partitions, Violations =  5613
Routed  10/494 Partitions, Violations = 5591
Routed  12/494 Partitions, Violations = 5610
Routed  14/494 Partitions, Violations = 5610
Routed  16/494 Partitions, Violations = 5634
Routed  18/494 Partitions, Violations = 5643
Routed  20/494 Partitions, Violations = 5624
Routed  22/494 Partitions, Violations = 5631
Routed  24/494 Partitions, Violations = 5595
Routed  26/494 Partitions, Violations = 5614
Routed  28/494 Partitions, Violations = 5643
Routed  30/494 Partitions, Violations = 5657
Routed  32/494 Partitions, Violations = 5691
Routed  34/494 Partitions, Violations = 5676
Routed  36/494 Partitions, Violations = 5626
Routed  38/494 Partitions, Violations = 5636
Routed  40/494 Partitions, Violations = 5686
Routed  42/494 Partitions, Violations = 5707
Routed  44/494 Partitions, Violations = 5737
Routed  46/494 Partitions, Violations = 5729
Routed  48/494 Partitions, Violations = 5740
Routed  50/494 Partitions, Violations = 5731
Routed  52/494 Partitions, Violations = 5787
Routed  54/494 Partitions, Violations = 5816
Routed  56/494 Partitions, Violations = 5796
Routed  58/494 Partitions, Violations = 5808
Routed  60/494 Partitions, Violations = 5818
Routed  62/494 Partitions, Violations = 5808
Routed  64/494 Partitions, Violations = 5809
Routed  66/494 Partitions, Violations = 5810
Routed  68/494 Partitions, Violations = 5817
Routed  70/494 Partitions, Violations = 5812
Routed  72/494 Partitions, Violations = 5838
Routed  74/494 Partitions, Violations = 5839
Routed  76/494 Partitions, Violations = 5842
Routed  78/494 Partitions, Violations = 5844
Routed  80/494 Partitions, Violations = 5882
Routed  82/494 Partitions, Violations = 5854
Routed  84/494 Partitions, Violations = 5877
Routed  86/494 Partitions, Violations = 5878
Routed  88/494 Partitions, Violations = 5878
Routed  90/494 Partitions, Violations = 5864
Routed  92/494 Partitions, Violations = 5885
Routed  94/494 Partitions, Violations = 5909
Routed  96/494 Partitions, Violations = 5916
Routed  98/494 Partitions, Violations = 5916
Routed  100/494 Partitions, Violations =        5937
Routed  102/494 Partitions, Violations =        5917
Routed  104/494 Partitions, Violations =        5926
Routed  106/494 Partitions, Violations =        5918
Routed  108/494 Partitions, Violations =        5941
Routed  110/494 Partitions, Violations =        5950
Routed  112/494 Partitions, Violations =        5994
Routed  114/494 Partitions, Violations =        5973
Routed  116/494 Partitions, Violations =        5970
Routed  118/494 Partitions, Violations =        6030
Routed  120/494 Partitions, Violations =        6004
Routed  122/494 Partitions, Violations =        6012
Routed  124/494 Partitions, Violations =        6039
Routed  126/494 Partitions, Violations =        6022
Routed  128/494 Partitions, Violations =        6039
Routed  130/494 Partitions, Violations =        6028
Routed  132/494 Partitions, Violations =        6015
Routed  134/494 Partitions, Violations =        6044
Routed  136/494 Partitions, Violations =        6047
Routed  138/494 Partitions, Violations =        6073
Routed  140/494 Partitions, Violations =        6060
Routed  142/494 Partitions, Violations =        6068
Routed  144/494 Partitions, Violations =        6083
Routed  146/494 Partitions, Violations =        6054
Routed  148/494 Partitions, Violations =        6072
Routed  150/494 Partitions, Violations =        6081
Routed  152/494 Partitions, Violations =        6116
Routed  154/494 Partitions, Violations =        6128
Routed  156/494 Partitions, Violations =        6123
Routed  158/494 Partitions, Violations =        6152
Routed  160/494 Partitions, Violations =        6152
Routed  162/494 Partitions, Violations =        6152
Routed  164/494 Partitions, Violations =        6165
Routed  166/494 Partitions, Violations =        6169
Routed  168/494 Partitions, Violations =        6164
Routed  170/494 Partitions, Violations =        6158
Routed  172/494 Partitions, Violations =        6149
Routed  174/494 Partitions, Violations =        6192
Routed  176/494 Partitions, Violations =        6201
Routed  178/494 Partitions, Violations =        6231
Routed  180/494 Partitions, Violations =        6207
Routed  182/494 Partitions, Violations =        6219
Routed  184/494 Partitions, Violations =        6226
Routed  186/494 Partitions, Violations =        6213
Routed  188/494 Partitions, Violations =        6228
Routed  190/494 Partitions, Violations =        6213
Routed  192/494 Partitions, Violations =        6261
Routed  194/494 Partitions, Violations =        6241
Routed  196/494 Partitions, Violations =        6238
Routed  198/494 Partitions, Violations =        6239
Routed  200/494 Partitions, Violations =        6237
Routed  202/494 Partitions, Violations =        6224
Routed  204/494 Partitions, Violations =        6219
Routed  206/494 Partitions, Violations =        6227
Routed  208/494 Partitions, Violations =        6245
Routed  210/494 Partitions, Violations =        6228
Routed  212/494 Partitions, Violations =        6260
Routed  214/494 Partitions, Violations =        6263
Routed  216/494 Partitions, Violations =        6290
Routed  218/494 Partitions, Violations =        6280
Routed  220/494 Partitions, Violations =        6293
Routed  222/494 Partitions, Violations =        6304
Routed  224/494 Partitions, Violations =        6335
Routed  226/494 Partitions, Violations =        6321
Routed  228/494 Partitions, Violations =        6323
Routed  230/494 Partitions, Violations =        6346
Routed  232/494 Partitions, Violations =        6343
Routed  234/494 Partitions, Violations =        6354
Routed  236/494 Partitions, Violations =        6351
Routed  238/494 Partitions, Violations =        6374
Routed  240/494 Partitions, Violations =        6374
Routed  242/494 Partitions, Violations =        6397
Routed  244/494 Partitions, Violations =        6421
Routed  246/494 Partitions, Violations =        6399
Routed  248/494 Partitions, Violations =        6405
Routed  250/494 Partitions, Violations =        6444
Routed  252/494 Partitions, Violations =        6416
Routed  254/494 Partitions, Violations =        6405
Routed  256/494 Partitions, Violations =        6405
Routed  258/494 Partitions, Violations =        6421
Routed  260/494 Partitions, Violations =        6431
Routed  262/494 Partitions, Violations =        6432
Routed  264/494 Partitions, Violations =        6417
Routed  266/494 Partitions, Violations =        6422
Routed  268/494 Partitions, Violations =        6426
Routed  270/494 Partitions, Violations =        6423
Routed  272/494 Partitions, Violations =        6443
Routed  274/494 Partitions, Violations =        6482
Routed  276/494 Partitions, Violations =        6484
Routed  278/494 Partitions, Violations =        6500
Routed  280/494 Partitions, Violations =        6482
Routed  282/494 Partitions, Violations =        6499
Routed  284/494 Partitions, Violations =        6484
Routed  286/494 Partitions, Violations =        6467
Routed  288/494 Partitions, Violations =        6488
Routed  290/494 Partitions, Violations =        6520
Routed  292/494 Partitions, Violations =        6519
Routed  294/494 Partitions, Violations =        6525
Routed  296/494 Partitions, Violations =        6521
Routed  298/494 Partitions, Violations =        6530
Routed  300/494 Partitions, Violations =        6515
Routed  302/494 Partitions, Violations =        6510
Routed  304/494 Partitions, Violations =        6519
Routed  306/494 Partitions, Violations =        6536
Routed  308/494 Partitions, Violations =        6522
Routed  310/494 Partitions, Violations =        6545
Routed  312/494 Partitions, Violations =        6551
Routed  314/494 Partitions, Violations =        6546
Routed  316/494 Partitions, Violations =        6546
Routed  318/494 Partitions, Violations =        6532
Routed  320/494 Partitions, Violations =        6557
Routed  322/494 Partitions, Violations =        6564
Routed  324/494 Partitions, Violations =        6585
Routed  326/494 Partitions, Violations =        6575
Routed  328/494 Partitions, Violations =        6571
Routed  330/494 Partitions, Violations =        6585
Routed  332/494 Partitions, Violations =        6571
Routed  334/494 Partitions, Violations =        6581
Routed  336/494 Partitions, Violations =        6624
Routed  338/494 Partitions, Violations =        6627
Routed  340/494 Partitions, Violations =        6644
Routed  342/494 Partitions, Violations =        6651
Routed  344/494 Partitions, Violations =        6661
Routed  346/494 Partitions, Violations =        6656
Routed  348/494 Partitions, Violations =        6640
Routed  350/494 Partitions, Violations =        6655
Routed  352/494 Partitions, Violations =        6636
Routed  354/494 Partitions, Violations =        6643
Routed  356/494 Partitions, Violations =        6665
Routed  358/494 Partitions, Violations =        6657
Routed  360/494 Partitions, Violations =        6638
Routed  362/494 Partitions, Violations =        6659
Routed  364/494 Partitions, Violations =        6682
Routed  366/494 Partitions, Violations =        6702
Routed  368/494 Partitions, Violations =        6673
Routed  370/494 Partitions, Violations =        6716
Routed  372/494 Partitions, Violations =        6694
Routed  374/494 Partitions, Violations =        6688
Routed  376/494 Partitions, Violations =        6698
Routed  378/494 Partitions, Violations =        6704
Routed  380/494 Partitions, Violations =        6706
Routed  382/494 Partitions, Violations =        6717
Routed  384/494 Partitions, Violations =        6721
Routed  386/494 Partitions, Violations =        6760
Routed  388/494 Partitions, Violations =        6773
Routed  390/494 Partitions, Violations =        6781
Routed  392/494 Partitions, Violations =        6775
Routed  394/494 Partitions, Violations =        6811
Routed  396/494 Partitions, Violations =        6826
Routed  398/494 Partitions, Violations =        6852
Routed  400/494 Partitions, Violations =        6853
Routed  402/494 Partitions, Violations =        6843
Routed  404/494 Partitions, Violations =        6832
Routed  406/494 Partitions, Violations =        6845
Routed  408/494 Partitions, Violations =        6845
Routed  410/494 Partitions, Violations =        6824
Routed  412/494 Partitions, Violations =        6853
Routed  414/494 Partitions, Violations =        6851
Routed  416/494 Partitions, Violations =        6841
Routed  418/494 Partitions, Violations =        6861
Routed  420/494 Partitions, Violations =        6872
Routed  422/494 Partitions, Violations =        6869
Routed  424/494 Partitions, Violations =        6864
Routed  426/494 Partitions, Violations =        6875
Routed  428/494 Partitions, Violations =        6862
Routed  430/494 Partitions, Violations =        6871
Routed  432/494 Partitions, Violations =        6891
Routed  434/494 Partitions, Violations =        6884
Routed  436/494 Partitions, Violations =        6903
Routed  438/494 Partitions, Violations =        6903
Routed  440/494 Partitions, Violations =        6902
Routed  442/494 Partitions, Violations =        6915
Routed  444/494 Partitions, Violations =        6922
Routed  446/494 Partitions, Violations =        6926
Routed  448/494 Partitions, Violations =        6928
Routed  450/494 Partitions, Violations =        6915
Routed  452/494 Partitions, Violations =        6956
Routed  454/494 Partitions, Violations =        6963
Routed  456/494 Partitions, Violations =        6985
Routed  458/494 Partitions, Violations =        6973
Routed  460/494 Partitions, Violations =        6977
Routed  462/494 Partitions, Violations =        6976
Routed  464/494 Partitions, Violations =        6982
Routed  466/494 Partitions, Violations =        6994
Routed  468/494 Partitions, Violations =        6988
Routed  470/494 Partitions, Violations =        7017
Routed  472/494 Partitions, Violations =        7020
Routed  474/494 Partitions, Violations =        7023
Routed  476/494 Partitions, Violations =        7028
Routed  478/494 Partitions, Violations =        7034
Routed  480/494 Partitions, Violations =        7044
Routed  482/494 Partitions, Violations =        7057
Routed  484/494 Partitions, Violations =        7057
Routed  486/494 Partitions, Violations =        7062
Routed  488/494 Partitions, Violations =        7070
Routed  490/494 Partitions, Violations =        7077
Routed  492/494 Partitions, Violations =        7088
Routed  494/494 Partitions, Violations =        7080

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      7080
        Diff net spacing : 999
        Double pattern hard mask space : 1851
        End of line enclosure : 60
        Less than minimum area : 294
        Less than minimum width : 106
        Local double pattern cycle : 3
        Off-grid : 136
        Same net spacing : 6
        Same net via-cut spacing : 156
        Short : 3131
        Internal-only types : 338

[Iter 4] Elapsed real time: 0:01:51 
[Iter 4] Elapsed cpu  time: sys=0:00:03 usr=0:06:38 total=0:06:41
[Iter 4] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 4] Total (MB): Used  132  Alloctr  134  Proc 4043 

End DR iteration 4 with 494 parts

Start DR iteration 5: non-uniform partition
Routed  1/535 Partitions, Violations =  6948
Routed  2/535 Partitions, Violations =  6950
Routed  4/535 Partitions, Violations =  6954
Routed  6/535 Partitions, Violations =  6913
Routed  8/535 Partitions, Violations =  6880
Routed  10/535 Partitions, Violations = 6890
Routed  12/535 Partitions, Violations = 6823
Routed  14/535 Partitions, Violations = 6807
Routed  16/535 Partitions, Violations = 6798
Routed  18/535 Partitions, Violations = 6792
Routed  20/535 Partitions, Violations = 6741
Routed  22/535 Partitions, Violations = 6711
Routed  24/535 Partitions, Violations = 6666
Routed  26/535 Partitions, Violations = 6722
Routed  28/535 Partitions, Violations = 6721
Routed  30/535 Partitions, Violations = 6666
Routed  32/535 Partitions, Violations = 6621
Routed  34/535 Partitions, Violations = 6671
Routed  36/535 Partitions, Violations = 6687
Routed  38/535 Partitions, Violations = 6660
Routed  40/535 Partitions, Violations = 6686
Routed  42/535 Partitions, Violations = 6629
Routed  44/535 Partitions, Violations = 6596
Routed  46/535 Partitions, Violations = 6593
Routed  48/535 Partitions, Violations = 6563
Routed  50/535 Partitions, Violations = 6563
Routed  52/535 Partitions, Violations = 6553
Routed  54/535 Partitions, Violations = 6556
Routed  56/535 Partitions, Violations = 6540
Routed  58/535 Partitions, Violations = 6556
Routed  60/535 Partitions, Violations = 6515
Routed  62/535 Partitions, Violations = 6527
Routed  64/535 Partitions, Violations = 6509
Routed  66/535 Partitions, Violations = 6501
Routed  68/535 Partitions, Violations = 6490
Routed  70/535 Partitions, Violations = 6506
Routed  72/535 Partitions, Violations = 6459
Routed  74/535 Partitions, Violations = 6439
Routed  76/535 Partitions, Violations = 6428
Routed  78/535 Partitions, Violations = 6396
Routed  80/535 Partitions, Violations = 6389
Routed  82/535 Partitions, Violations = 6394
Routed  84/535 Partitions, Violations = 6372
Routed  86/535 Partitions, Violations = 6370
Routed  88/535 Partitions, Violations = 6379
Routed  90/535 Partitions, Violations = 6351
Routed  92/535 Partitions, Violations = 6338
Routed  94/535 Partitions, Violations = 6355
Routed  96/535 Partitions, Violations = 6321
Routed  98/535 Partitions, Violations = 6309
Routed  100/535 Partitions, Violations =        6294
Routed  102/535 Partitions, Violations =        6280
Routed  104/535 Partitions, Violations =        6281
Routed  106/535 Partitions, Violations =        6253
Routed  108/535 Partitions, Violations =        6281
Routed  110/535 Partitions, Violations =        6298
Routed  112/535 Partitions, Violations =        6261
Routed  114/535 Partitions, Violations =        6246
Routed  116/535 Partitions, Violations =        6213
Routed  118/535 Partitions, Violations =        6209
Routed  120/535 Partitions, Violations =        6209
Routed  122/535 Partitions, Violations =        6181
Routed  124/535 Partitions, Violations =        6174
Routed  126/535 Partitions, Violations =        6140
Routed  128/535 Partitions, Violations =        6146
Routed  130/535 Partitions, Violations =        6110
Routed  132/535 Partitions, Violations =        6110
Routed  134/535 Partitions, Violations =        6137
Routed  136/535 Partitions, Violations =        6153
Routed  138/535 Partitions, Violations =        6131
Routed  140/535 Partitions, Violations =        6148
Routed  142/535 Partitions, Violations =        6116
Routed  144/535 Partitions, Violations =        6129
Routed  146/535 Partitions, Violations =        6117
Routed  148/535 Partitions, Violations =        6102
Routed  150/535 Partitions, Violations =        6101
Routed  152/535 Partitions, Violations =        6082
Routed  154/535 Partitions, Violations =        6080
Routed  156/535 Partitions, Violations =        6074
Routed  158/535 Partitions, Violations =        6065
Routed  160/535 Partitions, Violations =        6058
Routed  162/535 Partitions, Violations =        6055
Routed  164/535 Partitions, Violations =        6038
Routed  166/535 Partitions, Violations =        6062
Routed  168/535 Partitions, Violations =        6053
Routed  170/535 Partitions, Violations =        6031
Routed  172/535 Partitions, Violations =        6027
Routed  174/535 Partitions, Violations =        6015
Routed  176/535 Partitions, Violations =        6003
Routed  178/535 Partitions, Violations =        5998
Routed  180/535 Partitions, Violations =        5991
Routed  182/535 Partitions, Violations =        6008
Routed  184/535 Partitions, Violations =        5982
Routed  186/535 Partitions, Violations =        5996
Routed  188/535 Partitions, Violations =        5982
Routed  190/535 Partitions, Violations =        5984
Routed  192/535 Partitions, Violations =        5947
Routed  194/535 Partitions, Violations =        5959
Routed  196/535 Partitions, Violations =        5924
Routed  198/535 Partitions, Violations =        5946
Routed  200/535 Partitions, Violations =        5900
Routed  202/535 Partitions, Violations =        5914
Routed  204/535 Partitions, Violations =        5916
Routed  206/535 Partitions, Violations =        5877
Routed  208/535 Partitions, Violations =        5892
Routed  210/535 Partitions, Violations =        5939
Routed  212/535 Partitions, Violations =        5874
Routed  214/535 Partitions, Violations =        5882
Routed  216/535 Partitions, Violations =        5881
Routed  218/535 Partitions, Violations =        5894
Routed  220/535 Partitions, Violations =        5894
Routed  222/535 Partitions, Violations =        5899
Routed  224/535 Partitions, Violations =        5893
Routed  226/535 Partitions, Violations =        5862
Routed  228/535 Partitions, Violations =        5870
Routed  230/535 Partitions, Violations =        5841
Routed  232/535 Partitions, Violations =        5837
Routed  234/535 Partitions, Violations =        5860
Routed  236/535 Partitions, Violations =        5848
Routed  238/535 Partitions, Violations =        5831
Routed  240/535 Partitions, Violations =        5830
Routed  242/535 Partitions, Violations =        5834
Routed  244/535 Partitions, Violations =        5821
Routed  246/535 Partitions, Violations =        5831
Routed  248/535 Partitions, Violations =        5861
Routed  250/535 Partitions, Violations =        5837
Routed  252/535 Partitions, Violations =        5847
Routed  254/535 Partitions, Violations =        5830
Routed  256/535 Partitions, Violations =        5822
Routed  258/535 Partitions, Violations =        5830
Routed  260/535 Partitions, Violations =        5851
Routed  262/535 Partitions, Violations =        5819
Routed  264/535 Partitions, Violations =        5838
Routed  266/535 Partitions, Violations =        5830
Routed  268/535 Partitions, Violations =        5846
Routed  270/535 Partitions, Violations =        5825
Routed  272/535 Partitions, Violations =        5835
Routed  274/535 Partitions, Violations =        5831
Routed  276/535 Partitions, Violations =        5840
Routed  278/535 Partitions, Violations =        5823
Routed  280/535 Partitions, Violations =        5820
Routed  282/535 Partitions, Violations =        5815
Routed  284/535 Partitions, Violations =        5829
Routed  286/535 Partitions, Violations =        5831
Routed  288/535 Partitions, Violations =        5807
Routed  290/535 Partitions, Violations =        5816
Routed  292/535 Partitions, Violations =        5798
Routed  294/535 Partitions, Violations =        5789
Routed  296/535 Partitions, Violations =        5811
Routed  298/535 Partitions, Violations =        5824
Routed  300/535 Partitions, Violations =        5788
Routed  302/535 Partitions, Violations =        5804
Routed  304/535 Partitions, Violations =        5780
Routed  306/535 Partitions, Violations =        5794
Routed  308/535 Partitions, Violations =        5797
Routed  310/535 Partitions, Violations =        5790
Routed  312/535 Partitions, Violations =        5816
Routed  314/535 Partitions, Violations =        5782
Routed  316/535 Partitions, Violations =        5804
Routed  318/535 Partitions, Violations =        5808
Routed  320/535 Partitions, Violations =        5821
Routed  322/535 Partitions, Violations =        5802
Routed  324/535 Partitions, Violations =        5792
Routed  326/535 Partitions, Violations =        5805
Routed  328/535 Partitions, Violations =        5820
Routed  330/535 Partitions, Violations =        5812
Routed  332/535 Partitions, Violations =        5809
Routed  334/535 Partitions, Violations =        5799
Routed  336/535 Partitions, Violations =        5804
Routed  338/535 Partitions, Violations =        5788
Routed  340/535 Partitions, Violations =        5799
Routed  342/535 Partitions, Violations =        5798
Routed  344/535 Partitions, Violations =        5797
Routed  346/535 Partitions, Violations =        5802
Routed  348/535 Partitions, Violations =        5787
Routed  350/535 Partitions, Violations =        5812
Routed  352/535 Partitions, Violations =        5802
Routed  354/535 Partitions, Violations =        5795
Routed  356/535 Partitions, Violations =        5794
Routed  358/535 Partitions, Violations =        5795
Routed  360/535 Partitions, Violations =        5817
Routed  362/535 Partitions, Violations =        5796
Routed  364/535 Partitions, Violations =        5802
Routed  366/535 Partitions, Violations =        5794
Routed  368/535 Partitions, Violations =        5793
Routed  370/535 Partitions, Violations =        5793
Routed  372/535 Partitions, Violations =        5797
Routed  374/535 Partitions, Violations =        5790
Routed  376/535 Partitions, Violations =        5795
Routed  378/535 Partitions, Violations =        5789
Routed  380/535 Partitions, Violations =        5792
Routed  382/535 Partitions, Violations =        5779
Routed  384/535 Partitions, Violations =        5765
Routed  386/535 Partitions, Violations =        5766
Routed  388/535 Partitions, Violations =        5783
Routed  390/535 Partitions, Violations =        5776
Routed  392/535 Partitions, Violations =        5758
Routed  394/535 Partitions, Violations =        5774
Routed  396/535 Partitions, Violations =        5753
Routed  398/535 Partitions, Violations =        5767
Routed  400/535 Partitions, Violations =        5734
Routed  402/535 Partitions, Violations =        5736
Routed  404/535 Partitions, Violations =        5740
Routed  406/535 Partitions, Violations =        5729
Routed  408/535 Partitions, Violations =        5714
Routed  410/535 Partitions, Violations =        5739
Routed  412/535 Partitions, Violations =        5739
Routed  414/535 Partitions, Violations =        5752
Routed  416/535 Partitions, Violations =        5736
Routed  418/535 Partitions, Violations =        5754
Routed  420/535 Partitions, Violations =        5760
Routed  422/535 Partitions, Violations =        5732
Routed  424/535 Partitions, Violations =        5741
Routed  426/535 Partitions, Violations =        5732
Routed  428/535 Partitions, Violations =        5713
Routed  430/535 Partitions, Violations =        5708
Routed  432/535 Partitions, Violations =        5723
Routed  434/535 Partitions, Violations =        5711
Routed  436/535 Partitions, Violations =        5703
Routed  438/535 Partitions, Violations =        5690
Routed  440/535 Partitions, Violations =        5704
Routed  442/535 Partitions, Violations =        5714
Routed  444/535 Partitions, Violations =        5708
Routed  446/535 Partitions, Violations =        5699
Routed  448/535 Partitions, Violations =        5700
Routed  450/535 Partitions, Violations =        5710
Routed  452/535 Partitions, Violations =        5666
Routed  454/535 Partitions, Violations =        5674
Routed  456/535 Partitions, Violations =        5666
Routed  458/535 Partitions, Violations =        5651
Routed  460/535 Partitions, Violations =        5637
Routed  462/535 Partitions, Violations =        5631
Routed  464/535 Partitions, Violations =        5640
Routed  466/535 Partitions, Violations =        5644
Routed  468/535 Partitions, Violations =        5650
Routed  470/535 Partitions, Violations =        5645
Routed  472/535 Partitions, Violations =        5629
Routed  474/535 Partitions, Violations =        5637
Routed  476/535 Partitions, Violations =        5647
Routed  478/535 Partitions, Violations =        5630
Routed  480/535 Partitions, Violations =        5635
Routed  482/535 Partitions, Violations =        5637
Routed  484/535 Partitions, Violations =        5639
Routed  486/535 Partitions, Violations =        5634
Routed  488/535 Partitions, Violations =        5628
Routed  490/535 Partitions, Violations =        5645
Routed  492/535 Partitions, Violations =        5654
Routed  494/535 Partitions, Violations =        5653
Routed  496/535 Partitions, Violations =        5650
Routed  498/535 Partitions, Violations =        5654
Routed  500/535 Partitions, Violations =        5654
Routed  502/535 Partitions, Violations =        5654
Routed  504/535 Partitions, Violations =        5660
Routed  506/535 Partitions, Violations =        5663
Routed  508/535 Partitions, Violations =        5663
Routed  510/535 Partitions, Violations =        5662
Routed  512/535 Partitions, Violations =        5662
Routed  514/535 Partitions, Violations =        5662
Routed  516/535 Partitions, Violations =        5665
Routed  518/535 Partitions, Violations =        5672
Routed  520/535 Partitions, Violations =        5672
Routed  522/535 Partitions, Violations =        5670
Routed  524/535 Partitions, Violations =        5673
Routed  526/535 Partitions, Violations =        5677
Routed  528/535 Partitions, Violations =        5677
Routed  530/535 Partitions, Violations =        5675
Routed  532/535 Partitions, Violations =        5679
Routed  534/535 Partitions, Violations =        5677

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      5675
        Diff net spacing : 1253
        Diff net via-cut spacing : 1
        Double pattern hard mask space : 1623
        Less than minimum area : 44
        Less than minimum width : 123
        Local double pattern cycle : 3
        Off-grid : 21
        Same net spacing : 3
        Same net via-cut spacing : 16
        Short : 2432
        Internal-only types : 156

[Iter 5] Elapsed real time: 0:02:25 
[Iter 5] Elapsed cpu  time: sys=0:00:03 usr=0:08:23 total=0:08:27
[Iter 5] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 5] Total (MB): Used  132  Alloctr  134  Proc 4043 

End DR iteration 5 with 535 parts

Start DR iteration 6: non-uniform partition
Routed  1/532 Partitions, Violations =  5550
Routed  2/532 Partitions, Violations =  5570
Routed  4/532 Partitions, Violations =  5566
Routed  6/532 Partitions, Violations =  5572
Routed  8/532 Partitions, Violations =  5566
Routed  10/532 Partitions, Violations = 5605
Routed  12/532 Partitions, Violations = 5580
Routed  14/532 Partitions, Violations = 5595
Routed  16/532 Partitions, Violations = 5615
Routed  18/532 Partitions, Violations = 5623
Routed  20/532 Partitions, Violations = 5616
Routed  22/532 Partitions, Violations = 5614
Routed  24/532 Partitions, Violations = 5623
Routed  26/532 Partitions, Violations = 5623
Routed  28/532 Partitions, Violations = 5630
Routed  30/532 Partitions, Violations = 5634
Routed  32/532 Partitions, Violations = 5630
Routed  34/532 Partitions, Violations = 5691
Routed  36/532 Partitions, Violations = 5693
Routed  38/532 Partitions, Violations = 5679
Routed  40/532 Partitions, Violations = 5706
Routed  42/532 Partitions, Violations = 5682
Routed  44/532 Partitions, Violations = 5684
Routed  46/532 Partitions, Violations = 5699
Routed  48/532 Partitions, Violations = 5697
Routed  50/532 Partitions, Violations = 5708
Routed  52/532 Partitions, Violations = 5693
Routed  54/532 Partitions, Violations = 5731
Routed  56/532 Partitions, Violations = 5750
Routed  58/532 Partitions, Violations = 5747
Routed  60/532 Partitions, Violations = 5780
Routed  62/532 Partitions, Violations = 5775
Routed  64/532 Partitions, Violations = 5766
Routed  66/532 Partitions, Violations = 5765
Routed  68/532 Partitions, Violations = 5759
Routed  70/532 Partitions, Violations = 5768
Routed  72/532 Partitions, Violations = 5788
Routed  74/532 Partitions, Violations = 5795
Routed  76/532 Partitions, Violations = 5780
Routed  78/532 Partitions, Violations = 5824
Routed  80/532 Partitions, Violations = 5846
Routed  82/532 Partitions, Violations = 5832
Routed  84/532 Partitions, Violations = 5874
Routed  86/532 Partitions, Violations = 5851
Routed  88/532 Partitions, Violations = 5882
Routed  90/532 Partitions, Violations = 5877
Routed  92/532 Partitions, Violations = 5887
Routed  94/532 Partitions, Violations = 5883
Routed  96/532 Partitions, Violations = 5882
Routed  98/532 Partitions, Violations = 5877
Routed  100/532 Partitions, Violations =        5892
Routed  102/532 Partitions, Violations =        5863
Routed  104/532 Partitions, Violations =        5863
Routed  106/532 Partitions, Violations =        5882
Routed  108/532 Partitions, Violations =        5887
Routed  110/532 Partitions, Violations =        5896
Routed  112/532 Partitions, Violations =        5911
Routed  114/532 Partitions, Violations =        5944
Routed  116/532 Partitions, Violations =        5926
Routed  118/532 Partitions, Violations =        5915
Routed  120/532 Partitions, Violations =        5920
Routed  122/532 Partitions, Violations =        5928
Routed  124/532 Partitions, Violations =        5911
Routed  126/532 Partitions, Violations =        5928
Routed  128/532 Partitions, Violations =        5924
Routed  130/532 Partitions, Violations =        5949
Routed  132/532 Partitions, Violations =        5957
Routed  134/532 Partitions, Violations =        5947
Routed  136/532 Partitions, Violations =        5948
Routed  138/532 Partitions, Violations =        5973
Routed  140/532 Partitions, Violations =        5974
Routed  142/532 Partitions, Violations =        6012
Routed  144/532 Partitions, Violations =        5998
Routed  146/532 Partitions, Violations =        6004
Routed  148/532 Partitions, Violations =        6007
Routed  150/532 Partitions, Violations =        6038
Routed  152/532 Partitions, Violations =        6032
Routed  154/532 Partitions, Violations =        6023
Routed  156/532 Partitions, Violations =        6033
Routed  158/532 Partitions, Violations =        6033
Routed  160/532 Partitions, Violations =        6057
Routed  162/532 Partitions, Violations =        6090
Routed  164/532 Partitions, Violations =        6074
Routed  166/532 Partitions, Violations =        6078
Routed  168/532 Partitions, Violations =        6072
Routed  170/532 Partitions, Violations =        6075
Routed  172/532 Partitions, Violations =        6090
Routed  174/532 Partitions, Violations =        6100
Routed  176/532 Partitions, Violations =        6105
Routed  178/532 Partitions, Violations =        6099
Routed  180/532 Partitions, Violations =        6105
Routed  182/532 Partitions, Violations =        6131
Routed  184/532 Partitions, Violations =        6117
Routed  186/532 Partitions, Violations =        6139
Routed  188/532 Partitions, Violations =        6125
Routed  190/532 Partitions, Violations =        6121
Routed  192/532 Partitions, Violations =        6134
Routed  194/532 Partitions, Violations =        6184
Routed  196/532 Partitions, Violations =        6170
Routed  198/532 Partitions, Violations =        6176
Routed  200/532 Partitions, Violations =        6172
Routed  202/532 Partitions, Violations =        6178
Routed  204/532 Partitions, Violations =        6186
Routed  206/532 Partitions, Violations =        6172
Routed  208/532 Partitions, Violations =        6179
Routed  210/532 Partitions, Violations =        6153
Routed  212/532 Partitions, Violations =        6211
Routed  214/532 Partitions, Violations =        6188
Routed  216/532 Partitions, Violations =        6201
Routed  218/532 Partitions, Violations =        6214
Routed  220/532 Partitions, Violations =        6210
Routed  222/532 Partitions, Violations =        6211
Routed  224/532 Partitions, Violations =        6224
Routed  226/532 Partitions, Violations =        6229
Routed  228/532 Partitions, Violations =        6224
Routed  230/532 Partitions, Violations =        6250
Routed  232/532 Partitions, Violations =        6264
Routed  234/532 Partitions, Violations =        6267
Routed  236/532 Partitions, Violations =        6277
Routed  238/532 Partitions, Violations =        6300
Routed  240/532 Partitions, Violations =        6269
Routed  242/532 Partitions, Violations =        6280
Routed  244/532 Partitions, Violations =        6276
Routed  246/532 Partitions, Violations =        6287
Routed  248/532 Partitions, Violations =        6307
Routed  250/532 Partitions, Violations =        6316
Routed  252/532 Partitions, Violations =        6333
Routed  254/532 Partitions, Violations =        6339
Routed  256/532 Partitions, Violations =        6339
Routed  258/532 Partitions, Violations =        6349
Routed  260/532 Partitions, Violations =        6364
Routed  262/532 Partitions, Violations =        6400
Routed  264/532 Partitions, Violations =        6388
Routed  266/532 Partitions, Violations =        6413
Routed  268/532 Partitions, Violations =        6379
Routed  270/532 Partitions, Violations =        6424
Routed  272/532 Partitions, Violations =        6399
Routed  274/532 Partitions, Violations =        6429
Routed  276/532 Partitions, Violations =        6425
Routed  278/532 Partitions, Violations =        6406
Routed  280/532 Partitions, Violations =        6425
Routed  282/532 Partitions, Violations =        6447
Routed  284/532 Partitions, Violations =        6463
Routed  286/532 Partitions, Violations =        6441
Routed  288/532 Partitions, Violations =        6439
Routed  290/532 Partitions, Violations =        6456
Routed  292/532 Partitions, Violations =        6448
Routed  294/532 Partitions, Violations =        6452
Routed  296/532 Partitions, Violations =        6474
Routed  298/532 Partitions, Violations =        6431
Routed  300/532 Partitions, Violations =        6442
Routed  302/532 Partitions, Violations =        6422
Routed  304/532 Partitions, Violations =        6462
Routed  306/532 Partitions, Violations =        6473
Routed  308/532 Partitions, Violations =        6496
Routed  310/532 Partitions, Violations =        6498
Routed  312/532 Partitions, Violations =        6507
Routed  314/532 Partitions, Violations =        6494
Routed  316/532 Partitions, Violations =        6493
Routed  318/532 Partitions, Violations =        6489
Routed  320/532 Partitions, Violations =        6493
Routed  322/532 Partitions, Violations =        6528
Routed  324/532 Partitions, Violations =        6506
Routed  326/532 Partitions, Violations =        6498
Routed  328/532 Partitions, Violations =        6499
Routed  330/532 Partitions, Violations =        6495
Routed  332/532 Partitions, Violations =        6514
Routed  334/532 Partitions, Violations =        6538
Routed  336/532 Partitions, Violations =        6517
Routed  338/532 Partitions, Violations =        6516
Routed  340/532 Partitions, Violations =        6540
Routed  342/532 Partitions, Violations =        6550
Routed  344/532 Partitions, Violations =        6566
Routed  346/532 Partitions, Violations =        6573
Routed  348/532 Partitions, Violations =        6604
Routed  350/532 Partitions, Violations =        6551
Routed  352/532 Partitions, Violations =        6546
Routed  354/532 Partitions, Violations =        6559
Routed  356/532 Partitions, Violations =        6564
Routed  358/532 Partitions, Violations =        6594
Routed  360/532 Partitions, Violations =        6599
Routed  362/532 Partitions, Violations =        6585
Routed  364/532 Partitions, Violations =        6600
Routed  366/532 Partitions, Violations =        6592
Routed  368/532 Partitions, Violations =        6584
Routed  370/532 Partitions, Violations =        6617
Routed  372/532 Partitions, Violations =        6611
Routed  374/532 Partitions, Violations =        6609
Routed  376/532 Partitions, Violations =        6618
Routed  378/532 Partitions, Violations =        6604
Routed  380/532 Partitions, Violations =        6611
Routed  382/532 Partitions, Violations =        6627
Routed  384/532 Partitions, Violations =        6627
Routed  386/532 Partitions, Violations =        6630
Routed  388/532 Partitions, Violations =        6639
Routed  390/532 Partitions, Violations =        6643
Routed  392/532 Partitions, Violations =        6654
Routed  394/532 Partitions, Violations =        6655
Routed  396/532 Partitions, Violations =        6646
Routed  398/532 Partitions, Violations =        6656
Routed  400/532 Partitions, Violations =        6662
Routed  402/532 Partitions, Violations =        6665
Routed  404/532 Partitions, Violations =        6665
Routed  406/532 Partitions, Violations =        6670
Routed  408/532 Partitions, Violations =        6678
Routed  410/532 Partitions, Violations =        6692
Routed  412/532 Partitions, Violations =        6706
Routed  414/532 Partitions, Violations =        6678
Routed  416/532 Partitions, Violations =        6698
Routed  418/532 Partitions, Violations =        6695
Routed  420/532 Partitions, Violations =        6680
Routed  422/532 Partitions, Violations =        6706
Routed  424/532 Partitions, Violations =        6680
Routed  426/532 Partitions, Violations =        6735
Routed  428/532 Partitions, Violations =        6739
Routed  430/532 Partitions, Violations =        6750
Routed  432/532 Partitions, Violations =        6765
Routed  434/532 Partitions, Violations =        6778
Routed  436/532 Partitions, Violations =        6783
Routed  438/532 Partitions, Violations =        6770
Routed  440/532 Partitions, Violations =        6768
Routed  442/532 Partitions, Violations =        6779
Routed  444/532 Partitions, Violations =        6801
Routed  446/532 Partitions, Violations =        6818
Routed  448/532 Partitions, Violations =        6821
Routed  450/532 Partitions, Violations =        6809
Routed  452/532 Partitions, Violations =        6791
Routed  454/532 Partitions, Violations =        6809
Routed  456/532 Partitions, Violations =        6812
Routed  458/532 Partitions, Violations =        6832
Routed  460/532 Partitions, Violations =        6834
Routed  462/532 Partitions, Violations =        6844
Routed  464/532 Partitions, Violations =        6850
Routed  466/532 Partitions, Violations =        6851
Routed  468/532 Partitions, Violations =        6853
Routed  470/532 Partitions, Violations =        6857
Routed  472/532 Partitions, Violations =        6851
Routed  474/532 Partitions, Violations =        6855
Routed  476/532 Partitions, Violations =        6850
Routed  478/532 Partitions, Violations =        6850
Routed  480/532 Partitions, Violations =        6855
Routed  482/532 Partitions, Violations =        6858
Routed  484/532 Partitions, Violations =        6854
Routed  486/532 Partitions, Violations =        6857
Routed  488/532 Partitions, Violations =        6882
Routed  490/532 Partitions, Violations =        6894
Routed  492/532 Partitions, Violations =        6910
Routed  494/532 Partitions, Violations =        6923
Routed  496/532 Partitions, Violations =        6900
Routed  498/532 Partitions, Violations =        6921
Routed  500/532 Partitions, Violations =        6932
Routed  502/532 Partitions, Violations =        6940
Routed  504/532 Partitions, Violations =        6940
Routed  506/532 Partitions, Violations =        6952
Routed  508/532 Partitions, Violations =        6957
Routed  510/532 Partitions, Violations =        6960
Routed  512/532 Partitions, Violations =        6960
Routed  514/532 Partitions, Violations =        6958
Routed  516/532 Partitions, Violations =        6955
Routed  518/532 Partitions, Violations =        6950
Routed  520/532 Partitions, Violations =        6960
Routed  522/532 Partitions, Violations =        6968
Routed  524/532 Partitions, Violations =        6972
Routed  526/532 Partitions, Violations =        6974
Routed  528/532 Partitions, Violations =        6982
Routed  530/532 Partitions, Violations =        6992
Routed  532/532 Partitions, Violations =        6994

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      6994
        Diff net spacing : 1035
        Double pattern hard mask space : 1865
        End of line enclosure : 64
        Less than minimum area : 259
        Less than minimum width : 105
        Local double pattern cycle : 4
        Off-grid : 141
        Same net spacing : 9
        Same net via-cut spacing : 119
        Short : 3056
        Internal-only types : 337

[Iter 6] Elapsed real time: 0:03:14 
[Iter 6] Elapsed cpu  time: sys=0:00:04 usr=0:10:52 total=0:10:56
[Iter 6] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 6] Total (MB): Used  132  Alloctr  134  Proc 4043 

End DR iteration 6 with 532 parts


Switch back to normal partition bloat and recalculate DRC:

Begin full DRC check ...

Information: Using 8 threads for routing. (ZRT-444)
Checked 6/100 Partitions, Violations =  6826
Checked 7/100 Partitions, Violations =  6607
Checked 8/100 Partitions, Violations =  6536
Checked 12/100 Partitions, Violations = 6779
Checked 27/100 Partitions, Violations = 6779
Checked 28/100 Partitions, Violations = 6799
Checked 29/100 Partitions, Violations = 6799
Checked 32/100 Partitions, Violations = 6656
Checked 33/100 Partitions, Violations = 6836
Checked 36/100 Partitions, Violations = 6655
Checked 40/100 Partitions, Violations = 6562
Checked 44/100 Partitions, Violations = 6901
Checked 53/100 Partitions, Violations = 6903
Checked 54/100 Partitions, Violations = 6944
Checked 56/100 Partitions, Violations = 6727
Checked 60/100 Partitions, Violations = 6740
Checked 64/100 Partitions, Violations = 6945
Checked 68/100 Partitions, Violations = 6384
Checked 72/100 Partitions, Violations = 6927
Checked 77/100 Partitions, Violations = 6876
Checked 80/100 Partitions, Violations = 6804
Checked 84/100 Partitions, Violations = 6920
Checked 88/100 Partitions, Violations = 6915
Checked 92/100 Partitions, Violations = 6899
Checked 96/100 Partitions, Violations = 6889
Checked 100/100 Partitions, Violations =        6884

Check local double pattern cycle DRC:
Checked 7/121 Partitions, Violations =  6884
Checked 10/121 Partitions, Violations = 6884
Checked 11/121 Partitions, Violations = 6884
Checked 12/121 Partitions, Violations = 6884
Checked 16/121 Partitions, Violations = 6884
Checked 20/121 Partitions, Violations = 6884
Checked 34/121 Partitions, Violations = 6884
Checked 37/121 Partitions, Violations = 6884
Checked 38/121 Partitions, Violations = 6884
Checked 43/121 Partitions, Violations = 6884
Checked 48/121 Partitions, Violations = 6884
Checked 49/121 Partitions, Violations = 6884
Checked 50/121 Partitions, Violations = 6884
Checked 52/121 Partitions, Violations = 6884
Checked 56/121 Partitions, Violations = 6884
Checked 64/121 Partitions, Violations = 6884
Checked 65/121 Partitions, Violations = 6884
Checked 68/121 Partitions, Violations = 6884
Checked 80/121 Partitions, Violations = 6884
Checked 81/121 Partitions, Violations = 6884
Checked 82/121 Partitions, Violations = 6884
Checked 84/121 Partitions, Violations = 6884
Checked 88/121 Partitions, Violations = 6884
Checked 92/121 Partitions, Violations = 6884
Checked 96/121 Partitions, Violations = 6884
Checked 100/121 Partitions, Violations =        6884
Checked 104/121 Partitions, Violations =        6884
Checked 108/121 Partitions, Violations =        6884
Checked 112/121 Partitions, Violations =        6884
Checked 116/121 Partitions, Violations =        6884
Checked 120/121 Partitions, Violations =        6884
[DRC CHECK] Elapsed real time: 0:03:18 
[DRC CHECK] Elapsed cpu  time: sys=0:00:04 usr=0:11:14 total=0:11:19
[DRC CHECK] Stage (MB): Used   18  Alloctr   18  Proc    0 
[DRC CHECK] Total (MB): Used  132  Alloctr  134  Proc 4043 
Start DR iteration 7: non-uniform partition
Routed  1/496 Partitions, Violations =  6754
Routed  2/496 Partitions, Violations =  6748
Routed  4/496 Partitions, Violations =  6685
Routed  6/496 Partitions, Violations =  6646
Routed  8/496 Partitions, Violations =  6643
Routed  10/496 Partitions, Violations = 6614
Routed  12/496 Partitions, Violations = 6593
Routed  14/496 Partitions, Violations = 6547
Routed  16/496 Partitions, Violations = 6510
Routed  18/496 Partitions, Violations = 6540
Routed  20/496 Partitions, Violations = 6520
Routed  22/496 Partitions, Violations = 6520
Routed  24/496 Partitions, Violations = 6528
Routed  26/496 Partitions, Violations = 6513
Routed  28/496 Partitions, Violations = 6519
Routed  30/496 Partitions, Violations = 6499
Routed  32/496 Partitions, Violations = 6483
Routed  34/496 Partitions, Violations = 6460
Routed  36/496 Partitions, Violations = 6474
Routed  38/496 Partitions, Violations = 6474
Routed  40/496 Partitions, Violations = 6499
Routed  42/496 Partitions, Violations = 6481
Routed  44/496 Partitions, Violations = 6438
Routed  46/496 Partitions, Violations = 6417
Routed  48/496 Partitions, Violations = 6410
Routed  50/496 Partitions, Violations = 6409
Routed  52/496 Partitions, Violations = 6385
Routed  54/496 Partitions, Violations = 6371
Routed  56/496 Partitions, Violations = 6337
Routed  58/496 Partitions, Violations = 6325
Routed  60/496 Partitions, Violations = 6313
Routed  62/496 Partitions, Violations = 6313
Routed  64/496 Partitions, Violations = 6315
Routed  66/496 Partitions, Violations = 6312
Routed  68/496 Partitions, Violations = 6274
Routed  70/496 Partitions, Violations = 6278
Routed  72/496 Partitions, Violations = 6262
Routed  74/496 Partitions, Violations = 6267
Routed  76/496 Partitions, Violations = 6308
Routed  78/496 Partitions, Violations = 6218
Routed  80/496 Partitions, Violations = 6246
Routed  82/496 Partitions, Violations = 6222
Routed  84/496 Partitions, Violations = 6199
Routed  86/496 Partitions, Violations = 6195
Routed  88/496 Partitions, Violations = 6213
Routed  90/496 Partitions, Violations = 6212
Routed  92/496 Partitions, Violations = 6177
Routed  94/496 Partitions, Violations = 6153
Routed  96/496 Partitions, Violations = 6174
Routed  98/496 Partitions, Violations = 6157
Routed  100/496 Partitions, Violations =        6177
Routed  102/496 Partitions, Violations =        6144
Routed  104/496 Partitions, Violations =        6110
Routed  106/496 Partitions, Violations =        6090
Routed  108/496 Partitions, Violations =        6100
Routed  110/496 Partitions, Violations =        6065
Routed  112/496 Partitions, Violations =        6076
Routed  114/496 Partitions, Violations =        6085
Routed  116/496 Partitions, Violations =        6069
Routed  118/496 Partitions, Violations =        6080
Routed  120/496 Partitions, Violations =        6095
Routed  122/496 Partitions, Violations =        6080
Routed  124/496 Partitions, Violations =        6068
Routed  126/496 Partitions, Violations =        6062
Routed  128/496 Partitions, Violations =        6058
Routed  130/496 Partitions, Violations =        6075
Routed  132/496 Partitions, Violations =        6072
Routed  134/496 Partitions, Violations =        6061
Routed  136/496 Partitions, Violations =        6051
Routed  138/496 Partitions, Violations =        6025
Routed  140/496 Partitions, Violations =        6024
Routed  142/496 Partitions, Violations =        6046
Routed  144/496 Partitions, Violations =        6044
Routed  146/496 Partitions, Violations =        6044
Routed  148/496 Partitions, Violations =        6020
Routed  150/496 Partitions, Violations =        6001
Routed  152/496 Partitions, Violations =        5990
Routed  154/496 Partitions, Violations =        5989
Routed  156/496 Partitions, Violations =        5986
Routed  158/496 Partitions, Violations =        5974
Routed  160/496 Partitions, Violations =        5990
Routed  162/496 Partitions, Violations =        5961
Routed  164/496 Partitions, Violations =        5961
Routed  166/496 Partitions, Violations =        5983
Routed  168/496 Partitions, Violations =        6001
Routed  170/496 Partitions, Violations =        5995
Routed  172/496 Partitions, Violations =        5998
Routed  174/496 Partitions, Violations =        5956
Routed  176/496 Partitions, Violations =        5965
Routed  178/496 Partitions, Violations =        5959
Routed  180/496 Partitions, Violations =        5941
Routed  182/496 Partitions, Violations =        5918
Routed  184/496 Partitions, Violations =        5927
Routed  186/496 Partitions, Violations =        5946
Routed  188/496 Partitions, Violations =        5947
Routed  190/496 Partitions, Violations =        5932
Routed  192/496 Partitions, Violations =        5931
Routed  194/496 Partitions, Violations =        5943
Routed  196/496 Partitions, Violations =        5974
Routed  198/496 Partitions, Violations =        5921
Routed  200/496 Partitions, Violations =        5927
Routed  202/496 Partitions, Violations =        5917
Routed  204/496 Partitions, Violations =        5937
Routed  206/496 Partitions, Violations =        5929
Routed  208/496 Partitions, Violations =        5922
Routed  210/496 Partitions, Violations =        5915
Routed  212/496 Partitions, Violations =        5916
Routed  214/496 Partitions, Violations =        5919
Routed  216/496 Partitions, Violations =        5929
Routed  218/496 Partitions, Violations =        5922
Routed  220/496 Partitions, Violations =        5931
Routed  222/496 Partitions, Violations =        5926
Routed  224/496 Partitions, Violations =        5932
Routed  226/496 Partitions, Violations =        5908
Routed  228/496 Partitions, Violations =        5910
Routed  230/496 Partitions, Violations =        5908
Routed  232/496 Partitions, Violations =        5874
Routed  234/496 Partitions, Violations =        5872
Routed  236/496 Partitions, Violations =        5876
Routed  238/496 Partitions, Violations =        5881
Routed  240/496 Partitions, Violations =        5888
Routed  242/496 Partitions, Violations =        5897
Routed  244/496 Partitions, Violations =        5895
Routed  246/496 Partitions, Violations =        5848
Routed  248/496 Partitions, Violations =        5849
Routed  250/496 Partitions, Violations =        5859
Routed  252/496 Partitions, Violations =        5838
Routed  254/496 Partitions, Violations =        5845
Routed  256/496 Partitions, Violations =        5860
Routed  258/496 Partitions, Violations =        5861
Routed  260/496 Partitions, Violations =        5847
Routed  262/496 Partitions, Violations =        5866
Routed  264/496 Partitions, Violations =        5857
Routed  266/496 Partitions, Violations =        5881
Routed  268/496 Partitions, Violations =        5873
Routed  270/496 Partitions, Violations =        5871
Routed  272/496 Partitions, Violations =        5862
Routed  274/496 Partitions, Violations =        5862
Routed  276/496 Partitions, Violations =        5869
Routed  278/496 Partitions, Violations =        5846
Routed  280/496 Partitions, Violations =        5856
Routed  282/496 Partitions, Violations =        5867
Routed  284/496 Partitions, Violations =        5842
Routed  286/496 Partitions, Violations =        5862
Routed  288/496 Partitions, Violations =        5847
Routed  290/496 Partitions, Violations =        5858
Routed  292/496 Partitions, Violations =        5844
Routed  294/496 Partitions, Violations =        5875
Routed  296/496 Partitions, Violations =        5840
Routed  298/496 Partitions, Violations =        5840
Routed  300/496 Partitions, Violations =        5844
Routed  302/496 Partitions, Violations =        5849
Routed  304/496 Partitions, Violations =        5858
Routed  306/496 Partitions, Violations =        5852
Routed  308/496 Partitions, Violations =        5856
Routed  310/496 Partitions, Violations =        5854
Routed  312/496 Partitions, Violations =        5861
Routed  314/496 Partitions, Violations =        5852
Routed  316/496 Partitions, Violations =        5858
Routed  318/496 Partitions, Violations =        5861
Routed  320/496 Partitions, Violations =        5857
Routed  322/496 Partitions, Violations =        5849
Routed  324/496 Partitions, Violations =        5839
Routed  326/496 Partitions, Violations =        5844
Routed  328/496 Partitions, Violations =        5855
Routed  330/496 Partitions, Violations =        5866
Routed  332/496 Partitions, Violations =        5858
Routed  334/496 Partitions, Violations =        5852
Routed  336/496 Partitions, Violations =        5850
Routed  338/496 Partitions, Violations =        5835
Routed  340/496 Partitions, Violations =        5839
Routed  342/496 Partitions, Violations =        5833
Routed  344/496 Partitions, Violations =        5843
Routed  346/496 Partitions, Violations =        5819
Routed  348/496 Partitions, Violations =        5839
Routed  350/496 Partitions, Violations =        5819
Routed  352/496 Partitions, Violations =        5803
Routed  354/496 Partitions, Violations =        5803
Routed  356/496 Partitions, Violations =        5809
Routed  358/496 Partitions, Violations =        5788
Routed  360/496 Partitions, Violations =        5788
Routed  362/496 Partitions, Violations =        5772
Routed  364/496 Partitions, Violations =        5751
Routed  366/496 Partitions, Violations =        5782
Routed  368/496 Partitions, Violations =        5789
Routed  370/496 Partitions, Violations =        5784
Routed  372/496 Partitions, Violations =        5807
Routed  374/496 Partitions, Violations =        5772
Routed  376/496 Partitions, Violations =        5787
Routed  378/496 Partitions, Violations =        5786
Routed  380/496 Partitions, Violations =        5793
Routed  382/496 Partitions, Violations =        5792
Routed  384/496 Partitions, Violations =        5776
Routed  386/496 Partitions, Violations =        5795
Routed  388/496 Partitions, Violations =        5764
Routed  390/496 Partitions, Violations =        5756
Routed  392/496 Partitions, Violations =        5765
Routed  394/496 Partitions, Violations =        5740
Routed  396/496 Partitions, Violations =        5746
Routed  398/496 Partitions, Violations =        5738
Routed  400/496 Partitions, Violations =        5740
Routed  402/496 Partitions, Violations =        5757
Routed  404/496 Partitions, Violations =        5748
Routed  406/496 Partitions, Violations =        5742
Routed  408/496 Partitions, Violations =        5727
Routed  410/496 Partitions, Violations =        5722
Routed  412/496 Partitions, Violations =        5743
Routed  414/496 Partitions, Violations =        5732
Routed  416/496 Partitions, Violations =        5708
Routed  418/496 Partitions, Violations =        5707
Routed  420/496 Partitions, Violations =        5703
Routed  422/496 Partitions, Violations =        5706
Routed  424/496 Partitions, Violations =        5708
Routed  426/496 Partitions, Violations =        5724
Routed  428/496 Partitions, Violations =        5718
Routed  430/496 Partitions, Violations =        5712
Routed  432/496 Partitions, Violations =        5717
Routed  434/496 Partitions, Violations =        5712
Routed  436/496 Partitions, Violations =        5711
Routed  438/496 Partitions, Violations =        5720
Routed  440/496 Partitions, Violations =        5727
Routed  442/496 Partitions, Violations =        5727
Routed  444/496 Partitions, Violations =        5729
Routed  446/496 Partitions, Violations =        5729
Routed  448/496 Partitions, Violations =        5726
Routed  450/496 Partitions, Violations =        5714
Routed  452/496 Partitions, Violations =        5719
Routed  454/496 Partitions, Violations =        5733
Routed  456/496 Partitions, Violations =        5726
Routed  458/496 Partitions, Violations =        5728
Routed  460/496 Partitions, Violations =        5732
Routed  462/496 Partitions, Violations =        5736
Routed  464/496 Partitions, Violations =        5725
Routed  466/496 Partitions, Violations =        5725
Routed  468/496 Partitions, Violations =        5723
Routed  470/496 Partitions, Violations =        5724
Routed  472/496 Partitions, Violations =        5724
Routed  474/496 Partitions, Violations =        5724
Routed  476/496 Partitions, Violations =        5718
Routed  478/496 Partitions, Violations =        5713
Routed  480/496 Partitions, Violations =        5711
Routed  482/496 Partitions, Violations =        5711
Routed  484/496 Partitions, Violations =        5711
Routed  486/496 Partitions, Violations =        5719
Routed  488/496 Partitions, Violations =        5719
Routed  490/496 Partitions, Violations =        5728
Routed  492/496 Partitions, Violations =        5725
Routed  494/496 Partitions, Violations =        5726
Routed  496/496 Partitions, Violations =        5727

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      5727
        Diff net spacing : 1300
        Double pattern hard mask space : 1645
        Less than minimum area : 64
        Less than minimum width : 121
        Local double pattern cycle : 4
        Off-grid : 49
        Same net spacing : 4
        Same net via-cut spacing : 29
        Short : 2379
        Internal-only types : 132

[Iter 7] Elapsed real time: 0:04:04 
[Iter 7] Elapsed cpu  time: sys=0:00:04 usr=0:13:32 total=0:13:36
[Iter 7] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 7] Total (MB): Used  132  Alloctr  134  Proc 4043 

End DR iteration 7 with 496 parts

Start DR iteration 8: non-uniform partition
Routed  1/478 Partitions, Violations =  5629
Routed  2/478 Partitions, Violations =  5625
Routed  4/478 Partitions, Violations =  5648
Routed  6/478 Partitions, Violations =  5619
Routed  8/478 Partitions, Violations =  5593
Routed  10/478 Partitions, Violations = 5631
Routed  12/478 Partitions, Violations = 5616
Routed  14/478 Partitions, Violations = 5595
Routed  16/478 Partitions, Violations = 5574
Routed  18/478 Partitions, Violations = 5577
Routed  20/478 Partitions, Violations = 5595
Routed  22/478 Partitions, Violations = 5610
Routed  24/478 Partitions, Violations = 5589
Routed  26/478 Partitions, Violations = 5587
Routed  28/478 Partitions, Violations = 5587
Routed  30/478 Partitions, Violations = 5590
Routed  32/478 Partitions, Violations = 5586
Routed  34/478 Partitions, Violations = 5597
Routed  36/478 Partitions, Violations = 5581
Routed  38/478 Partitions, Violations = 5609
Routed  40/478 Partitions, Violations = 5599
Routed  42/478 Partitions, Violations = 5635
Routed  44/478 Partitions, Violations = 5600
Routed  46/478 Partitions, Violations = 5612
Routed  48/478 Partitions, Violations = 5599
Routed  50/478 Partitions, Violations = 5580
Routed  52/478 Partitions, Violations = 5562
Routed  54/478 Partitions, Violations = 5584
Routed  56/478 Partitions, Violations = 5603
Routed  58/478 Partitions, Violations = 5617
Routed  60/478 Partitions, Violations = 5584
Routed  62/478 Partitions, Violations = 5603
Routed  64/478 Partitions, Violations = 5577
Routed  66/478 Partitions, Violations = 5600
Routed  68/478 Partitions, Violations = 5600
Routed  70/478 Partitions, Violations = 5588
Routed  72/478 Partitions, Violations = 5580
Routed  74/478 Partitions, Violations = 5596
Routed  76/478 Partitions, Violations = 5576
Routed  78/478 Partitions, Violations = 5577
Routed  80/478 Partitions, Violations = 5584
Routed  82/478 Partitions, Violations = 5582
Routed  84/478 Partitions, Violations = 5633
Routed  86/478 Partitions, Violations = 5653
Routed  88/478 Partitions, Violations = 5638
Routed  90/478 Partitions, Violations = 5672
Routed  92/478 Partitions, Violations = 5650
Routed  94/478 Partitions, Violations = 5652
Routed  96/478 Partitions, Violations = 5654
Routed  98/478 Partitions, Violations = 5701
Routed  100/478 Partitions, Violations =        5697
Routed  102/478 Partitions, Violations =        5708
Routed  104/478 Partitions, Violations =        5686
Routed  106/478 Partitions, Violations =        5691
Routed  108/478 Partitions, Violations =        5682
Routed  110/478 Partitions, Violations =        5721
Routed  112/478 Partitions, Violations =        5702
Routed  114/478 Partitions, Violations =        5728
Routed  116/478 Partitions, Violations =        5745
Routed  118/478 Partitions, Violations =        5749
Routed  120/478 Partitions, Violations =        5758
Routed  122/478 Partitions, Violations =        5761
Routed  124/478 Partitions, Violations =        5780
Routed  126/478 Partitions, Violations =        5745
Routed  128/478 Partitions, Violations =        5747
Routed  130/478 Partitions, Violations =        5749
Routed  132/478 Partitions, Violations =        5773
Routed  134/478 Partitions, Violations =        5768
Routed  136/478 Partitions, Violations =        5777
Routed  138/478 Partitions, Violations =        5785
Routed  140/478 Partitions, Violations =        5769
Routed  142/478 Partitions, Violations =        5777
Routed  144/478 Partitions, Violations =        5770
Routed  146/478 Partitions, Violations =        5777
Routed  148/478 Partitions, Violations =        5771
Routed  150/478 Partitions, Violations =        5789
Routed  152/478 Partitions, Violations =        5800
Routed  154/478 Partitions, Violations =        5803
Routed  156/478 Partitions, Violations =        5838
Routed  158/478 Partitions, Violations =        5807
Routed  160/478 Partitions, Violations =        5837
Routed  162/478 Partitions, Violations =        5851
Routed  164/478 Partitions, Violations =        5821
Routed  166/478 Partitions, Violations =        5843
Routed  168/478 Partitions, Violations =        5847
Routed  170/478 Partitions, Violations =        5847
Routed  172/478 Partitions, Violations =        5848
Routed  174/478 Partitions, Violations =        5849
Routed  176/478 Partitions, Violations =        5873
Routed  178/478 Partitions, Violations =        5849
Routed  180/478 Partitions, Violations =        5841
Routed  182/478 Partitions, Violations =        5825
Routed  184/478 Partitions, Violations =        5846
Routed  186/478 Partitions, Violations =        5848
Routed  188/478 Partitions, Violations =        5841
Routed  190/478 Partitions, Violations =        5854
Routed  192/478 Partitions, Violations =        5853
Routed  194/478 Partitions, Violations =        5832
Routed  196/478 Partitions, Violations =        5831
Routed  198/478 Partitions, Violations =        5830
Routed  200/478 Partitions, Violations =        5866
Routed  202/478 Partitions, Violations =        5836
Routed  204/478 Partitions, Violations =        5821
Routed  206/478 Partitions, Violations =        5821
Routed  208/478 Partitions, Violations =        5836
Routed  210/478 Partitions, Violations =        5850
Routed  212/478 Partitions, Violations =        5848
Routed  214/478 Partitions, Violations =        5865
Routed  216/478 Partitions, Violations =        5874
Routed  218/478 Partitions, Violations =        5881
Routed  220/478 Partitions, Violations =        5878
Routed  222/478 Partitions, Violations =        5881
Routed  224/478 Partitions, Violations =        5876
Routed  226/478 Partitions, Violations =        5879
Routed  228/478 Partitions, Violations =        5885
Routed  230/478 Partitions, Violations =        5875
Routed  232/478 Partitions, Violations =        5867
Routed  234/478 Partitions, Violations =        5863
Routed  236/478 Partitions, Violations =        5872
Routed  238/478 Partitions, Violations =        5888
Routed  240/478 Partitions, Violations =        5899
Routed  242/478 Partitions, Violations =        5888
Routed  244/478 Partitions, Violations =        5899
Routed  246/478 Partitions, Violations =        5886
Routed  248/478 Partitions, Violations =        5899
Routed  250/478 Partitions, Violations =        5908
Routed  252/478 Partitions, Violations =        5913
Routed  254/478 Partitions, Violations =        5899
Routed  256/478 Partitions, Violations =        5917
Routed  258/478 Partitions, Violations =        5924
Routed  260/478 Partitions, Violations =        5919
Routed  262/478 Partitions, Violations =        5928
Routed  264/478 Partitions, Violations =        5934
Routed  266/478 Partitions, Violations =        5952
Routed  268/478 Partitions, Violations =        5959
Routed  270/478 Partitions, Violations =        5950
Routed  272/478 Partitions, Violations =        5939
Routed  274/478 Partitions, Violations =        5940
Routed  276/478 Partitions, Violations =        5961
Routed  278/478 Partitions, Violations =        5959
Routed  280/478 Partitions, Violations =        5962
Routed  282/478 Partitions, Violations =        5985
Routed  284/478 Partitions, Violations =        5969
Routed  286/478 Partitions, Violations =        5970
Routed  288/478 Partitions, Violations =        5966
Routed  290/478 Partitions, Violations =        5999
Routed  292/478 Partitions, Violations =        5977
Routed  294/478 Partitions, Violations =        5984
Routed  296/478 Partitions, Violations =        6010
Routed  298/478 Partitions, Violations =        6011
Routed  300/478 Partitions, Violations =        6026
Routed  302/478 Partitions, Violations =        6043
Routed  304/478 Partitions, Violations =        6015
Routed  306/478 Partitions, Violations =        6040
Routed  308/478 Partitions, Violations =        6032
Routed  310/478 Partitions, Violations =        6031
Routed  312/478 Partitions, Violations =        6038
Routed  314/478 Partitions, Violations =        6050
Routed  316/478 Partitions, Violations =        6023
Routed  318/478 Partitions, Violations =        6024
Routed  320/478 Partitions, Violations =        6030
Routed  322/478 Partitions, Violations =        6039
Routed  324/478 Partitions, Violations =        6016
Routed  326/478 Partitions, Violations =        6008
Routed  328/478 Partitions, Violations =        5988
Routed  330/478 Partitions, Violations =        5994
Routed  332/478 Partitions, Violations =        6016
Routed  334/478 Partitions, Violations =        6011
Routed  336/478 Partitions, Violations =        6015
Routed  338/478 Partitions, Violations =        6036
Routed  340/478 Partitions, Violations =        6050
Routed  342/478 Partitions, Violations =        6035
Routed  344/478 Partitions, Violations =        6019
Routed  346/478 Partitions, Violations =        6048
Routed  348/478 Partitions, Violations =        6037
Routed  350/478 Partitions, Violations =        6058
Routed  352/478 Partitions, Violations =        6048
Routed  354/478 Partitions, Violations =        6054
Routed  356/478 Partitions, Violations =        6075
Routed  358/478 Partitions, Violations =        6073
Routed  360/478 Partitions, Violations =        6077
Routed  362/478 Partitions, Violations =        6067
Routed  364/478 Partitions, Violations =        6066
Routed  366/478 Partitions, Violations =        6069
Routed  368/478 Partitions, Violations =        6076
Routed  370/478 Partitions, Violations =        6085
Routed  372/478 Partitions, Violations =        6079
Routed  374/478 Partitions, Violations =        6081
Routed  376/478 Partitions, Violations =        6060
Routed  378/478 Partitions, Violations =        6075
Routed  380/478 Partitions, Violations =        6062
Routed  382/478 Partitions, Violations =        6070
Routed  384/478 Partitions, Violations =        6066
Routed  386/478 Partitions, Violations =        6088
Routed  388/478 Partitions, Violations =        6068
Routed  390/478 Partitions, Violations =        6089
Routed  392/478 Partitions, Violations =        6098
Routed  394/478 Partitions, Violations =        6076
Routed  396/478 Partitions, Violations =        6103
Routed  398/478 Partitions, Violations =        6113
Routed  400/478 Partitions, Violations =        6114
Routed  402/478 Partitions, Violations =        6088
Routed  404/478 Partitions, Violations =        6106
Routed  406/478 Partitions, Violations =        6115
Routed  408/478 Partitions, Violations =        6114
Routed  410/478 Partitions, Violations =        6126
Routed  412/478 Partitions, Violations =        6138
Routed  414/478 Partitions, Violations =        6139
Routed  416/478 Partitions, Violations =        6147
Routed  418/478 Partitions, Violations =        6119
Routed  420/478 Partitions, Violations =        6140
Routed  422/478 Partitions, Violations =        6126
Routed  424/478 Partitions, Violations =        6149
Routed  426/478 Partitions, Violations =        6149
Routed  428/478 Partitions, Violations =        6150
Routed  430/478 Partitions, Violations =        6147
Routed  432/478 Partitions, Violations =        6150
Routed  434/478 Partitions, Violations =        6145
Routed  436/478 Partitions, Violations =        6142
Routed  438/478 Partitions, Violations =        6118
Routed  440/478 Partitions, Violations =        6137
Routed  442/478 Partitions, Violations =        6147
Routed  444/478 Partitions, Violations =        6138
Routed  446/478 Partitions, Violations =        6138
Routed  448/478 Partitions, Violations =        6136
Routed  450/478 Partitions, Violations =        6126
Routed  452/478 Partitions, Violations =        6127
Routed  454/478 Partitions, Violations =        6122
Routed  456/478 Partitions, Violations =        6120
Routed  458/478 Partitions, Violations =        6131
Routed  460/478 Partitions, Violations =        6131
Routed  462/478 Partitions, Violations =        6131
Routed  464/478 Partitions, Violations =        6131
Routed  466/478 Partitions, Violations =        6143
Routed  468/478 Partitions, Violations =        6141
Routed  470/478 Partitions, Violations =        6146
Routed  472/478 Partitions, Violations =        6147
Routed  474/478 Partitions, Violations =        6148
Routed  476/478 Partitions, Violations =        6148
Routed  478/478 Partitions, Violations =        6147

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      6147
        Diff net spacing : 1087
        Diff net via-cut spacing : 1
        Double pattern hard mask space : 1710
        End of line enclosure : 25
        Less than minimum area : 142
        Less than minimum width : 109
        Local double pattern cycle : 2
        Off-grid : 86
        Same net spacing : 3
        Same net via-cut spacing : 73
        Short : 2718
        Internal-only types : 191

[Iter 8] Elapsed real time: 0:05:22 
[Iter 8] Elapsed cpu  time: sys=0:00:05 usr=0:17:21 total=0:17:26
[Iter 8] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 8] Total (MB): Used  132  Alloctr  134  Proc 4043 

End DR iteration 8 with 478 parts

Start DR iteration 9: non-uniform partition
Routed  1/465 Partitions, Violations =  5972
Routed  2/465 Partitions, Violations =  5979
Routed  4/465 Partitions, Violations =  5967
Routed  6/465 Partitions, Violations =  5968
Routed  8/465 Partitions, Violations =  5967
Routed  10/465 Partitions, Violations = 5938
Routed  12/465 Partitions, Violations = 5924
Routed  14/465 Partitions, Violations = 5962
Routed  16/465 Partitions, Violations = 5945
Routed  18/465 Partitions, Violations = 5986
Routed  20/465 Partitions, Violations = 5963
Routed  22/465 Partitions, Violations = 5935
Routed  24/465 Partitions, Violations = 5958
Routed  26/465 Partitions, Violations = 5928
Routed  28/465 Partitions, Violations = 5918
Routed  30/465 Partitions, Violations = 5913
Routed  32/465 Partitions, Violations = 5952
Routed  34/465 Partitions, Violations = 5953
Routed  36/465 Partitions, Violations = 5944
Routed  38/465 Partitions, Violations = 5949
Routed  40/465 Partitions, Violations = 5940
Routed  42/465 Partitions, Violations = 5952
Routed  44/465 Partitions, Violations = 5941
Routed  46/465 Partitions, Violations = 5975
Routed  48/465 Partitions, Violations = 5926
Routed  50/465 Partitions, Violations = 5924
Routed  52/465 Partitions, Violations = 5897
Routed  54/465 Partitions, Violations = 5896
Routed  56/465 Partitions, Violations = 5910
Routed  58/465 Partitions, Violations = 5959
Routed  60/465 Partitions, Violations = 5919
Routed  62/465 Partitions, Violations = 5893
Routed  64/465 Partitions, Violations = 5896
Routed  66/465 Partitions, Violations = 5887
Routed  68/465 Partitions, Violations = 5876
Routed  70/465 Partitions, Violations = 5841
Routed  72/465 Partitions, Violations = 5856
Routed  74/465 Partitions, Violations = 5864
Routed  76/465 Partitions, Violations = 5830
Routed  78/465 Partitions, Violations = 5859
Routed  80/465 Partitions, Violations = 5843
Routed  82/465 Partitions, Violations = 5862
Routed  84/465 Partitions, Violations = 5847
Routed  86/465 Partitions, Violations = 5865
Routed  88/465 Partitions, Violations = 5825
Routed  90/465 Partitions, Violations = 5825
Routed  92/465 Partitions, Violations = 5811
Routed  94/465 Partitions, Violations = 5828
Routed  96/465 Partitions, Violations = 5806
Routed  98/465 Partitions, Violations = 5785
Routed  100/465 Partitions, Violations =        5783
Routed  102/465 Partitions, Violations =        5771
Routed  104/465 Partitions, Violations =        5805
Routed  106/465 Partitions, Violations =        5792
Routed  108/465 Partitions, Violations =        5807
Routed  110/465 Partitions, Violations =        5833
Routed  112/465 Partitions, Violations =        5874
Routed  114/465 Partitions, Violations =        5852
Routed  116/465 Partitions, Violations =        5836
Routed  118/465 Partitions, Violations =        5813
Routed  120/465 Partitions, Violations =        5805
Routed  122/465 Partitions, Violations =        5824
Routed  124/465 Partitions, Violations =        5809
Routed  126/465 Partitions, Violations =        5802
Routed  128/465 Partitions, Violations =        5837
Routed  130/465 Partitions, Violations =        5822
Routed  132/465 Partitions, Violations =        5797
Routed  134/465 Partitions, Violations =        5794
Routed  136/465 Partitions, Violations =        5783
Routed  138/465 Partitions, Violations =        5796
Routed  140/465 Partitions, Violations =        5784
Routed  142/465 Partitions, Violations =        5771
Routed  144/465 Partitions, Violations =        5804
Routed  146/465 Partitions, Violations =        5806
Routed  148/465 Partitions, Violations =        5758
Routed  150/465 Partitions, Violations =        5792
Routed  152/465 Partitions, Violations =        5772
Routed  154/465 Partitions, Violations =        5767
Routed  156/465 Partitions, Violations =        5768
Routed  158/465 Partitions, Violations =        5765
Routed  160/465 Partitions, Violations =        5763
Routed  162/465 Partitions, Violations =        5771
Routed  164/465 Partitions, Violations =        5774
Routed  166/465 Partitions, Violations =        5755
Routed  168/465 Partitions, Violations =        5778
Routed  170/465 Partitions, Violations =        5794
Routed  172/465 Partitions, Violations =        5763
Routed  174/465 Partitions, Violations =        5776
Routed  176/465 Partitions, Violations =        5792
Routed  178/465 Partitions, Violations =        5757
Routed  180/465 Partitions, Violations =        5737
Routed  182/465 Partitions, Violations =        5718
Routed  184/465 Partitions, Violations =        5739
Routed  186/465 Partitions, Violations =        5748
Routed  188/465 Partitions, Violations =        5734
Routed  190/465 Partitions, Violations =        5730
Routed  192/465 Partitions, Violations =        5747
Routed  194/465 Partitions, Violations =        5757
Routed  196/465 Partitions, Violations =        5755
Routed  198/465 Partitions, Violations =        5774
Routed  200/465 Partitions, Violations =        5769
Routed  202/465 Partitions, Violations =        5720
Routed  204/465 Partitions, Violations =        5707
Routed  206/465 Partitions, Violations =        5720
Routed  208/465 Partitions, Violations =        5740
Routed  210/465 Partitions, Violations =        5760
Routed  212/465 Partitions, Violations =        5731
Routed  214/465 Partitions, Violations =        5747
Routed  216/465 Partitions, Violations =        5751
Routed  218/465 Partitions, Violations =        5783
Routed  220/465 Partitions, Violations =        5747
Routed  222/465 Partitions, Violations =        5746
Routed  224/465 Partitions, Violations =        5750
Routed  226/465 Partitions, Violations =        5750
Routed  228/465 Partitions, Violations =        5750
Routed  230/465 Partitions, Violations =        5755
Routed  232/465 Partitions, Violations =        5773
Routed  234/465 Partitions, Violations =        5792
Routed  236/465 Partitions, Violations =        5770
Routed  238/465 Partitions, Violations =        5767
Routed  240/465 Partitions, Violations =        5748
Routed  242/465 Partitions, Violations =        5763
Routed  244/465 Partitions, Violations =        5756
Routed  246/465 Partitions, Violations =        5736
Routed  248/465 Partitions, Violations =        5734
Routed  250/465 Partitions, Violations =        5736
Routed  252/465 Partitions, Violations =        5761
Routed  254/465 Partitions, Violations =        5765
Routed  256/465 Partitions, Violations =        5743
Routed  258/465 Partitions, Violations =        5734
Routed  260/465 Partitions, Violations =        5742
Routed  262/465 Partitions, Violations =        5756
Routed  264/465 Partitions, Violations =        5746
Routed  266/465 Partitions, Violations =        5754
Routed  268/465 Partitions, Violations =        5763
Routed  270/465 Partitions, Violations =        5751
Routed  272/465 Partitions, Violations =        5760
Routed  274/465 Partitions, Violations =        5770
Routed  276/465 Partitions, Violations =        5753
Routed  278/465 Partitions, Violations =        5743
Routed  280/465 Partitions, Violations =        5752
Routed  282/465 Partitions, Violations =        5750
Routed  284/465 Partitions, Violations =        5759
Routed  286/465 Partitions, Violations =        5742
Routed  288/465 Partitions, Violations =        5737
Routed  290/465 Partitions, Violations =        5762
Routed  292/465 Partitions, Violations =        5729
Routed  294/465 Partitions, Violations =        5723
Routed  296/465 Partitions, Violations =        5722
Routed  298/465 Partitions, Violations =        5773
Routed  300/465 Partitions, Violations =        5757
Routed  302/465 Partitions, Violations =        5739
Routed  304/465 Partitions, Violations =        5762
Routed  306/465 Partitions, Violations =        5781
Routed  308/465 Partitions, Violations =        5767
Routed  310/465 Partitions, Violations =        5785
Routed  312/465 Partitions, Violations =        5763
Routed  314/465 Partitions, Violations =        5774
Routed  316/465 Partitions, Violations =        5753
Routed  318/465 Partitions, Violations =        5775
Routed  320/465 Partitions, Violations =        5779
Routed  322/465 Partitions, Violations =        5775
Routed  324/465 Partitions, Violations =        5785
Routed  326/465 Partitions, Violations =        5768
Routed  328/465 Partitions, Violations =        5763
Routed  330/465 Partitions, Violations =        5785
Routed  332/465 Partitions, Violations =        5756
Routed  334/465 Partitions, Violations =        5764
Routed  336/465 Partitions, Violations =        5782
Routed  338/465 Partitions, Violations =        5775
Routed  340/465 Partitions, Violations =        5786
Routed  342/465 Partitions, Violations =        5795
Routed  344/465 Partitions, Violations =        5775
Routed  346/465 Partitions, Violations =        5744
Routed  348/465 Partitions, Violations =        5740
Routed  350/465 Partitions, Violations =        5751
Routed  352/465 Partitions, Violations =        5764
Routed  354/465 Partitions, Violations =        5782
Routed  356/465 Partitions, Violations =        5768
Routed  358/465 Partitions, Violations =        5757
Routed  360/465 Partitions, Violations =        5757
Routed  362/465 Partitions, Violations =        5773
Routed  364/465 Partitions, Violations =        5769
Routed  366/465 Partitions, Violations =        5762
Routed  368/465 Partitions, Violations =        5736
Routed  370/465 Partitions, Violations =        5765
Routed  372/465 Partitions, Violations =        5761
Routed  374/465 Partitions, Violations =        5748
Routed  376/465 Partitions, Violations =        5752
Routed  378/465 Partitions, Violations =        5729
Routed  380/465 Partitions, Violations =        5750
Routed  382/465 Partitions, Violations =        5755
Routed  384/465 Partitions, Violations =        5744
Routed  386/465 Partitions, Violations =        5745
Routed  388/465 Partitions, Violations =        5740
Routed  390/465 Partitions, Violations =        5750
Routed  392/465 Partitions, Violations =        5753
Routed  394/465 Partitions, Violations =        5756
Routed  396/465 Partitions, Violations =        5742
Routed  398/465 Partitions, Violations =        5747
Routed  400/465 Partitions, Violations =        5737
Routed  402/465 Partitions, Violations =        5740
Routed  404/465 Partitions, Violations =        5763
Routed  406/465 Partitions, Violations =        5767
Routed  408/465 Partitions, Violations =        5765
Routed  410/465 Partitions, Violations =        5761
Routed  412/465 Partitions, Violations =        5761
Routed  414/465 Partitions, Violations =        5770
Routed  416/465 Partitions, Violations =        5772
Routed  418/465 Partitions, Violations =        5766
Routed  420/465 Partitions, Violations =        5742
Routed  422/465 Partitions, Violations =        5764
Routed  424/465 Partitions, Violations =        5747
Routed  426/465 Partitions, Violations =        5769
Routed  428/465 Partitions, Violations =        5767
Routed  430/465 Partitions, Violations =        5770
Routed  432/465 Partitions, Violations =        5770
Routed  434/465 Partitions, Violations =        5770
Routed  436/465 Partitions, Violations =        5770
Routed  438/465 Partitions, Violations =        5772
Routed  440/465 Partitions, Violations =        5771
Routed  442/465 Partitions, Violations =        5782
Routed  444/465 Partitions, Violations =        5783
Routed  446/465 Partitions, Violations =        5786
Routed  448/465 Partitions, Violations =        5786
Routed  450/465 Partitions, Violations =        5776
Routed  452/465 Partitions, Violations =        5788
Routed  454/465 Partitions, Violations =        5789
Routed  456/465 Partitions, Violations =        5788
Routed  458/465 Partitions, Violations =        5786
Routed  460/465 Partitions, Violations =        5786
Routed  462/465 Partitions, Violations =        5782
Routed  464/465 Partitions, Violations =        5784

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      5785
        Diff net spacing : 1336
        Diff net via-cut spacing : 1
        Double pattern hard mask space : 1684
        Less than minimum area : 82
        Less than minimum width : 105
        Local double pattern cycle : 3
        Off-grid : 64
        Same net spacing : 3
        Same net via-cut spacing : 32
        Short : 2354
        Internal-only types : 121

[Iter 9] Elapsed real time: 0:06:17 
[Iter 9] Elapsed cpu  time: sys=0:00:05 usr=0:20:02 total=0:20:07
[Iter 9] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 9] Total (MB): Used  132  Alloctr  134  Proc 4043 

End DR iteration 9 with 465 parts

Start DR iteration 10: non-uniform partition
Routed  1/442 Partitions, Violations =  5669
Routed  2/442 Partitions, Violations =  5684
Routed  4/442 Partitions, Violations =  5673
Routed  6/442 Partitions, Violations =  5694
Routed  8/442 Partitions, Violations =  5637
Routed  10/442 Partitions, Violations = 5615
Routed  12/442 Partitions, Violations = 5603
Routed  14/442 Partitions, Violations = 5597
Routed  16/442 Partitions, Violations = 5641
Routed  18/442 Partitions, Violations = 5654
Routed  20/442 Partitions, Violations = 5611
Routed  22/442 Partitions, Violations = 5617
Routed  24/442 Partitions, Violations = 5607
Routed  26/442 Partitions, Violations = 5644
Routed  28/442 Partitions, Violations = 5649
Routed  30/442 Partitions, Violations = 5600
Routed  32/442 Partitions, Violations = 5609
Routed  34/442 Partitions, Violations = 5638
Routed  36/442 Partitions, Violations = 5640
Routed  38/442 Partitions, Violations = 5637
Routed  40/442 Partitions, Violations = 5629
Routed  42/442 Partitions, Violations = 5631
Routed  44/442 Partitions, Violations = 5616
Routed  46/442 Partitions, Violations = 5623
Routed  48/442 Partitions, Violations = 5628
Routed  50/442 Partitions, Violations = 5636
Routed  52/442 Partitions, Violations = 5651
Routed  54/442 Partitions, Violations = 5617
Routed  56/442 Partitions, Violations = 5595
Routed  58/442 Partitions, Violations = 5634
Routed  60/442 Partitions, Violations = 5628
Routed  62/442 Partitions, Violations = 5653
Routed  64/442 Partitions, Violations = 5652
Routed  66/442 Partitions, Violations = 5655
Routed  68/442 Partitions, Violations = 5656
Routed  70/442 Partitions, Violations = 5664
Routed  72/442 Partitions, Violations = 5661
Routed  74/442 Partitions, Violations = 5697
Routed  76/442 Partitions, Violations = 5661
Routed  78/442 Partitions, Violations = 5676
Routed  80/442 Partitions, Violations = 5662
Routed  82/442 Partitions, Violations = 5683
Routed  84/442 Partitions, Violations = 5699
Routed  86/442 Partitions, Violations = 5701
Routed  88/442 Partitions, Violations = 5715
Routed  90/442 Partitions, Violations = 5746
Routed  92/442 Partitions, Violations = 5699
Routed  94/442 Partitions, Violations = 5718
Routed  96/442 Partitions, Violations = 5729
Routed  98/442 Partitions, Violations = 5730
Routed  100/442 Partitions, Violations =        5744
Routed  102/442 Partitions, Violations =        5752
Routed  104/442 Partitions, Violations =        5764
Routed  106/442 Partitions, Violations =        5757
Routed  108/442 Partitions, Violations =        5769
Routed  110/442 Partitions, Violations =        5762
Routed  112/442 Partitions, Violations =        5758
Routed  114/442 Partitions, Violations =        5771
Routed  116/442 Partitions, Violations =        5760
Routed  118/442 Partitions, Violations =        5776
Routed  120/442 Partitions, Violations =        5761
Routed  122/442 Partitions, Violations =        5758
Routed  124/442 Partitions, Violations =        5759
Routed  126/442 Partitions, Violations =        5776
Routed  128/442 Partitions, Violations =        5769
Routed  130/442 Partitions, Violations =        5777
Routed  132/442 Partitions, Violations =        5776
Routed  134/442 Partitions, Violations =        5791
Routed  136/442 Partitions, Violations =        5764
Routed  138/442 Partitions, Violations =        5792
Routed  140/442 Partitions, Violations =        5806
Routed  142/442 Partitions, Violations =        5787
Routed  144/442 Partitions, Violations =        5789
Routed  146/442 Partitions, Violations =        5827
Routed  148/442 Partitions, Violations =        5772
Routed  150/442 Partitions, Violations =        5800
Routed  152/442 Partitions, Violations =        5845
Routed  154/442 Partitions, Violations =        5794
Routed  156/442 Partitions, Violations =        5799
Routed  158/442 Partitions, Violations =        5817
Routed  160/442 Partitions, Violations =        5827
Routed  162/442 Partitions, Violations =        5833
Routed  164/442 Partitions, Violations =        5845
Routed  166/442 Partitions, Violations =        5823
Routed  168/442 Partitions, Violations =        5831
Routed  170/442 Partitions, Violations =        5821
Routed  172/442 Partitions, Violations =        5833
Routed  174/442 Partitions, Violations =        5843
Routed  176/442 Partitions, Violations =        5865
Routed  178/442 Partitions, Violations =        5868
Routed  180/442 Partitions, Violations =        5878
Routed  182/442 Partitions, Violations =        5869
Routed  184/442 Partitions, Violations =        5893
Routed  186/442 Partitions, Violations =        5891
Routed  188/442 Partitions, Violations =        5891
Routed  190/442 Partitions, Violations =        5908
Routed  192/442 Partitions, Violations =        5877
Routed  194/442 Partitions, Violations =        5875
Routed  196/442 Partitions, Violations =        5885
Routed  198/442 Partitions, Violations =        5878
Routed  200/442 Partitions, Violations =        5883
Routed  202/442 Partitions, Violations =        5903
Routed  204/442 Partitions, Violations =        5882
Routed  206/442 Partitions, Violations =        5879
Routed  208/442 Partitions, Violations =        5890
Routed  210/442 Partitions, Violations =        5879
Routed  212/442 Partitions, Violations =        5877
Routed  214/442 Partitions, Violations =        5900
Routed  216/442 Partitions, Violations =        5870
Routed  218/442 Partitions, Violations =        5852
Routed  220/442 Partitions, Violations =        5864
Routed  222/442 Partitions, Violations =        5878
Routed  224/442 Partitions, Violations =        5885
Routed  226/442 Partitions, Violations =        5880
Routed  228/442 Partitions, Violations =        5892
Routed  230/442 Partitions, Violations =        5877
Routed  232/442 Partitions, Violations =        5874
Routed  234/442 Partitions, Violations =        5871
Routed  236/442 Partitions, Violations =        5867
Routed  238/442 Partitions, Violations =        5875
Routed  240/442 Partitions, Violations =        5906
Routed  242/442 Partitions, Violations =        5883
Routed  244/442 Partitions, Violations =        5888
Routed  246/442 Partitions, Violations =        5897
Routed  248/442 Partitions, Violations =        5920
Routed  250/442 Partitions, Violations =        5904
Routed  252/442 Partitions, Violations =        5897
Routed  254/442 Partitions, Violations =        5925
Routed  256/442 Partitions, Violations =        5928
Routed  258/442 Partitions, Violations =        5923
Routed  260/442 Partitions, Violations =        5950
Routed  262/442 Partitions, Violations =        5921
Routed  264/442 Partitions, Violations =        5931
Routed  266/442 Partitions, Violations =        5945
Routed  268/442 Partitions, Violations =        5906
Routed  270/442 Partitions, Violations =        5897
Routed  272/442 Partitions, Violations =        5923
Routed  274/442 Partitions, Violations =        5939
Routed  276/442 Partitions, Violations =        5897
Routed  278/442 Partitions, Violations =        5871
Routed  280/442 Partitions, Violations =        5896
Routed  282/442 Partitions, Violations =        5904
Routed  284/442 Partitions, Violations =        5914
Routed  286/442 Partitions, Violations =        5896
Routed  288/442 Partitions, Violations =        5918
Routed  290/442 Partitions, Violations =        5930
Routed  292/442 Partitions, Violations =        5932
Routed  294/442 Partitions, Violations =        5957
Routed  296/442 Partitions, Violations =        5956
Routed  298/442 Partitions, Violations =        5953
Routed  300/442 Partitions, Violations =        5960
Routed  302/442 Partitions, Violations =        5976
Routed  304/442 Partitions, Violations =        5948
Routed  306/442 Partitions, Violations =        5954
Routed  308/442 Partitions, Violations =        5966
Routed  310/442 Partitions, Violations =        5963
Routed  312/442 Partitions, Violations =        5959
Routed  314/442 Partitions, Violations =        5898
Routed  316/442 Partitions, Violations =        5921
Routed  318/442 Partitions, Violations =        5924
Routed  320/442 Partitions, Violations =        5940
Routed  322/442 Partitions, Violations =        5950
Routed  324/442 Partitions, Violations =        5979
Routed  326/442 Partitions, Violations =        5978
Routed  328/442 Partitions, Violations =        5968
Routed  330/442 Partitions, Violations =        5960
Routed  332/442 Partitions, Violations =        5971
Routed  334/442 Partitions, Violations =        5956
Routed  336/442 Partitions, Violations =        5986
Routed  338/442 Partitions, Violations =        5969
Routed  340/442 Partitions, Violations =        5972
Routed  342/442 Partitions, Violations =        5978
Routed  344/442 Partitions, Violations =        5989
Routed  346/442 Partitions, Violations =        5989
Routed  348/442 Partitions, Violations =        5989
Routed  350/442 Partitions, Violations =        5973
Routed  352/442 Partitions, Violations =        5984
Routed  354/442 Partitions, Violations =        5988
Routed  356/442 Partitions, Violations =        5992
Routed  358/442 Partitions, Violations =        5995
Routed  360/442 Partitions, Violations =        6001
Routed  362/442 Partitions, Violations =        6001
Routed  364/442 Partitions, Violations =        6008
Routed  366/442 Partitions, Violations =        6010
Routed  368/442 Partitions, Violations =        6023
Routed  370/442 Partitions, Violations =        6033
Routed  372/442 Partitions, Violations =        6032
Routed  374/442 Partitions, Violations =        6034
Routed  376/442 Partitions, Violations =        6042
Routed  378/442 Partitions, Violations =        6046
Routed  380/442 Partitions, Violations =        6050
Routed  382/442 Partitions, Violations =        6046
Routed  384/442 Partitions, Violations =        6034
Routed  386/442 Partitions, Violations =        6035
Routed  388/442 Partitions, Violations =        6043
Routed  390/442 Partitions, Violations =        6043
Routed  392/442 Partitions, Violations =        6045
Routed  394/442 Partitions, Violations =        6038
Routed  396/442 Partitions, Violations =        6032
Routed  398/442 Partitions, Violations =        6047
Routed  400/442 Partitions, Violations =        6031
Routed  402/442 Partitions, Violations =        6056
Routed  404/442 Partitions, Violations =        6075
Routed  406/442 Partitions, Violations =        6094
Routed  408/442 Partitions, Violations =        6094
Routed  410/442 Partitions, Violations =        6099
Routed  412/442 Partitions, Violations =        6092
Routed  414/442 Partitions, Violations =        6095
Routed  416/442 Partitions, Violations =        6095
Routed  418/442 Partitions, Violations =        6101
Routed  420/442 Partitions, Violations =        6075
Routed  422/442 Partitions, Violations =        6074
Routed  424/442 Partitions, Violations =        6099
Routed  426/442 Partitions, Violations =        6104
Routed  428/442 Partitions, Violations =        6108
Routed  430/442 Partitions, Violations =        6115
Routed  432/442 Partitions, Violations =        6115
Routed  434/442 Partitions, Violations =        6108
Routed  436/442 Partitions, Violations =        6106
Routed  438/442 Partitions, Violations =        6106
Routed  440/442 Partitions, Violations =        6106
Routed  442/442 Partitions, Violations =        6102

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      6102
        Diff net spacing : 1050
        Double pattern hard mask space : 1711
        End of line enclosure : 32
        Less than minimum area : 181
        Less than minimum width : 91
        Off-grid : 105
        Same net spacing : 1
        Same net via-cut spacing : 73
        Short : 2712
        Internal-only types : 146

[Iter 10] Elapsed real time: 0:07:47 
[Iter 10] Elapsed cpu  time: sys=0:00:05 usr=0:24:27 total=0:24:32
[Iter 10] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 10] Total (MB): Used  132  Alloctr  134  Proc 4043 

End DR iteration 10 with 442 parts

Start DR iteration 11: non-uniform partition
Routed  1/463 Partitions, Violations =  5949
Routed  2/463 Partitions, Violations =  5938
Routed  4/463 Partitions, Violations =  5915
Routed  6/463 Partitions, Violations =  5901
Routed  8/463 Partitions, Violations =  5894
Routed  10/463 Partitions, Violations = 5919
Routed  12/463 Partitions, Violations = 5870
Routed  14/463 Partitions, Violations = 5927
Routed  16/463 Partitions, Violations = 5950
Routed  18/463 Partitions, Violations = 5878
Routed  20/463 Partitions, Violations = 5930
Routed  22/463 Partitions, Violations = 5910
Routed  24/463 Partitions, Violations = 5897
Routed  26/463 Partitions, Violations = 5875
Routed  28/463 Partitions, Violations = 5886
Routed  30/463 Partitions, Violations = 5914
Routed  32/463 Partitions, Violations = 5880
Routed  34/463 Partitions, Violations = 5872
Routed  36/463 Partitions, Violations = 5856
Routed  38/463 Partitions, Violations = 5830
Routed  40/463 Partitions, Violations = 5812
Routed  42/463 Partitions, Violations = 5835
Routed  44/463 Partitions, Violations = 5835
Routed  46/463 Partitions, Violations = 5820
Routed  48/463 Partitions, Violations = 5807
Routed  50/463 Partitions, Violations = 5799
Routed  52/463 Partitions, Violations = 5819
Routed  54/463 Partitions, Violations = 5827
Routed  56/463 Partitions, Violations = 5805
Routed  58/463 Partitions, Violations = 5799
Routed  60/463 Partitions, Violations = 5753
Routed  62/463 Partitions, Violations = 5766
Routed  64/463 Partitions, Violations = 5769
Routed  66/463 Partitions, Violations = 5790
Routed  68/463 Partitions, Violations = 5747
Routed  70/463 Partitions, Violations = 5745
Routed  72/463 Partitions, Violations = 5746
Routed  74/463 Partitions, Violations = 5745
Routed  76/463 Partitions, Violations = 5716
Routed  78/463 Partitions, Violations = 5699
Routed  80/463 Partitions, Violations = 5699
Routed  82/463 Partitions, Violations = 5727
Routed  84/463 Partitions, Violations = 5757
Routed  86/463 Partitions, Violations = 5775
Routed  88/463 Partitions, Violations = 5737
Routed  90/463 Partitions, Violations = 5734
Routed  92/463 Partitions, Violations = 5718
Routed  94/463 Partitions, Violations = 5743
Routed  96/463 Partitions, Violations = 5728
Routed  98/463 Partitions, Violations = 5719
Routed  100/463 Partitions, Violations =        5723
Routed  102/463 Partitions, Violations =        5727
Routed  104/463 Partitions, Violations =        5717
Routed  106/463 Partitions, Violations =        5728
Routed  108/463 Partitions, Violations =        5735
Routed  110/463 Partitions, Violations =        5731
Routed  112/463 Partitions, Violations =        5723
Routed  114/463 Partitions, Violations =        5696
Routed  116/463 Partitions, Violations =        5735
Routed  118/463 Partitions, Violations =        5749
Routed  120/463 Partitions, Violations =        5713
Routed  122/463 Partitions, Violations =        5701
Routed  124/463 Partitions, Violations =        5701
Routed  126/463 Partitions, Violations =        5706
Routed  128/463 Partitions, Violations =        5704
Routed  130/463 Partitions, Violations =        5714
Routed  132/463 Partitions, Violations =        5734
Routed  134/463 Partitions, Violations =        5713
Routed  136/463 Partitions, Violations =        5702
Routed  138/463 Partitions, Violations =        5750
Routed  140/463 Partitions, Violations =        5734
Routed  142/463 Partitions, Violations =        5738
Routed  144/463 Partitions, Violations =        5725
Routed  146/463 Partitions, Violations =        5743
Routed  148/463 Partitions, Violations =        5693
Routed  150/463 Partitions, Violations =        5720
Routed  152/463 Partitions, Violations =        5693
Routed  154/463 Partitions, Violations =        5699
Routed  156/463 Partitions, Violations =        5690
Routed  158/463 Partitions, Violations =        5690
Routed  160/463 Partitions, Violations =        5697
Routed  162/463 Partitions, Violations =        5687
Routed  164/463 Partitions, Violations =        5701
Routed  166/463 Partitions, Violations =        5701
Routed  168/463 Partitions, Violations =        5703
Routed  170/463 Partitions, Violations =        5686
Routed  172/463 Partitions, Violations =        5687
Routed  174/463 Partitions, Violations =        5682
Routed  176/463 Partitions, Violations =        5694
Routed  178/463 Partitions, Violations =        5692
Routed  180/463 Partitions, Violations =        5711
Routed  182/463 Partitions, Violations =        5702
Routed  184/463 Partitions, Violations =        5717
Routed  186/463 Partitions, Violations =        5696
Routed  188/463 Partitions, Violations =        5744
Routed  190/463 Partitions, Violations =        5728
Routed  192/463 Partitions, Violations =        5715
Routed  194/463 Partitions, Violations =        5714
Routed  196/463 Partitions, Violations =        5731
Routed  198/463 Partitions, Violations =        5711
Routed  200/463 Partitions, Violations =        5742
Routed  202/463 Partitions, Violations =        5720
Routed  204/463 Partitions, Violations =        5714
Routed  206/463 Partitions, Violations =        5726
Routed  208/463 Partitions, Violations =        5736
Routed  210/463 Partitions, Violations =        5704
Routed  212/463 Partitions, Violations =        5739
Routed  214/463 Partitions, Violations =        5737
Routed  216/463 Partitions, Violations =        5702
Routed  218/463 Partitions, Violations =        5718
Routed  220/463 Partitions, Violations =        5721
Routed  222/463 Partitions, Violations =        5718
Routed  224/463 Partitions, Violations =        5721
Routed  226/463 Partitions, Violations =        5729
Routed  228/463 Partitions, Violations =        5750
Routed  230/463 Partitions, Violations =        5738
Routed  232/463 Partitions, Violations =        5727
Routed  234/463 Partitions, Violations =        5725
Routed  236/463 Partitions, Violations =        5741
Routed  238/463 Partitions, Violations =        5722
Routed  240/463 Partitions, Violations =        5699
Routed  242/463 Partitions, Violations =        5687
Routed  244/463 Partitions, Violations =        5705
Routed  246/463 Partitions, Violations =        5724
Routed  248/463 Partitions, Violations =        5707
Routed  250/463 Partitions, Violations =        5753
Routed  252/463 Partitions, Violations =        5711
Routed  254/463 Partitions, Violations =        5709
Routed  256/463 Partitions, Violations =        5733
Routed  258/463 Partitions, Violations =        5738
Routed  260/463 Partitions, Violations =        5738
Routed  262/463 Partitions, Violations =        5737
Routed  264/463 Partitions, Violations =        5737
Routed  266/463 Partitions, Violations =        5740
Routed  268/463 Partitions, Violations =        5679
Routed  270/463 Partitions, Violations =        5679
Routed  272/463 Partitions, Violations =        5697
Routed  274/463 Partitions, Violations =        5728
Routed  276/463 Partitions, Violations =        5738
Routed  278/463 Partitions, Violations =        5746
Routed  280/463 Partitions, Violations =        5750
Routed  282/463 Partitions, Violations =        5745
Routed  284/463 Partitions, Violations =        5755
Routed  286/463 Partitions, Violations =        5764
Routed  288/463 Partitions, Violations =        5744
Routed  290/463 Partitions, Violations =        5749
Routed  292/463 Partitions, Violations =        5739
Routed  294/463 Partitions, Violations =        5739
Routed  296/463 Partitions, Violations =        5747
Routed  298/463 Partitions, Violations =        5699
Routed  300/463 Partitions, Violations =        5694
Routed  302/463 Partitions, Violations =        5739
Routed  304/463 Partitions, Violations =        5741
Routed  306/463 Partitions, Violations =        5738
Routed  308/463 Partitions, Violations =        5739
Routed  310/463 Partitions, Violations =        5731
Routed  312/463 Partitions, Violations =        5744
Routed  314/463 Partitions, Violations =        5722
Routed  316/463 Partitions, Violations =        5729
Routed  318/463 Partitions, Violations =        5749
Routed  320/463 Partitions, Violations =        5719
Routed  322/463 Partitions, Violations =        5735
Routed  324/463 Partitions, Violations =        5727
Routed  326/463 Partitions, Violations =        5735
Routed  328/463 Partitions, Violations =        5735
Routed  330/463 Partitions, Violations =        5750
Routed  332/463 Partitions, Violations =        5720
Routed  334/463 Partitions, Violations =        5704
Routed  336/463 Partitions, Violations =        5719
Routed  338/463 Partitions, Violations =        5761
Routed  340/463 Partitions, Violations =        5719
Routed  342/463 Partitions, Violations =        5724
Routed  344/463 Partitions, Violations =        5737
Routed  346/463 Partitions, Violations =        5718
Routed  348/463 Partitions, Violations =        5729
Routed  350/463 Partitions, Violations =        5739
Routed  352/463 Partitions, Violations =        5741
Routed  354/463 Partitions, Violations =        5727
Routed  356/463 Partitions, Violations =        5711
Routed  358/463 Partitions, Violations =        5730
Routed  360/463 Partitions, Violations =        5720
Routed  362/463 Partitions, Violations =        5706
Routed  364/463 Partitions, Violations =        5706
Routed  366/463 Partitions, Violations =        5727
Routed  368/463 Partitions, Violations =        5703
Routed  370/463 Partitions, Violations =        5700
Routed  372/463 Partitions, Violations =        5711
Routed  374/463 Partitions, Violations =        5710
Routed  376/463 Partitions, Violations =        5694
Routed  378/463 Partitions, Violations =        5708
Routed  380/463 Partitions, Violations =        5712
Routed  382/463 Partitions, Violations =        5698
Routed  384/463 Partitions, Violations =        5726
Routed  386/463 Partitions, Violations =        5727
Routed  388/463 Partitions, Violations =        5704
Routed  390/463 Partitions, Violations =        5718
Routed  392/463 Partitions, Violations =        5719
Routed  394/463 Partitions, Violations =        5716
Routed  396/463 Partitions, Violations =        5729
Routed  398/463 Partitions, Violations =        5727
Routed  400/463 Partitions, Violations =        5727
Routed  402/463 Partitions, Violations =        5713
Routed  404/463 Partitions, Violations =        5714
Routed  406/463 Partitions, Violations =        5708
Routed  408/463 Partitions, Violations =        5698
Routed  410/463 Partitions, Violations =        5697
Routed  412/463 Partitions, Violations =        5687
Routed  414/463 Partitions, Violations =        5707
Routed  416/463 Partitions, Violations =        5719
Routed  418/463 Partitions, Violations =        5716
Routed  420/463 Partitions, Violations =        5714
Routed  422/463 Partitions, Violations =        5716
Routed  424/463 Partitions, Violations =        5703
Routed  426/463 Partitions, Violations =        5727
Routed  428/463 Partitions, Violations =        5741
Routed  430/463 Partitions, Violations =        5740
Routed  432/463 Partitions, Violations =        5740
Routed  434/463 Partitions, Violations =        5725
Routed  436/463 Partitions, Violations =        5734
Routed  438/463 Partitions, Violations =        5725
Routed  440/463 Partitions, Violations =        5736
Routed  442/463 Partitions, Violations =        5742
Routed  444/463 Partitions, Violations =        5742
Routed  446/463 Partitions, Violations =        5743
Routed  448/463 Partitions, Violations =        5710
Routed  450/463 Partitions, Violations =        5740
Routed  452/463 Partitions, Violations =        5743
Routed  454/463 Partitions, Violations =        5745
Routed  456/463 Partitions, Violations =        5745
Routed  458/463 Partitions, Violations =        5745
Routed  460/463 Partitions, Violations =        5745
Routed  462/463 Partitions, Violations =        5747

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      5750
        Diff net spacing : 1346
        Double pattern hard mask space : 1660
        Less than minimum area : 89
        Less than minimum width : 106
        Local double pattern cycle : 1
        Off-grid : 64
        Same net spacing : 1
        Same net via-cut spacing : 39
        Short : 2327
        Internal-only types : 117

[Iter 11] Elapsed real time: 0:08:46 
[Iter 11] Elapsed cpu  time: sys=0:00:06 usr=0:27:19 total=0:27:25
[Iter 11] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 11] Total (MB): Used  132  Alloctr  134  Proc 4043 

End DR iteration 11 with 463 parts

Start DR iteration 12: non-uniform partition
Routed  1/446 Partitions, Violations =  5653
Routed  2/446 Partitions, Violations =  5649
Routed  4/446 Partitions, Violations =  5647
Routed  6/446 Partitions, Violations =  5665
Routed  8/446 Partitions, Violations =  5650
Routed  10/446 Partitions, Violations = 5639
Routed  12/446 Partitions, Violations = 5650
Routed  14/446 Partitions, Violations = 5669
Routed  16/446 Partitions, Violations = 5665
Routed  18/446 Partitions, Violations = 5670
Routed  20/446 Partitions, Violations = 5651
Routed  22/446 Partitions, Violations = 5635
Routed  24/446 Partitions, Violations = 5665
Routed  26/446 Partitions, Violations = 5663
Routed  28/446 Partitions, Violations = 5661
Routed  30/446 Partitions, Violations = 5612
Routed  32/446 Partitions, Violations = 5598
Routed  34/446 Partitions, Violations = 5606
Routed  36/446 Partitions, Violations = 5613
Routed  38/446 Partitions, Violations = 5619
Routed  40/446 Partitions, Violations = 5637
Routed  42/446 Partitions, Violations = 5646
Routed  44/446 Partitions, Violations = 5638
Routed  46/446 Partitions, Violations = 5648
Routed  48/446 Partitions, Violations = 5643
Routed  50/446 Partitions, Violations = 5640
Routed  52/446 Partitions, Violations = 5652
Routed  54/446 Partitions, Violations = 5637
Routed  56/446 Partitions, Violations = 5699
Routed  58/446 Partitions, Violations = 5678
Routed  60/446 Partitions, Violations = 5664
Routed  62/446 Partitions, Violations = 5676
Routed  64/446 Partitions, Violations = 5696
Routed  66/446 Partitions, Violations = 5701
Routed  68/446 Partitions, Violations = 5705
Routed  70/446 Partitions, Violations = 5674
Routed  72/446 Partitions, Violations = 5680
Routed  74/446 Partitions, Violations = 5676
Routed  76/446 Partitions, Violations = 5735
Routed  78/446 Partitions, Violations = 5749
Routed  80/446 Partitions, Violations = 5761
Routed  82/446 Partitions, Violations = 5757
Routed  84/446 Partitions, Violations = 5748
Routed  86/446 Partitions, Violations = 5745
Routed  88/446 Partitions, Violations = 5749
Routed  90/446 Partitions, Violations = 5736
Routed  92/446 Partitions, Violations = 5760
Routed  94/446 Partitions, Violations = 5769
Routed  96/446 Partitions, Violations = 5791
Routed  98/446 Partitions, Violations = 5756
Routed  100/446 Partitions, Violations =        5780
Routed  102/446 Partitions, Violations =        5777
Routed  104/446 Partitions, Violations =        5759
Routed  106/446 Partitions, Violations =        5776
Routed  108/446 Partitions, Violations =        5792
Routed  110/446 Partitions, Violations =        5768
Routed  112/446 Partitions, Violations =        5774
Routed  114/446 Partitions, Violations =        5784
Routed  116/446 Partitions, Violations =        5792
Routed  118/446 Partitions, Violations =        5777
Routed  120/446 Partitions, Violations =        5788
Routed  122/446 Partitions, Violations =        5798
Routed  124/446 Partitions, Violations =        5814
Routed  126/446 Partitions, Violations =        5799
Routed  128/446 Partitions, Violations =        5805
Routed  130/446 Partitions, Violations =        5816
Routed  132/446 Partitions, Violations =        5825
Routed  134/446 Partitions, Violations =        5816
Routed  136/446 Partitions, Violations =        5809
Routed  138/446 Partitions, Violations =        5833
Routed  140/446 Partitions, Violations =        5841
Routed  142/446 Partitions, Violations =        5829
Routed  144/446 Partitions, Violations =        5852
Routed  146/446 Partitions, Violations =        5861
Routed  148/446 Partitions, Violations =        5861
Routed  150/446 Partitions, Violations =        5866
Routed  152/446 Partitions, Violations =        5856
Routed  154/446 Partitions, Violations =        5837
Routed  156/446 Partitions, Violations =        5853
Routed  158/446 Partitions, Violations =        5866
Routed  160/446 Partitions, Violations =        5842
Routed  162/446 Partitions, Violations =        5873
Routed  164/446 Partitions, Violations =        5862
Routed  166/446 Partitions, Violations =        5863
Routed  168/446 Partitions, Violations =        5859
Routed  170/446 Partitions, Violations =        5868
Routed  172/446 Partitions, Violations =        5882
Routed  174/446 Partitions, Violations =        5846
Routed  176/446 Partitions, Violations =        5845
Routed  178/446 Partitions, Violations =        5852
Routed  180/446 Partitions, Violations =        5880
Routed  182/446 Partitions, Violations =        5857
Routed  184/446 Partitions, Violations =        5846
Routed  186/446 Partitions, Violations =        5835
Routed  188/446 Partitions, Violations =        5810
Routed  190/446 Partitions, Violations =        5834
Routed  192/446 Partitions, Violations =        5813
Routed  194/446 Partitions, Violations =        5835
Routed  196/446 Partitions, Violations =        5843
Routed  198/446 Partitions, Violations =        5838
Routed  200/446 Partitions, Violations =        5874
Routed  202/446 Partitions, Violations =        5857
Routed  204/446 Partitions, Violations =        5846
Routed  206/446 Partitions, Violations =        5871
Routed  208/446 Partitions, Violations =        5872
Routed  210/446 Partitions, Violations =        5894
Routed  212/446 Partitions, Violations =        5897
Routed  214/446 Partitions, Violations =        5890
Routed  216/446 Partitions, Violations =        5868
Routed  218/446 Partitions, Violations =        5870
Routed  220/446 Partitions, Violations =        5912
Routed  222/446 Partitions, Violations =        5906
Routed  224/446 Partitions, Violations =        5895
Routed  226/446 Partitions, Violations =        5911
Routed  228/446 Partitions, Violations =        5909
Routed  230/446 Partitions, Violations =        5887
Routed  232/446 Partitions, Violations =        5883
Routed  234/446 Partitions, Violations =        5876
Routed  236/446 Partitions, Violations =        5889
Routed  238/446 Partitions, Violations =        5899
Routed  240/446 Partitions, Violations =        5918
Routed  242/446 Partitions, Violations =        5883
Routed  244/446 Partitions, Violations =        5904
Routed  246/446 Partitions, Violations =        5909
Routed  248/446 Partitions, Violations =        5914
Routed  250/446 Partitions, Violations =        5922
Routed  252/446 Partitions, Violations =        5919
Routed  254/446 Partitions, Violations =        5901
Routed  256/446 Partitions, Violations =        5904
Routed  258/446 Partitions, Violations =        5907
Routed  260/446 Partitions, Violations =        5900
Routed  262/446 Partitions, Violations =        5896
Routed  264/446 Partitions, Violations =        5929
Routed  266/446 Partitions, Violations =        5950
Routed  268/446 Partitions, Violations =        5942
Routed  270/446 Partitions, Violations =        5936
Routed  272/446 Partitions, Violations =        5955
Routed  274/446 Partitions, Violations =        5953
Routed  276/446 Partitions, Violations =        5930
Routed  278/446 Partitions, Violations =        5947
Routed  280/446 Partitions, Violations =        5935
Routed  282/446 Partitions, Violations =        5924
Routed  284/446 Partitions, Violations =        5935
Routed  286/446 Partitions, Violations =        5907
Routed  288/446 Partitions, Violations =        5901
Routed  290/446 Partitions, Violations =        5905
Routed  292/446 Partitions, Violations =        5910
Routed  294/446 Partitions, Violations =        5950
Routed  296/446 Partitions, Violations =        5947
Routed  298/446 Partitions, Violations =        5934
Routed  300/446 Partitions, Violations =        5945
Routed  302/446 Partitions, Violations =        5931
Routed  304/446 Partitions, Violations =        5925
Routed  306/446 Partitions, Violations =        5926
Routed  308/446 Partitions, Violations =        5934
Routed  310/446 Partitions, Violations =        5930
Routed  312/446 Partitions, Violations =        5923
Routed  314/446 Partitions, Violations =        5953
Routed  316/446 Partitions, Violations =        5932
Routed  318/446 Partitions, Violations =        5962
Routed  320/446 Partitions, Violations =        5964
Routed  322/446 Partitions, Violations =        5962
Routed  324/446 Partitions, Violations =        5961
Routed  326/446 Partitions, Violations =        5967
Routed  328/446 Partitions, Violations =        5984
Routed  330/446 Partitions, Violations =        5991
Routed  332/446 Partitions, Violations =        5976
Routed  334/446 Partitions, Violations =        5968
Routed  336/446 Partitions, Violations =        6002
Routed  338/446 Partitions, Violations =        6002
Routed  340/446 Partitions, Violations =        5974
Routed  342/446 Partitions, Violations =        5987
Routed  344/446 Partitions, Violations =        6007
Routed  346/446 Partitions, Violations =        6008
Routed  348/446 Partitions, Violations =        6013
Routed  350/446 Partitions, Violations =        6024
Routed  352/446 Partitions, Violations =        6007
Routed  354/446 Partitions, Violations =        6012
Routed  356/446 Partitions, Violations =        6018
Routed  358/446 Partitions, Violations =        6020
Routed  360/446 Partitions, Violations =        6024
Routed  362/446 Partitions, Violations =        6007
Routed  364/446 Partitions, Violations =        6032
Routed  366/446 Partitions, Violations =        6037
Routed  368/446 Partitions, Violations =        6021
Routed  370/446 Partitions, Violations =        6010
Routed  372/446 Partitions, Violations =        6026
Routed  374/446 Partitions, Violations =        6040
Routed  376/446 Partitions, Violations =        6044
Routed  378/446 Partitions, Violations =        6067
Routed  380/446 Partitions, Violations =        6087
Routed  382/446 Partitions, Violations =        6092
Routed  384/446 Partitions, Violations =        6091
Routed  386/446 Partitions, Violations =        6091
Routed  388/446 Partitions, Violations =        6092
Routed  390/446 Partitions, Violations =        6097
Routed  392/446 Partitions, Violations =        6086
Routed  394/446 Partitions, Violations =        6102
Routed  396/446 Partitions, Violations =        6100
Routed  398/446 Partitions, Violations =        6109
Routed  400/446 Partitions, Violations =        6123
Routed  402/446 Partitions, Violations =        6119
Routed  404/446 Partitions, Violations =        6119
Routed  406/446 Partitions, Violations =        6129
Routed  408/446 Partitions, Violations =        6136
Routed  410/446 Partitions, Violations =        6137
Routed  412/446 Partitions, Violations =        6139
Routed  414/446 Partitions, Violations =        6123
Routed  416/446 Partitions, Violations =        6144
Routed  418/446 Partitions, Violations =        6142
Routed  420/446 Partitions, Violations =        6142
Routed  422/446 Partitions, Violations =        6146
Routed  424/446 Partitions, Violations =        6120
Routed  426/446 Partitions, Violations =        6146
Routed  428/446 Partitions, Violations =        6148
Routed  430/446 Partitions, Violations =        6148
Routed  432/446 Partitions, Violations =        6151
Routed  434/446 Partitions, Violations =        6143
Routed  436/446 Partitions, Violations =        6151
Routed  438/446 Partitions, Violations =        6157
Routed  440/446 Partitions, Violations =        6159
Routed  442/446 Partitions, Violations =        6162
Routed  444/446 Partitions, Violations =        6162
Routed  446/446 Partitions, Violations =        6162

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      6162
        Diff net spacing : 1070
        Diff net via-cut spacing : 2
        Double pattern hard mask space : 1727
        End of line enclosure : 26
        Less than minimum area : 175
        Less than minimum width : 91
        Off-grid : 104
        Same net via-cut spacing : 81
        Short : 2720
        Internal-only types : 166

[Iter 12] Elapsed real time: 0:10:24 
[Iter 12] Elapsed cpu  time: sys=0:00:06 usr=0:32:11 total=0:32:17
[Iter 12] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 12] Total (MB): Used  132  Alloctr  134  Proc 4043 

End DR iteration 12 with 446 parts

Stop DR since not converging

Information: Detail Routing terminated early because DRCs were not converging: true (ZRT-312)
Information: Filtered 134 drcs of internal-only type. (ZRT-323)
Information: Discarded 32 drcs of internal-only type. (ZRT-306)
[DR] Elapsed real time: 0:10:24 
[DR] Elapsed cpu  time: sys=0:00:06 usr=0:32:11 total=0:32:17
[DR] Stage (MB): Used    1  Alloctr    1  Proc    0 
[DR] Total (MB): Used  115  Alloctr  118  Proc 4043 
[DR: Done] Elapsed real time: 0:10:24 
[DR: Done] Elapsed cpu  time: sys=0:00:06 usr=0:32:11 total=0:32:17
[DR: Done] Stage (MB): Used    1  Alloctr    1  Proc    0 
[DR: Done] Total (MB): Used  115  Alloctr  118  Proc 4043 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 785 aligned/redundant DRCs. (ZRT-305)

DR finished with 5211 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      5211
        Diff net spacing : 528
        Diff net via-cut spacing : 2
        Double pattern hard mask space : 1696
        End of line enclosure : 26
        Less than minimum area : 175
        Less than minimum width : 91
        Off-grid : 104
        Same net via-cut spacing : 81
        Short : 2508



Total Wire Length =                    6876 micron
Total Number of Contacts =             4796
Total Number of Wires =                7404
Total Number of PtConns =              547
Total Number of Routed Wires =       7404
Total Routed Wire Length =           6741 micron
Total Number of Routed Contacts =       4796
        Layer                   M1 :        120 micron
        Layer                   M2 :        899 micron
        Layer                   M3 :       3011 micron
        Layer                   M4 :       2763 micron
        Layer                   M5 :         84 micron
        Layer                   M6 :          0 micron
        Layer                   M7 :          0 micron
        Layer                   M8 :          0 micron
        Layer                   M9 :          0 micron
        Layer                 MRDL :          0 micron
        Via                VIA56SQ :          1
        Via           VIA45SQ(rot) :         39
        Via              VIA34SQ_C :        656
        Via         VIA34SQ_C(rot) :         36
        Via            VIA34BAR1_C :         13
        Via            VIA34BAR2_C :         24
        Via              VIA34LG_C :         15
        Via                VIA34SQ :         46
        Via           VIA34SQ(rot) :          1
        Via            VIA3_34SQ_C :         46
        Via              VIA3_34SQ :       1221
        Via         VIA3_34SQ(rot) :         40
        Via              VIA23SQ_C :        141
        Via         VIA23SQ_C(rot) :        190
        Via       VIA23BAR1_C(rot) :         37
        Via            VIA23BAR2_C :          7
        Via       VIA23BAR2_C(rot) :         37
        Via              VIA23LG_C :          2
        Via                VIA23SQ :        946
        Via           VIA23SQ(rot) :          4
        Via              VIA23BAR1 :          8
        Via     VIA2_33BAR1_C(rot) :          8
        Via     VIA2_33BAR2_C(rot) :         21
        Via     VIA23_3BAR2_C(rot) :         10
        Via     VIA2_33_3SQ_C(rot) :        882
        Via   VIA2_33_3BAR1_C(rot) :          1
        Via   VIA2_33_3BAR2_C(rot) :         30
        Via              VIA12SQ_C :        318
        Via            VIA12BAR1_C :          7
        Via            VIA1_32SQ_C :          5
        Via            VIA12_3SQ_C :          2
        Via          VIA1_32_3SQ_C :          2

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 4796 vias)
 
    Layer VIA1       =  0.00% (0      / 334     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (334     vias)
    Layer VIA2       =  0.00% (0      / 2324    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2324    vias)
    Layer VIA3       =  0.00% (0      / 2098    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2098    vias)
    Layer VIA4       =  0.00% (0      / 39      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (39      vias)
    Layer VIA5       =  0.00% (0      / 1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1       vias)
 
  Total double via conversion rate    =  0.00% (0 / 4796 vias)
 
    Layer VIA1       =  0.00% (0      / 334     vias)
    Layer VIA2       =  0.00% (0      / 2324    vias)
    Layer VIA3       =  0.00% (0      / 2098    vias)
    Layer VIA4       =  0.00% (0      / 39      vias)
    Layer VIA5       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 4796 vias)
 
    Layer VIA1       =  0.00% (0      / 334     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (334     vias)
    Layer VIA2       =  0.00% (0      / 2324    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2324    vias)
    Layer VIA3       =  0.00% (0      / 2098    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2098    vias)
    Layer VIA4       =  0.00% (0      / 39      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (39      vias)
    Layer VIA5       =  0.00% (0      / 1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1       vias)
 

Total number of nets = 28099
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 5211
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: The net parasitics of block riscv_core are cleared. (TIM-123)
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
route.global.global_route_topology_style 0
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core_4_placed.design'. (TIM-125)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Information: Design riscv_core_4_placed has 28046 nets, 0 global routed, 25 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core_4_placed.design'. (TIM-125)
Information: The RC mode used is CTO for design 'riscv_core'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 28044, routed nets = 25, across physical hierarchy nets = 0, parasitics cached nets = 25, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:func             Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
CLK_I        Yes     0.0563  0.0563  0.0563  0.0563   fast
CLK_I        Yes     0.1323  0.1323  0.1323  0.1323   slow


Information: The net parasitics of block riscv_core are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core_4_placed.design'. (TIM-125)
Information: Design riscv_core_4_placed has 28046 nets, 0 global routed, 25 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: The RC mode used is CTO for design 'riscv_core'. (NEX-022)
Information: Design Average RC for design riscv_core_4_placed  (NEX-011)
Information: r = 2.489934 ohm/um, via_r = 0.489199 ohm/cut, c = 0.142559 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.777025 ohm/um, via_r = 0.580198 ohm/cut, c = 0.127647 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 28044, routed nets = 25, across physical hierarchy nets = 0, parasitics cached nets = 28044, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
npo-clock-opt command begin                   CPU:  7553 s (  2.10 hr )  ELAPSE:  4982 s (  1.38 hr )  MEM-PEAK:  1405 MB
Information: Removed 0 routing shapes from 37366 signal nets

npo-clock-opt timing update complete          CPU:  7553 s (  2.10 hr )  ELAPSE:  4982 s (  1.38 hr )  MEM-PEAK:  1405 MB
INFO: Propagating Switching Activities
Information: Doing activity propagation for mode 'func' and corner 'fast' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_fast (POW-052)
Scenario func_fast, iteration 1: expecting at least 5
Scenario func_fast, iteration 2: expecting at least 6
Scenario func_fast, iteration 3: expecting at least 6
Scenario func_fast, iteration 4: expecting at least 6
Scenario func_fast, iteration 5: expecting at least 6
Scenario func_fast, iteration 6: expecting at least 6
Information: Propagated activity on scenario func_slow identical to that on func_fast (POW-006)
INFO: Switching Activity propagation took     0.00092 sec

npo-clock-opt initial QoR
_________________________
Scenario Mapping Table
1: func_fast
2: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: CLK_I

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.0000     0.0000      0   0.0000     0.0000      0
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000      0   0.0000     0.0000      0        0     0.0000        0 56421292.0
    2   *   0.0000     0.0000      0   0.0000     0.0000      0        0     0.0000        0 151884.000
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000      0   0.0000     0.0000      0        0     0.0000        0 56421292.0     18274.20      27838        182       5344
--------------------------------------------------------------------------------------------------------------------

npo-clock-opt initial QoR Summary       WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
npo-clock-opt initial QoR Summary    0.0000     0.0000      0   0.0000     0.0000      0        0        0 56421292.0     18274.20      27838
Information: The netlist and extraction change observers are disabled for further incremental timing updates during on-route optimization. (TIM-119)
INFO: using 8 threads
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
npo-clock-opt initialization complete         CPU:  7572 s (  2.10 hr )  ELAPSE:  4994 s (  1.39 hr )  MEM-PEAK:  1405 MB
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
npo-clock-opt optimization summary            SETUP-COST HOLD-COST LDRC-COST        AREA       POWER     ELAPSE (hr)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (112500 112500) (2270340 2266500)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2
Information: The netlist and extraction change observers are enabled for further incremental timing updates. (TIM-120)
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)

Running post-clock optimization step.
Turning on CRPR.

Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
npo-clock-opt optimization Phase 6 Iter  1          0.00      0.00         0       0.018  56421292.00           1.389
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
npo-clock-opt optimization Phase 6 Iter  2          0.00      0.00         0       0.018  56421292.00           1.389
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
npo-clock-opt optimization Phase 6 Iter  3          0.00      0.00         0       0.018  56421292.00           1.390

npo-clock-opt optimization Phase 7 Iter  1          0.00      0.00         0       0.018  56421292.00           1.390
Running post-clock timing-driven placement.
Information: Current block utilization is '0.39300', effective utilization is '0.42419'. (OPT-055)
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Current block utilization is '0.39300', effective utilization is '0.42419'. (OPT-055)
chip utilization before DTDP: 0.42
Start Timing-driven placement

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                

Start transferring placement data.
Completed transferring placement data.
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    6  Proc 4075 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.deterministic                                    :        off                 
global.global_route_topology_style                      :        0                   
global.placement_timing_driven_mode                     :        false               
global.timing_driven                                    :        false               

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 9 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_MM_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_6/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OR3_4/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_4/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUX2_4/D0 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_CKGTPLT_V5_3/SE has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO2BB2_V1_4/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/C1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO32_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_MM_3/A1 has no valid via regions. (ZRT-044)
Warning: Via regions for port SAEDRVT14_OA33_4/B3 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_4/B2 may block other ports completely. (ZRT-045)
Warning: Standard cell pin SAEDRVT14_OA33_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B2 has no valid via regions. (ZRT-044)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:01 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Read DB] Stage (MB): Used  111  Alloctr  113  Proc   32 
[End of Read DB] Total (MB): Used  116  Alloctr  119  Proc 4107 
Loading parastics information to the router ...
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
parastics information loaded to the router.
Constructing data structure ...
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Global cell size is adjusted to 2.5 times of standard cell row height.
Design statistics:
Design Bounding Box (0.00,0.00,238.28,237.90)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.03, min space = 0.04 pitch = 0.15
layer M2, dir Ver, min width = 0.03, min space = 0.04 pitch = 0.30
layer M3, dir Hor, min width = 0.03, min space = 0.04 pitch = 0.30
layer M4, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M5, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M6, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M7, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M8, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M9, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer MRDL, dir Ver, min width = 2.00, min space = 2.00 pitch = 0.60
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  117  Alloctr  119  Proc 4107 
Net statistics:
Total number of nets     = 28099
Number of nets to route  = 28020
Number of single or zero port nets = 53
26 nets are fully connected,
 of which 26 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build All Nets] Stage (MB): Used   10  Alloctr   10  Proc    0 
[End of Build All Nets] Total (MB): Used  128  Alloctr  130  Proc 4107 
Average gCell capacity  3.57     on layer (1)    M1
Average gCell capacity  3.28     on layer (2)    M2
Average gCell capacity  4.98     on layer (3)    M3
Average gCell capacity  12.48    on layer (4)    M4
Average gCell capacity  8.06     on layer (5)    M5
Average gCell capacity  6.61     on layer (6)    M6
Average gCell capacity  6.08     on layer (7)    M7
Average gCell capacity  6.62     on layer (8)    M8
Average gCell capacity  6.60     on layer (9)    M9
Average gCell capacity  2.48     on layer (10)   MRDL
Average number of tracks per gCell 9.98  on layer (1)    M1
Average number of tracks per gCell 5.01  on layer (2)    M2
Average number of tracks per gCell 5.00  on layer (3)    M3
Average number of tracks per gCell 12.49         on layer (4)    M4
Average number of tracks per gCell 12.47         on layer (5)    M5
Average number of tracks per gCell 12.49         on layer (6)    M6
Average number of tracks per gCell 12.47         on layer (7)    M7
Average number of tracks per gCell 12.49         on layer (8)    M8
Average number of tracks per gCell 12.47         on layer (9)    M9
Average number of tracks per gCell 2.50  on layer (10)   MRDL
Number of gCells = 252810
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Congestion map] Total (MB): Used  132  Alloctr  134  Proc 4107 
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Data] Stage (MB): Used   15  Alloctr   16  Proc    0 
[End of Build Data] Total (MB): Used  132  Alloctr  135  Proc 4107 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:01 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  132  Alloctr  135  Proc 4107 
Information: Using 8 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
60% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
70% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
80% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
90% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:08 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[End of Initial Routing] Stage (MB): Used   17  Alloctr   17  Proc    0 
[End of Initial Routing] Total (MB): Used  149  Alloctr  152  Proc 4107 
Initial. Routing result:
Initial. Both Dirs: Overflow = 26838 Max = 11 GRCs = 20523 (40.59%)
Initial. H routing: Overflow = 15402 Max = 11 (GRCs =  1) GRCs = 11949 (47.26%)
Initial. V routing: Overflow = 11436 Max = 10 (GRCs =  1) GRCs =  8574 (33.91%)
Initial. M1         Overflow =   891 Max =  4 (GRCs =  2) GRCs =   819 (3.24%)
Initial. M2         Overflow = 10965 Max = 10 (GRCs =  1) GRCs =  7976 (31.55%)
Initial. M3         Overflow = 14261 Max = 11 (GRCs =  1) GRCs = 10832 (42.85%)
Initial. M4         Overflow =   431 Max =  4 (GRCs =  7) GRCs =   561 (2.22%)
Initial. M5         Overflow =   217 Max =  4 (GRCs =  1) GRCs =   269 (1.06%)
Initial. M6         Overflow =    33 Max =  2 (GRCs =  1) GRCs =    32 (0.13%)
Initial. M7         Overflow =    29 Max =  2 (GRCs =  4) GRCs =    25 (0.10%)
Initial. M8         Overflow =     6 Max =  2 (GRCs =  1) GRCs =     5 (0.02%)
Initial. M9         Overflow =     4 Max =  1 (GRCs =  4) GRCs =     4 (0.02%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 422271.95
Initial. Layer M1 wire length = 21945.06
Initial. Layer M2 wire length = 26985.90
Initial. Layer M3 wire length = 32646.66
Initial. Layer M4 wire length = 145348.64
Initial. Layer M5 wire length = 96928.03
Initial. Layer M6 wire length = 49652.65
Initial. Layer M7 wire length = 39754.00
Initial. Layer M8 wire length = 6232.14
Initial. Layer M9 wire length = 2778.87
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 266634
Initial. Via VIA12SQ_C count = 80169
Initial. Via VIA23SQ_C count = 82372
Initial. Via VIA34SQ_C count = 62014
Initial. Via VIA45SQ count = 32929
Initial. Via VIA56SQ count = 5245
Initial. Via VIA67SQ_C count = 3321
Initial. Via VIA78SQ_C count = 431
Initial. Via VIA89_C count = 153
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
20% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:07
30% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:09
40% of nets complete Elapsed cpu time: 0:00:11 Elapsed real time: 0:00:11
50% of nets complete Elapsed cpu time: 0:00:11 Elapsed real time: 0:00:11
60% of nets complete Elapsed cpu time: 0:00:12 Elapsed real time: 0:00:12
70% of nets complete Elapsed cpu time: 0:00:12 Elapsed real time: 0:00:12
80% of nets complete Elapsed cpu time: 0:00:12 Elapsed real time: 0:00:12
90% of nets complete Elapsed cpu time: 0:00:12 Elapsed real time: 0:00:12
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:12 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[End of Phase1 Routing] Stage (MB): Used    2  Alloctr    3  Proc    0 
[End of Phase1 Routing] Total (MB): Used  152  Alloctr  155  Proc 4107 
phase1. Routing result:
phase1. Both Dirs: Overflow = 21525 Max = 11 GRCs = 16784 (33.19%)
phase1. H routing: Overflow =  9787 Max = 11 (GRCs =  1) GRCs =  8245 (32.61%)
phase1. V routing: Overflow = 11737 Max = 10 (GRCs =  2) GRCs =  8539 (33.78%)
phase1. M1         Overflow =   577 Max =  4 (GRCs =  1) GRCs =   574 (2.27%)
phase1. M2         Overflow = 11717 Max = 10 (GRCs =  2) GRCs =  8498 (33.61%)
phase1. M3         Overflow =  9208 Max = 11 (GRCs =  1) GRCs =  7666 (30.32%)
phase1. M4         Overflow =    12 Max =  2 (GRCs =  4) GRCs =    34 (0.13%)
phase1. M5         Overflow =     1 Max =  1 (GRCs =  5) GRCs =     5 (0.02%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     7 Max =  1 (GRCs =  7) GRCs =     7 (0.03%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 435575.36
phase1. Layer M1 wire length = 24143.51
phase1. Layer M2 wire length = 32854.46
phase1. Layer M3 wire length = 27743.87
phase1. Layer M4 wire length = 138326.10
phase1. Layer M5 wire length = 94112.66
phase1. Layer M6 wire length = 52384.96
phase1. Layer M7 wire length = 44863.83
phase1. Layer M8 wire length = 12873.91
phase1. Layer M9 wire length = 8272.05
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 264211
phase1. Via VIA12SQ_C count = 79722
phase1. Via VIA23SQ_C count = 76945
phase1. Via VIA34SQ_C count = 56398
phase1. Via VIA45SQ count = 36981
phase1. Via VIA56SQ count = 7440
phase1. Via VIA67SQ_C count = 4968
phase1. Via VIA78SQ_C count = 1242
phase1. Via VIA89_C count = 515
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
10% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
20% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:06
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:09 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  152  Alloctr  156  Proc 4107 
phase2. Routing result:
phase2. Both Dirs: Overflow = 16576 Max = 10 GRCs = 15042 (29.75%)
phase2. H routing: Overflow =  6746 Max = 10 (GRCs =  1) GRCs =  6742 (26.67%)
phase2. V routing: Overflow =  9829 Max =  9 (GRCs =  1) GRCs =  8300 (32.83%)
phase2. M1         Overflow =   311 Max =  3 (GRCs =  2) GRCs =   327 (1.29%)
phase2. M2         Overflow =  9817 Max =  9 (GRCs =  1) GRCs =  8275 (32.73%)
phase2. M3         Overflow =  6434 Max = 10 (GRCs =  1) GRCs =  6407 (25.34%)
phase2. M4         Overflow =     8 Max =  3 (GRCs =  1) GRCs =    22 (0.09%)
phase2. M5         Overflow =     0 Max =  1 (GRCs =  8) GRCs =     8 (0.03%)
phase2. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     3 Max =  1 (GRCs =  3) GRCs =     3 (0.01%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 438108.30
phase2. Layer M1 wire length = 24275.68
phase2. Layer M2 wire length = 33133.13
phase2. Layer M3 wire length = 27629.11
phase2. Layer M4 wire length = 138653.27
phase2. Layer M5 wire length = 94430.75
phase2. Layer M6 wire length = 52390.91
phase2. Layer M7 wire length = 45543.68
phase2. Layer M8 wire length = 13572.15
phase2. Layer M9 wire length = 8479.63
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 265419
phase2. Via VIA12SQ_C count = 79426
phase2. Via VIA23SQ_C count = 77008
phase2. Via VIA34SQ_C count = 56575
phase2. Via VIA45SQ count = 37746
phase2. Via VIA56SQ count = 7660
phase2. Via VIA67SQ_C count = 5153
phase2. Via VIA78SQ_C count = 1325
phase2. Via VIA89_C count = 526
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:33 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:35 total=0:00:35
[End of Whole Chip Routing] Stage (MB): Used   36  Alloctr   36  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  152  Alloctr  156  Proc 4107 

Information: Global Routing terminated early: false (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   = 35.78 %
Peak    vertical track utilization   = 117.65 %
Average horizontal track utilization = 35.65 %
Peak    horizontal track utilization = 240.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -3  Alloctr   -3  Proc    0 
[GR: Done] Total (MB): Used  150  Alloctr  153  Proc 4107 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:34 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:39 total=0:00:39
[GR: Done] Stage (MB): Used  145  Alloctr  147  Proc   32 
[GR: Done] Total (MB): Used  150  Alloctr  153  Proc 4107 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[DBOUT] Elapsed real time: 0:00:00 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBOUT] Stage (MB): Used -134  Alloctr -136  Proc    0 
[DBOUT] Total (MB): Used    4  Alloctr    5  Proc 4107 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:34 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:39 total=0:00:39
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc   32 
[End of Global Routing] Total (MB): Used    4  Alloctr    5  Proc 4107 
Information: 33.07% of design has horizontal routing density above target_routing_density of 0.80.
Information: 20.39% of design has vertical routing density above target_routing_density of 0.80.
Running placement using 8 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.80, congestion_driven_max_util 0.93. (PLACE-027)
coarse place 100% done.
Information: Reducing cell density for 98.0% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.43 to 0.83. (PLACE-030)
Information: Coarse placer weighted wire length estimate = 4.25686e+09
eLpp: using low effort
eLpp: will optimize for scenario func_fast
eLpp: will optimize for scenario func_slow
Information: Activity for scenario func_fast was cached, no propagation required. (POW-005)
Information: Activity for scenario func_slow was cached, no propagation required. (POW-005)
eLpp: of 28044 nets, 7358 have non-zero toggle rates, with a max toggle rate of 0.400
eLpp: created weights for 28044 nets with range (0.9000 - 6.7171)
Start transferring placement data.
Information: using 28044 net weights with range (0.9 - 6.71713)
Information: Automatic timing control is enabled.
DTDP placement: scenario=func_slow
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.80, congestion_driven_max_util 0.93. (PLACE-027)
coarse place 50% done.
coarse place 60% done.
coarse place 70% done.
coarse place 80% done.
coarse place 90% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 4.57193e+09
Completed Timing-driven placement, Elapsed time =   0: 0:49 
Moved 25597 out of 30530 cells, ratio = 0.838421
Total displacement = 49819.781250(um)
Max displacement = 33.750702(um), id_stage_i/int_controller_i/U8 (182.190002, 182.250000, 6) => (183.236206, 149.545502, 6)
Displacement histogram:
----------------------------------------------------------------
Fixing logic constant
Fixing logic constant
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core_4_placed.design'. (TIM-125)
Information: Design riscv_core_4_placed has 28046 nets, 0 global routed, 25 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: The RC mode used is CTO for design 'riscv_core'. (NEX-022)
Information: Design Average RC for design riscv_core_4_placed  (NEX-011)
Information: r = 2.489934 ohm/um, via_r = 0.489199 ohm/cut, c = 0.142559 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.777025 ohm/um, via_r = 0.580198 ohm/cut, c = 0.127647 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 28044, routed nets = 25, across physical hierarchy nets = 0, parasitics cached nets = 28044, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
----------------------------------------------------------------
Running legalize_placement
Start Legalization
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 530 total shapes.
Layer M2: cached 0 shapes out of 2876 total shapes.
Cached 0 vias out of 10959 total vias.

Legalizing Top Level Design riscv_core ... 
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     46479.9        30547        Yes DEFAULT_VA

Optimizing attract points
    Done attract points (1 sec)
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (2 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  30547
number of references:               100
number of site rows:                359
number of locations attempted:   313607
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       27816 (411288 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.189 um ( 0.32 row height)
rms weighted cell displacement:   0.189 um ( 0.32 row height)
max cell displacement:            1.628 um ( 2.71 row height)
avg cell displacement:            0.144 um ( 0.24 row height)
avg weighted cell displacement:   0.144 um ( 0.24 row height)
number of cells moved:            25556
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: placeoptlc_8060 (SAEDRVT14_TIE0_4)
  Input location: (11.25,226.05)
  Legal location: (12.878,226.05)
  Displacement:   1.628 um ( 2.71 row height)
Cell: placeoptlc_8062 (SAEDRVT14_TIE0_4)
  Input location: (11.25,226.05)
  Legal location: (12.064,224.85)
  Displacement:   1.450 um ( 2.42 row height)
Cell: placeoptlc_8066 (SAEDRVT14_TIE1_4)
  Input location: (11.25,11.25)
  Legal location: (11.916,12.45)
  Displacement:   1.372 um ( 2.29 row height)
Cell: placeoptlc_8243 (SAEDRVT14_TIE0_4)
  Input location: (91.244,44.85)
  Legal location: (91.17,46.05)
  Displacement:   1.202 um ( 2.00 row height)
Cell: placeoptlc_8058 (SAEDRVT14_TIE0_4)
  Input location: (11.25,225.45)
  Legal location: (11.25,224.25)
  Displacement:   1.200 um ( 2.00 row height)
Cell: placeoptlc_8067 (SAEDRVT14_TIE1_4)
  Input location: (11.25,11.25)
  Legal location: (11.25,12.45)
  Displacement:   1.200 um ( 2.00 row height)
Cell: placeoptlc_8063 (SAEDRVT14_TIE0_4)
  Input location: (11.25,226.05)
  Legal location: (11.25,224.85)
  Displacement:   1.200 um ( 2.00 row height)
Cell: placeoptlc_8545 (SAEDRVT14_TIE0_4)
  Input location: (95.24,25.65)
  Legal location: (95.24,24.45)
  Displacement:   1.200 um ( 2.00 row height)
Cell: placeoptlc_8467 (SAEDRVT14_TIE0_4)
  Input location: (107.672,31.65)
  Legal location: (106.636,31.65)
  Displacement:   1.036 um ( 1.73 row height)
Cell: placeoptlc_8061 (SAEDRVT14_TIE0_4)
  Input location: (11.25,226.05)
  Legal location: (12.064,225.45)
  Displacement:   1.011 um ( 1.69 row height)

Completed Legalization, Elapsed time =   0: 0: 5 
Moved 25541 out of 30532 cells, ratio = 0.836532
Total displacement = 10275.432617(um)
Max displacement = 2.014000(um), placeoptlc_8632 (138.604004, 95.849998, 0) => (137.789993, 97.050003, 4)
Displacement histogram:
Information: The net parasitics of block riscv_core are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core_4_placed.design'. (TIM-125)
Information: Design riscv_core_4_placed has 28048 nets, 0 global routed, 25 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: The RC mode used is CTO for design 'riscv_core'. (NEX-022)
Information: Design Average RC for design riscv_core_4_placed  (NEX-011)
Information: r = 2.489934 ohm/um, via_r = 0.489199 ohm/cut, c = 0.142559 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.777025 ohm/um, via_r = 0.580198 ohm/cut, c = 0.127647 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 28046, routed nets = 25, across physical hierarchy nets = 0, parasitics cached nets = 28046, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Done with post-clock timing-driven placement.


npo-clock-opt optimization Phase 9 Iter  1          0.00      0.00         1       0.018  56361440.00           1.407
Running final optimization step.
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (112500 112500) (2270340 2266500)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2

Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
npo-clock-opt optimization Phase 10 Iter  1         0.00      0.00         1       0.018  56361440.00           1.408
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
npo-clock-opt optimization Phase 10 Iter  2         0.00      0.00         1       0.018  56361440.00           1.409
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483648.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483648.design (time 0s)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
npo-clock-opt optimization Phase 10 Iter  3         0.00      0.00         0       0.018  56362560.00           1.410
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
npo-clock-opt optimization Phase 10 Iter  4         0.00      0.00         0       0.018  56362560.00           1.410

CCL: Total Usage Adjustment : 1
route.global.debug_compact_coef 4
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 9 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_MM_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_6/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OR3_4/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUX2_4/D0 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_4/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO2BB2_V1_4/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_CKGTPLT_V5_3/SE has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/C1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO32_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_MM_3/A1 has no valid via regions. (ZRT-044)
Warning: Via regions for port SAEDRVT14_OA33_4/B3 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_4/B2 may block other ports completely. (ZRT-045)
Warning: Standard cell pin SAEDRVT14_OA33_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B2 has no valid via regions. (ZRT-044)
Loading parastics information to the router ...
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
parastics information loaded to the router.
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: RC layer preference is turned on for this design. (ZRT-613)
Updating congestion ...
Updating congestion ...
route.global.debug_compact_coef 1
INFO: Derive row count 24 from GR congestion map (99/4)
INFO: Derive col count 24 from GR congestion map (99/4)
npo-clock-opt optimization Phase 11 Iter  1         0.00      0.00         0       0.018  56362560.00           1.411
npo-clock-opt optimization Phase 11 Iter  2         0.00      0.00         0       0.018  56362560.00           1.411
npo-clock-opt optimization Phase 11 Iter  3         0.00      0.00         0       0.018  56362560.00           1.411
npo-clock-opt optimization Phase 11 Iter  4         0.00      0.00         0       0.018  56362560.00           1.411
npo-clock-opt optimization Phase 11 Iter  5         0.00      0.00         0       0.018  56362560.00           1.411
npo-clock-opt optimization Phase 11 Iter  6         0.00      0.00         0       0.018  56362560.00           1.411
npo-clock-opt optimization Phase 11 Iter  7         0.00      0.00         0       0.018  56362560.00           1.412
npo-clock-opt optimization Phase 11 Iter  8         0.00      0.00         0       0.018  56362560.00           1.412
npo-clock-opt optimization Phase 11 Iter  9         0.00      0.00         0       0.018  56362560.00           1.412
npo-clock-opt optimization Phase 11 Iter 10         0.00      0.00         0       0.018  56362560.00           1.412
npo-clock-opt optimization Phase 11 Iter 11         0.00      0.00         0       0.018  56362560.00           1.412
npo-clock-opt optimization Phase 11 Iter 12         0.00      0.00         0       0.018  56362560.00           1.412
npo-clock-opt optimization Phase 11 Iter 13         0.00      0.00         0       0.018  56362560.00           1.412
npo-clock-opt optimization Phase 11 Iter 14         0.00      0.00         0       0.018  56362560.00           1.412
npo-clock-opt optimization Phase 11 Iter 15         0.00      0.00         0       0.018  56362560.00           1.412
npo-clock-opt optimization Phase 11 Iter 16         0.00      0.00         0       0.018  56362560.00           1.412
npo-clock-opt optimization Phase 11 Iter 17         0.00      0.00         0       0.018  56362560.00           1.412
npo-clock-opt optimization Phase 11 Iter 18         0.00      0.00         0       0.018  56362560.00           1.412
npo-clock-opt optimization Phase 11 Iter 19         0.00      0.00         0       0.018  56362560.00           1.413
npo-clock-opt optimization Phase 11 Iter 20         0.00      0.00         0       0.018  56362560.00           1.413
npo-clock-opt optimization Phase 11 Iter 21         0.00      0.00         0       0.018  56362560.00           1.413
npo-clock-opt optimization Phase 11 Iter 22         0.00      0.00         0       0.018  56362560.00           1.413

npo-clock-opt optimization Phase 12 Iter  1         0.00      0.00         0       0.018  56362560.00           1.413
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483649.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483649.design (time 0s)
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483651.design
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483652.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483651.design (time 0s)
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483652.design (time 0s)
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483655.design
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483653.design
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483650.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483655.design (time 0s)
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483653.design (time 0s)
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483650.design (time 0s)
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483654.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483654.design (time 0s)
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483648.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483648.design (time 0s)

npo-clock-opt optimization Phase 13 Iter  1         0.00      0.00         0       0.018  56363176.00           1.414

Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
npo-clock-opt optimization Phase 14 Iter  1         0.00      0.00         0       0.018  56466448.00           1.415
npo-clock-opt optimization Phase 14 Iter  2         0.00      0.00         0       0.018  56466448.00           1.415
npo-clock-opt optimization Phase 14 Iter  3         0.00      0.00         0       0.018  56466448.00           1.415

npo-clock-opt optimization Phase 15 Iter  1         0.00      0.00         0       0.018  56466448.00           1.415

CCL: Total Usage Adjustment : 1
route.global.debug_compact_coef 4
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 9 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_MM_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_6/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OR3_4/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUX2_4/D0 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_4/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_CKGTPLT_V5_3/SE has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO2BB2_V1_4/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/C1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO32_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Via regions for port SAEDRVT14_OA33_4/B3 may block other ports completely. (ZRT-045)
Warning: Standard cell pin SAEDRVT14_NR2_MM_3/A1 has no valid via regions. (ZRT-044)
Warning: Via regions for port SAEDRVT14_OA33_4/B2 may block other ports completely. (ZRT-045)
Warning: Standard cell pin SAEDRVT14_OA33_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B2 has no valid via regions. (ZRT-044)
Loading parastics information to the router ...
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
parastics information loaded to the router.
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: RC layer preference is turned on for this design. (ZRT-613)
Updating congestion ...
Updating congestion ...
route.global.debug_compact_coef 1
INFO: Derive row count 24 from GR congestion map (99/4)
INFO: Derive col count 24 from GR congestion map (99/4)
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
npo-clock-opt optimization Phase 16 Iter  1         0.00      0.00         0       0.018  56466448.00           1.416
npo-clock-opt optimization Phase 16 Iter  2         0.00      0.00         0       0.018  56466448.00           1.416
npo-clock-opt optimization Phase 16 Iter  3         0.00      0.00         0       0.018  56466448.00           1.416
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 16 Iter  4         0.00      0.00         0       0.018  56466448.00           1.416
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 16 Iter  5         0.00      0.00         0       0.018  56466448.00           1.417
npo-clock-opt optimization Phase 16 Iter  6         0.00      0.00         0       0.018  56466448.00           1.417
npo-clock-opt optimization Phase 16 Iter  7         0.00      0.00         0       0.018  56466448.00           1.417
npo-clock-opt optimization Phase 16 Iter  8         0.00      0.00         0       0.018  56466448.00           1.417
npo-clock-opt optimization Phase 16 Iter  9         0.00      0.00         0       0.018  56466448.00           1.417
npo-clock-opt optimization Phase 16 Iter 10         0.00      0.00         0       0.018  56466448.00           1.417
npo-clock-opt optimization Phase 16 Iter 11         0.00      0.00         0       0.018  56466448.00           1.417
npo-clock-opt optimization Phase 16 Iter 12         0.00      0.00         0       0.018  56466448.00           1.417
npo-clock-opt optimization Phase 16 Iter 13         0.00      0.00         0       0.018  56466448.00           1.417
npo-clock-opt optimization Phase 16 Iter 14         0.00      0.00         0       0.018  56466448.00           1.417
npo-clock-opt optimization Phase 16 Iter 15         0.00      0.00         0       0.018  56466448.00           1.417
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 16 Iter 16         0.00      0.00         0       0.018  56466448.00           1.418
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 16 Iter 17         0.00      0.00         0       0.018  56466448.00           1.418
npo-clock-opt optimization Phase 16 Iter 18         0.00      0.00         0       0.018  56466448.00           1.418

npo-clock-opt optimization Phase 17 Iter  1         0.00      0.00         0       0.018  56466448.00           1.418
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483650.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483650.design (time 0s)
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483648.design
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483651.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483648.design (time 0s)
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483651.design (time 0s)
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483649.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483649.design (time 0s)
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483654.design
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483653.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483654.design (time 0s)
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483653.design (time 0s)
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483655.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483655.design (time 0s)
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483652.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483652.design (time 0s)

npo-clock-opt optimization Phase 18 Iter  1         0.00      0.00         0       0.018  56466448.00           1.419

npo-clock-opt optimization Phase 19 Iter  1         0.00      0.00         0       0.018  56466448.00           1.419

npo-clock-opt optimization Phase 20 Iter  1         0.00      0.00         0       0.018  56469488.00           1.419

Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
npo-clock-opt optimization Phase 21 Iter  1         0.00      0.00         0       0.018  56469488.00           1.420

Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
npo-clock-opt optimization Phase 22 Iter  1         0.00      0.00         0       0.018  56414152.00           1.421
npo-clock-opt optimization Phase 22 Iter  2         0.00      0.00         0       0.018  56414152.00           1.421
npo-clock-opt optimization Phase 22 Iter  3         0.00      0.00         0       0.018  56414152.00           1.421

npo-clock-opt optimization Phase 23 Iter  1         0.00      0.00         0       0.018  56414152.00           1.421
npo-clock-opt optimization Phase 23 Iter  2         0.00      0.00         0       0.018  56414152.00           1.421
npo-clock-opt optimization Phase 23 Iter  3         0.00      0.00         0       0.018  56414152.00           1.421
npo-clock-opt optimization Phase 23 Iter  4         0.00      0.00         0       0.018  56414152.00           1.421

npo-clock-opt optimization Phase 24 Iter  1         0.00      0.00         0       0.018  56414152.00           1.422

npo-clock-opt optimization Phase 25 Iter  1         0.00      0.00         0       0.018  56414152.00           1.422

npo-clock-opt optimization Phase 26 Iter  1         0.00      0.00         0       0.018  56414152.00           1.422
----------------------------------------------------------------
running legalize_placement
Information: The net parasitics of block riscv_core are cleared. (TIM-123)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 530 total shapes.
Layer M2: cached 0 shapes out of 2876 total shapes.
Cached 0 vias out of 10959 total vias.

Legalizing Top Level Design riscv_core ... 
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     46479.9        30547        Yes DEFAULT_VA

Optimizing attract points
    Done attract points (0 sec)
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  30547
number of references:                99
number of site rows:                359
number of locations attempted:   313607
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       27816 (411272 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.014 um ( 0.02 row height)
rms weighted cell displacement:   0.014 um ( 0.02 row height)
max cell displacement:            1.450 um ( 2.42 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                9
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: placeoptlc_8651 (SAEDRVT14_TIE0_4)
  Input location: (11.25,226.05)
  Legal location: (12.064,224.85)
  Displacement:   1.450 um ( 2.42 row height)
Cell: placeoptlc_8648 (SAEDRVT14_TIE0_4)
  Input location: (11.25,226.05)
  Legal location: (12.064,225.45)
  Displacement:   1.011 um ( 1.69 row height)
Cell: placeoptlc_8647 (SAEDRVT14_TIE0_4)
  Input location: (11.25,11.25)
  Legal location: (11.916,11.85)
  Displacement:   0.896 um ( 1.49 row height)
Cell: placeoptlc_7947 (SAEDRVT14_TIE0_4)
  Input location: (11.25,11.85)
  Legal location: (11.916,12.45)
  Displacement:   0.896 um ( 1.49 row height)
Cell: placeoptlc_8064 (SAEDRVT14_TIE0_4)
  Input location: (12.064,226.05)
  Legal location: (12.878,226.05)
  Displacement:   0.814 um ( 1.36 row height)
Cell: placeoptlc_8649 (SAEDRVT14_TIE0_4)
  Input location: (11.25,226.05)
  Legal location: (12.064,226.05)
  Displacement:   0.814 um ( 1.36 row height)
Cell: placeoptlc_8646 (SAEDRVT14_TIE0_4)
  Input location: (11.25,11.25)
  Legal location: (12.064,11.25)
  Displacement:   0.814 um ( 1.36 row height)
Cell: placeoptlc_8650 (SAEDRVT14_TIE0_4)
  Input location: (11.25,226.05)
  Legal location: (11.25,225.45)
  Displacement:   0.600 um ( 1.00 row height)
Cell: placeoptlc_8652 (SAEDRVT14_TIE1_4)
  Input location: (11.25,11.25)
  Legal location: (11.25,11.85)
  Displacement:   0.600 um ( 1.00 row height)
Cell: if_stage_i/U163 (SAEDRVT14_AOI222_4)
  Input location: (128.688,26.85)
  Legal location: (128.688,26.85)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 4.848
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core_4_placed.design'. (TIM-125)
Information: Design riscv_core_4_placed has 28048 nets, 0 global routed, 25 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: The RC mode used is CTO for design 'riscv_core'. (NEX-022)
Information: Design Average RC for design riscv_core_4_placed  (NEX-011)
Information: r = 2.489934 ohm/um, via_r = 0.489199 ohm/cut, c = 0.142559 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.777025 ohm/um, via_r = 0.580198 ohm/cut, c = 0.127647 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 28046, routed nets = 25, across physical hierarchy nets = 0, parasitics cached nets = 28046, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)

CCL: Total Usage Adjustment : 1
route.global.debug_compact_coef 4
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 9 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_MM_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_6/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OR3_4/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUX2_4/D0 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_4/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO2BB2_V1_4/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_CKGTPLT_V5_3/SE has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/C1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO32_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_MM_3/A1 has no valid via regions. (ZRT-044)
Warning: Via regions for port SAEDRVT14_OA33_4/B3 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_4/B2 may block other ports completely. (ZRT-045)
Warning: Standard cell pin SAEDRVT14_OA33_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B2 has no valid via regions. (ZRT-044)
Loading parastics information to the router ...
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
parastics information loaded to the router.
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: RC layer preference is turned on for this design. (ZRT-613)
Updating congestion ...
Updating congestion ...
route.global.debug_compact_coef 1
INFO: Derive row count 24 from GR congestion map (99/4)
INFO: Derive col count 24 from GR congestion map (99/4)
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
npo-clock-opt optimization Phase 27 Iter  1         0.00      0.00         0       0.018  56414152.00           1.425
npo-clock-opt optimization Phase 27 Iter  2         0.00      0.00         0       0.018  56414152.00           1.425
npo-clock-opt optimization Phase 27 Iter  3         0.00      0.00         0       0.018  56414152.00           1.425
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 27 Iter  4         0.00      0.00         0       0.018  56414152.00           1.425
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 27 Iter  5         0.00      0.00         0       0.018  56414152.00           1.426
npo-clock-opt optimization Phase 27 Iter  6         0.00      0.00         0       0.018  56414152.00           1.426
npo-clock-opt optimization Phase 27 Iter  7         0.00      0.00         0       0.018  56414152.00           1.426
npo-clock-opt optimization Phase 27 Iter  8         0.00      0.00         0       0.018  56414152.00           1.426
npo-clock-opt optimization Phase 27 Iter  9         0.00      0.00         0       0.018  56414152.00           1.426
npo-clock-opt optimization Phase 27 Iter 10         0.00      0.00         0       0.018  56414152.00           1.426
npo-clock-opt optimization Phase 27 Iter 11         0.00      0.00         0       0.018  56414152.00           1.426
npo-clock-opt optimization Phase 27 Iter 12         0.00      0.00         0       0.018  56414152.00           1.426
npo-clock-opt optimization Phase 27 Iter 13         0.00      0.00         0       0.018  56414152.00           1.426
npo-clock-opt optimization Phase 27 Iter 14         0.00      0.00         0       0.018  56414152.00           1.426
npo-clock-opt optimization Phase 27 Iter 15         0.00      0.00         0       0.018  56414152.00           1.426
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 27 Iter 16         0.00      0.00         0       0.018  56414152.00           1.426
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 27 Iter 17         0.00      0.00         0       0.018  56414152.00           1.426
npo-clock-opt optimization Phase 27 Iter 18         0.00      0.00         0       0.018  56414152.00           1.427

npo-clock-opt optimization Phase 28 Iter  1         0.00      0.00         0       0.018  56414152.00           1.427
npo-clock-opt optimization Phase 28 Iter  2         0.00      0.00         0       0.018  56414152.00           1.427
npo-clock-opt optimization Phase 28 Iter  3         0.00      0.00         0       0.018  56414152.00           1.427

npo-clock-opt optimization Phase 29 Iter  1         0.00      0.00         0       0.018  56414152.00           1.427
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
npo-clock-opt optimization Phase 29 Iter  2         0.00      0.00         0       0.018  56414152.00           1.428
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
npo-clock-opt optimization Phase 29 Iter  3         0.00      0.00         0       0.018  56414152.00           1.428

npo-clock-opt optimization Phase 30 Iter  1         0.00      0.00         0       0.018  56414152.00           1.428
----------------------------------------------------------------
running legalize_placement
Information: The net parasitics of block riscv_core are cleared. (TIM-123)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 530 total shapes.
Layer M2: cached 0 shapes out of 2876 total shapes.
Cached 0 vias out of 10959 total vias.

Legalizing Top Level Design riscv_core ... 
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     46479.9        30547        Yes DEFAULT_VA

Optimizing attract points
    Done attract points (0 sec)
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  30547
number of references:                99
number of site rows:                359
number of locations attempted:   313607
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       27816 (411272 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: if_stage_i/U158 (SAEDRVT14_AOI222_4)
  Input location: (129.28,26.25)
  Legal location: (129.28,26.25)
  Displacement:   0.000 um ( 0.00 row height)
Cell: load_store_unit_i/U372 (SAEDRVT14_AO33_4)
  Input location: (223.852,140.85)
  Legal location: (223.852,140.85)
  Displacement:   0.000 um ( 0.00 row height)
Cell: load_store_unit_i/U371 (SAEDRVT14_AO33_4)
  Input location: (225.258,140.25)
  Legal location: (225.258,140.25)
  Displacement:   0.000 um ( 0.00 row height)
Cell: id_stage_i/controller_i/U112 (SAEDRVT14_AO33_4)
  Input location: (143.71,143.85)
  Legal location: (143.71,143.85)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ex_stage_i/alu_i/U151 (SAEDRVT14_AO222_4)
  Input location: (215.12,189.45)
  Legal location: (215.12,189.45)
  Displacement:   0.000 um ( 0.00 row height)
Cell: id_stage_i/controller_i/U95 (SAEDRVT14_AO33_4)
  Input location: (143.414,142.05)
  Legal location: (143.414,142.05)
  Displacement:   0.000 um ( 0.00 row height)
Cell: id_stage_i/decoder_i/U604 (SAEDRVT14_AO33_4)
  Input location: (70.154,65.25)
  Legal location: (70.154,65.25)
  Displacement:   0.000 um ( 0.00 row height)
Cell: id_stage_i/decoder_i/U479 (SAEDRVT14_AO33_4)
  Input location: (64.086,86.85)
  Legal location: (64.086,86.85)
  Displacement:   0.000 um ( 0.00 row height)
Cell: id_stage_i/decoder_i/U478 (SAEDRVT14_AO33_4)
  Input location: (63.346,88.05)
  Legal location: (63.346,88.05)
  Displacement:   0.000 um ( 0.00 row height)
Cell: if_stage_i/U163 (SAEDRVT14_AOI222_4)
  Input location: (128.688,26.85)
  Legal location: (128.688,26.85)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 4.968
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core_4_placed.design'. (TIM-125)
Information: Design riscv_core_4_placed has 28048 nets, 0 global routed, 25 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: The RC mode used is CTO for design 'riscv_core'. (NEX-022)
Information: Design Average RC for design riscv_core_4_placed  (NEX-011)
Information: r = 2.489934 ohm/um, via_r = 0.489199 ohm/cut, c = 0.142559 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.777025 ohm/um, via_r = 0.580198 ohm/cut, c = 0.127647 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 28046, routed nets = 25, across physical hierarchy nets = 0, parasitics cached nets = 28046, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

npo-clock-opt optimization Phase 31 Iter  1         0.00      0.00         0       0.018  56414152.00           1.430

npo-clock-opt optimization Phase 32 Iter  1         0.00      0.00         0       0.018  56414152.00           1.431
route_group -all_clock_nets
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 9 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_6/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_MM_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OR3_4/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUX2_4/D0 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_4/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO2BB2_V1_4/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_CKGTPLT_V5_3/SE has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/C1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO32_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Via regions for port SAEDRVT14_OA33_4/B3 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_4/B2 may block other ports completely. (ZRT-045)
Warning: Standard cell pin SAEDRVT14_OA33_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_MM_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B2 has no valid via regions. (ZRT-044)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  116  Alloctr  119  Proc 4043 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.debug_compact_coef                               :        1                   
global.deterministic                                    :        off                 
global.global_route_topology_style                      :        0                   
global.placement_timing_driven_mode                     :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
parastics information loaded to the router.
Constructing data structure ...
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Global cell size is adjusted to 2.5 times of standard cell row height.
Design statistics:
Design Bounding Box (0.00,0.00,238.28,237.90)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.03, min space = 0.04 pitch = 0.15
layer M2, dir Ver, min width = 0.03, min space = 0.04 pitch = 0.30
layer M3, dir Hor, min width = 0.03, min space = 0.04 pitch = 0.30
layer M4, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M5, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M6, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M7, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M8, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M9, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer MRDL, dir Ver, min width = 2.00, min space = 2.00 pitch = 0.60
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  117  Alloctr  120  Proc 4043 
Net statistics:
Total number of nets     = 28101
Number of nets to route  = 25
Number of single or zero port nets = 53
18 nets are partially connected,
 of which 18 are detail routed and 0 are global routed.
8 nets are fully connected,
 of which 8 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build All Nets] Stage (MB): Used   10  Alloctr   10  Proc    0 
[End of Build All Nets] Total (MB): Used  128  Alloctr  130  Proc 4043 
Average gCell capacity  3.61     on layer (1)    M1
Average gCell capacity  3.28     on layer (2)    M2
Average gCell capacity  4.98     on layer (3)    M3
Average gCell capacity  12.48    on layer (4)    M4
Average gCell capacity  8.06     on layer (5)    M5
Average gCell capacity  6.61     on layer (6)    M6
Average gCell capacity  6.08     on layer (7)    M7
Average gCell capacity  6.62     on layer (8)    M8
Average gCell capacity  6.60     on layer (9)    M9
Average gCell capacity  2.48     on layer (10)   MRDL
Average number of tracks per gCell 9.98  on layer (1)    M1
Average number of tracks per gCell 5.01  on layer (2)    M2
Average number of tracks per gCell 5.00  on layer (3)    M3
Average number of tracks per gCell 12.49         on layer (4)    M4
Average number of tracks per gCell 12.47         on layer (5)    M5
Average number of tracks per gCell 12.49         on layer (6)    M6
Average number of tracks per gCell 12.47         on layer (7)    M7
Average number of tracks per gCell 12.49         on layer (8)    M8
Average number of tracks per gCell 12.47         on layer (9)    M9
Average number of tracks per gCell 2.50  on layer (10)   MRDL
Number of gCells = 252810
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    3  Alloctr    4  Proc    0 
[End of Build Congestion map] Total (MB): Used  132  Alloctr  134  Proc 4043 
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Data] Stage (MB): Used   15  Alloctr   15  Proc    0 
[End of Build Data] Total (MB): Used  132  Alloctr  134  Proc 4043 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  132  Alloctr  134  Proc 4043 
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  132  Alloctr  134  Proc 4043 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 1 GRCs =     2 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.01%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.01%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1.48
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 1.18
Initial. Layer M3 wire length = 0.30
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 2
Initial. Via VIA12SQ_C count = 0
Initial. Via VIA23SQ_C count = 2
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ count = 0
Initial. Via VIA56SQ count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  132  Alloctr  134  Proc 4043 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 1 GRCs =     2 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.01%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.01%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1.48
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 1.18
phase1. Layer M3 wire length = 0.30
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 2
phase1. Via VIA12SQ_C count = 0
phase1. Via VIA23SQ_C count = 2
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ count = 0
phase1. Via VIA56SQ count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Whole Chip Routing] Stage (MB): Used   15  Alloctr   15  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  132  Alloctr  134  Proc 4043 

Information: Global Routing terminated early: true (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   =  1.60 %
Peak    vertical track utilization   = 87.50 %
Average horizontal track utilization =  2.10 %
Peak    horizontal track utilization = 60.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -3  Alloctr   -3  Proc    0 
[GR: Done] Total (MB): Used  129  Alloctr  131  Proc 4043 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[GR: Done] Stage (MB): Used   12  Alloctr   12  Proc    0 
[GR: Done] Total (MB): Used  129  Alloctr  131  Proc 4043 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used  116  Alloctr  119  Proc 4043 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        false               
track.timing_driven                                     :        false               

Information: Using 8 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Read routes] Total (MB): Used  117  Alloctr  119  Proc 4043 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/53      
Routed partition 2/53      
Routed partition 3/53      
Routed partition 4/53      
Routed partition 5/53      
Routed partition 6/53      
Routed partition 7/53      
Routed partition 8/53      
Routed partition 9/53      
Routed partition 10/53     
Routed partition 11/53     
Routed partition 12/53     
Routed partition 13/53     
Routed partition 14/53     
Routed partition 15/53     
Routed partition 16/53     
Routed partition 17/53     
Routed partition 18/53     
Routed partition 19/53     
Routed partition 20/53     
Routed partition 21/53     
Routed partition 22/53     
Routed partition 23/53     
Routed partition 25/53     
Routed partition 26/53     
Routed partition 26/53     
Routed partition 27/53     
Routed partition 28/53     
Routed partition 29/53     
Routed partition 30/53     
Routed partition 31/53     
Routed partition 32/53     
Routed partition 33/53     
Routed partition 34/53     
Routed partition 35/53     
Routed partition 36/53     
Routed partition 37/53     
Routed partition 38/53     
Routed partition 39/53     
Routed partition 40/53     
Routed partition 41/53     
Routed partition 42/53     
Routed partition 43/53     
Routed partition 44/53     
Routed partition 45/53     
Routed partition 46/53     
Routed partition 47/53     
Routed partition 48/53     
Routed partition 49/53     
Routed partition 50/53     
Routed partition 51/53     
Routed partition 52/53     
Routed partition 53/53     

Assign Vertical partitions, iteration 0
Routed partition 1/53      
Routed partition 2/53      
Routed partition 3/53      
Routed partition 4/53      
Routed partition 5/53      
Routed partition 6/53      
Routed partition 7/53      
Routed partition 8/53      
Routed partition 9/53      
Routed partition 10/53     
Routed partition 11/53     
Routed partition 12/53     
Routed partition 13/53     
Routed partition 14/53     
Routed partition 15/53     
Routed partition 16/53     
Routed partition 17/53     
Routed partition 18/53     
Routed partition 19/53     
Routed partition 20/53     
Routed partition 21/53     
Routed partition 22/53     
Routed partition 23/53     
Routed partition 24/53     
Routed partition 25/53     
Routed partition 26/53     
Routed partition 27/53     
Routed partition 28/53     
Routed partition 29/53     
Routed partition 30/53     
Routed partition 31/53     
Routed partition 32/53     
Routed partition 33/53     
Routed partition 34/53     
Routed partition 35/53     
Routed partition 36/53     
Routed partition 37/53     
Routed partition 38/53     
Routed partition 39/53     
Routed partition 40/53     
Routed partition 41/53     
Routed partition 42/53     
Routed partition 43/53     
Routed partition 44/53     
Routed partition 45/53     
Routed partition 46/53     
Routed partition 47/53     
Routed partition 48/53     
Routed partition 49/53     
Routed partition 50/53     
Routed partition 51/53     
Routed partition 52/53     
Routed partition 53/53     

Number of wires with overlap after iteration 0 = 132 of 183


[Track Assign: Iteration 0] Elapsed real time: 0:00:01 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Track Assign: Iteration 0] Stage (MB): Used    7  Alloctr    7  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  119  Alloctr  122  Proc 4043 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/53      
Routed partition 2/53      
Routed partition 3/53      
Routed partition 4/53      
Routed partition 5/53      
Routed partition 6/53      
Routed partition 7/53      
Routed partition 8/53      
Routed partition 9/53      
Routed partition 10/53     
Routed partition 11/53     
Routed partition 12/53     
Routed partition 13/53     
Routed partition 14/53     
Routed partition 15/53     
Routed partition 16/53     
Routed partition 17/53     
Routed partition 18/53     
Routed partition 19/53     
Routed partition 20/53     
Routed partition 21/53     
Routed partition 22/53     
Routed partition 23/53     
Routed partition 24/53     
Routed partition 25/53     
Routed partition 26/53     
Routed partition 27/53     
Routed partition 28/53     
Routed partition 29/53     
Routed partition 30/53     
Routed partition 31/53     
Routed partition 32/53     
Routed partition 33/53     
Routed partition 34/53     
Routed partition 35/53     
Routed partition 36/53     
Routed partition 37/53     
Routed partition 38/53     
Routed partition 39/53     
Routed partition 40/53     
Routed partition 41/53     
Routed partition 42/53     
Routed partition 43/53     
Routed partition 44/53     
Routed partition 45/53     
Routed partition 46/53     
Routed partition 47/53     
Routed partition 48/53     
Routed partition 49/53     
Routed partition 50/53     
Routed partition 51/53     
Routed partition 52/53     
Routed partition 53/53     

Assign Vertical partitions, iteration 1
Routed partition 1/53      
Routed partition 2/53      
Routed partition 4/53      
Routed partition 5/53      
Routed partition 7/53      
Routed partition 8/53      
Routed partition 9/53      
Routed partition 10/53     
Routed partition 10/53     
Routed partition 10/53     
Routed partition 11/53     
Routed partition 12/53     
Routed partition 13/53     
Routed partition 14/53     
Routed partition 15/53     
Routed partition 16/53     
Routed partition 17/53     
Routed partition 18/53     
Routed partition 19/53     
Routed partition 20/53     
Routed partition 21/53     
Routed partition 22/53     
Routed partition 23/53     
Routed partition 24/53     
Routed partition 25/53     
Routed partition 26/53     
Routed partition 27/53     
Routed partition 28/53     
Routed partition 29/53     
Routed partition 30/53     
Routed partition 31/53     
Routed partition 32/53     
Routed partition 33/53     
Routed partition 34/53     
Routed partition 35/53     
Routed partition 36/53     
Routed partition 37/53     
Routed partition 38/53     
Routed partition 39/53     
Routed partition 40/53     
Routed partition 41/53     
Routed partition 42/53     
Routed partition 43/53     
Routed partition 44/53     
Routed partition 45/53     
Routed partition 46/53     
Routed partition 47/53     
Routed partition 48/53     
Routed partition 49/53     
Routed partition 50/53     
Routed partition 51/53     
Routed partition 52/53     
Routed partition 53/53     

[Track Assign: Iteration 1] Elapsed real time: 0:00:02 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:11
[Track Assign: Iteration 1] Stage (MB): Used    7  Alloctr    7  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  119  Alloctr  122  Proc 4043 

Number of wires with overlap after iteration 1 = 112 of 158


Wire length and via report:
---------------------------
Number of M1 wires: 0             : 0
Number of M2 wires: 114                  VIA12SQ_C: 0
Number of M3 wires: 44           VIA23SQ_C: 84
Number of M4 wires: 0            VIA34SQ_C: 0
Number of M5 wires: 0            VIA45SQ: 0
Number of M6 wires: 0            VIA56SQ: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 158               vias: 84

Total M1 wire length: 0.0
Total M2 wire length: 29.3
Total M3 wire length: 17.1
Total M4 wire length: 0.0
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 46.4

Longest M1 wire length: 0.0
Longest M2 wire length: 1.4
Longest M3 wire length: 1.2
Longest M4 wire length: 0.0
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:02 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[Track Assign: Done] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Done] Total (MB): Used  114  Alloctr  116  Proc 4043 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :        true                
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    8  Alloctr    8  Proc    0 
[Dr init] Total (MB): Used  122  Alloctr  125  Proc 4043 
Total number of nets = 28101, of which 0 are not extracted
Total number of open nets = 28022, of which 0 are frozen
Information: Using 8 threads for routing. (ZRT-444)

Switch to reduced partition bloat for speedup (DRC report is not accurate)
Start DR iteration 0: uniform partition
Routed  29/1600 Partitions, Violations =        0
Routed  65/1600 Partitions, Violations =        0
Routed  66/1600 Partitions, Violations =        0
Routed  67/1600 Partitions, Violations =        0
Routed  68/1600 Partitions, Violations =        0
Routed  69/1600 Partitions, Violations =        0
Routed  70/1600 Partitions, Violations =        0
Routed  71/1600 Partitions, Violations =        0
Routed  72/1600 Partitions, Violations =        0
Routed  74/1600 Partitions, Violations =        0
Routed  90/1600 Partitions, Violations =        1
Routed  155/1600 Partitions, Violations =       1
Routed  156/1600 Partitions, Violations =       1
Routed  354/1600 Partitions, Violations =       1
Routed  355/1600 Partitions, Violations =       1
Routed  357/1600 Partitions, Violations =       3
Routed  358/1600 Partitions, Violations =       3
Routed  360/1600 Partitions, Violations =       3
Routed  361/1600 Partitions, Violations =       23
Routed  362/1600 Partitions, Violations =       23
Routed  363/1600 Partitions, Violations =       23
Routed  364/1600 Partitions, Violations =       23
Routed  427/1600 Partitions, Violations =       23
Routed  428/1600 Partitions, Violations =       23
Routed  429/1600 Partitions, Violations =       23
Routed  430/1600 Partitions, Violations =       32
Routed  433/1600 Partitions, Violations =       40
Routed  434/1600 Partitions, Violations =       43
Routed  435/1600 Partitions, Violations =       43
Routed  436/1600 Partitions, Violations =       43
Routed  437/1600 Partitions, Violations =       43
Routed  438/1600 Partitions, Violations =       43
Routed  439/1600 Partitions, Violations =       47
Routed  443/1600 Partitions, Violations =       47
Routed  445/1600 Partitions, Violations =       55
Routed  446/1600 Partitions, Violations =       55
Routed  447/1600 Partitions, Violations =       80
Routed  448/1600 Partitions, Violations =       84
Routed  449/1600 Partitions, Violations =       115
Routed  458/1600 Partitions, Violations =       139
Routed  464/1600 Partitions, Violations =       158
Routed  472/1600 Partitions, Violations =       162
Routed  473/1600 Partitions, Violations =       162
Routed  474/1600 Partitions, Violations =       174
Routed  479/1600 Partitions, Violations =       172
Routed  484/1600 Partitions, Violations =       174
Routed  485/1600 Partitions, Violations =       197
Routed  491/1600 Partitions, Violations =       213
Routed  492/1600 Partitions, Violations =       235
Routed  493/1600 Partitions, Violations =       235
Routed  508/1600 Partitions, Violations =       269
Routed  509/1600 Partitions, Violations =       269
Routed  510/1600 Partitions, Violations =       264
Routed  511/1600 Partitions, Violations =       290
Routed  512/1600 Partitions, Violations =       290
Routed  519/1600 Partitions, Violations =       298
Routed  520/1600 Partitions, Violations =       300
Routed  521/1600 Partitions, Violations =       300
Routed  522/1600 Partitions, Violations =       300
Routed  523/1600 Partitions, Violations =       317
Routed  542/1600 Partitions, Violations =       317
Routed  543/1600 Partitions, Violations =       337
Routed  556/1600 Partitions, Violations =       336
Routed  557/1600 Partitions, Violations =       342
Routed  558/1600 Partitions, Violations =       342
Routed  559/1600 Partitions, Violations =       358
Routed  560/1600 Partitions, Violations =       377
Routed  564/1600 Partitions, Violations =       375
Routed  565/1600 Partitions, Violations =       375
Routed  566/1600 Partitions, Violations =       369
Routed  567/1600 Partitions, Violations =       368
Routed  568/1600 Partitions, Violations =       395
Routed  578/1600 Partitions, Violations =       414
Routed  589/1600 Partitions, Violations =       405
Routed  596/1600 Partitions, Violations =       427
Routed  603/1600 Partitions, Violations =       436
Routed  618/1600 Partitions, Violations =       436
Routed  621/1600 Partitions, Violations =       440
Routed  624/1600 Partitions, Violations =       456
Routed  642/1600 Partitions, Violations =       477
Routed  643/1600 Partitions, Violations =       477
Routed  648/1600 Partitions, Violations =       475
Routed  659/1600 Partitions, Violations =       489
Routed  664/1600 Partitions, Violations =       560
Routed  673/1600 Partitions, Violations =       657
Routed  707/1600 Partitions, Violations =       700
Routed  715/1600 Partitions, Violations =       680
Routed  716/1600 Partitions, Violations =       707
Routed  718/1600 Partitions, Violations =       720
Routed  719/1600 Partitions, Violations =       734
Routed  720/1600 Partitions, Violations =       734
Routed  728/1600 Partitions, Violations =       754
Routed  736/1600 Partitions, Violations =       849
Routed  744/1600 Partitions, Violations =       896
Routed  752/1600 Partitions, Violations =       990
Routed  762/1600 Partitions, Violations =       1046
Routed  782/1600 Partitions, Violations =       1077
Routed  783/1600 Partitions, Violations =       1110
Routed  784/1600 Partitions, Violations =       1118
Routed  792/1600 Partitions, Violations =       1152
Routed  801/1600 Partitions, Violations =       1172
Routed  808/1600 Partitions, Violations =       1237
Routed  816/1600 Partitions, Violations =       1301
Routed  824/1600 Partitions, Violations =       1292
Routed  832/1600 Partitions, Violations =       1300
Routed  841/1600 Partitions, Violations =       1333
Routed  858/1600 Partitions, Violations =       1333
Routed  859/1600 Partitions, Violations =       1333
Routed  864/1600 Partitions, Violations =       1376
Routed  873/1600 Partitions, Violations =       1383
Routed  880/1600 Partitions, Violations =       1414
Routed  888/1600 Partitions, Violations =       1483
Routed  896/1600 Partitions, Violations =       1592
Routed  904/1600 Partitions, Violations =       1611
Routed  917/1600 Partitions, Violations =       1623
Routed  920/1600 Partitions, Violations =       1626
Routed  928/1600 Partitions, Violations =       1691
Routed  936/1600 Partitions, Violations =       1726
Routed  944/1600 Partitions, Violations =       1786
Routed  952/1600 Partitions, Violations =       1941
Routed  960/1600 Partitions, Violations =       1905
Routed  968/1600 Partitions, Violations =       2028
Routed  976/1600 Partitions, Violations =       2088
Routed  984/1600 Partitions, Violations =       2143
Routed  992/1600 Partitions, Violations =       2266
Routed  1000/1600 Partitions, Violations =      2392
Routed  1008/1600 Partitions, Violations =      2440
Routed  1016/1600 Partitions, Violations =      2451
Routed  1024/1600 Partitions, Violations =      2503
Routed  1032/1600 Partitions, Violations =      2552
Routed  1040/1600 Partitions, Violations =      2656
Routed  1048/1600 Partitions, Violations =      2740
Routed  1056/1600 Partitions, Violations =      2852
Routed  1064/1600 Partitions, Violations =      2845
Routed  1072/1600 Partitions, Violations =      2928
Routed  1080/1600 Partitions, Violations =      3077
Routed  1088/1600 Partitions, Violations =      3129
Routed  1096/1600 Partitions, Violations =      3096
Routed  1104/1600 Partitions, Violations =      3197
Routed  1112/1600 Partitions, Violations =      3295
Routed  1120/1600 Partitions, Violations =      3387
Routed  1128/1600 Partitions, Violations =      3447
Routed  1136/1600 Partitions, Violations =      3511
Routed  1144/1600 Partitions, Violations =      3598
Routed  1152/1600 Partitions, Violations =      3655
Routed  1160/1600 Partitions, Violations =      3829
Routed  1168/1600 Partitions, Violations =      3878
Routed  1176/1600 Partitions, Violations =      3901
Routed  1184/1600 Partitions, Violations =      3986
Routed  1192/1600 Partitions, Violations =      4048
Routed  1200/1600 Partitions, Violations =      4166
Routed  1208/1600 Partitions, Violations =      4301
Routed  1217/1600 Partitions, Violations =      4318
Routed  1237/1600 Partitions, Violations =      4368
Routed  1238/1600 Partitions, Violations =      4365
Routed  1240/1600 Partitions, Violations =      4372
Routed  1248/1600 Partitions, Violations =      4413
Routed  1256/1600 Partitions, Violations =      4469
Routed  1264/1600 Partitions, Violations =      4482
Routed  1272/1600 Partitions, Violations =      4548
Routed  1280/1600 Partitions, Violations =      4587
Routed  1288/1600 Partitions, Violations =      4617
Routed  1296/1600 Partitions, Violations =      4762
Routed  1304/1600 Partitions, Violations =      4748
Routed  1312/1600 Partitions, Violations =      4821
Routed  1320/1600 Partitions, Violations =      4857
Routed  1332/1600 Partitions, Violations =      4880
Routed  1336/1600 Partitions, Violations =      4896
Routed  1344/1600 Partitions, Violations =      4952
Routed  1352/1600 Partitions, Violations =      5023
Routed  1360/1600 Partitions, Violations =      5038
Routed  1368/1600 Partitions, Violations =      5057
Routed  1376/1600 Partitions, Violations =      5098
Routed  1384/1600 Partitions, Violations =      5202
Routed  1393/1600 Partitions, Violations =      5268
Routed  1400/1600 Partitions, Violations =      5400
Routed  1408/1600 Partitions, Violations =      5466
Routed  1416/1600 Partitions, Violations =      5539
Routed  1424/1600 Partitions, Violations =      5562
Routed  1433/1600 Partitions, Violations =      5582
Routed  1440/1600 Partitions, Violations =      5646
Routed  1448/1600 Partitions, Violations =      5674
Routed  1456/1600 Partitions, Violations =      5763
Routed  1464/1600 Partitions, Violations =      5850
Routed  1472/1600 Partitions, Violations =      5966
Routed  1480/1600 Partitions, Violations =      5991
Routed  1488/1600 Partitions, Violations =      6058
Routed  1496/1600 Partitions, Violations =      6129
Routed  1504/1600 Partitions, Violations =      6213
Routed  1512/1600 Partitions, Violations =      6290
Routed  1520/1600 Partitions, Violations =      6362
Routed  1528/1600 Partitions, Violations =      6395
Routed  1536/1600 Partitions, Violations =      6405
Routed  1544/1600 Partitions, Violations =      6456
Routed  1552/1600 Partitions, Violations =      6510
Routed  1560/1600 Partitions, Violations =      6625
Routed  1568/1600 Partitions, Violations =      6621
Routed  1576/1600 Partitions, Violations =      6729
Routed  1584/1600 Partitions, Violations =      6831
Routed  1592/1600 Partitions, Violations =      6896
Routed  1600/1600 Partitions, Violations =      7023

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      7023
        Diff net spacing : 1096
        Diff net via-cut spacing : 3
        Double pattern hard mask space : 1816
        End of line enclosure : 25
        Less than minimum area : 197
        Less than minimum width : 133
        Local double pattern cycle : 4
        Off-grid : 52
        Same net spacing : 5
        Same net via-cut spacing : 81
        Short : 3057
        Internal-only types : 554

[Iter 0] Elapsed real time: 0:00:21 
[Iter 0] Elapsed cpu  time: sys=0:00:03 usr=0:02:29 total=0:02:33
[Iter 0] Stage (MB): Used   17  Alloctr   17  Proc    0 
[Iter 0] Total (MB): Used  132  Alloctr  134  Proc 4043 

End DR iteration 0 with 1600 parts

Start DR iteration 1: non-uniform partition
Routed  1/607 Partitions, Violations =  6867
Routed  3/607 Partitions, Violations =  6832
Routed  6/607 Partitions, Violations =  6869
Routed  9/607 Partitions, Violations =  6832
Routed  12/607 Partitions, Violations = 6819
Routed  15/607 Partitions, Violations = 6768
Routed  18/607 Partitions, Violations = 6747
Routed  21/607 Partitions, Violations = 6725
Routed  24/607 Partitions, Violations = 6734
Routed  27/607 Partitions, Violations = 6765
Routed  30/607 Partitions, Violations = 6742
Routed  33/607 Partitions, Violations = 6813
Routed  36/607 Partitions, Violations = 6718
Routed  39/607 Partitions, Violations = 6709
Routed  42/607 Partitions, Violations = 6718
Routed  45/607 Partitions, Violations = 6732
Routed  48/607 Partitions, Violations = 6681
Routed  51/607 Partitions, Violations = 6713
Routed  54/607 Partitions, Violations = 6691
Routed  57/607 Partitions, Violations = 6756
Routed  60/607 Partitions, Violations = 6746
Routed  63/607 Partitions, Violations = 6736
Routed  66/607 Partitions, Violations = 6711
Routed  69/607 Partitions, Violations = 6734
Routed  72/607 Partitions, Violations = 6693
Routed  75/607 Partitions, Violations = 6693
Routed  78/607 Partitions, Violations = 6717
Routed  81/607 Partitions, Violations = 6712
Routed  84/607 Partitions, Violations = 6691
Routed  87/607 Partitions, Violations = 6664
Routed  90/607 Partitions, Violations = 6687
Routed  93/607 Partitions, Violations = 6665
Routed  96/607 Partitions, Violations = 6677
Routed  99/607 Partitions, Violations = 6659
Routed  102/607 Partitions, Violations =        6658
Routed  105/607 Partitions, Violations =        6685
Routed  108/607 Partitions, Violations =        6648
Routed  111/607 Partitions, Violations =        6658
Routed  114/607 Partitions, Violations =        6649
Routed  117/607 Partitions, Violations =        6649
Routed  120/607 Partitions, Violations =        6646
Routed  123/607 Partitions, Violations =        6621
Routed  126/607 Partitions, Violations =        6650
Routed  129/607 Partitions, Violations =        6610
Routed  132/607 Partitions, Violations =        6581
Routed  135/607 Partitions, Violations =        6614
Routed  138/607 Partitions, Violations =        6608
Routed  141/607 Partitions, Violations =        6595
Routed  144/607 Partitions, Violations =        6591
Routed  147/607 Partitions, Violations =        6610
Routed  150/607 Partitions, Violations =        6592
Routed  153/607 Partitions, Violations =        6604
Routed  156/607 Partitions, Violations =        6587
Routed  159/607 Partitions, Violations =        6573
Routed  162/607 Partitions, Violations =        6616
Routed  165/607 Partitions, Violations =        6593
Routed  168/607 Partitions, Violations =        6637
Routed  171/607 Partitions, Violations =        6630
Routed  174/607 Partitions, Violations =        6630
Routed  177/607 Partitions, Violations =        6608
Routed  180/607 Partitions, Violations =        6592
Routed  183/607 Partitions, Violations =        6600
Routed  186/607 Partitions, Violations =        6626
Routed  189/607 Partitions, Violations =        6616
Routed  192/607 Partitions, Violations =        6651
Routed  195/607 Partitions, Violations =        6643
Routed  198/607 Partitions, Violations =        6626
Routed  201/607 Partitions, Violations =        6602
Routed  204/607 Partitions, Violations =        6616
Routed  207/607 Partitions, Violations =        6633
Routed  210/607 Partitions, Violations =        6634
Routed  213/607 Partitions, Violations =        6619
Routed  216/607 Partitions, Violations =        6611
Routed  219/607 Partitions, Violations =        6602
Routed  222/607 Partitions, Violations =        6611
Routed  225/607 Partitions, Violations =        6616
Routed  228/607 Partitions, Violations =        6616
Routed  231/607 Partitions, Violations =        6650
Routed  234/607 Partitions, Violations =        6646
Routed  237/607 Partitions, Violations =        6656
Routed  240/607 Partitions, Violations =        6621
Routed  243/607 Partitions, Violations =        6645
Routed  246/607 Partitions, Violations =        6660
Routed  249/607 Partitions, Violations =        6648
Routed  252/607 Partitions, Violations =        6681
Routed  255/607 Partitions, Violations =        6662
Routed  258/607 Partitions, Violations =        6678
Routed  261/607 Partitions, Violations =        6645
Routed  264/607 Partitions, Violations =        6693
Routed  267/607 Partitions, Violations =        6669
Routed  270/607 Partitions, Violations =        6673
Routed  273/607 Partitions, Violations =        6692
Routed  276/607 Partitions, Violations =        6700
Routed  279/607 Partitions, Violations =        6687
Routed  282/607 Partitions, Violations =        6658
Routed  285/607 Partitions, Violations =        6666
Routed  288/607 Partitions, Violations =        6674
Routed  291/607 Partitions, Violations =        6693
Routed  294/607 Partitions, Violations =        6699
Routed  297/607 Partitions, Violations =        6700
Routed  300/607 Partitions, Violations =        6723
Routed  303/607 Partitions, Violations =        6720
Routed  306/607 Partitions, Violations =        6707
Routed  309/607 Partitions, Violations =        6742
Routed  312/607 Partitions, Violations =        6722
Routed  315/607 Partitions, Violations =        6716
Routed  318/607 Partitions, Violations =        6726
Routed  321/607 Partitions, Violations =        6735
Routed  324/607 Partitions, Violations =        6715
Routed  327/607 Partitions, Violations =        6727
Routed  330/607 Partitions, Violations =        6728
Routed  333/607 Partitions, Violations =        6722
Routed  336/607 Partitions, Violations =        6727
Routed  339/607 Partitions, Violations =        6734
Routed  342/607 Partitions, Violations =        6709
Routed  345/607 Partitions, Violations =        6724
Routed  348/607 Partitions, Violations =        6722
Routed  351/607 Partitions, Violations =        6736
Routed  354/607 Partitions, Violations =        6718
Routed  357/607 Partitions, Violations =        6716
Routed  360/607 Partitions, Violations =        6699
Routed  363/607 Partitions, Violations =        6704
Routed  366/607 Partitions, Violations =        6704
Routed  369/607 Partitions, Violations =        6688
Routed  372/607 Partitions, Violations =        6696
Routed  375/607 Partitions, Violations =        6714
Routed  378/607 Partitions, Violations =        6696
Routed  381/607 Partitions, Violations =        6705
Routed  384/607 Partitions, Violations =        6694
Routed  387/607 Partitions, Violations =        6714
Routed  390/607 Partitions, Violations =        6746
Routed  393/607 Partitions, Violations =        6716
Routed  396/607 Partitions, Violations =        6719
Routed  399/607 Partitions, Violations =        6733
Routed  402/607 Partitions, Violations =        6722
Routed  405/607 Partitions, Violations =        6723
Routed  408/607 Partitions, Violations =        6746
Routed  411/607 Partitions, Violations =        6732
Routed  414/607 Partitions, Violations =        6734
Routed  417/607 Partitions, Violations =        6749
Routed  420/607 Partitions, Violations =        6727
Routed  423/607 Partitions, Violations =        6757
Routed  426/607 Partitions, Violations =        6765
Routed  429/607 Partitions, Violations =        6745
Routed  432/607 Partitions, Violations =        6766
Routed  435/607 Partitions, Violations =        6752
Routed  438/607 Partitions, Violations =        6774
Routed  441/607 Partitions, Violations =        6743
Routed  444/607 Partitions, Violations =        6744
Routed  447/607 Partitions, Violations =        6750
Routed  450/607 Partitions, Violations =        6749
Routed  453/607 Partitions, Violations =        6770
Routed  456/607 Partitions, Violations =        6758
Routed  459/607 Partitions, Violations =        6765
Routed  462/607 Partitions, Violations =        6767
Routed  465/607 Partitions, Violations =        6758
Routed  468/607 Partitions, Violations =        6752
Routed  471/607 Partitions, Violations =        6775
Routed  474/607 Partitions, Violations =        6757
Routed  477/607 Partitions, Violations =        6761
Routed  480/607 Partitions, Violations =        6776
Routed  483/607 Partitions, Violations =        6785
Routed  486/607 Partitions, Violations =        6774
Routed  489/607 Partitions, Violations =        6807
Routed  492/607 Partitions, Violations =        6799
Routed  495/607 Partitions, Violations =        6794
Routed  498/607 Partitions, Violations =        6794
Routed  501/607 Partitions, Violations =        6806
Routed  504/607 Partitions, Violations =        6798
Routed  507/607 Partitions, Violations =        6804
Routed  510/607 Partitions, Violations =        6819
Routed  513/607 Partitions, Violations =        6806
Routed  516/607 Partitions, Violations =        6806
Routed  519/607 Partitions, Violations =        6823
Routed  522/607 Partitions, Violations =        6835
Routed  525/607 Partitions, Violations =        6840
Routed  528/607 Partitions, Violations =        6828
Routed  531/607 Partitions, Violations =        6831
Routed  534/607 Partitions, Violations =        6832
Routed  537/607 Partitions, Violations =        6835
Routed  540/607 Partitions, Violations =        6832
Routed  543/607 Partitions, Violations =        6830
Routed  546/607 Partitions, Violations =        6843
Routed  549/607 Partitions, Violations =        6836
Routed  552/607 Partitions, Violations =        6839
Routed  555/607 Partitions, Violations =        6836
Routed  558/607 Partitions, Violations =        6838
Routed  561/607 Partitions, Violations =        6844
Routed  564/607 Partitions, Violations =        6847
Routed  567/607 Partitions, Violations =        6848
Routed  570/607 Partitions, Violations =        6849
Routed  573/607 Partitions, Violations =        6859
Routed  576/607 Partitions, Violations =        6858
Routed  579/607 Partitions, Violations =        6858
Routed  582/607 Partitions, Violations =        6856
Routed  585/607 Partitions, Violations =        6867
Routed  588/607 Partitions, Violations =        6867
Routed  591/607 Partitions, Violations =        6868
Routed  594/607 Partitions, Violations =        6887
Routed  597/607 Partitions, Violations =        6894
Routed  600/607 Partitions, Violations =        6894
Routed  603/607 Partitions, Violations =        6896
Routed  606/607 Partitions, Violations =        6896

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      6896
        Diff net spacing : 1081
        Double pattern hard mask space : 1814
        End of line enclosure : 35
        Less than minimum area : 182
        Less than minimum width : 144
        Local double pattern cycle : 5
        Off-grid : 43
        Same net spacing : 12
        Same net via-cut spacing : 65
        Short : 3002
        Internal-only types : 513

[Iter 1] Elapsed real time: 0:00:41 
[Iter 1] Elapsed cpu  time: sys=0:00:04 usr=0:03:30 total=0:03:34
[Iter 1] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 1] Total (MB): Used  132  Alloctr  134  Proc 4043 

End DR iteration 1 with 607 parts

Start DR iteration 2: non-uniform partition
Routed  1/548 Partitions, Violations =  6693
Routed  2/548 Partitions, Violations =  6737
Routed  4/548 Partitions, Violations =  6702
Routed  6/548 Partitions, Violations =  6695
Routed  8/548 Partitions, Violations =  6685
Routed  10/548 Partitions, Violations = 6727
Routed  12/548 Partitions, Violations = 6669
Routed  14/548 Partitions, Violations = 6695
Routed  16/548 Partitions, Violations = 6706
Routed  18/548 Partitions, Violations = 6698
Routed  20/548 Partitions, Violations = 6731
Routed  22/548 Partitions, Violations = 6720
Routed  24/548 Partitions, Violations = 6692
Routed  26/548 Partitions, Violations = 6690
Routed  28/548 Partitions, Violations = 6675
Routed  30/548 Partitions, Violations = 6717
Routed  32/548 Partitions, Violations = 6665
Routed  34/548 Partitions, Violations = 6664
Routed  36/548 Partitions, Violations = 6708
Routed  38/548 Partitions, Violations = 6672
Routed  40/548 Partitions, Violations = 6699
Routed  42/548 Partitions, Violations = 6682
Routed  44/548 Partitions, Violations = 6713
Routed  46/548 Partitions, Violations = 6754
Routed  48/548 Partitions, Violations = 6725
Routed  50/548 Partitions, Violations = 6740
Routed  52/548 Partitions, Violations = 6779
Routed  54/548 Partitions, Violations = 6730
Routed  56/548 Partitions, Violations = 6802
Routed  58/548 Partitions, Violations = 6784
Routed  60/548 Partitions, Violations = 6809
Routed  62/548 Partitions, Violations = 6793
Routed  64/548 Partitions, Violations = 6792
Routed  66/548 Partitions, Violations = 6796
Routed  68/548 Partitions, Violations = 6814
Routed  70/548 Partitions, Violations = 6812
Routed  72/548 Partitions, Violations = 6812
Routed  74/548 Partitions, Violations = 6832
Routed  76/548 Partitions, Violations = 6835
Routed  78/548 Partitions, Violations = 6807
Routed  80/548 Partitions, Violations = 6805
Routed  82/548 Partitions, Violations = 6793
Routed  84/548 Partitions, Violations = 6800
Routed  86/548 Partitions, Violations = 6819
Routed  88/548 Partitions, Violations = 6819
Routed  90/548 Partitions, Violations = 6795
Routed  92/548 Partitions, Violations = 6831
Routed  94/548 Partitions, Violations = 6788
Routed  96/548 Partitions, Violations = 6786
Routed  98/548 Partitions, Violations = 6776
Routed  100/548 Partitions, Violations =        6773
Routed  102/548 Partitions, Violations =        6773
Routed  104/548 Partitions, Violations =        6780
Routed  106/548 Partitions, Violations =        6768
Routed  108/548 Partitions, Violations =        6774
Routed  110/548 Partitions, Violations =        6779
Routed  112/548 Partitions, Violations =        6797
Routed  114/548 Partitions, Violations =        6756
Routed  116/548 Partitions, Violations =        6784
Routed  118/548 Partitions, Violations =        6772
Routed  120/548 Partitions, Violations =        6787
Routed  122/548 Partitions, Violations =        6820
Routed  124/548 Partitions, Violations =        6825
Routed  126/548 Partitions, Violations =        6800
Routed  128/548 Partitions, Violations =        6791
Routed  130/548 Partitions, Violations =        6773
Routed  132/548 Partitions, Violations =        6754
Routed  134/548 Partitions, Violations =        6753
Routed  136/548 Partitions, Violations =        6739
Routed  138/548 Partitions, Violations =        6740
Routed  140/548 Partitions, Violations =        6751
Routed  142/548 Partitions, Violations =        6763
Routed  144/548 Partitions, Violations =        6775
Routed  146/548 Partitions, Violations =        6775
Routed  148/548 Partitions, Violations =        6769
Routed  150/548 Partitions, Violations =        6800
Routed  152/548 Partitions, Violations =        6779
Routed  154/548 Partitions, Violations =        6805
Routed  156/548 Partitions, Violations =        6780
Routed  158/548 Partitions, Violations =        6827
Routed  160/548 Partitions, Violations =        6819
Routed  162/548 Partitions, Violations =        6846
Routed  164/548 Partitions, Violations =        6824
Routed  166/548 Partitions, Violations =        6825
Routed  168/548 Partitions, Violations =        6825
Routed  170/548 Partitions, Violations =        6847
Routed  172/548 Partitions, Violations =        6862
Routed  174/548 Partitions, Violations =        6858
Routed  176/548 Partitions, Violations =        6874
Routed  178/548 Partitions, Violations =        6884
Routed  180/548 Partitions, Violations =        6903
Routed  182/548 Partitions, Violations =        6883
Routed  184/548 Partitions, Violations =        6904
Routed  186/548 Partitions, Violations =        6893
Routed  188/548 Partitions, Violations =        6906
Routed  190/548 Partitions, Violations =        6917
Routed  192/548 Partitions, Violations =        6958
Routed  194/548 Partitions, Violations =        6929
Routed  196/548 Partitions, Violations =        6928
Routed  198/548 Partitions, Violations =        6928
Routed  200/548 Partitions, Violations =        6913
Routed  202/548 Partitions, Violations =        6904
Routed  204/548 Partitions, Violations =        6931
Routed  206/548 Partitions, Violations =        6951
Routed  208/548 Partitions, Violations =        6925
Routed  210/548 Partitions, Violations =        6923
Routed  212/548 Partitions, Violations =        6929
Routed  214/548 Partitions, Violations =        6961
Routed  216/548 Partitions, Violations =        6962
Routed  218/548 Partitions, Violations =        6965
Routed  220/548 Partitions, Violations =        6968
Routed  222/548 Partitions, Violations =        6987
Routed  224/548 Partitions, Violations =        7003
Routed  226/548 Partitions, Violations =        6985
Routed  228/548 Partitions, Violations =        6988
Routed  230/548 Partitions, Violations =        6997
Routed  232/548 Partitions, Violations =        6993
Routed  234/548 Partitions, Violations =        6996
Routed  236/548 Partitions, Violations =        7042
Routed  238/548 Partitions, Violations =        7036
Routed  240/548 Partitions, Violations =        7049
Routed  242/548 Partitions, Violations =        7044
Routed  244/548 Partitions, Violations =        7050
Routed  246/548 Partitions, Violations =        7054
Routed  248/548 Partitions, Violations =        7053
Routed  250/548 Partitions, Violations =        7052
Routed  252/548 Partitions, Violations =        7060
Routed  254/548 Partitions, Violations =        7057
Routed  256/548 Partitions, Violations =        7034
Routed  258/548 Partitions, Violations =        7080
Routed  260/548 Partitions, Violations =        7101
Routed  262/548 Partitions, Violations =        7099
Routed  264/548 Partitions, Violations =        7107
Routed  266/548 Partitions, Violations =        7112
Routed  268/548 Partitions, Violations =        7129
Routed  270/548 Partitions, Violations =        7128
Routed  272/548 Partitions, Violations =        7117
Routed  274/548 Partitions, Violations =        7125
Routed  276/548 Partitions, Violations =        7139
Routed  278/548 Partitions, Violations =        7143
Routed  280/548 Partitions, Violations =        7186
Routed  282/548 Partitions, Violations =        7169
Routed  284/548 Partitions, Violations =        7149
Routed  286/548 Partitions, Violations =        7193
Routed  288/548 Partitions, Violations =        7165
Routed  290/548 Partitions, Violations =        7154
Routed  292/548 Partitions, Violations =        7172
Routed  294/548 Partitions, Violations =        7168
Routed  296/548 Partitions, Violations =        7207
Routed  298/548 Partitions, Violations =        7207
Routed  300/548 Partitions, Violations =        7221
Routed  302/548 Partitions, Violations =        7197
Routed  304/548 Partitions, Violations =        7190
Routed  306/548 Partitions, Violations =        7190
Routed  308/548 Partitions, Violations =        7205
Routed  310/548 Partitions, Violations =        7200
Routed  312/548 Partitions, Violations =        7205
Routed  314/548 Partitions, Violations =        7225
Routed  316/548 Partitions, Violations =        7217
Routed  318/548 Partitions, Violations =        7224
Routed  320/548 Partitions, Violations =        7259
Routed  322/548 Partitions, Violations =        7193
Routed  324/548 Partitions, Violations =        7244
Routed  326/548 Partitions, Violations =        7245
Routed  328/548 Partitions, Violations =        7260
Routed  330/548 Partitions, Violations =        7236
Routed  332/548 Partitions, Violations =        7249
Routed  334/548 Partitions, Violations =        7239
Routed  336/548 Partitions, Violations =        7251
Routed  338/548 Partitions, Violations =        7248
Routed  340/548 Partitions, Violations =        7261
Routed  342/548 Partitions, Violations =        7256
Routed  344/548 Partitions, Violations =        7235
Routed  346/548 Partitions, Violations =        7254
Routed  348/548 Partitions, Violations =        7248
Routed  350/548 Partitions, Violations =        7249
Routed  352/548 Partitions, Violations =        7222
Routed  354/548 Partitions, Violations =        7240
Routed  356/548 Partitions, Violations =        7254
Routed  358/548 Partitions, Violations =        7259
Routed  360/548 Partitions, Violations =        7255
Routed  362/548 Partitions, Violations =        7272
Routed  364/548 Partitions, Violations =        7241
Routed  366/548 Partitions, Violations =        7254
Routed  368/548 Partitions, Violations =        7264
Routed  370/548 Partitions, Violations =        7265
Routed  372/548 Partitions, Violations =        7268
Routed  374/548 Partitions, Violations =        7273
Routed  376/548 Partitions, Violations =        7298
Routed  378/548 Partitions, Violations =        7302
Routed  380/548 Partitions, Violations =        7301
Routed  382/548 Partitions, Violations =        7302
Routed  384/548 Partitions, Violations =        7296
Routed  386/548 Partitions, Violations =        7279
Routed  388/548 Partitions, Violations =        7289
Routed  390/548 Partitions, Violations =        7306
Routed  392/548 Partitions, Violations =        7312
Routed  394/548 Partitions, Violations =        7310
Routed  396/548 Partitions, Violations =        7315
Routed  398/548 Partitions, Violations =        7313
Routed  400/548 Partitions, Violations =        7309
Routed  402/548 Partitions, Violations =        7315
Routed  404/548 Partitions, Violations =        7311
Routed  406/548 Partitions, Violations =        7322
Routed  408/548 Partitions, Violations =        7311
Routed  410/548 Partitions, Violations =        7318
Routed  412/548 Partitions, Violations =        7345
Routed  414/548 Partitions, Violations =        7341
Routed  416/548 Partitions, Violations =        7326
Routed  418/548 Partitions, Violations =        7344
Routed  420/548 Partitions, Violations =        7372
Routed  422/548 Partitions, Violations =        7348
Routed  424/548 Partitions, Violations =        7335
Routed  426/548 Partitions, Violations =        7369
Routed  428/548 Partitions, Violations =        7349
Routed  430/548 Partitions, Violations =        7345
Routed  432/548 Partitions, Violations =        7364
Routed  434/548 Partitions, Violations =        7386
Routed  436/548 Partitions, Violations =        7354
Routed  438/548 Partitions, Violations =        7374
Routed  440/548 Partitions, Violations =        7379
Routed  442/548 Partitions, Violations =        7395
Routed  444/548 Partitions, Violations =        7388
Routed  446/548 Partitions, Violations =        7397
Routed  448/548 Partitions, Violations =        7397
Routed  450/548 Partitions, Violations =        7414
Routed  452/548 Partitions, Violations =        7417
Routed  454/548 Partitions, Violations =        7419
Routed  456/548 Partitions, Violations =        7424
Routed  458/548 Partitions, Violations =        7442
Routed  460/548 Partitions, Violations =        7424
Routed  462/548 Partitions, Violations =        7428
Routed  464/548 Partitions, Violations =        7441
Routed  466/548 Partitions, Violations =        7447
Routed  468/548 Partitions, Violations =        7444
Routed  470/548 Partitions, Violations =        7456
Routed  472/548 Partitions, Violations =        7446
Routed  474/548 Partitions, Violations =        7437
Routed  476/548 Partitions, Violations =        7469
Routed  478/548 Partitions, Violations =        7473
Routed  480/548 Partitions, Violations =        7483
Routed  482/548 Partitions, Violations =        7493
Routed  484/548 Partitions, Violations =        7488
Routed  486/548 Partitions, Violations =        7499
Routed  488/548 Partitions, Violations =        7501
Routed  490/548 Partitions, Violations =        7511
Routed  492/548 Partitions, Violations =        7517
Routed  494/548 Partitions, Violations =        7527
Routed  496/548 Partitions, Violations =        7529
Routed  498/548 Partitions, Violations =        7536
Routed  500/548 Partitions, Violations =        7536
Routed  502/548 Partitions, Violations =        7546
Routed  504/548 Partitions, Violations =        7545
Routed  506/548 Partitions, Violations =        7545
Routed  508/548 Partitions, Violations =        7557
Routed  510/548 Partitions, Violations =        7561
Routed  512/548 Partitions, Violations =        7571
Routed  514/548 Partitions, Violations =        7566
Routed  516/548 Partitions, Violations =        7545
Routed  518/548 Partitions, Violations =        7586
Routed  520/548 Partitions, Violations =        7586
Routed  522/548 Partitions, Violations =        7587
Routed  524/548 Partitions, Violations =        7587
Routed  526/548 Partitions, Violations =        7587
Routed  528/548 Partitions, Violations =        7585
Routed  530/548 Partitions, Violations =        7585
Routed  532/548 Partitions, Violations =        7585
Routed  534/548 Partitions, Violations =        7585
Routed  536/548 Partitions, Violations =        7586
Routed  538/548 Partitions, Violations =        7586
Routed  540/548 Partitions, Violations =        7594
Routed  542/548 Partitions, Violations =        7593
Routed  544/548 Partitions, Violations =        7600
Routed  546/548 Partitions, Violations =        7598
Routed  548/548 Partitions, Violations =        7591

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      7591
        Diff net spacing : 956
        Double pattern hard mask space : 1937
        End of line enclosure : 80
        Less than minimum area : 336
        Less than minimum width : 117
        Local double pattern cycle : 2
        Off-grid : 155
        Same net spacing : 10
        Same net via-cut spacing : 142
        Short : 3364
        Internal-only types : 492

[Iter 2] Elapsed real time: 0:01:04 
[Iter 2] Elapsed cpu  time: sys=0:00:04 usr=0:04:41 total=0:04:46
[Iter 2] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 2] Total (MB): Used  132  Alloctr  134  Proc 4043 

End DR iteration 2 with 548 parts

Start DR iteration 3: non-uniform partition
Routed  1/516 Partitions, Violations =  7469
Routed  2/516 Partitions, Violations =  7469
Routed  4/516 Partitions, Violations =  7506
Routed  6/516 Partitions, Violations =  7367
Routed  8/516 Partitions, Violations =  7332
Routed  10/516 Partitions, Violations = 7283
Routed  12/516 Partitions, Violations = 7260
Routed  14/516 Partitions, Violations = 7222
Routed  16/516 Partitions, Violations = 7155
Routed  18/516 Partitions, Violations = 7164
Routed  20/516 Partitions, Violations = 7215
Routed  22/516 Partitions, Violations = 7193
Routed  24/516 Partitions, Violations = 7162
Routed  26/516 Partitions, Violations = 7170
Routed  28/516 Partitions, Violations = 7176
Routed  30/516 Partitions, Violations = 7124
Routed  32/516 Partitions, Violations = 7150
Routed  34/516 Partitions, Violations = 7176
Routed  36/516 Partitions, Violations = 7093
Routed  38/516 Partitions, Violations = 7079
Routed  40/516 Partitions, Violations = 7102
Routed  42/516 Partitions, Violations = 7072
Routed  44/516 Partitions, Violations = 7065
Routed  46/516 Partitions, Violations = 7028
Routed  48/516 Partitions, Violations = 7029
Routed  50/516 Partitions, Violations = 6998
Routed  52/516 Partitions, Violations = 7013
Routed  54/516 Partitions, Violations = 7017
Routed  56/516 Partitions, Violations = 6996
Routed  58/516 Partitions, Violations = 6951
Routed  60/516 Partitions, Violations = 6927
Routed  62/516 Partitions, Violations = 6928
Routed  64/516 Partitions, Violations = 6899
Routed  66/516 Partitions, Violations = 6853
Routed  68/516 Partitions, Violations = 6853
Routed  70/516 Partitions, Violations = 6841
Routed  72/516 Partitions, Violations = 6824
Routed  74/516 Partitions, Violations = 6805
Routed  76/516 Partitions, Violations = 6763
Routed  78/516 Partitions, Violations = 6749
Routed  80/516 Partitions, Violations = 6750
Routed  82/516 Partitions, Violations = 6679
Routed  84/516 Partitions, Violations = 6688
Routed  86/516 Partitions, Violations = 6652
Routed  88/516 Partitions, Violations = 6649
Routed  90/516 Partitions, Violations = 6634
Routed  92/516 Partitions, Violations = 6623
Routed  94/516 Partitions, Violations = 6622
Routed  96/516 Partitions, Violations = 6646
Routed  98/516 Partitions, Violations = 6609
Routed  100/516 Partitions, Violations =        6592
Routed  102/516 Partitions, Violations =        6545
Routed  104/516 Partitions, Violations =        6539
Routed  106/516 Partitions, Violations =        6496
Routed  108/516 Partitions, Violations =        6497
Routed  110/516 Partitions, Violations =        6486
Routed  112/516 Partitions, Violations =        6464
Routed  114/516 Partitions, Violations =        6437
Routed  116/516 Partitions, Violations =        6467
Routed  118/516 Partitions, Violations =        6441
Routed  120/516 Partitions, Violations =        6453
Routed  122/516 Partitions, Violations =        6460
Routed  124/516 Partitions, Violations =        6427
Routed  126/516 Partitions, Violations =        6455
Routed  128/516 Partitions, Violations =        6439
Routed  130/516 Partitions, Violations =        6476
Routed  132/516 Partitions, Violations =        6446
Routed  134/516 Partitions, Violations =        6477
Routed  136/516 Partitions, Violations =        6428
Routed  138/516 Partitions, Violations =        6420
Routed  140/516 Partitions, Violations =        6437
Routed  142/516 Partitions, Violations =        6409
Routed  144/516 Partitions, Violations =        6409
Routed  146/516 Partitions, Violations =        6389
Routed  148/516 Partitions, Violations =        6371
Routed  150/516 Partitions, Violations =        6353
Routed  152/516 Partitions, Violations =        6353
Routed  154/516 Partitions, Violations =        6349
Routed  156/516 Partitions, Violations =        6340
Routed  158/516 Partitions, Violations =        6353
Routed  160/516 Partitions, Violations =        6326
Routed  162/516 Partitions, Violations =        6317
Routed  164/516 Partitions, Violations =        6338
Routed  166/516 Partitions, Violations =        6295
Routed  168/516 Partitions, Violations =        6287
Routed  170/516 Partitions, Violations =        6295
Routed  172/516 Partitions, Violations =        6254
Routed  174/516 Partitions, Violations =        6259
Routed  176/516 Partitions, Violations =        6283
Routed  178/516 Partitions, Violations =        6226
Routed  180/516 Partitions, Violations =        6201
Routed  182/516 Partitions, Violations =        6206
Routed  184/516 Partitions, Violations =        6231
Routed  186/516 Partitions, Violations =        6198
Routed  188/516 Partitions, Violations =        6229
Routed  190/516 Partitions, Violations =        6215
Routed  192/516 Partitions, Violations =        6172
Routed  194/516 Partitions, Violations =        6163
Routed  196/516 Partitions, Violations =        6180
Routed  198/516 Partitions, Violations =        6182
Routed  200/516 Partitions, Violations =        6179
Routed  202/516 Partitions, Violations =        6174
Routed  204/516 Partitions, Violations =        6152
Routed  206/516 Partitions, Violations =        6167
Routed  208/516 Partitions, Violations =        6153
Routed  210/516 Partitions, Violations =        6172
Routed  212/516 Partitions, Violations =        6187
Routed  214/516 Partitions, Violations =        6192
Routed  216/516 Partitions, Violations =        6159
Routed  218/516 Partitions, Violations =        6160
Routed  220/516 Partitions, Violations =        6140
Routed  222/516 Partitions, Violations =        6155
Routed  224/516 Partitions, Violations =        6161
Routed  226/516 Partitions, Violations =        6150
Routed  228/516 Partitions, Violations =        6147
Routed  230/516 Partitions, Violations =        6128
Routed  232/516 Partitions, Violations =        6115
Routed  234/516 Partitions, Violations =        6091
Routed  236/516 Partitions, Violations =        6095
Routed  238/516 Partitions, Violations =        6101
Routed  240/516 Partitions, Violations =        6100
Routed  242/516 Partitions, Violations =        6081
Routed  244/516 Partitions, Violations =        6091
Routed  246/516 Partitions, Violations =        6083
Routed  248/516 Partitions, Violations =        6055
Routed  250/516 Partitions, Violations =        6059
Routed  252/516 Partitions, Violations =        6066
Routed  254/516 Partitions, Violations =        6055
Routed  256/516 Partitions, Violations =        6031
Routed  258/516 Partitions, Violations =        6049
Routed  260/516 Partitions, Violations =        6057
Routed  262/516 Partitions, Violations =        6030
Routed  264/516 Partitions, Violations =        6045
Routed  266/516 Partitions, Violations =        6025
Routed  268/516 Partitions, Violations =        6048
Routed  270/516 Partitions, Violations =        6031
Routed  272/516 Partitions, Violations =        6031
Routed  274/516 Partitions, Violations =        6001
Routed  276/516 Partitions, Violations =        6006
Routed  278/516 Partitions, Violations =        6024
Routed  280/516 Partitions, Violations =        6025
Routed  282/516 Partitions, Violations =        6022
Routed  284/516 Partitions, Violations =        6030
Routed  286/516 Partitions, Violations =        6031
Routed  288/516 Partitions, Violations =        6017
Routed  290/516 Partitions, Violations =        6008
Routed  292/516 Partitions, Violations =        6015
Routed  294/516 Partitions, Violations =        6011
Routed  296/516 Partitions, Violations =        6006
Routed  298/516 Partitions, Violations =        6003
Routed  300/516 Partitions, Violations =        5993
Routed  302/516 Partitions, Violations =        6006
Routed  304/516 Partitions, Violations =        6024
Routed  306/516 Partitions, Violations =        5969
Routed  308/516 Partitions, Violations =        5978
Routed  310/516 Partitions, Violations =        5960
Routed  312/516 Partitions, Violations =        5966
Routed  314/516 Partitions, Violations =        5962
Routed  316/516 Partitions, Violations =        5975
Routed  318/516 Partitions, Violations =        5986
Routed  320/516 Partitions, Violations =        5986
Routed  322/516 Partitions, Violations =        5995
Routed  324/516 Partitions, Violations =        5998
Routed  326/516 Partitions, Violations =        5964
Routed  328/516 Partitions, Violations =        5981
Routed  330/516 Partitions, Violations =        5963
Routed  332/516 Partitions, Violations =        5960
Routed  334/516 Partitions, Violations =        5971
Routed  336/516 Partitions, Violations =        5978
Routed  338/516 Partitions, Violations =        5964
Routed  340/516 Partitions, Violations =        5983
Routed  342/516 Partitions, Violations =        5997
Routed  344/516 Partitions, Violations =        5957
Routed  346/516 Partitions, Violations =        5964
Routed  348/516 Partitions, Violations =        5979
Routed  350/516 Partitions, Violations =        5969
Routed  352/516 Partitions, Violations =        5979
Routed  354/516 Partitions, Violations =        5966
Routed  356/516 Partitions, Violations =        5957
Routed  358/516 Partitions, Violations =        5962
Routed  360/516 Partitions, Violations =        5915
Routed  362/516 Partitions, Violations =        5955
Routed  364/516 Partitions, Violations =        5962
Routed  366/516 Partitions, Violations =        5954
Routed  368/516 Partitions, Violations =        5961
Routed  370/516 Partitions, Violations =        5955
Routed  372/516 Partitions, Violations =        5944
Routed  374/516 Partitions, Violations =        5932
Routed  376/516 Partitions, Violations =        5870
Routed  378/516 Partitions, Violations =        5869
Routed  380/516 Partitions, Violations =        5853
Routed  382/516 Partitions, Violations =        5862
Routed  384/516 Partitions, Violations =        5878
Routed  386/516 Partitions, Violations =        5871
Routed  388/516 Partitions, Violations =        5871
Routed  390/516 Partitions, Violations =        5864
Routed  392/516 Partitions, Violations =        5870
Routed  394/516 Partitions, Violations =        5865
Routed  396/516 Partitions, Violations =        5873
Routed  398/516 Partitions, Violations =        5864
Routed  400/516 Partitions, Violations =        5882
Routed  402/516 Partitions, Violations =        5881
Routed  404/516 Partitions, Violations =        5869
Routed  406/516 Partitions, Violations =        5869
Routed  408/516 Partitions, Violations =        5872
Routed  410/516 Partitions, Violations =        5868
Routed  412/516 Partitions, Violations =        5888
Routed  414/516 Partitions, Violations =        5884
Routed  416/516 Partitions, Violations =        5872
Routed  418/516 Partitions, Violations =        5874
Routed  420/516 Partitions, Violations =        5875
Routed  422/516 Partitions, Violations =        5875
Routed  424/516 Partitions, Violations =        5877
Routed  426/516 Partitions, Violations =        5856
Routed  428/516 Partitions, Violations =        5878
Routed  430/516 Partitions, Violations =        5881
Routed  432/516 Partitions, Violations =        5878
Routed  434/516 Partitions, Violations =        5867
Routed  436/516 Partitions, Violations =        5843
Routed  438/516 Partitions, Violations =        5857
Routed  440/516 Partitions, Violations =        5855
Routed  442/516 Partitions, Violations =        5849
Routed  444/516 Partitions, Violations =        5841
Routed  446/516 Partitions, Violations =        5831
Routed  448/516 Partitions, Violations =        5818
Routed  450/516 Partitions, Violations =        5830
Routed  452/516 Partitions, Violations =        5828
Routed  454/516 Partitions, Violations =        5828
Routed  456/516 Partitions, Violations =        5828
Routed  458/516 Partitions, Violations =        5828
Routed  460/516 Partitions, Violations =        5830
Routed  462/516 Partitions, Violations =        5835
Routed  464/516 Partitions, Violations =        5837
Routed  466/516 Partitions, Violations =        5829
Routed  468/516 Partitions, Violations =        5825
Routed  470/516 Partitions, Violations =        5813
Routed  472/516 Partitions, Violations =        5815
Routed  474/516 Partitions, Violations =        5821
Routed  476/516 Partitions, Violations =        5818
Routed  478/516 Partitions, Violations =        5828
Routed  480/516 Partitions, Violations =        5827
Routed  482/516 Partitions, Violations =        5828
Routed  484/516 Partitions, Violations =        5828
Routed  486/516 Partitions, Violations =        5830
Routed  488/516 Partitions, Violations =        5830
Routed  490/516 Partitions, Violations =        5830
Routed  492/516 Partitions, Violations =        5830
Routed  494/516 Partitions, Violations =        5832
Routed  496/516 Partitions, Violations =        5830
Routed  498/516 Partitions, Violations =        5830
Routed  500/516 Partitions, Violations =        5830
Routed  502/516 Partitions, Violations =        5830
Routed  504/516 Partitions, Violations =        5830
Routed  506/516 Partitions, Violations =        5809
Routed  508/516 Partitions, Violations =        5830
Routed  510/516 Partitions, Violations =        5830
Routed  512/516 Partitions, Violations =        5830
Routed  514/516 Partitions, Violations =        5829
Routed  516/516 Partitions, Violations =        5829

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      5829
        Diff net spacing : 1295
        Diff net via-cut spacing : 1
        Double pattern hard mask space : 1675
        Less than minimum area : 73
        Less than minimum width : 127
        Off-grid : 63
        Same net via-cut spacing : 36
        Short : 2421
        Internal-only types : 138

[Iter 3] Elapsed real time: 0:01:33 
[Iter 3] Elapsed cpu  time: sys=0:00:05 usr=0:06:10 total=0:06:15
[Iter 3] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 3] Total (MB): Used  132  Alloctr  134  Proc 4043 

End DR iteration 3 with 516 parts

Start DR iteration 4: non-uniform partition
Routed  1/497 Partitions, Violations =  5725
Routed  2/497 Partitions, Violations =  5695
Routed  4/497 Partitions, Violations =  5722
Routed  6/497 Partitions, Violations =  5710
Routed  8/497 Partitions, Violations =  5687
Routed  10/497 Partitions, Violations = 5664
Routed  12/497 Partitions, Violations = 5665
Routed  14/497 Partitions, Violations = 5666
Routed  16/497 Partitions, Violations = 5692
Routed  18/497 Partitions, Violations = 5695
Routed  20/497 Partitions, Violations = 5714
Routed  22/497 Partitions, Violations = 5763
Routed  24/497 Partitions, Violations = 5788
Routed  26/497 Partitions, Violations = 5774
Routed  28/497 Partitions, Violations = 5823
Routed  30/497 Partitions, Violations = 5816
Routed  32/497 Partitions, Violations = 5821
Routed  34/497 Partitions, Violations = 5803
Routed  36/497 Partitions, Violations = 5785
Routed  38/497 Partitions, Violations = 5796
Routed  40/497 Partitions, Violations = 5825
Routed  42/497 Partitions, Violations = 5821
Routed  44/497 Partitions, Violations = 5791
Routed  46/497 Partitions, Violations = 5800
Routed  48/497 Partitions, Violations = 5834
Routed  50/497 Partitions, Violations = 5852
Routed  52/497 Partitions, Violations = 5826
Routed  54/497 Partitions, Violations = 5826
Routed  56/497 Partitions, Violations = 5873
Routed  58/497 Partitions, Violations = 5852
Routed  60/497 Partitions, Violations = 5836
Routed  62/497 Partitions, Violations = 5853
Routed  64/497 Partitions, Violations = 5870
Routed  66/497 Partitions, Violations = 5893
Routed  68/497 Partitions, Violations = 5887
Routed  70/497 Partitions, Violations = 5884
Routed  72/497 Partitions, Violations = 5907
Routed  74/497 Partitions, Violations = 5911
Routed  76/497 Partitions, Violations = 5907
Routed  78/497 Partitions, Violations = 5906
Routed  80/497 Partitions, Violations = 5913
Routed  82/497 Partitions, Violations = 5940
Routed  84/497 Partitions, Violations = 5942
Routed  86/497 Partitions, Violations = 5932
Routed  88/497 Partitions, Violations = 5933
Routed  90/497 Partitions, Violations = 5931
Routed  92/497 Partitions, Violations = 5938
Routed  94/497 Partitions, Violations = 5950
Routed  96/497 Partitions, Violations = 5943
Routed  98/497 Partitions, Violations = 5939
Routed  100/497 Partitions, Violations =        5925
Routed  102/497 Partitions, Violations =        5951
Routed  104/497 Partitions, Violations =        5947
Routed  106/497 Partitions, Violations =        5969
Routed  108/497 Partitions, Violations =        5966
Routed  110/497 Partitions, Violations =        5931
Routed  112/497 Partitions, Violations =        5968
Routed  114/497 Partitions, Violations =        5956
Routed  116/497 Partitions, Violations =        5959
Routed  118/497 Partitions, Violations =        5962
Routed  120/497 Partitions, Violations =        5976
Routed  122/497 Partitions, Violations =        5975
Routed  124/497 Partitions, Violations =        5989
Routed  126/497 Partitions, Violations =        6003
Routed  128/497 Partitions, Violations =        6025
Routed  130/497 Partitions, Violations =        6026
Routed  132/497 Partitions, Violations =        6013
Routed  134/497 Partitions, Violations =        6048
Routed  136/497 Partitions, Violations =        6043
Routed  138/497 Partitions, Violations =        6067
Routed  140/497 Partitions, Violations =        6071
Routed  142/497 Partitions, Violations =        6070
Routed  144/497 Partitions, Violations =        6069
Routed  146/497 Partitions, Violations =        6065
Routed  148/497 Partitions, Violations =        6070
Routed  150/497 Partitions, Violations =        6074
Routed  152/497 Partitions, Violations =        6113
Routed  154/497 Partitions, Violations =        6129
Routed  156/497 Partitions, Violations =        6112
Routed  158/497 Partitions, Violations =        6141
Routed  160/497 Partitions, Violations =        6134
Routed  162/497 Partitions, Violations =        6150
Routed  164/497 Partitions, Violations =        6131
Routed  166/497 Partitions, Violations =        6122
Routed  168/497 Partitions, Violations =        6129
Routed  170/497 Partitions, Violations =        6150
Routed  172/497 Partitions, Violations =        6140
Routed  174/497 Partitions, Violations =        6129
Routed  176/497 Partitions, Violations =        6156
Routed  178/497 Partitions, Violations =        6169
Routed  180/497 Partitions, Violations =        6162
Routed  182/497 Partitions, Violations =        6156
Routed  184/497 Partitions, Violations =        6167
Routed  186/497 Partitions, Violations =        6176
Routed  188/497 Partitions, Violations =        6188
Routed  190/497 Partitions, Violations =        6190
Routed  192/497 Partitions, Violations =        6189
Routed  194/497 Partitions, Violations =        6214
Routed  196/497 Partitions, Violations =        6195
Routed  198/497 Partitions, Violations =        6229
Routed  200/497 Partitions, Violations =        6248
Routed  202/497 Partitions, Violations =        6227
Routed  204/497 Partitions, Violations =        6246
Routed  206/497 Partitions, Violations =        6264
Routed  208/497 Partitions, Violations =        6255
Routed  210/497 Partitions, Violations =        6308
Routed  212/497 Partitions, Violations =        6278
Routed  214/497 Partitions, Violations =        6276
Routed  216/497 Partitions, Violations =        6286
Routed  218/497 Partitions, Violations =        6292
Routed  220/497 Partitions, Violations =        6302
Routed  222/497 Partitions, Violations =        6327
Routed  224/497 Partitions, Violations =        6288
Routed  226/497 Partitions, Violations =        6306
Routed  228/497 Partitions, Violations =        6336
Routed  230/497 Partitions, Violations =        6325
Routed  232/497 Partitions, Violations =        6360
Routed  234/497 Partitions, Violations =        6391
Routed  236/497 Partitions, Violations =        6403
Routed  238/497 Partitions, Violations =        6394
Routed  240/497 Partitions, Violations =        6398
Routed  242/497 Partitions, Violations =        6404
Routed  244/497 Partitions, Violations =        6415
Routed  246/497 Partitions, Violations =        6406
Routed  248/497 Partitions, Violations =        6406
Routed  250/497 Partitions, Violations =        6420
Routed  252/497 Partitions, Violations =        6442
Routed  254/497 Partitions, Violations =        6445
Routed  256/497 Partitions, Violations =        6434
Routed  258/497 Partitions, Violations =        6432
Routed  260/497 Partitions, Violations =        6431
Routed  262/497 Partitions, Violations =        6469
Routed  264/497 Partitions, Violations =        6460
Routed  266/497 Partitions, Violations =        6455
Routed  268/497 Partitions, Violations =        6472
Routed  270/497 Partitions, Violations =        6461
Routed  272/497 Partitions, Violations =        6502
Routed  274/497 Partitions, Violations =        6516
Routed  276/497 Partitions, Violations =        6527
Routed  278/497 Partitions, Violations =        6519
Routed  280/497 Partitions, Violations =        6521
Routed  282/497 Partitions, Violations =        6509
Routed  284/497 Partitions, Violations =        6514
Routed  286/497 Partitions, Violations =        6530
Routed  288/497 Partitions, Violations =        6530
Routed  290/497 Partitions, Violations =        6549
Routed  292/497 Partitions, Violations =        6547
Routed  294/497 Partitions, Violations =        6526
Routed  296/497 Partitions, Violations =        6560
Routed  298/497 Partitions, Violations =        6537
Routed  300/497 Partitions, Violations =        6557
Routed  302/497 Partitions, Violations =        6581
Routed  304/497 Partitions, Violations =        6603
Routed  306/497 Partitions, Violations =        6585
Routed  308/497 Partitions, Violations =        6617
Routed  310/497 Partitions, Violations =        6629
Routed  312/497 Partitions, Violations =        6610
Routed  314/497 Partitions, Violations =        6622
Routed  316/497 Partitions, Violations =        6630
Routed  318/497 Partitions, Violations =        6609
Routed  320/497 Partitions, Violations =        6636
Routed  322/497 Partitions, Violations =        6672
Routed  324/497 Partitions, Violations =        6667
Routed  326/497 Partitions, Violations =        6679
Routed  328/497 Partitions, Violations =        6666
Routed  330/497 Partitions, Violations =        6678
Routed  332/497 Partitions, Violations =        6687
Routed  334/497 Partitions, Violations =        6677
Routed  336/497 Partitions, Violations =        6683
Routed  338/497 Partitions, Violations =        6687
Routed  340/497 Partitions, Violations =        6687
Routed  342/497 Partitions, Violations =        6695
Routed  344/497 Partitions, Violations =        6743
Routed  346/497 Partitions, Violations =        6725
Routed  348/497 Partitions, Violations =        6730
Routed  350/497 Partitions, Violations =        6734
Routed  352/497 Partitions, Violations =        6761
Routed  354/497 Partitions, Violations =        6771
Routed  356/497 Partitions, Violations =        6751
Routed  358/497 Partitions, Violations =        6761
Routed  360/497 Partitions, Violations =        6772
Routed  362/497 Partitions, Violations =        6781
Routed  364/497 Partitions, Violations =        6789
Routed  366/497 Partitions, Violations =        6823
Routed  368/497 Partitions, Violations =        6793
Routed  370/497 Partitions, Violations =        6797
Routed  372/497 Partitions, Violations =        6805
Routed  374/497 Partitions, Violations =        6800
Routed  376/497 Partitions, Violations =        6816
Routed  378/497 Partitions, Violations =        6812
Routed  380/497 Partitions, Violations =        6825
Routed  382/497 Partitions, Violations =        6838
Routed  384/497 Partitions, Violations =        6841
Routed  386/497 Partitions, Violations =        6841
Routed  388/497 Partitions, Violations =        6864
Routed  390/497 Partitions, Violations =        6863
Routed  392/497 Partitions, Violations =        6863
Routed  394/497 Partitions, Violations =        6855
Routed  396/497 Partitions, Violations =        6887
Routed  398/497 Partitions, Violations =        6892
Routed  400/497 Partitions, Violations =        6899
Routed  402/497 Partitions, Violations =        6905
Routed  404/497 Partitions, Violations =        6897
Routed  406/497 Partitions, Violations =        6897
Routed  408/497 Partitions, Violations =        6894
Routed  410/497 Partitions, Violations =        6931
Routed  412/497 Partitions, Violations =        6913
Routed  414/497 Partitions, Violations =        6929
Routed  416/497 Partitions, Violations =        6941
Routed  418/497 Partitions, Violations =        6947
Routed  420/497 Partitions, Violations =        6935
Routed  422/497 Partitions, Violations =        6948
Routed  424/497 Partitions, Violations =        6941
Routed  426/497 Partitions, Violations =        6962
Routed  428/497 Partitions, Violations =        6958
Routed  430/497 Partitions, Violations =        6968
Routed  432/497 Partitions, Violations =        6987
Routed  434/497 Partitions, Violations =        7002
Routed  436/497 Partitions, Violations =        7018
Routed  438/497 Partitions, Violations =        7031
Routed  440/497 Partitions, Violations =        7031
Routed  442/497 Partitions, Violations =        7030
Routed  444/497 Partitions, Violations =        7040
Routed  446/497 Partitions, Violations =        7039
Routed  448/497 Partitions, Violations =        7040
Routed  450/497 Partitions, Violations =        7035
Routed  452/497 Partitions, Violations =        7049
Routed  454/497 Partitions, Violations =        7069
Routed  456/497 Partitions, Violations =        7069
Routed  458/497 Partitions, Violations =        7071
Routed  460/497 Partitions, Violations =        7081
Routed  462/497 Partitions, Violations =        7086
Routed  464/497 Partitions, Violations =        7105
Routed  466/497 Partitions, Violations =        7110
Routed  468/497 Partitions, Violations =        7119
Routed  470/497 Partitions, Violations =        7128
Routed  472/497 Partitions, Violations =        7132
Routed  474/497 Partitions, Violations =        7135
Routed  476/497 Partitions, Violations =        7134
Routed  478/497 Partitions, Violations =        7145
Routed  480/497 Partitions, Violations =        7149
Routed  482/497 Partitions, Violations =        7157
Routed  484/497 Partitions, Violations =        7162
Routed  486/497 Partitions, Violations =        7173
Routed  488/497 Partitions, Violations =        7173
Routed  490/497 Partitions, Violations =        7176
Routed  492/497 Partitions, Violations =        7177
Routed  494/497 Partitions, Violations =        7166
Routed  496/497 Partitions, Violations =        7170

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      7170
        Diff net spacing : 1000
        Double pattern hard mask space : 1877
        End of line enclosure : 60
        Less than minimum area : 284
        Less than minimum width : 108
        Local double pattern cycle : 2
        Off-grid : 135
        Same net spacing : 7
        Same net via-cut spacing : 132
        Short : 3172
        Internal-only types : 393

[Iter 4] Elapsed real time: 0:02:10 
[Iter 4] Elapsed cpu  time: sys=0:00:05 usr=0:08:08 total=0:08:13
[Iter 4] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 4] Total (MB): Used  132  Alloctr  135  Proc 4043 

End DR iteration 4 with 497 parts

Start DR iteration 5: non-uniform partition
Routed  1/527 Partitions, Violations =  7056
Routed  2/527 Partitions, Violations =  7044
Routed  4/527 Partitions, Violations =  6980
Routed  6/527 Partitions, Violations =  6916
Routed  8/527 Partitions, Violations =  6922
Routed  10/527 Partitions, Violations = 6941
Routed  12/527 Partitions, Violations = 6922
Routed  14/527 Partitions, Violations = 6968
Routed  16/527 Partitions, Violations = 6850
Routed  18/527 Partitions, Violations = 6814
Routed  20/527 Partitions, Violations = 6775
Routed  22/527 Partitions, Violations = 6787
Routed  24/527 Partitions, Violations = 6770
Routed  26/527 Partitions, Violations = 6743
Routed  28/527 Partitions, Violations = 6775
Routed  30/527 Partitions, Violations = 6741
Routed  32/527 Partitions, Violations = 6700
Routed  34/527 Partitions, Violations = 6743
Routed  36/527 Partitions, Violations = 6717
Routed  38/527 Partitions, Violations = 6728
Routed  40/527 Partitions, Violations = 6670
Routed  42/527 Partitions, Violations = 6650
Routed  44/527 Partitions, Violations = 6627
Routed  46/527 Partitions, Violations = 6613
Routed  48/527 Partitions, Violations = 6591
Routed  50/527 Partitions, Violations = 6576
Routed  52/527 Partitions, Violations = 6548
Routed  54/527 Partitions, Violations = 6486
Routed  56/527 Partitions, Violations = 6478
Routed  58/527 Partitions, Violations = 6470
Routed  60/527 Partitions, Violations = 6489
Routed  62/527 Partitions, Violations = 6417
Routed  64/527 Partitions, Violations = 6438
Routed  66/527 Partitions, Violations = 6443
Routed  68/527 Partitions, Violations = 6440
Routed  70/527 Partitions, Violations = 6409
Routed  72/527 Partitions, Violations = 6397
Routed  74/527 Partitions, Violations = 6382
Routed  76/527 Partitions, Violations = 6373
Routed  78/527 Partitions, Violations = 6392
Routed  80/527 Partitions, Violations = 6391
Routed  82/527 Partitions, Violations = 6365
Routed  84/527 Partitions, Violations = 6356
Routed  86/527 Partitions, Violations = 6341
Routed  88/527 Partitions, Violations = 6338
Routed  90/527 Partitions, Violations = 6317
Routed  92/527 Partitions, Violations = 6336
Routed  94/527 Partitions, Violations = 6327
Routed  96/527 Partitions, Violations = 6314
Routed  98/527 Partitions, Violations = 6269
Routed  100/527 Partitions, Violations =        6264
Routed  102/527 Partitions, Violations =        6254
Routed  104/527 Partitions, Violations =        6242
Routed  106/527 Partitions, Violations =        6229
Routed  108/527 Partitions, Violations =        6234
Routed  110/527 Partitions, Violations =        6227
Routed  112/527 Partitions, Violations =        6233
Routed  114/527 Partitions, Violations =        6235
Routed  116/527 Partitions, Violations =        6239
Routed  118/527 Partitions, Violations =        6243
Routed  120/527 Partitions, Violations =        6240
Routed  122/527 Partitions, Violations =        6212
Routed  124/527 Partitions, Violations =        6242
Routed  126/527 Partitions, Violations =        6213
Routed  128/527 Partitions, Violations =        6196
Routed  130/527 Partitions, Violations =        6176
Routed  132/527 Partitions, Violations =        6142
Routed  134/527 Partitions, Violations =        6170
Routed  136/527 Partitions, Violations =        6131
Routed  138/527 Partitions, Violations =        6111
Routed  140/527 Partitions, Violations =        6126
Routed  142/527 Partitions, Violations =        6106
Routed  144/527 Partitions, Violations =        6107
Routed  146/527 Partitions, Violations =        6115
Routed  148/527 Partitions, Violations =        6079
Routed  150/527 Partitions, Violations =        6092
Routed  152/527 Partitions, Violations =        6065
Routed  154/527 Partitions, Violations =        6055
Routed  156/527 Partitions, Violations =        6071
Routed  158/527 Partitions, Violations =        6088
Routed  160/527 Partitions, Violations =        6094
Routed  162/527 Partitions, Violations =        6067
Routed  164/527 Partitions, Violations =        6063
Routed  166/527 Partitions, Violations =        6062
Routed  168/527 Partitions, Violations =        6067
Routed  170/527 Partitions, Violations =        6037
Routed  172/527 Partitions, Violations =        6039
Routed  174/527 Partitions, Violations =        6046
Routed  176/527 Partitions, Violations =        6018
Routed  178/527 Partitions, Violations =        6029
Routed  180/527 Partitions, Violations =        6069
Routed  182/527 Partitions, Violations =        6063
Routed  184/527 Partitions, Violations =        6034
Routed  186/527 Partitions, Violations =        6025
Routed  188/527 Partitions, Violations =        6034
Routed  190/527 Partitions, Violations =        6050
Routed  192/527 Partitions, Violations =        6012
Routed  194/527 Partitions, Violations =        6016
Routed  196/527 Partitions, Violations =        6015
Routed  198/527 Partitions, Violations =        5997
Routed  200/527 Partitions, Violations =        5985
Routed  202/527 Partitions, Violations =        6002
Routed  204/527 Partitions, Violations =        6010
Routed  206/527 Partitions, Violations =        5990
Routed  208/527 Partitions, Violations =        6019
Routed  210/527 Partitions, Violations =        5976
Routed  212/527 Partitions, Violations =        5979
Routed  214/527 Partitions, Violations =        5951
Routed  216/527 Partitions, Violations =        5937
Routed  218/527 Partitions, Violations =        5950
Routed  220/527 Partitions, Violations =        5962
Routed  222/527 Partitions, Violations =        5982
Routed  224/527 Partitions, Violations =        5974
Routed  226/527 Partitions, Violations =        5971
Routed  228/527 Partitions, Violations =        5990
Routed  230/527 Partitions, Violations =        5974
Routed  232/527 Partitions, Violations =        5980
Routed  234/527 Partitions, Violations =        5982
Routed  236/527 Partitions, Violations =        5980
Routed  238/527 Partitions, Violations =        5965
Routed  240/527 Partitions, Violations =        5968
Routed  242/527 Partitions, Violations =        5961
Routed  244/527 Partitions, Violations =        5954
Routed  246/527 Partitions, Violations =        5954
Routed  248/527 Partitions, Violations =        5981
Routed  250/527 Partitions, Violations =        5971
Routed  252/527 Partitions, Violations =        5956
Routed  254/527 Partitions, Violations =        5971
Routed  256/527 Partitions, Violations =        5948
Routed  258/527 Partitions, Violations =        5962
Routed  260/527 Partitions, Violations =        5965
Routed  262/527 Partitions, Violations =        5965
Routed  264/527 Partitions, Violations =        5967
Routed  266/527 Partitions, Violations =        5954
Routed  268/527 Partitions, Violations =        5956
Routed  270/527 Partitions, Violations =        5941
Routed  272/527 Partitions, Violations =        5949
Routed  274/527 Partitions, Violations =        5955
Routed  276/527 Partitions, Violations =        5920
Routed  278/527 Partitions, Violations =        5922
Routed  280/527 Partitions, Violations =        5943
Routed  282/527 Partitions, Violations =        5934
Routed  284/527 Partitions, Violations =        5945
Routed  286/527 Partitions, Violations =        5962
Routed  288/527 Partitions, Violations =        5950
Routed  290/527 Partitions, Violations =        5933
Routed  292/527 Partitions, Violations =        5940
Routed  294/527 Partitions, Violations =        5939
Routed  296/527 Partitions, Violations =        5927
Routed  298/527 Partitions, Violations =        5921
Routed  300/527 Partitions, Violations =        5942
Routed  302/527 Partitions, Violations =        5909
Routed  304/527 Partitions, Violations =        5940
Routed  306/527 Partitions, Violations =        5903
Routed  308/527 Partitions, Violations =        5911
Routed  310/527 Partitions, Violations =        5910
Routed  312/527 Partitions, Violations =        5909
Routed  314/527 Partitions, Violations =        5906
Routed  316/527 Partitions, Violations =        5909
Routed  318/527 Partitions, Violations =        5917
Routed  320/527 Partitions, Violations =        5936
Routed  322/527 Partitions, Violations =        5940
Routed  324/527 Partitions, Violations =        5931
Routed  326/527 Partitions, Violations =        5923
Routed  328/527 Partitions, Violations =        5912
Routed  330/527 Partitions, Violations =        5923
Routed  332/527 Partitions, Violations =        5911
Routed  334/527 Partitions, Violations =        5919
Routed  336/527 Partitions, Violations =        5945
Routed  338/527 Partitions, Violations =        5922
Routed  340/527 Partitions, Violations =        5915
Routed  342/527 Partitions, Violations =        5943
Routed  344/527 Partitions, Violations =        5937
Routed  346/527 Partitions, Violations =        5908
Routed  348/527 Partitions, Violations =        5905
Routed  350/527 Partitions, Violations =        5919
Routed  352/527 Partitions, Violations =        5900
Routed  354/527 Partitions, Violations =        5916
Routed  356/527 Partitions, Violations =        5900
Routed  358/527 Partitions, Violations =        5911
Routed  360/527 Partitions, Violations =        5898
Routed  362/527 Partitions, Violations =        5928
Routed  364/527 Partitions, Violations =        5932
Routed  366/527 Partitions, Violations =        5936
Routed  368/527 Partitions, Violations =        5934
Routed  370/527 Partitions, Violations =        5934
Routed  372/527 Partitions, Violations =        5929
Routed  374/527 Partitions, Violations =        5930
Routed  376/527 Partitions, Violations =        5932
Routed  378/527 Partitions, Violations =        5934
Routed  380/527 Partitions, Violations =        5933
Routed  382/527 Partitions, Violations =        5962
Routed  384/527 Partitions, Violations =        5946
Routed  386/527 Partitions, Violations =        5930
Routed  388/527 Partitions, Violations =        5929
Routed  390/527 Partitions, Violations =        5922
Routed  392/527 Partitions, Violations =        5909
Routed  394/527 Partitions, Violations =        5914
Routed  396/527 Partitions, Violations =        5899
Routed  398/527 Partitions, Violations =        5878
Routed  400/527 Partitions, Violations =        5899
Routed  402/527 Partitions, Violations =        5897
Routed  404/527 Partitions, Violations =        5904
Routed  406/527 Partitions, Violations =        5885
Routed  408/527 Partitions, Violations =        5906
Routed  410/527 Partitions, Violations =        5904
Routed  412/527 Partitions, Violations =        5913
Routed  414/527 Partitions, Violations =        5909
Routed  416/527 Partitions, Violations =        5901
Routed  418/527 Partitions, Violations =        5920
Routed  420/527 Partitions, Violations =        5888
Routed  422/527 Partitions, Violations =        5896
Routed  424/527 Partitions, Violations =        5930
Routed  426/527 Partitions, Violations =        5908
Routed  428/527 Partitions, Violations =        5892
Routed  430/527 Partitions, Violations =        5859
Routed  432/527 Partitions, Violations =        5885
Routed  434/527 Partitions, Violations =        5867
Routed  436/527 Partitions, Violations =        5861
Routed  438/527 Partitions, Violations =        5860
Routed  440/527 Partitions, Violations =        5854
Routed  442/527 Partitions, Violations =        5859
Routed  444/527 Partitions, Violations =        5868
Routed  446/527 Partitions, Violations =        5853
Routed  448/527 Partitions, Violations =        5846
Routed  450/527 Partitions, Violations =        5840
Routed  452/527 Partitions, Violations =        5852
Routed  454/527 Partitions, Violations =        5846
Routed  456/527 Partitions, Violations =        5844
Routed  458/527 Partitions, Violations =        5848
Routed  460/527 Partitions, Violations =        5847
Routed  462/527 Partitions, Violations =        5842
Routed  464/527 Partitions, Violations =        5855
Routed  466/527 Partitions, Violations =        5850
Routed  468/527 Partitions, Violations =        5847
Routed  470/527 Partitions, Violations =        5851
Routed  472/527 Partitions, Violations =        5847
Routed  474/527 Partitions, Violations =        5848
Routed  476/527 Partitions, Violations =        5853
Routed  478/527 Partitions, Violations =        5826
Routed  480/527 Partitions, Violations =        5829
Routed  482/527 Partitions, Violations =        5827
Routed  484/527 Partitions, Violations =        5828
Routed  486/527 Partitions, Violations =        5827
Routed  488/527 Partitions, Violations =        5834
Routed  490/527 Partitions, Violations =        5834
Routed  492/527 Partitions, Violations =        5833
Routed  494/527 Partitions, Violations =        5832
Routed  496/527 Partitions, Violations =        5831
Routed  498/527 Partitions, Violations =        5831
Routed  500/527 Partitions, Violations =        5805
Routed  502/527 Partitions, Violations =        5815
Routed  504/527 Partitions, Violations =        5807
Routed  506/527 Partitions, Violations =        5821
Routed  508/527 Partitions, Violations =        5821
Routed  510/527 Partitions, Violations =        5823
Routed  512/527 Partitions, Violations =        5825
Routed  514/527 Partitions, Violations =        5825
Routed  516/527 Partitions, Violations =        5825
Routed  518/527 Partitions, Violations =        5825
Routed  520/527 Partitions, Violations =        5827
Routed  522/527 Partitions, Violations =        5828
Routed  524/527 Partitions, Violations =        5827
Routed  526/527 Partitions, Violations =        5827

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      5827
        Diff net spacing : 1319
        Double pattern hard mask space : 1669
        Less than minimum area : 53
        Less than minimum width : 133
        Local double pattern cycle : 1
        Off-grid : 27
        Same net spacing : 1
        Same net via-cut spacing : 19
        Short : 2427
        Internal-only types : 178

[Iter 5] Elapsed real time: 0:02:46 
[Iter 5] Elapsed cpu  time: sys=0:00:06 usr=0:09:57 total=0:10:03
[Iter 5] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 5] Total (MB): Used  132  Alloctr  134  Proc 4043 

End DR iteration 5 with 527 parts

Start DR iteration 6: non-uniform partition
Routed  1/522 Partitions, Violations =  5719
Routed  2/522 Partitions, Violations =  5713
Routed  4/522 Partitions, Violations =  5686
Routed  6/522 Partitions, Violations =  5686
Routed  8/522 Partitions, Violations =  5678
Routed  10/522 Partitions, Violations = 5688
Routed  12/522 Partitions, Violations = 5712
Routed  14/522 Partitions, Violations = 5705
Routed  16/522 Partitions, Violations = 5709
Routed  18/522 Partitions, Violations = 5704
Routed  20/522 Partitions, Violations = 5750
Routed  22/522 Partitions, Violations = 5758
Routed  24/522 Partitions, Violations = 5781
Routed  26/522 Partitions, Violations = 5800
Routed  28/522 Partitions, Violations = 5786
Routed  30/522 Partitions, Violations = 5778
Routed  32/522 Partitions, Violations = 5783
Routed  34/522 Partitions, Violations = 5774
Routed  36/522 Partitions, Violations = 5768
Routed  38/522 Partitions, Violations = 5771
Routed  40/522 Partitions, Violations = 5766
Routed  42/522 Partitions, Violations = 5779
Routed  44/522 Partitions, Violations = 5820
Routed  46/522 Partitions, Violations = 5818
Routed  48/522 Partitions, Violations = 5818
Routed  50/522 Partitions, Violations = 5840
Routed  52/522 Partitions, Violations = 5855
Routed  54/522 Partitions, Violations = 5822
Routed  56/522 Partitions, Violations = 5812
Routed  58/522 Partitions, Violations = 5818
Routed  60/522 Partitions, Violations = 5809
Routed  62/522 Partitions, Violations = 5825
Routed  64/522 Partitions, Violations = 5832
Routed  66/522 Partitions, Violations = 5856
Routed  68/522 Partitions, Violations = 5845
Routed  70/522 Partitions, Violations = 5868
Routed  72/522 Partitions, Violations = 5911
Routed  74/522 Partitions, Violations = 5875
Routed  76/522 Partitions, Violations = 5909
Routed  78/522 Partitions, Violations = 5889
Routed  80/522 Partitions, Violations = 5873
Routed  82/522 Partitions, Violations = 5898
Routed  84/522 Partitions, Violations = 5894
Routed  86/522 Partitions, Violations = 5894
Routed  88/522 Partitions, Violations = 5907
Routed  90/522 Partitions, Violations = 5928
Routed  92/522 Partitions, Violations = 5926
Routed  94/522 Partitions, Violations = 5938
Routed  96/522 Partitions, Violations = 5925
Routed  98/522 Partitions, Violations = 5936
Routed  100/522 Partitions, Violations =        5942
Routed  102/522 Partitions, Violations =        5946
Routed  104/522 Partitions, Violations =        5956
Routed  106/522 Partitions, Violations =        5949
Routed  108/522 Partitions, Violations =        5946
Routed  110/522 Partitions, Violations =        5970
Routed  112/522 Partitions, Violations =        5976
Routed  114/522 Partitions, Violations =        6010
Routed  116/522 Partitions, Violations =        5992
Routed  118/522 Partitions, Violations =        5993
Routed  120/522 Partitions, Violations =        5993
Routed  122/522 Partitions, Violations =        5989
Routed  124/522 Partitions, Violations =        6028
Routed  126/522 Partitions, Violations =        6012
Routed  128/522 Partitions, Violations =        6020
Routed  130/522 Partitions, Violations =        6006
Routed  132/522 Partitions, Violations =        6022
Routed  134/522 Partitions, Violations =        6037
Routed  136/522 Partitions, Violations =        6028
Routed  138/522 Partitions, Violations =        6050
Routed  140/522 Partitions, Violations =        6059
Routed  142/522 Partitions, Violations =        6058
Routed  144/522 Partitions, Violations =        6101
Routed  146/522 Partitions, Violations =        6090
Routed  148/522 Partitions, Violations =        6107
Routed  150/522 Partitions, Violations =        6108
Routed  152/522 Partitions, Violations =        6090
Routed  154/522 Partitions, Violations =        6109
Routed  156/522 Partitions, Violations =        6129
Routed  158/522 Partitions, Violations =        6111
Routed  160/522 Partitions, Violations =        6094
Routed  162/522 Partitions, Violations =        6113
Routed  164/522 Partitions, Violations =        6129
Routed  166/522 Partitions, Violations =        6096
Routed  168/522 Partitions, Violations =        6092
Routed  170/522 Partitions, Violations =        6114
Routed  172/522 Partitions, Violations =        6134
Routed  174/522 Partitions, Violations =        6122
Routed  176/522 Partitions, Violations =        6113
Routed  178/522 Partitions, Violations =        6119
Routed  180/522 Partitions, Violations =        6124
Routed  182/522 Partitions, Violations =        6156
Routed  184/522 Partitions, Violations =        6128
Routed  186/522 Partitions, Violations =        6174
Routed  188/522 Partitions, Violations =        6157
Routed  190/522 Partitions, Violations =        6153
Routed  192/522 Partitions, Violations =        6156
Routed  194/522 Partitions, Violations =        6173
Routed  196/522 Partitions, Violations =        6172
Routed  198/522 Partitions, Violations =        6184
Routed  200/522 Partitions, Violations =        6208
Routed  202/522 Partitions, Violations =        6222
Routed  204/522 Partitions, Violations =        6214
Routed  206/522 Partitions, Violations =        6220
Routed  208/522 Partitions, Violations =        6246
Routed  210/522 Partitions, Violations =        6245
Routed  212/522 Partitions, Violations =        6254
Routed  214/522 Partitions, Violations =        6276
Routed  216/522 Partitions, Violations =        6294
Routed  218/522 Partitions, Violations =        6292
Routed  220/522 Partitions, Violations =        6296
Routed  222/522 Partitions, Violations =        6327
Routed  224/522 Partitions, Violations =        6354
Routed  226/522 Partitions, Violations =        6342
Routed  228/522 Partitions, Violations =        6361
Routed  230/522 Partitions, Violations =        6367
Routed  232/522 Partitions, Violations =        6375
Routed  234/522 Partitions, Violations =        6401
Routed  236/522 Partitions, Violations =        6408
Routed  238/522 Partitions, Violations =        6406
Routed  240/522 Partitions, Violations =        6432
Routed  242/522 Partitions, Violations =        6410
Routed  244/522 Partitions, Violations =        6413
Routed  246/522 Partitions, Violations =        6410
Routed  248/522 Partitions, Violations =        6439
Routed  250/522 Partitions, Violations =        6426
Routed  252/522 Partitions, Violations =        6452
Routed  254/522 Partitions, Violations =        6469
Routed  256/522 Partitions, Violations =        6468
Routed  258/522 Partitions, Violations =        6478
Routed  260/522 Partitions, Violations =        6485
Routed  262/522 Partitions, Violations =        6497
Routed  264/522 Partitions, Violations =        6494
Routed  266/522 Partitions, Violations =        6492
Routed  268/522 Partitions, Violations =        6506
Routed  270/522 Partitions, Violations =        6502
Routed  272/522 Partitions, Violations =        6507
Routed  274/522 Partitions, Violations =        6505
Routed  276/522 Partitions, Violations =        6512
Routed  278/522 Partitions, Violations =        6527
Routed  280/522 Partitions, Violations =        6515
Routed  282/522 Partitions, Violations =        6536
Routed  284/522 Partitions, Violations =        6542
Routed  286/522 Partitions, Violations =        6562
Routed  288/522 Partitions, Violations =        6561
Routed  290/522 Partitions, Violations =        6560
Routed  292/522 Partitions, Violations =        6550
Routed  294/522 Partitions, Violations =        6559
Routed  296/522 Partitions, Violations =        6591
Routed  298/522 Partitions, Violations =        6583
Routed  300/522 Partitions, Violations =        6582
Routed  302/522 Partitions, Violations =        6579
Routed  304/522 Partitions, Violations =        6637
Routed  306/522 Partitions, Violations =        6643
Routed  308/522 Partitions, Violations =        6647
Routed  310/522 Partitions, Violations =        6626
Routed  312/522 Partitions, Violations =        6609
Routed  314/522 Partitions, Violations =        6616
Routed  316/522 Partitions, Violations =        6623
Routed  318/522 Partitions, Violations =        6641
Routed  320/522 Partitions, Violations =        6614
Routed  322/522 Partitions, Violations =        6638
Routed  324/522 Partitions, Violations =        6661
Routed  326/522 Partitions, Violations =        6657
Routed  328/522 Partitions, Violations =        6653
Routed  330/522 Partitions, Violations =        6669
Routed  332/522 Partitions, Violations =        6658
Routed  334/522 Partitions, Violations =        6681
Routed  336/522 Partitions, Violations =        6680
Routed  338/522 Partitions, Violations =        6694
Routed  340/522 Partitions, Violations =        6684
Routed  342/522 Partitions, Violations =        6684
Routed  344/522 Partitions, Violations =        6688
Routed  346/522 Partitions, Violations =        6708
Routed  348/522 Partitions, Violations =        6725
Routed  350/522 Partitions, Violations =        6716
Routed  352/522 Partitions, Violations =        6707
Routed  354/522 Partitions, Violations =        6716
Routed  356/522 Partitions, Violations =        6713
Routed  358/522 Partitions, Violations =        6703
Routed  360/522 Partitions, Violations =        6710
Routed  362/522 Partitions, Violations =        6733
Routed  364/522 Partitions, Violations =        6738
Routed  366/522 Partitions, Violations =        6738
Routed  368/522 Partitions, Violations =        6718
Routed  370/522 Partitions, Violations =        6742
Routed  372/522 Partitions, Violations =        6771
Routed  374/522 Partitions, Violations =        6755
Routed  376/522 Partitions, Violations =        6755
Routed  378/522 Partitions, Violations =        6731
Routed  380/522 Partitions, Violations =        6773
Routed  382/522 Partitions, Violations =        6789
Routed  384/522 Partitions, Violations =        6783
Routed  386/522 Partitions, Violations =        6790
Routed  388/522 Partitions, Violations =        6788
Routed  390/522 Partitions, Violations =        6819
Routed  392/522 Partitions, Violations =        6804
Routed  394/522 Partitions, Violations =        6815
Routed  396/522 Partitions, Violations =        6837
Routed  398/522 Partitions, Violations =        6838
Routed  400/522 Partitions, Violations =        6860
Routed  402/522 Partitions, Violations =        6853
Routed  404/522 Partitions, Violations =        6878
Routed  406/522 Partitions, Violations =        6871
Routed  408/522 Partitions, Violations =        6873
Routed  410/522 Partitions, Violations =        6861
Routed  412/522 Partitions, Violations =        6899
Routed  414/522 Partitions, Violations =        6891
Routed  416/522 Partitions, Violations =        6892
Routed  418/522 Partitions, Violations =        6902
Routed  420/522 Partitions, Violations =        6913
Routed  422/522 Partitions, Violations =        6907
Routed  424/522 Partitions, Violations =        6885
Routed  426/522 Partitions, Violations =        6920
Routed  428/522 Partitions, Violations =        6900
Routed  430/522 Partitions, Violations =        6917
Routed  432/522 Partitions, Violations =        6930
Routed  434/522 Partitions, Violations =        6909
Routed  436/522 Partitions, Violations =        6940
Routed  438/522 Partitions, Violations =        6946
Routed  440/522 Partitions, Violations =        6932
Routed  442/522 Partitions, Violations =        6958
Routed  444/522 Partitions, Violations =        6964
Routed  446/522 Partitions, Violations =        6977
Routed  448/522 Partitions, Violations =        6968
Routed  450/522 Partitions, Violations =        6968
Routed  452/522 Partitions, Violations =        6979
Routed  454/522 Partitions, Violations =        6981
Routed  456/522 Partitions, Violations =        6987
Routed  458/522 Partitions, Violations =        7000
Routed  460/522 Partitions, Violations =        7010
Routed  462/522 Partitions, Violations =        7002
Routed  464/522 Partitions, Violations =        6983
Routed  466/522 Partitions, Violations =        7005
Routed  468/522 Partitions, Violations =        7014
Routed  470/522 Partitions, Violations =        7017
Routed  472/522 Partitions, Violations =        7026
Routed  474/522 Partitions, Violations =        7032
Routed  476/522 Partitions, Violations =        7031
Routed  478/522 Partitions, Violations =        7048
Routed  480/522 Partitions, Violations =        7057
Routed  482/522 Partitions, Violations =        7059
Routed  484/522 Partitions, Violations =        7057
Routed  486/522 Partitions, Violations =        7057
Routed  488/522 Partitions, Violations =        7056
Routed  490/522 Partitions, Violations =        7060
Routed  492/522 Partitions, Violations =        7065
Routed  494/522 Partitions, Violations =        7072
Routed  496/522 Partitions, Violations =        7078
Routed  498/522 Partitions, Violations =        7078
Routed  500/522 Partitions, Violations =        7081
Routed  502/522 Partitions, Violations =        7077
Routed  504/522 Partitions, Violations =        7064
Routed  506/522 Partitions, Violations =        7072
Routed  508/522 Partitions, Violations =        7072
Routed  510/522 Partitions, Violations =        7079
Routed  512/522 Partitions, Violations =        7074
Routed  514/522 Partitions, Violations =        7068
Routed  516/522 Partitions, Violations =        7056
Routed  518/522 Partitions, Violations =        7056
Routed  520/522 Partitions, Violations =        7072
Routed  522/522 Partitions, Violations =        7071

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      7071
        Diff net spacing : 1021
        Double pattern hard mask space : 1869
        End of line enclosure : 61
        Less than minimum area : 270
        Less than minimum width : 102
        Local double pattern cycle : 3
        Off-grid : 137
        Same net spacing : 4
        Same net via-cut spacing : 141
        Short : 3092
        Internal-only types : 371

[Iter 6] Elapsed real time: 0:03:45 
[Iter 6] Elapsed cpu  time: sys=0:00:06 usr=0:12:51 total=0:12:58
[Iter 6] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 6] Total (MB): Used  132  Alloctr  135  Proc 4043 

End DR iteration 6 with 522 parts


Switch back to normal partition bloat and recalculate DRC:

Begin full DRC check ...

Information: Using 8 threads for routing. (ZRT-444)
Checked 6/100 Partitions, Violations =  7068
Checked 7/100 Partitions, Violations =  6465
Checked 8/100 Partitions, Violations =  6583
Checked 12/100 Partitions, Violations = 6874
Checked 27/100 Partitions, Violations = 6824
Checked 28/100 Partitions, Violations = 6766
Checked 31/100 Partitions, Violations = 6673
Checked 32/100 Partitions, Violations = 6688
Checked 33/100 Partitions, Violations = 6888
Checked 36/100 Partitions, Violations = 6618
Checked 40/100 Partitions, Violations = 6639
Checked 44/100 Partitions, Violations = 6957
Checked 53/100 Partitions, Violations = 6862
Checked 55/100 Partitions, Violations = 7016
Checked 56/100 Partitions, Violations = 6961
Checked 60/100 Partitions, Violations = 6787
Checked 64/100 Partitions, Violations = 7005
Checked 70/100 Partitions, Violations = 6887
Checked 72/100 Partitions, Violations = 6832
Checked 76/100 Partitions, Violations = 6562
Checked 80/100 Partitions, Violations = 6774
Checked 84/100 Partitions, Violations = 6800
Checked 88/100 Partitions, Violations = 6835
Checked 92/100 Partitions, Violations = 6460
Checked 96/100 Partitions, Violations = 6846
Checked 100/100 Partitions, Violations =        6961

Check local double pattern cycle DRC:
Checked 7/121 Partitions, Violations =  6961
Checked 10/121 Partitions, Violations = 6961
Checked 11/121 Partitions, Violations = 6961
Checked 12/121 Partitions, Violations = 6961
Checked 16/121 Partitions, Violations = 6961
Checked 31/121 Partitions, Violations = 6961
Checked 32/121 Partitions, Violations = 6961
Checked 33/121 Partitions, Violations = 6961
Checked 34/121 Partitions, Violations = 6961
Checked 39/121 Partitions, Violations = 6961
Checked 48/121 Partitions, Violations = 6961
Checked 51/121 Partitions, Violations = 6961
Checked 54/121 Partitions, Violations = 6961
Checked 55/121 Partitions, Violations = 6961
Checked 56/121 Partitions, Violations = 6961
Checked 69/121 Partitions, Violations = 6961
Checked 70/121 Partitions, Violations = 6961
Checked 71/121 Partitions, Violations = 6961
Checked 72/121 Partitions, Violations = 6961
Checked 76/121 Partitions, Violations = 6961
Checked 80/121 Partitions, Violations = 6961
Checked 84/121 Partitions, Violations = 6961
Checked 90/121 Partitions, Violations = 6961
Checked 92/121 Partitions, Violations = 6961
Checked 96/121 Partitions, Violations = 6961
Checked 100/121 Partitions, Violations =        6961
Checked 104/121 Partitions, Violations =        6961
Checked 108/121 Partitions, Violations =        6961
Checked 112/121 Partitions, Violations =        6961
Checked 116/121 Partitions, Violations =        6961
Checked 120/121 Partitions, Violations =        6961
[DRC CHECK] Elapsed real time: 0:03:49 
[DRC CHECK] Elapsed cpu  time: sys=0:00:07 usr=0:13:11 total=0:13:18
[DRC CHECK] Stage (MB): Used   18  Alloctr   18  Proc    0 
[DRC CHECK] Total (MB): Used  132  Alloctr  135  Proc 4043 
Start DR iteration 7: non-uniform partition
Routed  1/492 Partitions, Violations =  6825
Routed  2/492 Partitions, Violations =  6857
Routed  4/492 Partitions, Violations =  6852
Routed  6/492 Partitions, Violations =  6751
Routed  8/492 Partitions, Violations =  6716
Routed  10/492 Partitions, Violations = 6758
Routed  12/492 Partitions, Violations = 6706
Routed  14/492 Partitions, Violations = 6687
Routed  16/492 Partitions, Violations = 6684
Routed  18/492 Partitions, Violations = 6677
Routed  20/492 Partitions, Violations = 6651
Routed  22/492 Partitions, Violations = 6662
Routed  24/492 Partitions, Violations = 6592
Routed  26/492 Partitions, Violations = 6613
Routed  28/492 Partitions, Violations = 6616
Routed  30/492 Partitions, Violations = 6606
Routed  32/492 Partitions, Violations = 6616
Routed  34/492 Partitions, Violations = 6632
Routed  36/492 Partitions, Violations = 6574
Routed  38/492 Partitions, Violations = 6611
Routed  40/492 Partitions, Violations = 6594
Routed  42/492 Partitions, Violations = 6592
Routed  44/492 Partitions, Violations = 6573
Routed  46/492 Partitions, Violations = 6573
Routed  48/492 Partitions, Violations = 6613
Routed  50/492 Partitions, Violations = 6552
Routed  52/492 Partitions, Violations = 6544
Routed  54/492 Partitions, Violations = 6540
Routed  56/492 Partitions, Violations = 6532
Routed  58/492 Partitions, Violations = 6496
Routed  60/492 Partitions, Violations = 6480
Routed  62/492 Partitions, Violations = 6450
Routed  64/492 Partitions, Violations = 6434
Routed  66/492 Partitions, Violations = 6408
Routed  68/492 Partitions, Violations = 6396
Routed  70/492 Partitions, Violations = 6385
Routed  72/492 Partitions, Violations = 6356
Routed  74/492 Partitions, Violations = 6338
Routed  76/492 Partitions, Violations = 6330
Routed  78/492 Partitions, Violations = 6293
Routed  80/492 Partitions, Violations = 6279
Routed  82/492 Partitions, Violations = 6269
Routed  84/492 Partitions, Violations = 6271
Routed  86/492 Partitions, Violations = 6281
Routed  88/492 Partitions, Violations = 6229
Routed  90/492 Partitions, Violations = 6218
Routed  92/492 Partitions, Violations = 6225
Routed  94/492 Partitions, Violations = 6249
Routed  96/492 Partitions, Violations = 6206
Routed  98/492 Partitions, Violations = 6196
Routed  100/492 Partitions, Violations =        6188
Routed  102/492 Partitions, Violations =        6133
Routed  104/492 Partitions, Violations =        6138
Routed  106/492 Partitions, Violations =        6165
Routed  108/492 Partitions, Violations =        6145
Routed  110/492 Partitions, Violations =        6127
Routed  112/492 Partitions, Violations =        6110
Routed  114/492 Partitions, Violations =        6104
Routed  116/492 Partitions, Violations =        6087
Routed  118/492 Partitions, Violations =        6085
Routed  120/492 Partitions, Violations =        6098
Routed  122/492 Partitions, Violations =        6080
Routed  124/492 Partitions, Violations =        6075
Routed  126/492 Partitions, Violations =        6076
Routed  128/492 Partitions, Violations =        6073
Routed  130/492 Partitions, Violations =        6060
Routed  132/492 Partitions, Violations =        6094
Routed  134/492 Partitions, Violations =        6004
Routed  136/492 Partitions, Violations =        6064
Routed  138/492 Partitions, Violations =        5993
Routed  140/492 Partitions, Violations =        6020
Routed  142/492 Partitions, Violations =        6025
Routed  144/492 Partitions, Violations =        5987
Routed  146/492 Partitions, Violations =        6005
Routed  148/492 Partitions, Violations =        5952
Routed  150/492 Partitions, Violations =        5945
Routed  152/492 Partitions, Violations =        5935
Routed  154/492 Partitions, Violations =        5918
Routed  156/492 Partitions, Violations =        5906
Routed  158/492 Partitions, Violations =        5917
Routed  160/492 Partitions, Violations =        5932
Routed  162/492 Partitions, Violations =        5917
Routed  164/492 Partitions, Violations =        5911
Routed  166/492 Partitions, Violations =        5892
Routed  168/492 Partitions, Violations =        5893
Routed  170/492 Partitions, Violations =        5908
Routed  172/492 Partitions, Violations =        5916
Routed  174/492 Partitions, Violations =        5878
Routed  176/492 Partitions, Violations =        5867
Routed  178/492 Partitions, Violations =        5870
Routed  180/492 Partitions, Violations =        5880
Routed  182/492 Partitions, Violations =        5847
Routed  184/492 Partitions, Violations =        5875
Routed  186/492 Partitions, Violations =        5866
Routed  188/492 Partitions, Violations =        5856
Routed  190/492 Partitions, Violations =        5864
Routed  192/492 Partitions, Violations =        5836
Routed  194/492 Partitions, Violations =        5857
Routed  196/492 Partitions, Violations =        5839
Routed  198/492 Partitions, Violations =        5855
Routed  200/492 Partitions, Violations =        5842
Routed  202/492 Partitions, Violations =        5849
Routed  204/492 Partitions, Violations =        5846
Routed  206/492 Partitions, Violations =        5864
Routed  208/492 Partitions, Violations =        5849
Routed  210/492 Partitions, Violations =        5840
Routed  212/492 Partitions, Violations =        5850
Routed  214/492 Partitions, Violations =        5863
Routed  216/492 Partitions, Violations =        5842
Routed  218/492 Partitions, Violations =        5847
Routed  220/492 Partitions, Violations =        5864
Routed  222/492 Partitions, Violations =        5859
Routed  224/492 Partitions, Violations =        5848
Routed  226/492 Partitions, Violations =        5877
Routed  228/492 Partitions, Violations =        5836
Routed  230/492 Partitions, Violations =        5841
Routed  232/492 Partitions, Violations =        5859
Routed  234/492 Partitions, Violations =        5866
Routed  236/492 Partitions, Violations =        5842
Routed  238/492 Partitions, Violations =        5838
Routed  240/492 Partitions, Violations =        5843
Routed  242/492 Partitions, Violations =        5835
Routed  244/492 Partitions, Violations =        5847
Routed  246/492 Partitions, Violations =        5835
Routed  248/492 Partitions, Violations =        5845
Routed  250/492 Partitions, Violations =        5838
Routed  252/492 Partitions, Violations =        5831
Routed  254/492 Partitions, Violations =        5801
Routed  256/492 Partitions, Violations =        5805
Routed  258/492 Partitions, Violations =        5833
Routed  260/492 Partitions, Violations =        5823
Routed  262/492 Partitions, Violations =        5843
Routed  264/492 Partitions, Violations =        5824
Routed  266/492 Partitions, Violations =        5840
Routed  268/492 Partitions, Violations =        5836
Routed  270/492 Partitions, Violations =        5804
Routed  272/492 Partitions, Violations =        5837
Routed  274/492 Partitions, Violations =        5821
Routed  276/492 Partitions, Violations =        5862
Routed  278/492 Partitions, Violations =        5836
Routed  280/492 Partitions, Violations =        5860
Routed  282/492 Partitions, Violations =        5871
Routed  284/492 Partitions, Violations =        5855
Routed  286/492 Partitions, Violations =        5854
Routed  288/492 Partitions, Violations =        5868
Routed  290/492 Partitions, Violations =        5849
Routed  292/492 Partitions, Violations =        5832
Routed  294/492 Partitions, Violations =        5833
Routed  296/492 Partitions, Violations =        5849
Routed  298/492 Partitions, Violations =        5863
Routed  300/492 Partitions, Violations =        5856
Routed  302/492 Partitions, Violations =        5837
Routed  304/492 Partitions, Violations =        5853
Routed  306/492 Partitions, Violations =        5863
Routed  308/492 Partitions, Violations =        5863
Routed  310/492 Partitions, Violations =        5861
Routed  312/492 Partitions, Violations =        5872
Routed  314/492 Partitions, Violations =        5877
Routed  316/492 Partitions, Violations =        5892
Routed  318/492 Partitions, Violations =        5865
Routed  320/492 Partitions, Violations =        5858
Routed  322/492 Partitions, Violations =        5876
Routed  324/492 Partitions, Violations =        5879
Routed  326/492 Partitions, Violations =        5852
Routed  328/492 Partitions, Violations =        5872
Routed  330/492 Partitions, Violations =        5870
Routed  332/492 Partitions, Violations =        5869
Routed  334/492 Partitions, Violations =        5861
Routed  336/492 Partitions, Violations =        5843
Routed  338/492 Partitions, Violations =        5872
Routed  340/492 Partitions, Violations =        5858
Routed  342/492 Partitions, Violations =        5879
Routed  344/492 Partitions, Violations =        5846
Routed  346/492 Partitions, Violations =        5849
Routed  348/492 Partitions, Violations =        5888
Routed  350/492 Partitions, Violations =        5880
Routed  352/492 Partitions, Violations =        5872
Routed  354/492 Partitions, Violations =        5906
Routed  356/492 Partitions, Violations =        5907
Routed  358/492 Partitions, Violations =        5889
Routed  360/492 Partitions, Violations =        5878
Routed  362/492 Partitions, Violations =        5883
Routed  364/492 Partitions, Violations =        5883
Routed  366/492 Partitions, Violations =        5883
Routed  368/492 Partitions, Violations =        5898
Routed  370/492 Partitions, Violations =        5854
Routed  372/492 Partitions, Violations =        5858
Routed  374/492 Partitions, Violations =        5865
Routed  376/492 Partitions, Violations =        5882
Routed  378/492 Partitions, Violations =        5862
Routed  380/492 Partitions, Violations =        5899
Routed  382/492 Partitions, Violations =        5904
Routed  384/492 Partitions, Violations =        5899
Routed  386/492 Partitions, Violations =        5876
Routed  388/492 Partitions, Violations =        5875
Routed  390/492 Partitions, Violations =        5860
Routed  392/492 Partitions, Violations =        5861
Routed  394/492 Partitions, Violations =        5851
Routed  396/492 Partitions, Violations =        5872
Routed  398/492 Partitions, Violations =        5868
Routed  400/492 Partitions, Violations =        5857
Routed  402/492 Partitions, Violations =        5855
Routed  404/492 Partitions, Violations =        5855
Routed  406/492 Partitions, Violations =        5857
Routed  408/492 Partitions, Violations =        5872
Routed  410/492 Partitions, Violations =        5874
Routed  412/492 Partitions, Violations =        5869
Routed  414/492 Partitions, Violations =        5859
Routed  416/492 Partitions, Violations =        5859
Routed  418/492 Partitions, Violations =        5858
Routed  420/492 Partitions, Violations =        5854
Routed  422/492 Partitions, Violations =        5857
Routed  424/492 Partitions, Violations =        5853
Routed  426/492 Partitions, Violations =        5827
Routed  428/492 Partitions, Violations =        5846
Routed  430/492 Partitions, Violations =        5848
Routed  432/492 Partitions, Violations =        5845
Routed  434/492 Partitions, Violations =        5847
Routed  436/492 Partitions, Violations =        5853
Routed  438/492 Partitions, Violations =        5845
Routed  440/492 Partitions, Violations =        5833
Routed  442/492 Partitions, Violations =        5838
Routed  444/492 Partitions, Violations =        5849
Routed  446/492 Partitions, Violations =        5859
Routed  448/492 Partitions, Violations =        5840
Routed  450/492 Partitions, Violations =        5862
Routed  452/492 Partitions, Violations =        5863
Routed  454/492 Partitions, Violations =        5871
Routed  456/492 Partitions, Violations =        5871
Routed  458/492 Partitions, Violations =        5873
Routed  460/492 Partitions, Violations =        5865
Routed  462/492 Partitions, Violations =        5840
Routed  464/492 Partitions, Violations =        5859
Routed  466/492 Partitions, Violations =        5857
Routed  468/492 Partitions, Violations =        5860
Routed  470/492 Partitions, Violations =        5856
Routed  472/492 Partitions, Violations =        5855
Routed  474/492 Partitions, Violations =        5860
Routed  476/492 Partitions, Violations =        5868
Routed  478/492 Partitions, Violations =        5868
Routed  480/492 Partitions, Violations =        5858
Routed  482/492 Partitions, Violations =        5848
Routed  484/492 Partitions, Violations =        5855
Routed  486/492 Partitions, Violations =        5857
Routed  488/492 Partitions, Violations =        5857
Routed  490/492 Partitions, Violations =        5857
Routed  492/492 Partitions, Violations =        5857

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      5857
        Diff net spacing : 1368
        Double pattern hard mask space : 1675
        Less than minimum area : 67
        Less than minimum width : 116
        Local double pattern cycle : 3
        Off-grid : 47
        Same net spacing : 3
        Same net via-cut spacing : 29
        Short : 2383
        Internal-only types : 166

[Iter 7] Elapsed real time: 0:04:36 
[Iter 7] Elapsed cpu  time: sys=0:00:07 usr=0:15:32 total=0:15:39
[Iter 7] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 7] Total (MB): Used  132  Alloctr  134  Proc 4043 

End DR iteration 7 with 492 parts

Start DR iteration 8: non-uniform partition
Routed  1/464 Partitions, Violations =  5752
Routed  2/464 Partitions, Violations =  5747
Routed  4/464 Partitions, Violations =  5725
Routed  6/464 Partitions, Violations =  5709
Routed  8/464 Partitions, Violations =  5722
Routed  10/464 Partitions, Violations = 5728
Routed  12/464 Partitions, Violations = 5717
Routed  14/464 Partitions, Violations = 5724
Routed  16/464 Partitions, Violations = 5745
Routed  18/464 Partitions, Violations = 5721
Routed  20/464 Partitions, Violations = 5713
Routed  22/464 Partitions, Violations = 5717
Routed  24/464 Partitions, Violations = 5715
Routed  26/464 Partitions, Violations = 5702
Routed  28/464 Partitions, Violations = 5732
Routed  30/464 Partitions, Violations = 5735
Routed  32/464 Partitions, Violations = 5723
Routed  34/464 Partitions, Violations = 5727
Routed  36/464 Partitions, Violations = 5730
Routed  38/464 Partitions, Violations = 5710
Routed  40/464 Partitions, Violations = 5739
Routed  42/464 Partitions, Violations = 5743
Routed  44/464 Partitions, Violations = 5743
Routed  46/464 Partitions, Violations = 5736
Routed  48/464 Partitions, Violations = 5748
Routed  50/464 Partitions, Violations = 5738
Routed  52/464 Partitions, Violations = 5733
Routed  54/464 Partitions, Violations = 5756
Routed  56/464 Partitions, Violations = 5721
Routed  58/464 Partitions, Violations = 5731
Routed  60/464 Partitions, Violations = 5733
Routed  62/464 Partitions, Violations = 5740
Routed  64/464 Partitions, Violations = 5747
Routed  66/464 Partitions, Violations = 5733
Routed  68/464 Partitions, Violations = 5727
Routed  70/464 Partitions, Violations = 5713
Routed  72/464 Partitions, Violations = 5737
Routed  74/464 Partitions, Violations = 5703
Routed  76/464 Partitions, Violations = 5706
Routed  78/464 Partitions, Violations = 5738
Routed  80/464 Partitions, Violations = 5764
Routed  82/464 Partitions, Violations = 5714
Routed  84/464 Partitions, Violations = 5718
Routed  86/464 Partitions, Violations = 5717
Routed  88/464 Partitions, Violations = 5719
Routed  90/464 Partitions, Violations = 5738
Routed  92/464 Partitions, Violations = 5745
Routed  94/464 Partitions, Violations = 5771
Routed  96/464 Partitions, Violations = 5801
Routed  98/464 Partitions, Violations = 5736
Routed  100/464 Partitions, Violations =        5751
Routed  102/464 Partitions, Violations =        5751
Routed  104/464 Partitions, Violations =        5772
Routed  106/464 Partitions, Violations =        5785
Routed  108/464 Partitions, Violations =        5783
Routed  110/464 Partitions, Violations =        5773
Routed  112/464 Partitions, Violations =        5765
Routed  114/464 Partitions, Violations =        5776
Routed  116/464 Partitions, Violations =        5784
Routed  118/464 Partitions, Violations =        5809
Routed  120/464 Partitions, Violations =        5816
Routed  122/464 Partitions, Violations =        5845
Routed  124/464 Partitions, Violations =        5834
Routed  126/464 Partitions, Violations =        5815
Routed  128/464 Partitions, Violations =        5813
Routed  130/464 Partitions, Violations =        5836
Routed  132/464 Partitions, Violations =        5860
Routed  134/464 Partitions, Violations =        5878
Routed  136/464 Partitions, Violations =        5830
Routed  138/464 Partitions, Violations =        5821
Routed  140/464 Partitions, Violations =        5843
Routed  142/464 Partitions, Violations =        5833
Routed  144/464 Partitions, Violations =        5835
Routed  146/464 Partitions, Violations =        5840
Routed  148/464 Partitions, Violations =        5854
Routed  150/464 Partitions, Violations =        5865
Routed  152/464 Partitions, Violations =        5857
Routed  154/464 Partitions, Violations =        5846
Routed  156/464 Partitions, Violations =        5870
Routed  158/464 Partitions, Violations =        5866
Routed  160/464 Partitions, Violations =        5872
Routed  162/464 Partitions, Violations =        5871
Routed  164/464 Partitions, Violations =        5860
Routed  166/464 Partitions, Violations =        5863
Routed  168/464 Partitions, Violations =        5898
Routed  170/464 Partitions, Violations =        5896
Routed  172/464 Partitions, Violations =        5887
Routed  174/464 Partitions, Violations =        5896
Routed  176/464 Partitions, Violations =        5916
Routed  178/464 Partitions, Violations =        5903
Routed  180/464 Partitions, Violations =        5910
Routed  182/464 Partitions, Violations =        5954
Routed  184/464 Partitions, Violations =        5946
Routed  186/464 Partitions, Violations =        5936
Routed  188/464 Partitions, Violations =        5939
Routed  190/464 Partitions, Violations =        5929
Routed  192/464 Partitions, Violations =        5932
Routed  194/464 Partitions, Violations =        5929
Routed  196/464 Partitions, Violations =        5954
Routed  198/464 Partitions, Violations =        5955
Routed  200/464 Partitions, Violations =        5974
Routed  202/464 Partitions, Violations =        5951
Routed  204/464 Partitions, Violations =        5952
Routed  206/464 Partitions, Violations =        5965
Routed  208/464 Partitions, Violations =        5953
Routed  210/464 Partitions, Violations =        5960
Routed  212/464 Partitions, Violations =        5969
Routed  214/464 Partitions, Violations =        5982
Routed  216/464 Partitions, Violations =        5994
Routed  218/464 Partitions, Violations =        6014
Routed  220/464 Partitions, Violations =        5996
Routed  222/464 Partitions, Violations =        5982
Routed  224/464 Partitions, Violations =        5982
Routed  226/464 Partitions, Violations =        5994
Routed  228/464 Partitions, Violations =        6002
Routed  230/464 Partitions, Violations =        6025
Routed  232/464 Partitions, Violations =        5996
Routed  234/464 Partitions, Violations =        6009
Routed  236/464 Partitions, Violations =        5992
Routed  238/464 Partitions, Violations =        6019
Routed  240/464 Partitions, Violations =        6003
Routed  242/464 Partitions, Violations =        6013
Routed  244/464 Partitions, Violations =        6020
Routed  246/464 Partitions, Violations =        6009
Routed  248/464 Partitions, Violations =        6046
Routed  250/464 Partitions, Violations =        6040
Routed  252/464 Partitions, Violations =        6005
Routed  254/464 Partitions, Violations =        6023
Routed  256/464 Partitions, Violations =        6015
Routed  258/464 Partitions, Violations =        6050
Routed  260/464 Partitions, Violations =        6051
Routed  262/464 Partitions, Violations =        6042
Routed  264/464 Partitions, Violations =        6058
Routed  266/464 Partitions, Violations =        6067
Routed  268/464 Partitions, Violations =        6054
Routed  270/464 Partitions, Violations =        6084
Routed  272/464 Partitions, Violations =        6052
Routed  274/464 Partitions, Violations =        6041
Routed  276/464 Partitions, Violations =        6051
Routed  278/464 Partitions, Violations =        6081
Routed  280/464 Partitions, Violations =        6057
Routed  282/464 Partitions, Violations =        6072
Routed  284/464 Partitions, Violations =        6078
Routed  286/464 Partitions, Violations =        6048
Routed  288/464 Partitions, Violations =        6063
Routed  290/464 Partitions, Violations =        6092
Routed  292/464 Partitions, Violations =        6066
Routed  294/464 Partitions, Violations =        6103
Routed  296/464 Partitions, Violations =        6072
Routed  298/464 Partitions, Violations =        6091
Routed  300/464 Partitions, Violations =        6104
Routed  302/464 Partitions, Violations =        6090
Routed  304/464 Partitions, Violations =        6087
Routed  306/464 Partitions, Violations =        6102
Routed  308/464 Partitions, Violations =        6107
Routed  310/464 Partitions, Violations =        6117
Routed  312/464 Partitions, Violations =        6110
Routed  314/464 Partitions, Violations =        6111
Routed  316/464 Partitions, Violations =        6118
Routed  318/464 Partitions, Violations =        6112
Routed  320/464 Partitions, Violations =        6119
Routed  322/464 Partitions, Violations =        6112
Routed  324/464 Partitions, Violations =        6109
Routed  326/464 Partitions, Violations =        6110
Routed  328/464 Partitions, Violations =        6110
Routed  330/464 Partitions, Violations =        6128
Routed  332/464 Partitions, Violations =        6117
Routed  334/464 Partitions, Violations =        6141
Routed  336/464 Partitions, Violations =        6135
Routed  338/464 Partitions, Violations =        6132
Routed  340/464 Partitions, Violations =        6162
Routed  342/464 Partitions, Violations =        6179
Routed  344/464 Partitions, Violations =        6167
Routed  346/464 Partitions, Violations =        6151
Routed  348/464 Partitions, Violations =        6191
Routed  350/464 Partitions, Violations =        6170
Routed  352/464 Partitions, Violations =        6186
Routed  354/464 Partitions, Violations =        6199
Routed  356/464 Partitions, Violations =        6190
Routed  358/464 Partitions, Violations =        6194
Routed  360/464 Partitions, Violations =        6210
Routed  362/464 Partitions, Violations =        6207
Routed  364/464 Partitions, Violations =        6199
Routed  366/464 Partitions, Violations =        6179
Routed  368/464 Partitions, Violations =        6197
Routed  370/464 Partitions, Violations =        6197
Routed  372/464 Partitions, Violations =        6197
Routed  374/464 Partitions, Violations =        6210
Routed  376/464 Partitions, Violations =        6219
Routed  378/464 Partitions, Violations =        6229
Routed  380/464 Partitions, Violations =        6227
Routed  382/464 Partitions, Violations =        6239
Routed  384/464 Partitions, Violations =        6254
Routed  386/464 Partitions, Violations =        6249
Routed  388/464 Partitions, Violations =        6252
Routed  390/464 Partitions, Violations =        6259
Routed  392/464 Partitions, Violations =        6260
Routed  394/464 Partitions, Violations =        6247
Routed  396/464 Partitions, Violations =        6266
Routed  398/464 Partitions, Violations =        6263
Routed  400/464 Partitions, Violations =        6268
Routed  402/464 Partitions, Violations =        6260
Routed  404/464 Partitions, Violations =        6273
Routed  406/464 Partitions, Violations =        6273
Routed  408/464 Partitions, Violations =        6287
Routed  410/464 Partitions, Violations =        6289
Routed  412/464 Partitions, Violations =        6291
Routed  414/464 Partitions, Violations =        6277
Routed  416/464 Partitions, Violations =        6285
Routed  418/464 Partitions, Violations =        6287
Routed  420/464 Partitions, Violations =        6287
Routed  422/464 Partitions, Violations =        6290
Routed  424/464 Partitions, Violations =        6284
Routed  426/464 Partitions, Violations =        6280
Routed  428/464 Partitions, Violations =        6293
Routed  430/464 Partitions, Violations =        6299
Routed  432/464 Partitions, Violations =        6295
Routed  434/464 Partitions, Violations =        6309
Routed  436/464 Partitions, Violations =        6314
Routed  438/464 Partitions, Violations =        6292
Routed  440/464 Partitions, Violations =        6288
Routed  442/464 Partitions, Violations =        6317
Routed  444/464 Partitions, Violations =        6317
Routed  446/464 Partitions, Violations =        6318
Routed  448/464 Partitions, Violations =        6324
Routed  450/464 Partitions, Violations =        6321
Routed  452/464 Partitions, Violations =        6322
Routed  454/464 Partitions, Violations =        6322
Routed  456/464 Partitions, Violations =        6320
Routed  458/464 Partitions, Violations =        6316
Routed  460/464 Partitions, Violations =        6315
Routed  462/464 Partitions, Violations =        6318
Routed  464/464 Partitions, Violations =        6324

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      6324
        Diff net spacing : 1067
        Double pattern hard mask space : 1755
        End of line enclosure : 30
        Less than minimum area : 167
        Less than minimum width : 106
        Local double pattern cycle : 1
        Off-grid : 101
        Same net spacing : 4
        Same net via-cut spacing : 95
        Short : 2783
        Internal-only types : 215

[Iter 8] Elapsed real time: 0:05:53 
[Iter 8] Elapsed cpu  time: sys=0:00:07 usr=0:19:13 total=0:19:21
[Iter 8] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 8] Total (MB): Used  132  Alloctr  135  Proc 4043 

End DR iteration 8 with 464 parts

Start DR iteration 9: non-uniform partition
Routed  1/463 Partitions, Violations =  6193
Routed  2/463 Partitions, Violations =  6189
Routed  4/463 Partitions, Violations =  6184
Routed  6/463 Partitions, Violations =  6176
Routed  8/463 Partitions, Violations =  6139
Routed  10/463 Partitions, Violations = 6104
Routed  12/463 Partitions, Violations = 6101
Routed  14/463 Partitions, Violations = 6101
Routed  16/463 Partitions, Violations = 6117
Routed  18/463 Partitions, Violations = 6083
Routed  20/463 Partitions, Violations = 6099
Routed  22/463 Partitions, Violations = 6113
Routed  24/463 Partitions, Violations = 6078
Routed  26/463 Partitions, Violations = 6038
Routed  28/463 Partitions, Violations = 6018
Routed  30/463 Partitions, Violations = 6040
Routed  32/463 Partitions, Violations = 6022
Routed  34/463 Partitions, Violations = 6061
Routed  36/463 Partitions, Violations = 6021
Routed  38/463 Partitions, Violations = 6017
Routed  40/463 Partitions, Violations = 6033
Routed  42/463 Partitions, Violations = 6031
Routed  44/463 Partitions, Violations = 6047
Routed  46/463 Partitions, Violations = 6035
Routed  48/463 Partitions, Violations = 6027
Routed  50/463 Partitions, Violations = 6017
Routed  52/463 Partitions, Violations = 6023
Routed  54/463 Partitions, Violations = 6005
Routed  56/463 Partitions, Violations = 6017
Routed  58/463 Partitions, Violations = 5978
Routed  60/463 Partitions, Violations = 5991
Routed  62/463 Partitions, Violations = 5971
Routed  64/463 Partitions, Violations = 5964
Routed  66/463 Partitions, Violations = 5991
Routed  68/463 Partitions, Violations = 5979
Routed  70/463 Partitions, Violations = 5909
Routed  72/463 Partitions, Violations = 5935
Routed  74/463 Partitions, Violations = 5917
Routed  76/463 Partitions, Violations = 5915
Routed  78/463 Partitions, Violations = 5906
Routed  80/463 Partitions, Violations = 5906
Routed  82/463 Partitions, Violations = 5900
Routed  84/463 Partitions, Violations = 5925
Routed  86/463 Partitions, Violations = 5922
Routed  88/463 Partitions, Violations = 5932
Routed  90/463 Partitions, Violations = 5912
Routed  92/463 Partitions, Violations = 5905
Routed  94/463 Partitions, Violations = 5899
Routed  96/463 Partitions, Violations = 5904
Routed  98/463 Partitions, Violations = 5904
Routed  100/463 Partitions, Violations =        5900
Routed  102/463 Partitions, Violations =        5888
Routed  104/463 Partitions, Violations =        5867
Routed  106/463 Partitions, Violations =        5872
Routed  108/463 Partitions, Violations =        5867
Routed  110/463 Partitions, Violations =        5866
Routed  112/463 Partitions, Violations =        5856
Routed  114/463 Partitions, Violations =        5849
Routed  116/463 Partitions, Violations =        5844
Routed  118/463 Partitions, Violations =        5850
Routed  120/463 Partitions, Violations =        5830
Routed  122/463 Partitions, Violations =        5844
Routed  124/463 Partitions, Violations =        5856
Routed  126/463 Partitions, Violations =        5857
Routed  128/463 Partitions, Violations =        5837
Routed  130/463 Partitions, Violations =        5844
Routed  132/463 Partitions, Violations =        5837
Routed  134/463 Partitions, Violations =        5852
Routed  136/463 Partitions, Violations =        5851
Routed  138/463 Partitions, Violations =        5831
Routed  140/463 Partitions, Violations =        5831
Routed  142/463 Partitions, Violations =        5832
Routed  144/463 Partitions, Violations =        5845
Routed  146/463 Partitions, Violations =        5815
Routed  148/463 Partitions, Violations =        5821
Routed  150/463 Partitions, Violations =        5803
Routed  152/463 Partitions, Violations =        5814
Routed  154/463 Partitions, Violations =        5787
Routed  156/463 Partitions, Violations =        5818
Routed  158/463 Partitions, Violations =        5815
Routed  160/463 Partitions, Violations =        5848
Routed  162/463 Partitions, Violations =        5812
Routed  164/463 Partitions, Violations =        5838
Routed  166/463 Partitions, Violations =        5816
Routed  168/463 Partitions, Violations =        5806
Routed  170/463 Partitions, Violations =        5806
Routed  172/463 Partitions, Violations =        5808
Routed  174/463 Partitions, Violations =        5816
Routed  176/463 Partitions, Violations =        5811
Routed  178/463 Partitions, Violations =        5812
Routed  180/463 Partitions, Violations =        5800
Routed  182/463 Partitions, Violations =        5780
Routed  184/463 Partitions, Violations =        5787
Routed  186/463 Partitions, Violations =        5775
Routed  188/463 Partitions, Violations =        5806
Routed  190/463 Partitions, Violations =        5798
Routed  192/463 Partitions, Violations =        5802
Routed  194/463 Partitions, Violations =        5798
Routed  196/463 Partitions, Violations =        5791
Routed  198/463 Partitions, Violations =        5813
Routed  200/463 Partitions, Violations =        5782
Routed  202/463 Partitions, Violations =        5793
Routed  204/463 Partitions, Violations =        5796
Routed  206/463 Partitions, Violations =        5799
Routed  208/463 Partitions, Violations =        5813
Routed  210/463 Partitions, Violations =        5813
Routed  212/463 Partitions, Violations =        5795
Routed  214/463 Partitions, Violations =        5795
Routed  216/463 Partitions, Violations =        5789
Routed  218/463 Partitions, Violations =        5784
Routed  220/463 Partitions, Violations =        5830
Routed  222/463 Partitions, Violations =        5790
Routed  224/463 Partitions, Violations =        5821
Routed  226/463 Partitions, Violations =        5810
Routed  228/463 Partitions, Violations =        5827
Routed  230/463 Partitions, Violations =        5814
Routed  232/463 Partitions, Violations =        5823
Routed  234/463 Partitions, Violations =        5825
Routed  236/463 Partitions, Violations =        5817
Routed  238/463 Partitions, Violations =        5836
Routed  240/463 Partitions, Violations =        5824
Routed  242/463 Partitions, Violations =        5824
Routed  244/463 Partitions, Violations =        5820
Routed  246/463 Partitions, Violations =        5801
Routed  248/463 Partitions, Violations =        5813
Routed  250/463 Partitions, Violations =        5800
Routed  252/463 Partitions, Violations =        5810
Routed  254/463 Partitions, Violations =        5828
Routed  256/463 Partitions, Violations =        5837
Routed  258/463 Partitions, Violations =        5788
Routed  260/463 Partitions, Violations =        5813
Routed  262/463 Partitions, Violations =        5795
Routed  264/463 Partitions, Violations =        5810
Routed  266/463 Partitions, Violations =        5831
Routed  268/463 Partitions, Violations =        5795
Routed  270/463 Partitions, Violations =        5799
Routed  272/463 Partitions, Violations =        5793
Routed  274/463 Partitions, Violations =        5798
Routed  276/463 Partitions, Violations =        5804
Routed  278/463 Partitions, Violations =        5798
Routed  280/463 Partitions, Violations =        5814
Routed  282/463 Partitions, Violations =        5808
Routed  284/463 Partitions, Violations =        5808
Routed  286/463 Partitions, Violations =        5822
Routed  288/463 Partitions, Violations =        5810
Routed  290/463 Partitions, Violations =        5804
Routed  292/463 Partitions, Violations =        5816
Routed  294/463 Partitions, Violations =        5807
Routed  296/463 Partitions, Violations =        5800
Routed  298/463 Partitions, Violations =        5782
Routed  300/463 Partitions, Violations =        5774
Routed  302/463 Partitions, Violations =        5776
Routed  304/463 Partitions, Violations =        5806
Routed  306/463 Partitions, Violations =        5797
Routed  308/463 Partitions, Violations =        5815
Routed  310/463 Partitions, Violations =        5790
Routed  312/463 Partitions, Violations =        5801
Routed  314/463 Partitions, Violations =        5777
Routed  316/463 Partitions, Violations =        5794
Routed  318/463 Partitions, Violations =        5794
Routed  320/463 Partitions, Violations =        5814
Routed  322/463 Partitions, Violations =        5815
Routed  324/463 Partitions, Violations =        5800
Routed  326/463 Partitions, Violations =        5827
Routed  328/463 Partitions, Violations =        5815
Routed  330/463 Partitions, Violations =        5819
Routed  332/463 Partitions, Violations =        5802
Routed  334/463 Partitions, Violations =        5825
Routed  336/463 Partitions, Violations =        5817
Routed  338/463 Partitions, Violations =        5805
Routed  340/463 Partitions, Violations =        5820
Routed  342/463 Partitions, Violations =        5824
Routed  344/463 Partitions, Violations =        5828
Routed  346/463 Partitions, Violations =        5833
Routed  348/463 Partitions, Violations =        5836
Routed  350/463 Partitions, Violations =        5828
Routed  352/463 Partitions, Violations =        5820
Routed  354/463 Partitions, Violations =        5816
Routed  356/463 Partitions, Violations =        5825
Routed  358/463 Partitions, Violations =        5824
Routed  360/463 Partitions, Violations =        5837
Routed  362/463 Partitions, Violations =        5836
Routed  364/463 Partitions, Violations =        5813
Routed  366/463 Partitions, Violations =        5820
Routed  368/463 Partitions, Violations =        5824
Routed  370/463 Partitions, Violations =        5823
Routed  372/463 Partitions, Violations =        5813
Routed  374/463 Partitions, Violations =        5806
Routed  376/463 Partitions, Violations =        5792
Routed  378/463 Partitions, Violations =        5812
Routed  380/463 Partitions, Violations =        5797
Routed  382/463 Partitions, Violations =        5825
Routed  384/463 Partitions, Violations =        5818
Routed  386/463 Partitions, Violations =        5822
Routed  388/463 Partitions, Violations =        5817
Routed  390/463 Partitions, Violations =        5820
Routed  392/463 Partitions, Violations =        5820
Routed  394/463 Partitions, Violations =        5824
Routed  396/463 Partitions, Violations =        5803
Routed  398/463 Partitions, Violations =        5813
Routed  400/463 Partitions, Violations =        5825
Routed  402/463 Partitions, Violations =        5815
Routed  404/463 Partitions, Violations =        5833
Routed  406/463 Partitions, Violations =        5824
Routed  408/463 Partitions, Violations =        5818
Routed  410/463 Partitions, Violations =        5803
Routed  412/463 Partitions, Violations =        5836
Routed  414/463 Partitions, Violations =        5838
Routed  416/463 Partitions, Violations =        5820
Routed  418/463 Partitions, Violations =        5836
Routed  420/463 Partitions, Violations =        5838
Routed  422/463 Partitions, Violations =        5837
Routed  424/463 Partitions, Violations =        5838
Routed  426/463 Partitions, Violations =        5839
Routed  428/463 Partitions, Violations =        5832
Routed  430/463 Partitions, Violations =        5827
Routed  432/463 Partitions, Violations =        5830
Routed  434/463 Partitions, Violations =        5825
Routed  436/463 Partitions, Violations =        5847
Routed  438/463 Partitions, Violations =        5847
Routed  440/463 Partitions, Violations =        5846
Routed  442/463 Partitions, Violations =        5846
Routed  444/463 Partitions, Violations =        5846
Routed  446/463 Partitions, Violations =        5839
Routed  448/463 Partitions, Violations =        5847
Routed  450/463 Partitions, Violations =        5847
Routed  452/463 Partitions, Violations =        5847
Routed  454/463 Partitions, Violations =        5847
Routed  456/463 Partitions, Violations =        5847
Routed  458/463 Partitions, Violations =        5846
Routed  460/463 Partitions, Violations =        5828
Routed  462/463 Partitions, Violations =        5839

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      5841
        Diff net spacing : 1379
        Double pattern hard mask space : 1669
        Less than minimum area : 98
        Less than minimum width : 105
        Off-grid : 67
        Same net via-cut spacing : 39
        Short : 2342
        Internal-only types : 142

[Iter 9] Elapsed real time: 0:06:45 
[Iter 9] Elapsed cpu  time: sys=0:00:08 usr=0:21:50 total=0:21:58
[Iter 9] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 9] Total (MB): Used  132  Alloctr  135  Proc 4043 

End DR iteration 9 with 463 parts

Start DR iteration 10: non-uniform partition
Routed  1/451 Partitions, Violations =  5725
Routed  2/451 Partitions, Violations =  5733
Routed  4/451 Partitions, Violations =  5742
Routed  6/451 Partitions, Violations =  5696
Routed  8/451 Partitions, Violations =  5681
Routed  10/451 Partitions, Violations = 5656
Routed  12/451 Partitions, Violations = 5635
Routed  14/451 Partitions, Violations = 5707
Routed  16/451 Partitions, Violations = 5695
Routed  18/451 Partitions, Violations = 5674
Routed  20/451 Partitions, Violations = 5675
Routed  22/451 Partitions, Violations = 5637
Routed  24/451 Partitions, Violations = 5620
Routed  26/451 Partitions, Violations = 5625
Routed  28/451 Partitions, Violations = 5681
Routed  30/451 Partitions, Violations = 5658
Routed  32/451 Partitions, Violations = 5639
Routed  34/451 Partitions, Violations = 5644
Routed  36/451 Partitions, Violations = 5674
Routed  38/451 Partitions, Violations = 5670
Routed  40/451 Partitions, Violations = 5683
Routed  42/451 Partitions, Violations = 5684
Routed  44/451 Partitions, Violations = 5690
Routed  46/451 Partitions, Violations = 5691
Routed  48/451 Partitions, Violations = 5692
Routed  50/451 Partitions, Violations = 5707
Routed  52/451 Partitions, Violations = 5681
Routed  54/451 Partitions, Violations = 5672
Routed  56/451 Partitions, Violations = 5685
Routed  58/451 Partitions, Violations = 5683
Routed  60/451 Partitions, Violations = 5697
Routed  62/451 Partitions, Violations = 5667
Routed  64/451 Partitions, Violations = 5698
Routed  66/451 Partitions, Violations = 5698
Routed  68/451 Partitions, Violations = 5711
Routed  70/451 Partitions, Violations = 5709
Routed  72/451 Partitions, Violations = 5722
Routed  74/451 Partitions, Violations = 5720
Routed  76/451 Partitions, Violations = 5731
Routed  78/451 Partitions, Violations = 5730
Routed  80/451 Partitions, Violations = 5707
Routed  82/451 Partitions, Violations = 5674
Routed  84/451 Partitions, Violations = 5700
Routed  86/451 Partitions, Violations = 5737
Routed  88/451 Partitions, Violations = 5747
Routed  90/451 Partitions, Violations = 5723
Routed  92/451 Partitions, Violations = 5711
Routed  94/451 Partitions, Violations = 5716
Routed  96/451 Partitions, Violations = 5706
Routed  98/451 Partitions, Violations = 5716
Routed  100/451 Partitions, Violations =        5706
Routed  102/451 Partitions, Violations =        5720
Routed  104/451 Partitions, Violations =        5758
Routed  106/451 Partitions, Violations =        5780
Routed  108/451 Partitions, Violations =        5773
Routed  110/451 Partitions, Violations =        5780
Routed  112/451 Partitions, Violations =        5768
Routed  114/451 Partitions, Violations =        5772
Routed  116/451 Partitions, Violations =        5779
Routed  118/451 Partitions, Violations =        5803
Routed  120/451 Partitions, Violations =        5800
Routed  122/451 Partitions, Violations =        5813
Routed  124/451 Partitions, Violations =        5791
Routed  126/451 Partitions, Violations =        5838
Routed  128/451 Partitions, Violations =        5817
Routed  130/451 Partitions, Violations =        5792
Routed  132/451 Partitions, Violations =        5826
Routed  134/451 Partitions, Violations =        5814
Routed  136/451 Partitions, Violations =        5797
Routed  138/451 Partitions, Violations =        5788
Routed  140/451 Partitions, Violations =        5809
Routed  142/451 Partitions, Violations =        5812
Routed  144/451 Partitions, Violations =        5820
Routed  146/451 Partitions, Violations =        5827
Routed  148/451 Partitions, Violations =        5827
Routed  150/451 Partitions, Violations =        5808
Routed  152/451 Partitions, Violations =        5812
Routed  154/451 Partitions, Violations =        5841
Routed  156/451 Partitions, Violations =        5828
Routed  158/451 Partitions, Violations =        5818
Routed  160/451 Partitions, Violations =        5834
Routed  162/451 Partitions, Violations =        5835
Routed  164/451 Partitions, Violations =        5812
Routed  166/451 Partitions, Violations =        5817
Routed  168/451 Partitions, Violations =        5815
Routed  170/451 Partitions, Violations =        5858
Routed  172/451 Partitions, Violations =        5840
Routed  174/451 Partitions, Violations =        5843
Routed  176/451 Partitions, Violations =        5856
Routed  178/451 Partitions, Violations =        5874
Routed  180/451 Partitions, Violations =        5839
Routed  182/451 Partitions, Violations =        5830
Routed  184/451 Partitions, Violations =        5865
Routed  186/451 Partitions, Violations =        5849
Routed  188/451 Partitions, Violations =        5843
Routed  190/451 Partitions, Violations =        5877
Routed  192/451 Partitions, Violations =        5890
Routed  194/451 Partitions, Violations =        5887
Routed  196/451 Partitions, Violations =        5889
Routed  198/451 Partitions, Violations =        5891
Routed  200/451 Partitions, Violations =        5905
Routed  202/451 Partitions, Violations =        5896
Routed  204/451 Partitions, Violations =        5906
Routed  206/451 Partitions, Violations =        5902
Routed  208/451 Partitions, Violations =        5882
Routed  210/451 Partitions, Violations =        5886
Routed  212/451 Partitions, Violations =        5885
Routed  214/451 Partitions, Violations =        5890
Routed  216/451 Partitions, Violations =        5882
Routed  218/451 Partitions, Violations =        5886
Routed  220/451 Partitions, Violations =        5862
Routed  222/451 Partitions, Violations =        5894
Routed  224/451 Partitions, Violations =        5872
Routed  226/451 Partitions, Violations =        5913
Routed  228/451 Partitions, Violations =        5898
Routed  230/451 Partitions, Violations =        5912
Routed  232/451 Partitions, Violations =        5907
Routed  234/451 Partitions, Violations =        5905
Routed  236/451 Partitions, Violations =        5923
Routed  238/451 Partitions, Violations =        5922
Routed  240/451 Partitions, Violations =        5927
Routed  242/451 Partitions, Violations =        5923
Routed  244/451 Partitions, Violations =        5943
Routed  246/451 Partitions, Violations =        5941
Routed  248/451 Partitions, Violations =        5943
Routed  250/451 Partitions, Violations =        5932
Routed  252/451 Partitions, Violations =        5937
Routed  254/451 Partitions, Violations =        5934
Routed  256/451 Partitions, Violations =        5943
Routed  258/451 Partitions, Violations =        5945
Routed  260/451 Partitions, Violations =        5945
Routed  262/451 Partitions, Violations =        5963
Routed  264/451 Partitions, Violations =        5960
Routed  266/451 Partitions, Violations =        5947
Routed  268/451 Partitions, Violations =        5974
Routed  270/451 Partitions, Violations =        5985
Routed  272/451 Partitions, Violations =        5973
Routed  274/451 Partitions, Violations =        5954
Routed  276/451 Partitions, Violations =        5967
Routed  278/451 Partitions, Violations =        5970
Routed  280/451 Partitions, Violations =        5971
Routed  282/451 Partitions, Violations =        5954
Routed  284/451 Partitions, Violations =        5942
Routed  286/451 Partitions, Violations =        5967
Routed  288/451 Partitions, Violations =        5990
Routed  290/451 Partitions, Violations =        5982
Routed  292/451 Partitions, Violations =        6003
Routed  294/451 Partitions, Violations =        6002
Routed  296/451 Partitions, Violations =        5996
Routed  298/451 Partitions, Violations =        5991
Routed  300/451 Partitions, Violations =        5997
Routed  302/451 Partitions, Violations =        5988
Routed  304/451 Partitions, Violations =        5994
Routed  306/451 Partitions, Violations =        6011
Routed  308/451 Partitions, Violations =        6004
Routed  310/451 Partitions, Violations =        6001
Routed  312/451 Partitions, Violations =        5998
Routed  314/451 Partitions, Violations =        5995
Routed  316/451 Partitions, Violations =        6000
Routed  318/451 Partitions, Violations =        6017
Routed  320/451 Partitions, Violations =        6014
Routed  322/451 Partitions, Violations =        6021
Routed  324/451 Partitions, Violations =        6015
Routed  326/451 Partitions, Violations =        6002
Routed  328/451 Partitions, Violations =        5984
Routed  330/451 Partitions, Violations =        5987
Routed  332/451 Partitions, Violations =        5985
Routed  334/451 Partitions, Violations =        6009
Routed  336/451 Partitions, Violations =        6015
Routed  338/451 Partitions, Violations =        5971
Routed  340/451 Partitions, Violations =        5987
Routed  342/451 Partitions, Violations =        5995
Routed  344/451 Partitions, Violations =        5986
Routed  346/451 Partitions, Violations =        5974
Routed  348/451 Partitions, Violations =        5994
Routed  350/451 Partitions, Violations =        5985
Routed  352/451 Partitions, Violations =        6003
Routed  354/451 Partitions, Violations =        5982
Routed  356/451 Partitions, Violations =        5969
Routed  358/451 Partitions, Violations =        5997
Routed  360/451 Partitions, Violations =        5995
Routed  362/451 Partitions, Violations =        6018
Routed  364/451 Partitions, Violations =        6000
Routed  366/451 Partitions, Violations =        6021
Routed  368/451 Partitions, Violations =        6029
Routed  370/451 Partitions, Violations =        6017
Routed  372/451 Partitions, Violations =        6025
Routed  374/451 Partitions, Violations =        6028
Routed  376/451 Partitions, Violations =        6041
Routed  378/451 Partitions, Violations =        6048
Routed  380/451 Partitions, Violations =        6048
Routed  382/451 Partitions, Violations =        6059
Routed  384/451 Partitions, Violations =        6060
Routed  386/451 Partitions, Violations =        6040
Routed  388/451 Partitions, Violations =        6064
Routed  390/451 Partitions, Violations =        6042
Routed  392/451 Partitions, Violations =        6067
Routed  394/451 Partitions, Violations =        6080
Routed  396/451 Partitions, Violations =        6078
Routed  398/451 Partitions, Violations =        6068
Routed  400/451 Partitions, Violations =        6079
Routed  402/451 Partitions, Violations =        6065
Routed  404/451 Partitions, Violations =        6074
Routed  406/451 Partitions, Violations =        6078
Routed  408/451 Partitions, Violations =        6083
Routed  410/451 Partitions, Violations =        6063
Routed  412/451 Partitions, Violations =        6082
Routed  414/451 Partitions, Violations =        6090
Routed  416/451 Partitions, Violations =        6090
Routed  418/451 Partitions, Violations =        6090
Routed  420/451 Partitions, Violations =        6091
Routed  422/451 Partitions, Violations =        6091
Routed  424/451 Partitions, Violations =        6098
Routed  426/451 Partitions, Violations =        6099
Routed  428/451 Partitions, Violations =        6089
Routed  430/451 Partitions, Violations =        6086
Routed  432/451 Partitions, Violations =        6086
Routed  434/451 Partitions, Violations =        6092
Routed  436/451 Partitions, Violations =        6087
Routed  438/451 Partitions, Violations =        6089
Routed  440/451 Partitions, Violations =        6089
Routed  442/451 Partitions, Violations =        6089
Routed  444/451 Partitions, Violations =        6089
Routed  446/451 Partitions, Violations =        6090
Routed  448/451 Partitions, Violations =        6090
Routed  450/451 Partitions, Violations =        6095

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      6097
        Diff net spacing : 1048
        Diff net via-cut spacing : 1
        Double pattern hard mask space : 1701
        End of line enclosure : 27
        Less than minimum area : 163
        Less than minimum width : 99
        Off-grid : 95
        Same net via-cut spacing : 78
        Short : 2726
        Internal-only types : 159

[Iter 10] Elapsed real time: 0:08:39 
[Iter 10] Elapsed cpu  time: sys=0:00:08 usr=0:26:35 total=0:26:43
[Iter 10] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 10] Total (MB): Used  132  Alloctr  134  Proc 4043 

End DR iteration 10 with 451 parts

Start DR iteration 11: non-uniform partition
Routed  1/452 Partitions, Violations =  6008
Routed  2/452 Partitions, Violations =  6003
Routed  4/452 Partitions, Violations =  5975
Routed  6/452 Partitions, Violations =  5924
Routed  8/452 Partitions, Violations =  5913
Routed  10/452 Partitions, Violations = 5888
Routed  12/452 Partitions, Violations = 5846
Routed  14/452 Partitions, Violations = 5835
Routed  16/452 Partitions, Violations = 5827
Routed  18/452 Partitions, Violations = 5902
Routed  20/452 Partitions, Violations = 5896
Routed  22/452 Partitions, Violations = 5893
Routed  24/452 Partitions, Violations = 5896
Routed  26/452 Partitions, Violations = 5903
Routed  28/452 Partitions, Violations = 5903
Routed  30/452 Partitions, Violations = 5865
Routed  32/452 Partitions, Violations = 5881
Routed  34/452 Partitions, Violations = 5918
Routed  36/452 Partitions, Violations = 5850
Routed  38/452 Partitions, Violations = 5892
Routed  40/452 Partitions, Violations = 5856
Routed  42/452 Partitions, Violations = 5855
Routed  44/452 Partitions, Violations = 5813
Routed  46/452 Partitions, Violations = 5815
Routed  48/452 Partitions, Violations = 5866
Routed  50/452 Partitions, Violations = 5810
Routed  52/452 Partitions, Violations = 5798
Routed  54/452 Partitions, Violations = 5792
Routed  56/452 Partitions, Violations = 5805
Routed  58/452 Partitions, Violations = 5833
Routed  60/452 Partitions, Violations = 5815
Routed  62/452 Partitions, Violations = 5808
Routed  64/452 Partitions, Violations = 5814
Routed  66/452 Partitions, Violations = 5815
Routed  68/452 Partitions, Violations = 5798
Routed  70/452 Partitions, Violations = 5788
Routed  72/452 Partitions, Violations = 5800
Routed  74/452 Partitions, Violations = 5820
Routed  76/452 Partitions, Violations = 5795
Routed  78/452 Partitions, Violations = 5779
Routed  80/452 Partitions, Violations = 5797
Routed  82/452 Partitions, Violations = 5776
Routed  84/452 Partitions, Violations = 5765
Routed  86/452 Partitions, Violations = 5752
Routed  88/452 Partitions, Violations = 5787
Routed  90/452 Partitions, Violations = 5754
Routed  92/452 Partitions, Violations = 5741
Routed  94/452 Partitions, Violations = 5765
Routed  96/452 Partitions, Violations = 5787
Routed  98/452 Partitions, Violations = 5755
Routed  100/452 Partitions, Violations =        5744
Routed  102/452 Partitions, Violations =        5771
Routed  104/452 Partitions, Violations =        5761
Routed  106/452 Partitions, Violations =        5756
Routed  108/452 Partitions, Violations =        5748
Routed  110/452 Partitions, Violations =        5720
Routed  112/452 Partitions, Violations =        5712
Routed  114/452 Partitions, Violations =        5713
Routed  116/452 Partitions, Violations =        5719
Routed  118/452 Partitions, Violations =        5729
Routed  120/452 Partitions, Violations =        5736
Routed  122/452 Partitions, Violations =        5734
Routed  124/452 Partitions, Violations =        5708
Routed  126/452 Partitions, Violations =        5693
Routed  128/452 Partitions, Violations =        5711
Routed  130/452 Partitions, Violations =        5744
Routed  132/452 Partitions, Violations =        5723
Routed  134/452 Partitions, Violations =        5710
Routed  136/452 Partitions, Violations =        5713
Routed  138/452 Partitions, Violations =        5724
Routed  140/452 Partitions, Violations =        5708
Routed  142/452 Partitions, Violations =        5704
Routed  144/452 Partitions, Violations =        5712
Routed  146/452 Partitions, Violations =        5740
Routed  148/452 Partitions, Violations =        5729
Routed  150/452 Partitions, Violations =        5725
Routed  152/452 Partitions, Violations =        5713
Routed  154/452 Partitions, Violations =        5730
Routed  156/452 Partitions, Violations =        5712
Routed  158/452 Partitions, Violations =        5708
Routed  160/452 Partitions, Violations =        5689
Routed  162/452 Partitions, Violations =        5699
Routed  164/452 Partitions, Violations =        5694
Routed  166/452 Partitions, Violations =        5721
Routed  168/452 Partitions, Violations =        5710
Routed  170/452 Partitions, Violations =        5716
Routed  172/452 Partitions, Violations =        5707
Routed  174/452 Partitions, Violations =        5704
Routed  176/452 Partitions, Violations =        5706
Routed  178/452 Partitions, Violations =        5685
Routed  180/452 Partitions, Violations =        5706
Routed  182/452 Partitions, Violations =        5707
Routed  184/452 Partitions, Violations =        5701
Routed  186/452 Partitions, Violations =        5723
Routed  188/452 Partitions, Violations =        5702
Routed  190/452 Partitions, Violations =        5689
Routed  192/452 Partitions, Violations =        5687
Routed  194/452 Partitions, Violations =        5701
Routed  196/452 Partitions, Violations =        5700
Routed  198/452 Partitions, Violations =        5718
Routed  200/452 Partitions, Violations =        5711
Routed  202/452 Partitions, Violations =        5726
Routed  204/452 Partitions, Violations =        5711
Routed  206/452 Partitions, Violations =        5711
Routed  208/452 Partitions, Violations =        5713
Routed  210/452 Partitions, Violations =        5710
Routed  212/452 Partitions, Violations =        5712
Routed  214/452 Partitions, Violations =        5725
Routed  216/452 Partitions, Violations =        5696
Routed  218/452 Partitions, Violations =        5710
Routed  220/452 Partitions, Violations =        5685
Routed  222/452 Partitions, Violations =        5699
Routed  224/452 Partitions, Violations =        5724
Routed  226/452 Partitions, Violations =        5742
Routed  228/452 Partitions, Violations =        5726
Routed  230/452 Partitions, Violations =        5711
Routed  232/452 Partitions, Violations =        5727
Routed  234/452 Partitions, Violations =        5734
Routed  236/452 Partitions, Violations =        5732
Routed  238/452 Partitions, Violations =        5733
Routed  240/452 Partitions, Violations =        5732
Routed  242/452 Partitions, Violations =        5746
Routed  244/452 Partitions, Violations =        5735
Routed  246/452 Partitions, Violations =        5748
Routed  248/452 Partitions, Violations =        5753
Routed  250/452 Partitions, Violations =        5752
Routed  252/452 Partitions, Violations =        5750
Routed  254/452 Partitions, Violations =        5756
Routed  256/452 Partitions, Violations =        5735
Routed  258/452 Partitions, Violations =        5749
Routed  260/452 Partitions, Violations =        5746
Routed  262/452 Partitions, Violations =        5767
Routed  264/452 Partitions, Violations =        5757
Routed  266/452 Partitions, Violations =        5764
Routed  268/452 Partitions, Violations =        5765
Routed  270/452 Partitions, Violations =        5723
Routed  272/452 Partitions, Violations =        5742
Routed  274/452 Partitions, Violations =        5742
Routed  276/452 Partitions, Violations =        5778
Routed  278/452 Partitions, Violations =        5742
Routed  280/452 Partitions, Violations =        5778
Routed  282/452 Partitions, Violations =        5783
Routed  284/452 Partitions, Violations =        5789
Routed  286/452 Partitions, Violations =        5787
Routed  288/452 Partitions, Violations =        5784
Routed  290/452 Partitions, Violations =        5796
Routed  292/452 Partitions, Violations =        5789
Routed  294/452 Partitions, Violations =        5791
Routed  296/452 Partitions, Violations =        5785
Routed  298/452 Partitions, Violations =        5793
Routed  300/452 Partitions, Violations =        5782
Routed  302/452 Partitions, Violations =        5767
Routed  304/452 Partitions, Violations =        5769
Routed  306/452 Partitions, Violations =        5769
Routed  308/452 Partitions, Violations =        5792
Routed  310/452 Partitions, Violations =        5784
Routed  312/452 Partitions, Violations =        5773
Routed  314/452 Partitions, Violations =        5755
Routed  316/452 Partitions, Violations =        5760
Routed  318/452 Partitions, Violations =        5752
Routed  320/452 Partitions, Violations =        5783
Routed  322/452 Partitions, Violations =        5768
Routed  324/452 Partitions, Violations =        5783
Routed  326/452 Partitions, Violations =        5759
Routed  328/452 Partitions, Violations =        5773
Routed  330/452 Partitions, Violations =        5773
Routed  332/452 Partitions, Violations =        5773
Routed  334/452 Partitions, Violations =        5776
Routed  336/452 Partitions, Violations =        5784
Routed  338/452 Partitions, Violations =        5795
Routed  340/452 Partitions, Violations =        5756
Routed  342/452 Partitions, Violations =        5778
Routed  344/452 Partitions, Violations =        5773
Routed  346/452 Partitions, Violations =        5761
Routed  348/452 Partitions, Violations =        5753
Routed  350/452 Partitions, Violations =        5775
Routed  352/452 Partitions, Violations =        5747
Routed  354/452 Partitions, Violations =        5772
Routed  356/452 Partitions, Violations =        5761
Routed  358/452 Partitions, Violations =        5759
Routed  360/452 Partitions, Violations =        5773
Routed  362/452 Partitions, Violations =        5766
Routed  364/452 Partitions, Violations =        5747
Routed  366/452 Partitions, Violations =        5760
Routed  368/452 Partitions, Violations =        5758
Routed  370/452 Partitions, Violations =        5775
Routed  372/452 Partitions, Violations =        5768
Routed  374/452 Partitions, Violations =        5761
Routed  376/452 Partitions, Violations =        5763
Routed  378/452 Partitions, Violations =        5759
Routed  380/452 Partitions, Violations =        5765
Routed  382/452 Partitions, Violations =        5752
Routed  384/452 Partitions, Violations =        5787
Routed  386/452 Partitions, Violations =        5785
Routed  388/452 Partitions, Violations =        5765
Routed  390/452 Partitions, Violations =        5781
Routed  392/452 Partitions, Violations =        5781
Routed  394/452 Partitions, Violations =        5781
Routed  396/452 Partitions, Violations =        5785
Routed  398/452 Partitions, Violations =        5785
Routed  400/452 Partitions, Violations =        5788
Routed  402/452 Partitions, Violations =        5775
Routed  404/452 Partitions, Violations =        5801
Routed  406/452 Partitions, Violations =        5769
Routed  408/452 Partitions, Violations =        5793
Routed  410/452 Partitions, Violations =        5801
Routed  412/452 Partitions, Violations =        5802
Routed  414/452 Partitions, Violations =        5802
Routed  416/452 Partitions, Violations =        5802
Routed  418/452 Partitions, Violations =        5802
Routed  420/452 Partitions, Violations =        5802
Routed  422/452 Partitions, Violations =        5788
Routed  424/452 Partitions, Violations =        5796
Routed  426/452 Partitions, Violations =        5802
Routed  428/452 Partitions, Violations =        5804
Routed  430/452 Partitions, Violations =        5809
Routed  432/452 Partitions, Violations =        5819
Routed  434/452 Partitions, Violations =        5819
Routed  436/452 Partitions, Violations =        5818
Routed  438/452 Partitions, Violations =        5823
Routed  440/452 Partitions, Violations =        5829
Routed  442/452 Partitions, Violations =        5829
Routed  444/452 Partitions, Violations =        5829
Routed  446/452 Partitions, Violations =        5831
Routed  448/452 Partitions, Violations =        5830
Routed  450/452 Partitions, Violations =        5830
Routed  452/452 Partitions, Violations =        5831

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      5831
        Diff net spacing : 1410
        Double pattern hard mask space : 1659
        Less than minimum area : 104
        Less than minimum width : 97
        Off-grid : 78
        Same net via-cut spacing : 45
        Short : 2315
        Internal-only types : 123

[Iter 11] Elapsed real time: 0:09:46 
[Iter 11] Elapsed cpu  time: sys=0:00:09 usr=0:29:59 total=0:30:08
[Iter 11] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 11] Total (MB): Used  132  Alloctr  134  Proc 4043 

End DR iteration 11 with 452 parts

Start DR iteration 12: non-uniform partition
Routed  1/452 Partitions, Violations =  5706
Routed  2/452 Partitions, Violations =  5692
Routed  4/452 Partitions, Violations =  5729
Routed  6/452 Partitions, Violations =  5683
Routed  8/452 Partitions, Violations =  5665
Routed  10/452 Partitions, Violations = 5687
Routed  12/452 Partitions, Violations = 5727
Routed  14/452 Partitions, Violations = 5694
Routed  16/452 Partitions, Violations = 5680
Routed  18/452 Partitions, Violations = 5679
Routed  20/452 Partitions, Violations = 5716
Routed  22/452 Partitions, Violations = 5720
Routed  24/452 Partitions, Violations = 5738
Routed  26/452 Partitions, Violations = 5703
Routed  28/452 Partitions, Violations = 5743
Routed  30/452 Partitions, Violations = 5735
Routed  32/452 Partitions, Violations = 5710
Routed  34/452 Partitions, Violations = 5740
Routed  36/452 Partitions, Violations = 5735
Routed  38/452 Partitions, Violations = 5754
Routed  40/452 Partitions, Violations = 5766
Routed  42/452 Partitions, Violations = 5777
Routed  44/452 Partitions, Violations = 5773
Routed  46/452 Partitions, Violations = 5773
Routed  48/452 Partitions, Violations = 5762
Routed  50/452 Partitions, Violations = 5794
Routed  52/452 Partitions, Violations = 5802
Routed  54/452 Partitions, Violations = 5798
Routed  56/452 Partitions, Violations = 5794
Routed  58/452 Partitions, Violations = 5793
Routed  60/452 Partitions, Violations = 5784
Routed  62/452 Partitions, Violations = 5776
Routed  64/452 Partitions, Violations = 5803
Routed  66/452 Partitions, Violations = 5787
Routed  68/452 Partitions, Violations = 5770
Routed  70/452 Partitions, Violations = 5776
Routed  72/452 Partitions, Violations = 5756
Routed  74/452 Partitions, Violations = 5742
Routed  76/452 Partitions, Violations = 5740
Routed  78/452 Partitions, Violations = 5736
Routed  80/452 Partitions, Violations = 5747
Routed  82/452 Partitions, Violations = 5763
Routed  84/452 Partitions, Violations = 5740
Routed  86/452 Partitions, Violations = 5737
Routed  88/452 Partitions, Violations = 5736
Routed  90/452 Partitions, Violations = 5780
Routed  92/452 Partitions, Violations = 5786
Routed  94/452 Partitions, Violations = 5811
Routed  96/452 Partitions, Violations = 5820
Routed  98/452 Partitions, Violations = 5805
Routed  100/452 Partitions, Violations =        5793
Routed  102/452 Partitions, Violations =        5777
Routed  104/452 Partitions, Violations =        5812
Routed  106/452 Partitions, Violations =        5802
Routed  108/452 Partitions, Violations =        5808
Routed  110/452 Partitions, Violations =        5798
Routed  112/452 Partitions, Violations =        5829
Routed  114/452 Partitions, Violations =        5832
Routed  116/452 Partitions, Violations =        5850
Routed  118/452 Partitions, Violations =        5824
Routed  120/452 Partitions, Violations =        5824
Routed  122/452 Partitions, Violations =        5814
Routed  124/452 Partitions, Violations =        5823
Routed  126/452 Partitions, Violations =        5819
Routed  128/452 Partitions, Violations =        5819
Routed  130/452 Partitions, Violations =        5818
Routed  132/452 Partitions, Violations =        5828
Routed  134/452 Partitions, Violations =        5828
Routed  136/452 Partitions, Violations =        5846
Routed  138/452 Partitions, Violations =        5840
Routed  140/452 Partitions, Violations =        5854
Routed  142/452 Partitions, Violations =        5878
Routed  144/452 Partitions, Violations =        5846
Routed  146/452 Partitions, Violations =        5842
Routed  148/452 Partitions, Violations =        5836
Routed  150/452 Partitions, Violations =        5870
Routed  152/452 Partitions, Violations =        5839
Routed  154/452 Partitions, Violations =        5846
Routed  156/452 Partitions, Violations =        5869
Routed  158/452 Partitions, Violations =        5882
Routed  160/452 Partitions, Violations =        5906
Routed  162/452 Partitions, Violations =        5898
Routed  164/452 Partitions, Violations =        5915
Routed  166/452 Partitions, Violations =        5915
Routed  168/452 Partitions, Violations =        5904
Routed  170/452 Partitions, Violations =        5913
Routed  172/452 Partitions, Violations =        5926
Routed  174/452 Partitions, Violations =        5931
Routed  176/452 Partitions, Violations =        5943
Routed  178/452 Partitions, Violations =        5932
Routed  180/452 Partitions, Violations =        5924
Routed  182/452 Partitions, Violations =        5950
Routed  184/452 Partitions, Violations =        5945
Routed  186/452 Partitions, Violations =        5924
Routed  188/452 Partitions, Violations =        5950
Routed  190/452 Partitions, Violations =        5953
Routed  192/452 Partitions, Violations =        5937
Routed  194/452 Partitions, Violations =        5964
Routed  196/452 Partitions, Violations =        5971
Routed  198/452 Partitions, Violations =        5980
Routed  200/452 Partitions, Violations =        5948
Routed  202/452 Partitions, Violations =        5968
Routed  204/452 Partitions, Violations =        5994
Routed  206/452 Partitions, Violations =        5947
Routed  208/452 Partitions, Violations =        5948
Routed  210/452 Partitions, Violations =        5975
Routed  212/452 Partitions, Violations =        5948
Routed  214/452 Partitions, Violations =        5954
Routed  216/452 Partitions, Violations =        5956
Routed  218/452 Partitions, Violations =        5970
Routed  220/452 Partitions, Violations =        6018
Routed  222/452 Partitions, Violations =        6012
Routed  224/452 Partitions, Violations =        6034
Routed  226/452 Partitions, Violations =        6043
Routed  228/452 Partitions, Violations =        6049
Routed  230/452 Partitions, Violations =        6057
Routed  232/452 Partitions, Violations =        6042
Routed  234/452 Partitions, Violations =        6063
Routed  236/452 Partitions, Violations =        6077
Routed  238/452 Partitions, Violations =        6073
Routed  240/452 Partitions, Violations =        6081
Routed  242/452 Partitions, Violations =        6076
Routed  244/452 Partitions, Violations =        6067
Routed  246/452 Partitions, Violations =        6091
Routed  248/452 Partitions, Violations =        6123
Routed  250/452 Partitions, Violations =        6085
Routed  252/452 Partitions, Violations =        6087
Routed  254/452 Partitions, Violations =        6101
Routed  256/452 Partitions, Violations =        6098
Routed  258/452 Partitions, Violations =        6098
Routed  260/452 Partitions, Violations =        6126
Routed  262/452 Partitions, Violations =        6109
Routed  264/452 Partitions, Violations =        6128
Routed  266/452 Partitions, Violations =        6121
Routed  268/452 Partitions, Violations =        6120
Routed  270/452 Partitions, Violations =        6135
Routed  272/452 Partitions, Violations =        6112
Routed  274/452 Partitions, Violations =        6114
Routed  276/452 Partitions, Violations =        6099
Routed  278/452 Partitions, Violations =        6113
Routed  280/452 Partitions, Violations =        6110
Routed  282/452 Partitions, Violations =        6124
Routed  284/452 Partitions, Violations =        6135
Routed  286/452 Partitions, Violations =        6129
Routed  288/452 Partitions, Violations =        6125
Routed  290/452 Partitions, Violations =        6130
Routed  292/452 Partitions, Violations =        6141
Routed  294/452 Partitions, Violations =        6140
Routed  296/452 Partitions, Violations =        6125
Routed  298/452 Partitions, Violations =        6156
Routed  300/452 Partitions, Violations =        6118
Routed  302/452 Partitions, Violations =        6132
Routed  304/452 Partitions, Violations =        6111
Routed  306/452 Partitions, Violations =        6098
Routed  308/452 Partitions, Violations =        6131
Routed  310/452 Partitions, Violations =        6130
Routed  312/452 Partitions, Violations =        6145
Routed  314/452 Partitions, Violations =        6131
Routed  316/452 Partitions, Violations =        6138
Routed  318/452 Partitions, Violations =        6131
Routed  320/452 Partitions, Violations =        6127
Routed  322/452 Partitions, Violations =        6131
Routed  324/452 Partitions, Violations =        6183
Routed  326/452 Partitions, Violations =        6152
Routed  328/452 Partitions, Violations =        6149
Routed  330/452 Partitions, Violations =        6184
Routed  332/452 Partitions, Violations =        6167
Routed  334/452 Partitions, Violations =        6155
Routed  336/452 Partitions, Violations =        6176
Routed  338/452 Partitions, Violations =        6166
Routed  340/452 Partitions, Violations =        6174
Routed  342/452 Partitions, Violations =        6191
Routed  344/452 Partitions, Violations =        6184
Routed  346/452 Partitions, Violations =        6151
Routed  348/452 Partitions, Violations =        6156
Routed  350/452 Partitions, Violations =        6166
Routed  352/452 Partitions, Violations =        6158
Routed  354/452 Partitions, Violations =        6158
Routed  356/452 Partitions, Violations =        6157
Routed  358/452 Partitions, Violations =        6137
Routed  360/452 Partitions, Violations =        6146
Routed  362/452 Partitions, Violations =        6155
Routed  364/452 Partitions, Violations =        6156
Routed  366/452 Partitions, Violations =        6168
Routed  368/452 Partitions, Violations =        6169
Routed  370/452 Partitions, Violations =        6173
Routed  372/452 Partitions, Violations =        6185
Routed  374/452 Partitions, Violations =        6192
Routed  376/452 Partitions, Violations =        6203
Routed  378/452 Partitions, Violations =        6207
Routed  380/452 Partitions, Violations =        6208
Routed  382/452 Partitions, Violations =        6190
Routed  384/452 Partitions, Violations =        6195
Routed  386/452 Partitions, Violations =        6189
Routed  388/452 Partitions, Violations =        6191
Routed  390/452 Partitions, Violations =        6209
Routed  392/452 Partitions, Violations =        6211
Routed  394/452 Partitions, Violations =        6190
Routed  396/452 Partitions, Violations =        6218
Routed  398/452 Partitions, Violations =        6218
Routed  400/452 Partitions, Violations =        6206
Routed  402/452 Partitions, Violations =        6221
Routed  404/452 Partitions, Violations =        6221
Routed  406/452 Partitions, Violations =        6210
Routed  408/452 Partitions, Violations =        6226
Routed  410/452 Partitions, Violations =        6202
Routed  412/452 Partitions, Violations =        6200
Routed  414/452 Partitions, Violations =        6203
Routed  416/452 Partitions, Violations =        6215
Routed  418/452 Partitions, Violations =        6204
Routed  420/452 Partitions, Violations =        6206
Routed  422/452 Partitions, Violations =        6204
Routed  424/452 Partitions, Violations =        6212
Routed  426/452 Partitions, Violations =        6212
Routed  428/452 Partitions, Violations =        6211
Routed  430/452 Partitions, Violations =        6211
Routed  432/452 Partitions, Violations =        6206
Routed  434/452 Partitions, Violations =        6207
Routed  436/452 Partitions, Violations =        6213
Routed  438/452 Partitions, Violations =        6213
Routed  440/452 Partitions, Violations =        6213
Routed  442/452 Partitions, Violations =        6209
Routed  444/452 Partitions, Violations =        6207
Routed  446/452 Partitions, Violations =        6211
Routed  448/452 Partitions, Violations =        6211
Routed  450/452 Partitions, Violations =        6211
Routed  452/452 Partitions, Violations =        6210

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      6210
        Diff net spacing : 1063
        Double pattern hard mask space : 1723
        End of line enclosure : 36
        Less than minimum area : 164
        Less than minimum width : 96
        Off-grid : 100
        Same net spacing : 1
        Same net via-cut spacing : 75
        Short : 2727
        Internal-only types : 225

[Iter 12] Elapsed real time: 0:11:44 
[Iter 12] Elapsed cpu  time: sys=0:00:10 usr=0:36:15 total=0:36:25
[Iter 12] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 12] Total (MB): Used  132  Alloctr  135  Proc 4043 

End DR iteration 12 with 452 parts

Stop DR since not converging

Information: Detail Routing terminated early because DRCs were not converging: true (ZRT-312)
Information: Filtered 200 drcs of internal-only type. (ZRT-323)
Information: Discarded 25 drcs of internal-only type. (ZRT-306)
[DR] Elapsed real time: 0:11:44 
[DR] Elapsed cpu  time: sys=0:00:10 usr=0:36:15 total=0:36:25
[DR] Stage (MB): Used    1  Alloctr    1  Proc    0 
[DR] Total (MB): Used  115  Alloctr  118  Proc 4043 
[DR: Done] Elapsed real time: 0:11:44 
[DR: Done] Elapsed cpu  time: sys=0:00:10 usr=0:36:15 total=0:36:25
[DR: Done] Stage (MB): Used    1  Alloctr    1  Proc    0 
[DR: Done] Total (MB): Used  115  Alloctr  118  Proc 4043 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 755 aligned/redundant DRCs. (ZRT-305)

DR finished with 5230 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      5230
        Diff net spacing : 532
        Double pattern hard mask space : 1694
        End of line enclosure : 36
        Less than minimum area : 164
        Less than minimum width : 96
        Off-grid : 100
        Same net spacing : 1
        Same net via-cut spacing : 75
        Short : 2532



Total Wire Length =                    6880 micron
Total Number of Contacts =             4735
Total Number of Wires =                7394
Total Number of PtConns =              539
Total Number of Routed Wires =       7394
Total Routed Wire Length =           6747 micron
Total Number of Routed Contacts =       4735
        Layer                   M1 :        116 micron
        Layer                   M2 :        939 micron
        Layer                   M3 :       2993 micron
        Layer                   M4 :       2739 micron
        Layer                   M5 :         93 micron
        Layer                   M6 :          0 micron
        Layer                   M7 :          0 micron
        Layer                   M8 :          0 micron
        Layer                   M9 :          0 micron
        Layer                 MRDL :          0 micron
        Via                VIA56SQ :          1
        Via           VIA45SQ(rot) :         36
        Via              VIA34SQ_C :        547
        Via         VIA34SQ_C(rot) :         42
        Via            VIA34BAR1_C :         11
        Via            VIA34BAR2_C :         19
        Via              VIA34LG_C :         12
        Via                VIA34SQ :         63
        Via           VIA34SQ(rot) :          4
        Via            VIA3_34SQ_C :         70
        Via              VIA3_34SQ :       1255
        Via         VIA3_34SQ(rot) :         49
        Via              VIA23SQ_C :        118
        Via         VIA23SQ_C(rot) :        171
        Via       VIA23BAR1_C(rot) :         34
        Via            VIA23BAR2_C :          6
        Via       VIA23BAR2_C(rot) :         41
        Via              VIA23LG_C :          2
        Via                VIA23SQ :        968
        Via           VIA23SQ(rot) :          3
        Via              VIA23BAR1 :          4
        Via     VIA2_33BAR1_C(rot) :          4
        Via     VIA2_33BAR2_C(rot) :         18
        Via     VIA23_3BAR1_C(rot) :          3
        Via     VIA23_3BAR2_C(rot) :         23
        Via     VIA2_33_3SQ_C(rot) :        884
        Via   VIA2_33_3BAR1_C(rot) :          3
        Via   VIA2_33_3BAR2_C(rot) :         26
        Via              VIA12SQ_C :        308
        Via            VIA12BAR1_C :          2
        Via            VIA1_32SQ_C :          2
        Via          VIA1_32_3SQ_C :          6

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 4735 vias)
 
    Layer VIA1       =  0.00% (0      / 318     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (318     vias)
    Layer VIA2       =  0.00% (0      / 2308    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2308    vias)
    Layer VIA3       =  0.00% (0      / 2072    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2072    vias)
    Layer VIA4       =  0.00% (0      / 36      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (36      vias)
    Layer VIA5       =  0.00% (0      / 1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1       vias)
 
  Total double via conversion rate    =  0.00% (0 / 4735 vias)
 
    Layer VIA1       =  0.00% (0      / 318     vias)
    Layer VIA2       =  0.00% (0      / 2308    vias)
    Layer VIA3       =  0.00% (0      / 2072    vias)
    Layer VIA4       =  0.00% (0      / 36      vias)
    Layer VIA5       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 4735 vias)
 
    Layer VIA1       =  0.00% (0      / 318     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (318     vias)
    Layer VIA2       =  0.00% (0      / 2308    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2308    vias)
    Layer VIA3       =  0.00% (0      / 2072    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2072    vias)
    Layer VIA4       =  0.00% (0      / 36      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (36      vias)
    Layer VIA5       =  0.00% (0      / 1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1       vias)
 

Total number of nets = 28101
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 5230
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: The net parasitics of block riscv_core are cleared. (TIM-123)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core_4_placed.design'. (TIM-125)
Information: Design riscv_core_4_placed has 28048 nets, 0 global routed, 25 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: The RC mode used is CTO for design 'riscv_core'. (NEX-022)
Information: Design Average RC for design riscv_core_4_placed  (NEX-011)
Information: r = 2.489934 ohm/um, via_r = 0.489199 ohm/cut, c = 0.142559 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.777025 ohm/um, via_r = 0.580198 ohm/cut, c = 0.127647 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 28046, routed nets = 25, across physical hierarchy nets = 0, parasitics cached nets = 28046, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

npo-clock-opt optimization Phase 33 Iter  1         0.00      0.00         0       0.018  56414152.00           1.629
Enable dominated scenarios

npo-clock-opt optimization complete                 0.00      0.00         0       0.018  56414152.00           1.629
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  4.655251505874  3.105498116535  9.865112309851  6.078131264085  2.744732641123
8.318115604907  9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  2.418477118112  2.192952512313  0.965417941094  2.700156643881  3.840984464440
3.750206053169  7.663458842299  6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  2.847254712169  8.279178707985  1.185408990997  3.334444608244  5.867133131622
7.173894385364  9.669819999761  7.591487347087  7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  2.692579694780  2.404745582358  6.131535344054  4.100228266110  1.274242989655
4.570746653063  5.624878808820  7.826857253678  4.759133418263  5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474122495  5.149790796621  5.028397134634  6.111597446103  6.181480512107  1.581109765776
7.486041822107  9.584562469756  2.041727387119  3.921160867338  0.650488682345  9.472458902409  3.368484394994  4.897111549020  6.860149344452  7.636248051691  9.096162423751  2.199725709512  0.915918267443  5.466526708426
8.142690055883  4.607193265224  8.244463794567  3.504870705451  1.682716012888  7.173433718510  9.939562708373  3.617852772683  8.946772637652  6.795115532707  4.520763185615  3.092653409795  5.580734336993  1.131821163510
0.721709625254  7.515947417690  0.649322209371  1.017031043513  5.811519666269  5.826730883342  4.349383292435  0.216216918317  9.612142422527  2.947302782104  0.824336670071  0.358845286693  8.022027769284  2.603666985844
5.024802551363  1.359359521353  5.407563451201  2.804123477518  1.265300052200  0.417760313533  1.833872465081  6.448557737188  4.848373112548  7.562118655033  8.672211653678  4.214089316610  9.007635470112  3.308631578452
5.607471109985  8.514743640423  2.764676979434  9.324216938770  1.551199989997  2.300508202625  0.754685030179  1.961421411696  2.781303341418  8.991919955650  9.438724471688  9.138486642545  9.020217408464  9.978905895117
7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413524984361  3.309910198619  7.452798206103  1.902827924529  5.623407259547  2.805907808696  3.368228781760  7.095325515702  7.411344356476  6.944770376650
5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.605155657803  8.173730247963  9.287277774418  7.540401048505  0.000353317956  0.479328356721  4.755302867421  4.389145656592  1.217871101793  7.505308710467
0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950064138237  0.221226938718  4.029619314242  4.042203896875  2.780789249394  0.725978414657  8.793232987635  8.918646619113
5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  3.056717040238  2.513794803284  5.096612637697  1.514055470128  7.396800920513  5.512693227835
1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326983131  9.824274987880  5.818743901083  2.345213122627  0.037334905045  0.494214640392
8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.926377260982  8.298772862614  2.539499271612  6.654693918747  4.022403251365  6.796155902757
0.618562611981  3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  7.387119392116  0.867338065048  8.682345947245  3.548347136848  4.395719022266  1.541704686014  9.244460400010  4.051125309534
5.907689219704  1.709512091590  0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  6.012888717343  8.359925193956  2.709190716753  2.774367894677  2.637660316996  9.532231852994
6.656262309097  9.409795558072  6.136993113139  7.763510072170  9.625254751594  7.417690064932  2.209371101703  1.043513581151  9.666269582673  5.424757634938  3.293252476699  6.910091961214  2.422535931115  6.782638482351
9.141628035616  1.286693802201  9.569284260313  2.585844502480  2.551363135935  9.521353540756  3.451201280412  3.477518126530  0.052200041776  5.954948383387  2.466808099823  7.739862484837  3.112556493680  1.055567267149
4.124225421230  5.316610900762  7.270112330810  7.178452560747  1.109985851474  3.640423276467  6.979434932421  6.938770155119  9.989997230050  3.843030275468  5.031996541110  1.413370278130  3.341426535537  5.155184343790
9.893602913670  2.642545902020  9.208464997847  1.495117746745  7.734047317127  4.721421981592  0.740044433141  4.637138041352  4.984361330991  5.739024945279  8.207920545250  7.926203562340  7.259555926936  3.008120736740
3.103784709364  1.515702741133  6.156476694424  6.976650523956  5.921087480218  9.647382389440  1.463832453161  0.419342160515  5.657803817373  5.888378128727  7.775235109018  1.040289000035  3.317964783378  4.556255875458
7.289445438746  1.656592121786  3.901793750587  4.310467080093  3.986343950985  1.607812396408  5.274420834112  3.831811560490  7.969922502608  8.887877595006  4.139054477190  6.930492402961  9.314250140666  9.096309678996
4.661318072329  4.414657879322  4.787635891811  2.219113510369  6.096373414109  4.270014844388  1.384045006444  0.375020605316  9.766345884229  4.262635316795  0.776784292364  7.788908305671  7.040246997715  0.003718909589
7.059611151237  1.470128739689  2.720513551216  9.827835139826  8.118372519099  7.333443640824  4.586760973162  2.717389438536  4.966981999976  6.390553934708  7.764037084394  6.769681806332  6.983149628863  0.187314981792
8.323007234353  9.122627003732  6.705045049478  0.240392817363  1.613985254405  4.410021006611  0.127471858965  5.457074665306  3.562487880882  5.323090925367  8.476730796894  3.542686792637  7.260990565283  4.062148653867
4.638167665291  9.918747402249  5.051365679662  1.502757061856  2.611981344610  3.618147231210  7.158167536577  6.748604182210  7.958456246975  1.845587938711  9.393933431701  8.067722868234  5.947253090240  9.336372839499
4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590006744  3.546609230842  6.814269005588  3.460719326522  9.465851579456  7.351204425513  1.160955601288  8.717351571851  0.993480670837
3.361785277268  3.894677263765  2.116996953270  7.452994665626  2.309097940979  5.558072613699  3.113139776351  0.072170962525  4.751594741769  5.605347420937  1.102520559329  3.583835966626  9.582681288334  2.434462729243
5.021621691831  7.961214242252  7.731115678210  4.082351914162  8.035616128669  3.802201956928  4.260313258584  4.502480255136  3.135935952135  8.181161545120  1.281239792729  8.128214005220  0.041784231353  3.183811646508

npo-clock-opt final QoR
_______________________
Scenario Mapping Table
1: func_fast
2: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: CLK_I

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.0000     0.0000      0   0.0000     0.0000      0
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000      0   0.0000     0.0000      0        0     0.0000        0 56414152.0
    2   *   0.0000     0.0000      0   0.0000     0.0000      0        0     0.0000        0 150239.000
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000      0   0.0000     0.0000      0        0     0.0000        0 56414152.0     18274.55      27840        182       5344
--------------------------------------------------------------------------------------------------------------------

npo-clock-opt final QoR Summary         WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
npo-clock-opt final QoR Summary      0.0000     0.0000      0   0.0000     0.0000      0        0        0 56414152.0     18274.55      27840

npo-clock-opt command complete                CPU: 10128 s (  2.81 hr )  ELAPSE:  5865 s (  1.63 hr )  MEM-PEAK:  1405 MB
npo-clock-opt command statistics  CPU=2575 sec (0.72 hr) ELAPSED=883 sec (0.25 hr) MEM-PEAK=1.372 GB
Information: Running auto PG connection. (NDM-099)
1
icc2_shell> check_pg_drc
Command check_pg_drc started  at Thu Mar  7 03:15:15 2024
Command check_pg_drc finished at Thu Mar  7 03:15:16 2024
CPU usage for check_pg_drc: 10.18 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 1.59 seconds ( 0.00 hours)
Total number of errors found: 14
   14 insufficient spacings on M1
------------
Description of the errors can be seen in gui error set "DRC_report_by_check_pg_drc"
------------
icc2_shell> clock_opt
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (112500 112500) (2270340 2266500)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2

Running clock synthesis step.

Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (112500 112500) (2270340 2266500)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2
remove buffers/inverters in clock CLK_I:
  2 buffer(s) and 21 inverter(s) have been removed
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)

A total of 2 buffer(s) and 21 inverter(s) have been removed.
Remove clock trees finished successfully
synthesize_clock_trees
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   func_fast    (Mode: func; Corner: fast)
   func_slow    (Mode: func; Corner: slow)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: Clock derating is disabled

CTS related app options set by user:
   No CTS related app option is set.

Buffer/Inverter reference list for clock tree synthesis:
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_10
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_12
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_16
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_1P5
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_1
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_20
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_2
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_3
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_4
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_6
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_8
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_CDC_2
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_CDC_4
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_ECO_1
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_ECO_2
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_ECO_3
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_ECO_4
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_ECO_6
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_ECO_7
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_ECO_8
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_S_0P5
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_S_0P75
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_S_10
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_S_12
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_S_16
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_S_1P5
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_S_1
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_S_20
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_S_2
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_S_3
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_S_4
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_S_6
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_S_8
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_U_0P5
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_U_0P75
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_UCDC_0P5
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_UCDC_1
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_PECO_12
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_PECO_1
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_PECO_2
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_PECO_4
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_PECO_8
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_PS_0P75
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_PS_1P5
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_PS_3
   saed14rvt_ss0p6vm40c/SAEDRVT14_BUF_PS_6
   saed14rvt_ss0p6vm40c/SAEDRVT14_AOBUF_IW_0P75
   saed14rvt_ss0p6vm40c/SAEDRVT14_AOBUF_IW_1P5
   saed14rvt_ss0p6vm40c/SAEDRVT14_AOBUF_IW_3
   saed14rvt_ss0p6vm40c/SAEDRVT14_AOBUF_IW_6
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_10
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_12
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_16
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_3
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_6
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_8
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_ECO_3
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_ECO_4
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_ECO_6
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_ECO_8
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_S_10
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_S_12
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_S_16
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_S_20
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_S_3
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_S_5
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_S_6
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_S_7
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_S_8
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_S_9
   saed14rvt_ss0p6vm40c/SAEDRVT14_AOINV_IW_6
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_PECO_12
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_PECO_8
   saed14rvt_ss0p6vm40c/SAEDRVT14_INV_PS_6

ICG reference list:
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTNLT_V5_12
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTNLT_V5_3
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTNLT_V5_4
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTNLT_V5_5
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTNLT_V5_6
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTNLT_V5_8
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTPLT_V5_12
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTPLT_V5_16
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTPLT_V5_20
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTPLT_V5_24
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTPLT_V5_3
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTPLT_V5_4
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTPLT_V5_5
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTPLT_V5_6
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTPLT_V5_8
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKGTPL_V5_4
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKINVGTPLT_V7_3
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKINVGTPLT_V7_4
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKINVGTPLT_V7_5
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKINVGTPLT_V7_6
   saed14rvt_ss0p6vm40c/SAEDRVT14_CKINVGTPLT_V7_8

Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: 'slow' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (112500 112500) (2270340 2266500)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 1.17 sec, cpu time is 0 hr : 0 min : 1.19 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 360 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 0 vias out of 6163 total vias.
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 3.04 sec, cpu time is 0 hr : 0 min : 2.92 sec. (CTS-104)
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 8
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core_4_placed.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 28023, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
Information: Relocated the clock cell 'core_clock_gate_i/u__tmp100' from (136.90, 91.05) to (136.90, 89.85). (CTS-106)
A total of 1 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
Information: The run time for enable resynthesis is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = core_clock_gate_i/u__tmp100/Q
 Clocks:
     CLK_I (func)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 600.000000
 Number of load sinks = 2133
 Number of ignore points = 0
 Added 20 Repeaters. Built 2 Repeater Levels
 Phase delay: core_clock_gate_i/u__tmp100/CK : (0.176 0.140) : skew = 0.036
-------------------------------------------------------------
 Gate level 1 clock tree synthesis
 driving pin = clk_i
 Clocks:
     CLK_I (func)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 600.000000
 Number of load sinks = 69
 Number of ignore points = 0
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 0.175915/__ min r/f: 0.140114/__) : skew = 0.035801 : core_clock_gate_i/u__tmp100/CK
 Added 3 Repeaters. Built 3 Repeater Levels
 Phase delay: clk_i : (0.165 0.129) : skew = 0.036
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 6.23 sec, cpu time is 0 hr : 0 min : 6.48 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
There are 3 buffers and 20 inverters added (total area 11.77) by Clock Tree Synthesis.
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 9 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_MM_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_6/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OR3_4/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_4/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUX2_4/D0 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_CKGTPLT_V5_3/SE has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/C1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO2BB2_V1_4/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO32_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Via regions for port SAEDRVT14_OA33_4/B3 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_4/B2 may block other ports completely. (ZRT-045)
Warning: Standard cell pin SAEDRVT14_OA33_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_MM_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B2 has no valid via regions. (ZRT-044)
Performing initial clock net global routing ...
Loading parastics information to the router ...
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
parastics information loaded to the router.
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: The net parasitics of block riscv_core are cleared. (TIM-123)
Total number of global routed clock nets: 25
Information: The run time for clock net global routing is 0 hr : 0 min : 1.85 sec, cpu time is 0 hr : 0 min : 6.68 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core_4_placed.design'. (TIM-125)
Information: Design riscv_core_4_placed has 28048 nets, 25 global routed, 0 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: The RC mode used is CTO for design 'riscv_core'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 28046, routed nets = 25, across physical hierarchy nets = 0, parasitics cached nets = 25, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
-------------------------------------------------------------
Fixing clock: CLK_I mode: func root: clk_i

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: CLK_I, Mode: func, Root: clk_i
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0122; ID = 0.0645; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 11.7660; ClockCellArea = 14.2080; Clock = CLK_I; Mode = func; Corner = fast; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0374; ID = 0.1623; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 11.7660; ClockCellArea = 14.2080; Clock = CLK_I; Mode = func; Corner = slow; ClockRoot = clk_i. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: CLK_I, Mode: func, Root: clk_i
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0122; ID = 0.0645; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 11.7660; ClockCellArea = 14.2080; Clock = CLK_I; Mode = func; Corner = fast; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0374; ID = 0.1623; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 11.7660; ClockCellArea = 14.2080; Clock = CLK_I; Mode = func; Corner = slow; ClockRoot = clk_i. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.07 sec, cpu time is 0 hr : 0 min : 0.15 sec.
Information: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 0.07 sec, cpu time is 0 hr : 0 min : 0.15 sec. (CTS-104)
************************************************************
* CTS STEP: Skew Latency Optimization and Area Recovery
************************************************************
-------------------------------------------------------------
Optimizing clock tree
clock: CLK_I mode: func root: clk_i
Clock QoR Before Optimization:
Clock: CLK_I, Mode: func, Root: clk_i
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0122; ID = 0.0645; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 11.7660; ClockCellArea = 14.2080; Clock = CLK_I; Mode = func; Corner = fast; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0374; ID = 0.1623; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 11.7660; ClockCellArea = 14.2080; Clock = CLK_I; Mode = func; Corner = slow; ClockRoot = clk_i. (CTS-037)

Begin Network Flow Based Optimization:
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Default network flow optimizer made 40 successful improvements out of 55 iterations
Resized 16, relocated 2, deleted 0, inserted 1, sizeUp Relocated 0 cells
The elapsed time for network flow optimization is 0 hr : 0 min : 6.15 sec, cpu time is 0 hr : 0 min : 19.06 sec.
Ran incremental ZGR 64 time(s) for 120 net(s) and restored ZGR 15 time(s) for 25 net(s)
Clock Qor After Network Flow Optimization:
Clock: CLK_I, Mode: func, Root: clk_i
Information: CTS QoR Post Optimization: GlobalSkew = 0.0088; ID = 0.0592; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 14.6076; ClockCellArea = 17.0496; Clock = CLK_I; Mode = func; Corner = fast; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Post Optimization: GlobalSkew = 0.0120; ID = 0.1360; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 14.6076; ClockCellArea = 17.0496; Clock = CLK_I; Mode = func; Corner = slow; ClockRoot = clk_i. (CTS-037)

Begin Layer Optimization:

Beginning layer optimization ...
Clock CLK_I: 25 nets unchanged because there is no cap variation on their layers
All clocks: total net count: 25
All clocks: total committed/restored net count: 0/0
All clocks: total count of nets with two layers: 0 (skipped)
All clocks: total count of nets with unchanged layers: 25

Ending layer optimization ...

The elapsed time for layer optimization is 0 hr : 0 min : 0.05 sec, cpu time is 0 hr : 0 min : 0.04 sec.
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock Qor After Layer Optimization:
Clock: CLK_I, Mode: func, Root: clk_i
Information: CTS QoR Post Optimization: GlobalSkew = 0.0088; ID = 0.0592; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 14.6076; ClockCellArea = 17.0496; Clock = CLK_I; Mode = func; Corner = fast; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Post Optimization: GlobalSkew = 0.0120; ID = 0.1360; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 14.6076; ClockCellArea = 17.0496; Clock = CLK_I; Mode = func; Corner = slow; ClockRoot = clk_i. (CTS-037)

Begin Area Recovery Buffer Removal:
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
AR: deleted 0 cell(s)
Ran incremental ZGR 5 time(s) for 5 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Area Recovery Removal:
Clock: CLK_I, Mode: func, Root: clk_i
Information: CTS QoR Post Area Recovery: GlobalSkew = 0.0088; ID = 0.0592; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 14.6076; ClockCellArea = 17.0496; Clock = CLK_I; Mode = func; Corner = fast; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Post Area Recovery: GlobalSkew = 0.0120; ID = 0.1360; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 14.6076; ClockCellArea = 17.0496; Clock = CLK_I; Mode = func; Corner = slow; ClockRoot = clk_i. (CTS-037)

Begin Area Recovery Resizing:
AR: resized 0 out of 25 cell(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Area Recovery Resizing:
Clock: CLK_I, Mode: func, Root: clk_i
Information: CTS QoR Post Area Recovery: GlobalSkew = 0.0088; ID = 0.0592; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 14.6076; ClockCellArea = 17.0496; Clock = CLK_I; Mode = func; Corner = fast; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Post Area Recovery: GlobalSkew = 0.0120; ID = 0.1360; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 14.6076; ClockCellArea = 17.0496; Clock = CLK_I; Mode = func; Corner = slow; ClockRoot = clk_i. (CTS-037)
The elapsed time for area recovery is 0 hr : 0 min : 0.79 sec, cpu time is 0 hr : 0 min : 2.18 sec.
The elapsed time for optimization of clock tree is 0 hr : 0 min : 7.08 sec, cpu time is 0 hr : 0 min : 21.55 sec.
Information: The run time for skew latency optimization is 0 hr : 0 min : 7.08 sec, cpu time is 0 hr : 0 min : 21.55 sec. (CTS-104)
************************************************************
* CTS STEP: Post-Optimization DRC Fixing
************************************************************
-------------------------------------------------------------
Fixing clock: CLK_I mode: func root: clk_i
Resized 0 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: CLK_I, Mode: func, Root: clk_i
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0088; ID = 0.0592; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 14.6076; ClockCellArea = 17.0496; Clock = CLK_I; Mode = func; Corner = fast; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0120; ID = 0.1360; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 14.6076; ClockCellArea = 17.0496; Clock = CLK_I; Mode = func; Corner = slow; ClockRoot = clk_i. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.05 sec, cpu time is 0 hr : 0 min : 0.14 sec.
Information: The run time for post-optimization DRC fixing is 0 hr : 0 min : 0.05 sec, cpu time is 0 hr : 0 min : 0.14 sec. (CTS-104)
All together, ran incremental ZGR 69 time(s) for 125 net(s) and restoring ZGR invoked 15 time(s) for 25 net(s)
There are 1 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Mark clock trees...
Marking clock synthesized attributes

nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 363 total shapes.
Layer M2: cached 0 shapes out of 1952 total shapes.
Cached 0 vias out of 9693 total vias.

Legalizing Top Level Design riscv_core ... 
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     46479.9        30548        Yes DEFAULT_VA

Optimizing attract points
    Done attract points (0 sec)
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (2 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  30548
number of references:               103
number of site rows:                359
number of locations attempted:   295272
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       25614 (340843 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.011 um ( 0.02 row height)
rms weighted cell displacement:   0.011 um ( 0.02 row height)
max cell displacement:            1.197 um ( 2.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                9
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: placeoptlc_8174 (SAEDRVT14_TIE0_4)
  Input location: (148.816,79.05)
  Legal location: (147.78,79.65)
  Displacement:   1.197 um ( 2.00 row height)
Cell: id_stage_i/registers_i/U2558 (SAEDRVT14_INV_PS_3)
  Input location: (149.63,79.05)
  Legal location: (150.148,78.45)
  Displacement:   0.793 um ( 1.32 row height)
Cell: load_store_unit_i/U320 (SAEDRVT14_INV_PS_3)
  Input location: (225.924,121.05)
  Legal location: (226.294,121.65)
  Displacement:   0.705 um ( 1.17 row height)
Cell: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/U338 (SAEDRVT14_AO221_4)
  Input location: (64.604,26.25)
  Legal location: (64.752,26.85)
  Displacement:   0.618 um ( 1.03 row height)
Cell: id_stage_i/r162/U45 (SAEDRVT14_EN3_3)
  Input location: (127.282,103.05)
  Legal location: (127.874,103.05)
  Displacement:   0.592 um ( 0.99 row height)
Cell: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/U95 (SAEDRVT14_BUF_3)
  Input location: (64.456,26.85)
  Legal location: (64.16,26.85)
  Displacement:   0.296 um ( 0.49 row height)
Cell: cs_registers_i/U499 (SAEDRVT14_AN4_4)
  Input location: (115.442,65.85)
  Legal location: (115.664,65.85)
  Displacement:   0.222 um ( 0.37 row height)
Cell: id_stage_i/registers_i/U3517 (SAEDRVT14_AN4_4)
  Input location: (161.692,11.85)
  Legal location: (161.618,11.85)
  Displacement:   0.074 um ( 0.12 row height)
Cell: load_store_unit_i/U44 (SAEDRVT14_AO221_4)
  Input location: (224.814,121.65)
  Legal location: (224.74,121.65)
  Displacement:   0.074 um ( 0.12 row height)
Cell: if_stage_i/U163 (SAEDRVT14_AOI222_4)
  Input location: (128.688,26.85)
  Legal location: (128.688,26.85)
  Displacement:   0.000 um ( 0.00 row height)

 Successfully legalize placement.
Information: The run time for postlude is 0 hr : 0 min : 4.69 sec, cpu time is 0 hr : 0 min : 4.55 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 26 flat clock tree nets.
There are 25 non-sink instances (total area 17.05) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 4 buffers and 20 inverters (total area 14.61).
21 buffers/inverters were inserted below 1 leaf level Gates.
 Compilation of clock trees finished successfully
 Run time for cts 00:00:45.29u 00:00:01.17s 00:00:25.32e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
1

No clock balance group was found, so skip the balance
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core_4_placed.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (112500 112500) (2270340 2266500)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Current block utilization is '0.39310', effective utilization is '0.42427'. (OPT-055)
Information: Design Average RC for design riscv_core_4_placed  (NEX-011)
Information: r = 2.489934 ohm/um, via_r = 0.489199 ohm/cut, c = 0.142559 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.777025 ohm/um, via_r = 0.580198 ohm/cut, c = 0.127647 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 28047, routed nets = 26, across physical hierarchy nets = 0, parasitics cached nets = 1390, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      1:51:31     0.000     0.000 19719.816     0.000     0.000       183      5343         0     0.000      1405 



Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
route.global.global_route_topology_style 1
route_group -all_clock_nets -reuse_existing_global_route true
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 9 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_MM_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_6/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OR3_4/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_4/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUX2_4/D0 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_CKGTPLT_V5_3/SE has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO2BB2_V1_4/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/C1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO32_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_MM_3/A1 has no valid via regions. (ZRT-044)
Warning: Via regions for port SAEDRVT14_OA33_4/B3 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_4/B2 may block other ports completely. (ZRT-045)
Warning: Standard cell pin SAEDRVT14_OA33_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B2 has no valid via regions. (ZRT-044)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  116  Alloctr  118  Proc 4051 
GR will route in ATREE-style.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.deterministic                                    :        off                 
global.global_route_topology_style                      :        1                   
global.placement_timing_driven_mode                     :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
parastics information loaded to the router.
Constructing data structure ...
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Global cell size is adjusted to 2.5 times of standard cell row height.
Design statistics:
Design Bounding Box (0.00,0.00,238.28,237.90)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.03, min space = 0.04 pitch = 0.15
layer M2, dir Ver, min width = 0.03, min space = 0.04 pitch = 0.30
layer M3, dir Hor, min width = 0.03, min space = 0.04 pitch = 0.30
layer M4, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M5, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M6, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M7, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M8, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M9, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer MRDL, dir Ver, min width = 2.00, min space = 2.00 pitch = 0.60
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  117  Alloctr  119  Proc 4051 
Net statistics:
Total number of nets     = 28102
Number of nets to route  = 26
Number of single or zero port nets = 53
27 nets are fully connected,
 of which 1 are detail routed and 26 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build All Nets] Stage (MB): Used   10  Alloctr   10  Proc    0 
[End of Build All Nets] Total (MB): Used  128  Alloctr  130  Proc 4051 
Average gCell capacity  3.61     on layer (1)    M1
Average gCell capacity  3.28     on layer (2)    M2
Average gCell capacity  4.98     on layer (3)    M3
Average gCell capacity  12.48    on layer (4)    M4
Average gCell capacity  8.06     on layer (5)    M5
Average gCell capacity  6.61     on layer (6)    M6
Average gCell capacity  6.08     on layer (7)    M7
Average gCell capacity  6.62     on layer (8)    M8
Average gCell capacity  6.60     on layer (9)    M9
Average gCell capacity  2.48     on layer (10)   MRDL
Average number of tracks per gCell 9.98  on layer (1)    M1
Average number of tracks per gCell 5.01  on layer (2)    M2
Average number of tracks per gCell 5.00  on layer (3)    M3
Average number of tracks per gCell 12.49         on layer (4)    M4
Average number of tracks per gCell 12.47         on layer (5)    M5
Average number of tracks per gCell 12.49         on layer (6)    M6
Average number of tracks per gCell 12.47         on layer (7)    M7
Average number of tracks per gCell 12.49         on layer (8)    M8
Average number of tracks per gCell 12.47         on layer (9)    M9
Average number of tracks per gCell 2.50  on layer (10)   MRDL
Number of gCells = 252810
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    3  Alloctr    4  Proc    0 
[End of Build Congestion map] Total (MB): Used  131  Alloctr  134  Proc 4051 
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Data] Stage (MB): Used   15  Alloctr   15  Proc    0 
[End of Build Data] Total (MB): Used  132  Alloctr  134  Proc 4051 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  132  Alloctr  134  Proc 4051 
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  132  Alloctr  134  Proc 4051 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 6557.98
Initial. Layer M1 wire length = 1.77
Initial. Layer M2 wire length = 1073.96
Initial. Layer M3 wire length = 2355.83
Initial. Layer M4 wire length = 2804.33
Initial. Layer M5 wire length = 146.64
Initial. Layer M6 wire length = 24.00
Initial. Layer M7 wire length = 80.31
Initial. Layer M8 wire length = 71.15
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 3530
Initial. Via VIA12SQ_C count = 3
Initial. Via VIA23SQ_C count = 1722
Initial. Via VIA34SQ_C count = 1782
Initial. Via VIA45SQ count = 14
Initial. Via VIA56SQ count = 5
Initial. Via VIA67SQ_C count = 2
Initial. Via VIA78SQ_C count = 2
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  132  Alloctr  134  Proc 4051 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 6557.98
phase1. Layer M1 wire length = 1.77
phase1. Layer M2 wire length = 1073.96
phase1. Layer M3 wire length = 2355.83
phase1. Layer M4 wire length = 2804.33
phase1. Layer M5 wire length = 146.64
phase1. Layer M6 wire length = 24.00
phase1. Layer M7 wire length = 80.31
phase1. Layer M8 wire length = 71.15
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 3530
phase1. Via VIA12SQ_C count = 3
phase1. Via VIA23SQ_C count = 1722
phase1. Via VIA34SQ_C count = 1782
phase1. Via VIA45SQ count = 14
phase1. Via VIA56SQ count = 5
phase1. Via VIA67SQ_C count = 2
phase1. Via VIA78SQ_C count = 2
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  132  Alloctr  134  Proc 4051 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 6557.98
phase2. Layer M1 wire length = 1.77
phase2. Layer M2 wire length = 1073.96
phase2. Layer M3 wire length = 2355.83
phase2. Layer M4 wire length = 2804.33
phase2. Layer M5 wire length = 146.64
phase2. Layer M6 wire length = 24.00
phase2. Layer M7 wire length = 80.31
phase2. Layer M8 wire length = 71.15
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 3530
phase2. Via VIA12SQ_C count = 3
phase2. Via VIA23SQ_C count = 1722
phase2. Via VIA34SQ_C count = 1782
phase2. Via VIA45SQ count = 14
phase2. Via VIA56SQ count = 5
phase2. Via VIA67SQ_C count = 2
phase2. Via VIA78SQ_C count = 2
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Whole Chip Routing] Stage (MB): Used   15  Alloctr   15  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  132  Alloctr  134  Proc 4051 

Information: Global Routing terminated early: true (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   =  1.40 %
Peak    vertical track utilization   = 17.65 %
Average horizontal track utilization =  1.89 %
Peak    horizontal track utilization = 60.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -3  Alloctr   -3  Proc    0 
[GR: Done] Total (MB): Used  129  Alloctr  131  Proc 4051 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[GR: Done] Stage (MB): Used   12  Alloctr   13  Proc    0 
[GR: Done] Total (MB): Used  129  Alloctr  131  Proc 4051 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used  116  Alloctr  118  Proc 4051 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.timing_driven                                     :        false               

Information: Using 8 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Read routes] Total (MB): Used  116  Alloctr  119  Proc 4051 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/53      
Routed partition 2/53      
Routed partition 3/53      
Routed partition 4/53      
Routed partition 5/53      
Routed partition 6/53      
Routed partition 7/53      
Routed partition 8/53      
Routed partition 9/53      
Routed partition 10/53     
Routed partition 11/53     
Routed partition 12/53     
Routed partition 13/53     
Routed partition 14/53     
Routed partition 15/53     
Routed partition 16/53     
Routed partition 17/53     
Routed partition 18/53     
Routed partition 19/53     
Routed partition 20/53     
Routed partition 21/53     
Routed partition 22/53     
Routed partition 23/53     
Routed partition 24/53     
Routed partition 25/53     
Routed partition 26/53     
Routed partition 27/53     
Routed partition 28/53     
Routed partition 29/53     
Routed partition 30/53     
Routed partition 31/53     
Routed partition 32/53     
Routed partition 33/53     
Routed partition 34/53     
Routed partition 35/53     
Routed partition 36/53     
Routed partition 37/53     
Routed partition 38/53     
Routed partition 39/53     
Routed partition 40/53     
Routed partition 41/53     
Routed partition 42/53     
Routed partition 43/53     
Routed partition 44/53     
Routed partition 45/53     
Routed partition 46/53     
Routed partition 47/53     
Routed partition 48/53     
Routed partition 49/53     
Routed partition 50/53     
Routed partition 51/53     
Routed partition 52/53     
Routed partition 53/53     

Assign Vertical partitions, iteration 0
Routed partition 1/53      
Routed partition 2/53      
Routed partition 3/53      
Routed partition 4/53      
Routed partition 5/53      
Routed partition 6/53      
Routed partition 7/53      
Routed partition 8/53      
Routed partition 9/53      
Routed partition 10/53     
Routed partition 11/53     
Routed partition 12/53     
Routed partition 13/53     
Routed partition 14/53     
Routed partition 15/53     
Routed partition 16/53     
Routed partition 17/53     
Routed partition 18/53     
Routed partition 19/53     
Routed partition 20/53     
Routed partition 21/53     
Routed partition 22/53     
Routed partition 23/53     
Routed partition 24/53     
Routed partition 25/53     
Routed partition 26/53     
Routed partition 27/53     
Routed partition 28/53     
Routed partition 29/53     
Routed partition 30/53     
Routed partition 31/53     
Routed partition 32/53     
Routed partition 33/53     
Routed partition 34/53     
Routed partition 35/53     
Routed partition 36/53     
Routed partition 37/53     
Routed partition 38/53     
Routed partition 39/53     
Routed partition 40/53     
Routed partition 41/53     
Routed partition 42/53     
Routed partition 43/53     
Routed partition 44/53     
Routed partition 45/53     
Routed partition 46/53     
Routed partition 47/53     
Routed partition 48/53     
Routed partition 49/53     
Routed partition 50/53     
Routed partition 51/53     
Routed partition 52/53     
Routed partition 53/53     

Number of wires with overlap after iteration 0 = 3657 of 8255


[Track Assign: Iteration 0] Elapsed real time: 0:00:01 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Track Assign: Iteration 0] Stage (MB): Used    7  Alloctr    7  Proc   15 
[Track Assign: Iteration 0] Total (MB): Used  119  Alloctr  122  Proc 4066 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/53      
Routed partition 2/53      
Routed partition 3/53      
Routed partition 4/53      
Routed partition 5/53      
Routed partition 6/53      
Routed partition 7/53      
Routed partition 8/53      
Routed partition 9/53      
Routed partition 10/53     
Routed partition 11/53     
Routed partition 12/53     
Routed partition 13/53     
Routed partition 14/53     
Routed partition 15/53     
Routed partition 16/53     
Routed partition 17/53     
Routed partition 18/53     
Routed partition 19/53     
Routed partition 20/53     
Routed partition 21/53     
Routed partition 22/53     
Routed partition 23/53     
Routed partition 24/53     
Routed partition 25/53     
Routed partition 26/53     
Routed partition 27/53     
Routed partition 28/53     
Routed partition 29/53     
Routed partition 30/53     
Routed partition 31/53     
Routed partition 32/53     
Routed partition 33/53     
Routed partition 34/53     
Routed partition 35/53     
Routed partition 36/53     
Routed partition 37/53     
Routed partition 38/53     
Routed partition 39/53     
Routed partition 40/53     
Routed partition 41/53     
Routed partition 42/53     
Routed partition 43/53     
Routed partition 44/53     
Routed partition 45/53     
Routed partition 46/53     
Routed partition 47/53     
Routed partition 48/53     
Routed partition 49/53     
Routed partition 50/53     
Routed partition 51/53     
Routed partition 52/53     
Routed partition 53/53     

Assign Vertical partitions, iteration 1
Routed partition 1/53      
Routed partition 2/53      
Routed partition 3/53      
Routed partition 5/53      
Routed partition 6/53      
Routed partition 6/53      
Routed partition 7/53      
Routed partition 8/53      
Routed partition 9/53      
Routed partition 10/53     
Routed partition 11/53     
Routed partition 12/53     
Routed partition 13/53     
Routed partition 14/53     
Routed partition 15/53     
Routed partition 16/53     
Routed partition 17/53     
Routed partition 18/53     
Routed partition 19/53     
Routed partition 20/53     
Routed partition 21/53     
Routed partition 22/53     
Routed partition 23/53     
Routed partition 24/53     
Routed partition 25/53     
Routed partition 26/53     
Routed partition 27/53     
Routed partition 28/53     
Routed partition 29/53     
Routed partition 30/53     
Routed partition 31/53     
Routed partition 32/53     
Routed partition 33/53     
Routed partition 34/53     
Routed partition 35/53     
Routed partition 36/53     
Routed partition 37/53     
Routed partition 38/53     
Routed partition 39/53     
Routed partition 40/53     
Routed partition 41/53     
Routed partition 42/53     
Routed partition 43/53     
Routed partition 44/53     
Routed partition 45/53     
Routed partition 46/53     
Routed partition 47/53     
Routed partition 48/53     
Routed partition 49/53     
Routed partition 50/53     
Routed partition 51/53     
Routed partition 52/53     
Routed partition 53/53     

[Track Assign: Iteration 1] Elapsed real time: 0:00:02 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[Track Assign: Iteration 1] Stage (MB): Used    7  Alloctr    7  Proc   15 
[Track Assign: Iteration 1] Total (MB): Used  119  Alloctr  122  Proc 4066 

Number of wires with overlap after iteration 1 = 2391 of 7222


Wire length and via report:
---------------------------
Number of M1 wires: 1             : 0
Number of M2 wires: 2902                 VIA12SQ_C: 3
Number of M3 wires: 2606                 VIA23SQ_C: 2716
Number of M4 wires: 1647                 VIA34SQ_C: 2230
Number of M5 wires: 62           VIA45SQ: 109
Number of M6 wires: 1            VIA56SQ: 5
Number of M7 wires: 2            VIA67SQ_C: 2
Number of M8 wires: 1            VIA78SQ_C: 2
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 7222              vias: 5067

Total M1 wire length: 0.1
Total M2 wire length: 750.6
Total M3 wire length: 2928.8
Total M4 wire length: 2757.8
Total M5 wire length: 178.5
Total M6 wire length: 22.9
Total M7 wire length: 80.4
Total M8 wire length: 70.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 6789.0

Longest M1 wire length: 0.1
Longest M2 wire length: 1.4
Longest M3 wire length: 82.2
Longest M4 wire length: 76.8
Longest M5 wire length: 66.1
Longest M6 wire length: 22.9
Longest M7 wire length: 71.8
Longest M8 wire length: 70.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:02 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[Track Assign: Done] Stage (MB): Used    1  Alloctr    1  Proc   15 
[Track Assign: Done] Total (MB): Used  114  Alloctr  116  Proc 4066 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :        true                
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    8  Alloctr    8  Proc    0 
[Dr init] Total (MB): Used  122  Alloctr  125  Proc 4066 
Total number of nets = 28102, of which 0 are not extracted
Total number of open nets = 28022, of which 0 are frozen
Information: Using 8 threads for routing. (ZRT-444)

Switch to reduced partition bloat for speedup (DRC report is not accurate)
Start DR iteration 0: uniform partition
Routed  29/1600 Partitions, Violations =        0
Routed  37/1600 Partitions, Violations =        0
Routed  38/1600 Partitions, Violations =        0
Routed  73/1600 Partitions, Violations =        0
Routed  74/1600 Partitions, Violations =        0
Routed  75/1600 Partitions, Violations =        0
Routed  76/1600 Partitions, Violations =        0
Routed  77/1600 Partitions, Violations =        0
Routed  78/1600 Partitions, Violations =        0
Routed  79/1600 Partitions, Violations =        0
Routed  81/1600 Partitions, Violations =        0
Routed  350/1600 Partitions, Violations =       3
Routed  351/1600 Partitions, Violations =       3
Routed  352/1600 Partitions, Violations =       3
Routed  353/1600 Partitions, Violations =       10
Routed  354/1600 Partitions, Violations =       10
Routed  356/1600 Partitions, Violations =       10
Routed  357/1600 Partitions, Violations =       10
Routed  365/1600 Partitions, Violations =       10
Routed  385/1600 Partitions, Violations =       10
Routed  388/1600 Partitions, Violations =       10
Routed  389/1600 Partitions, Violations =       10
Routed  390/1600 Partitions, Violations =       20
Routed  391/1600 Partitions, Violations =       20
Routed  393/1600 Partitions, Violations =       75
Routed  394/1600 Partitions, Violations =       133
Routed  395/1600 Partitions, Violations =       133
Routed  403/1600 Partitions, Violations =       133
Routed  412/1600 Partitions, Violations =       129
Routed  413/1600 Partitions, Violations =       129
Routed  414/1600 Partitions, Violations =       131
Routed  415/1600 Partitions, Violations =       131
Routed  418/1600 Partitions, Violations =       131
Routed  424/1600 Partitions, Violations =       131
Routed  504/1600 Partitions, Violations =       137
Routed  505/1600 Partitions, Violations =       137
Routed  506/1600 Partitions, Violations =       146
Routed  507/1600 Partitions, Violations =       167
Routed  508/1600 Partitions, Violations =       167
Routed  509/1600 Partitions, Violations =       179
Routed  524/1600 Partitions, Violations =       184
Routed  525/1600 Partitions, Violations =       200
Routed  526/1600 Partitions, Violations =       196
Routed  527/1600 Partitions, Violations =       256
Routed  538/1600 Partitions, Violations =       256
Routed  553/1600 Partitions, Violations =       256
Routed  554/1600 Partitions, Violations =       292
Routed  555/1600 Partitions, Violations =       292
Routed  564/1600 Partitions, Violations =       292
Routed  565/1600 Partitions, Violations =       292
Routed  566/1600 Partitions, Violations =       292
Routed  573/1600 Partitions, Violations =       333
Routed  602/1600 Partitions, Violations =       333
Routed  603/1600 Partitions, Violations =       333
Routed  604/1600 Partitions, Violations =       333
Routed  605/1600 Partitions, Violations =       338
Routed  606/1600 Partitions, Violations =       339
Routed  607/1600 Partitions, Violations =       339
Routed  608/1600 Partitions, Violations =       339
Routed  609/1600 Partitions, Violations =       339
Routed  610/1600 Partitions, Violations =       339
Routed  611/1600 Partitions, Violations =       339
Routed  612/1600 Partitions, Violations =       389
Routed  613/1600 Partitions, Violations =       358
Routed  614/1600 Partitions, Violations =       365
Routed  616/1600 Partitions, Violations =       379
Routed  620/1600 Partitions, Violations =       368
Routed  621/1600 Partitions, Violations =       409
Routed  622/1600 Partitions, Violations =       404
Routed  623/1600 Partitions, Violations =       435
Routed  630/1600 Partitions, Violations =       463
Routed  631/1600 Partitions, Violations =       463
Routed  632/1600 Partitions, Violations =       446
Routed  633/1600 Partitions, Violations =       446
Routed  636/1600 Partitions, Violations =       446
Routed  637/1600 Partitions, Violations =       488
Routed  638/1600 Partitions, Violations =       488
Routed  639/1600 Partitions, Violations =       488
Routed  640/1600 Partitions, Violations =       504
Routed  643/1600 Partitions, Violations =       504
Routed  644/1600 Partitions, Violations =       497
Routed  648/1600 Partitions, Violations =       535
Routed  656/1600 Partitions, Violations =       652
Routed  664/1600 Partitions, Violations =       652
Routed  673/1600 Partitions, Violations =       680
Routed  680/1600 Partitions, Violations =       774
Routed  689/1600 Partitions, Violations =       840
Routed  704/1600 Partitions, Violations =       849
Routed  705/1600 Partitions, Violations =       850
Routed  712/1600 Partitions, Violations =       863
Routed  720/1600 Partitions, Violations =       870
Routed  728/1600 Partitions, Violations =       934
Routed  736/1600 Partitions, Violations =       1004
Routed  744/1600 Partitions, Violations =       1049
Routed  766/1600 Partitions, Violations =       1150
Routed  767/1600 Partitions, Violations =       1150
Routed  768/1600 Partitions, Violations =       1155
Routed  776/1600 Partitions, Violations =       1283
Routed  784/1600 Partitions, Violations =       1300
Routed  794/1600 Partitions, Violations =       1309
Routed  803/1600 Partitions, Violations =       1333
Routed  810/1600 Partitions, Violations =       1370
Routed  817/1600 Partitions, Violations =       1448
Routed  828/1600 Partitions, Violations =       1461
Routed  832/1600 Partitions, Violations =       1480
Routed  840/1600 Partitions, Violations =       1582
Routed  848/1600 Partitions, Violations =       1700
Routed  856/1600 Partitions, Violations =       1829
Routed  864/1600 Partitions, Violations =       1835
Routed  890/1600 Partitions, Violations =       1861
Routed  891/1600 Partitions, Violations =       1812
Routed  893/1600 Partitions, Violations =       1812
Routed  896/1600 Partitions, Violations =       1802
Routed  904/1600 Partitions, Violations =       1956
Routed  912/1600 Partitions, Violations =       1984
Routed  920/1600 Partitions, Violations =       2089
Routed  928/1600 Partitions, Violations =       2141
Routed  936/1600 Partitions, Violations =       2207
Routed  944/1600 Partitions, Violations =       2371
Routed  952/1600 Partitions, Violations =       2394
Routed  960/1600 Partitions, Violations =       2504
Routed  968/1600 Partitions, Violations =       2638
Routed  976/1600 Partitions, Violations =       2665
Routed  984/1600 Partitions, Violations =       2781
Routed  992/1600 Partitions, Violations =       2876
Routed  1000/1600 Partitions, Violations =      3042
Routed  1008/1600 Partitions, Violations =      3147
Routed  1016/1600 Partitions, Violations =      3373
Routed  1024/1600 Partitions, Violations =      3468
Routed  1032/1600 Partitions, Violations =      3595
Routed  1040/1600 Partitions, Violations =      3662
Routed  1049/1600 Partitions, Violations =      3729
Routed  1056/1600 Partitions, Violations =      3802
Routed  1064/1600 Partitions, Violations =      3909
Routed  1072/1600 Partitions, Violations =      3911
Routed  1080/1600 Partitions, Violations =      3975
Routed  1088/1600 Partitions, Violations =      4095
Routed  1096/1600 Partitions, Violations =      4200
Routed  1104/1600 Partitions, Violations =      4237
Routed  1112/1600 Partitions, Violations =      4272
Routed  1120/1600 Partitions, Violations =      4373
Routed  1131/1600 Partitions, Violations =      4447
Routed  1136/1600 Partitions, Violations =      4546
Routed  1144/1600 Partitions, Violations =      4601
Routed  1152/1600 Partitions, Violations =      4705
Routed  1160/1600 Partitions, Violations =      4840
Routed  1168/1600 Partitions, Violations =      4916
Routed  1188/1600 Partitions, Violations =      4899
Routed  1189/1600 Partitions, Violations =      4912
Routed  1192/1600 Partitions, Violations =      4940
Routed  1200/1600 Partitions, Violations =      5004
Routed  1208/1600 Partitions, Violations =      5152
Routed  1216/1600 Partitions, Violations =      5315
Routed  1224/1600 Partitions, Violations =      5404
Routed  1234/1600 Partitions, Violations =      5558
Routed  1240/1600 Partitions, Violations =      5685
Routed  1248/1600 Partitions, Violations =      5586
Routed  1256/1600 Partitions, Violations =      5667
Routed  1264/1600 Partitions, Violations =      5801
Routed  1272/1600 Partitions, Violations =      5785
Routed  1280/1600 Partitions, Violations =      5980
Routed  1288/1600 Partitions, Violations =      5910
Routed  1296/1600 Partitions, Violations =      5939
Routed  1309/1600 Partitions, Violations =      6010
Routed  1312/1600 Partitions, Violations =      5985
Routed  1320/1600 Partitions, Violations =      6150
Routed  1328/1600 Partitions, Violations =      6217
Routed  1336/1600 Partitions, Violations =      6277
Routed  1344/1600 Partitions, Violations =      6332
Routed  1352/1600 Partitions, Violations =      6401
Routed  1360/1600 Partitions, Violations =      6417
Routed  1368/1600 Partitions, Violations =      6548
Routed  1376/1600 Partitions, Violations =      6652
Routed  1384/1600 Partitions, Violations =      6666
Routed  1392/1600 Partitions, Violations =      6750
Routed  1400/1600 Partitions, Violations =      6809
Routed  1408/1600 Partitions, Violations =      6889
Routed  1416/1600 Partitions, Violations =      6968
Routed  1424/1600 Partitions, Violations =      6999
Routed  1432/1600 Partitions, Violations =      7133
Routed  1440/1600 Partitions, Violations =      7218
Routed  1448/1600 Partitions, Violations =      7296
Routed  1456/1600 Partitions, Violations =      7332
Routed  1464/1600 Partitions, Violations =      7491
Routed  1472/1600 Partitions, Violations =      7634
Routed  1480/1600 Partitions, Violations =      7780
Routed  1488/1600 Partitions, Violations =      7874
Routed  1496/1600 Partitions, Violations =      8115
Routed  1504/1600 Partitions, Violations =      8153
Routed  1512/1600 Partitions, Violations =      8444
Routed  1520/1600 Partitions, Violations =      8535
Routed  1528/1600 Partitions, Violations =      8653
Routed  1536/1600 Partitions, Violations =      8700
Routed  1544/1600 Partitions, Violations =      8733
Routed  1552/1600 Partitions, Violations =      8870
Routed  1560/1600 Partitions, Violations =      8880
Routed  1568/1600 Partitions, Violations =      8987
Routed  1576/1600 Partitions, Violations =      9064
Routed  1584/1600 Partitions, Violations =      9131
Routed  1592/1600 Partitions, Violations =      9208
Routed  1600/1600 Partitions, Violations =      9293

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      9293
        Diff net spacing : 1905
        Double pattern hard mask space : 2247
        End of line enclosure : 42
        Less than minimum area : 370
        Less than minimum width : 115
        Local double pattern cycle : 2
        Off-grid : 100
        Same net spacing : 5
        Same net via-cut spacing : 139
        Short : 3482
        Internal-only types : 886

[Iter 0] Elapsed real time: 0:00:16 
[Iter 0] Elapsed cpu  time: sys=0:00:01 usr=0:01:48 total=0:01:49
[Iter 0] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 0] Total (MB): Used  132  Alloctr  134  Proc 4066 

End DR iteration 0 with 1600 parts

Start DR iteration 1: non-uniform partition
Routed  1/626 Partitions, Violations =  9126
Routed  3/626 Partitions, Violations =  9116
Routed  6/626 Partitions, Violations =  9055
Routed  9/626 Partitions, Violations =  8914
Routed  12/626 Partitions, Violations = 8862
Routed  15/626 Partitions, Violations = 8825
Routed  18/626 Partitions, Violations = 8837
Routed  21/626 Partitions, Violations = 8706
Routed  24/626 Partitions, Violations = 8720
Routed  27/626 Partitions, Violations = 8642
Routed  30/626 Partitions, Violations = 8601
Routed  33/626 Partitions, Violations = 8616
Routed  36/626 Partitions, Violations = 8661
Routed  39/626 Partitions, Violations = 8587
Routed  42/626 Partitions, Violations = 8579
Routed  45/626 Partitions, Violations = 8601
Routed  48/626 Partitions, Violations = 8571
Routed  51/626 Partitions, Violations = 8605
Routed  54/626 Partitions, Violations = 8562
Routed  57/626 Partitions, Violations = 8516
Routed  60/626 Partitions, Violations = 8534
Routed  63/626 Partitions, Violations = 8522
Routed  66/626 Partitions, Violations = 8463
Routed  69/626 Partitions, Violations = 8455
Routed  72/626 Partitions, Violations = 8433
Routed  75/626 Partitions, Violations = 8389
Routed  78/626 Partitions, Violations = 8417
Routed  81/626 Partitions, Violations = 8373
Routed  84/626 Partitions, Violations = 8321
Routed  87/626 Partitions, Violations = 8338
Routed  90/626 Partitions, Violations = 8305
Routed  93/626 Partitions, Violations = 8243
Routed  96/626 Partitions, Violations = 8212
Routed  99/626 Partitions, Violations = 8151
Routed  102/626 Partitions, Violations =        8087
Routed  105/626 Partitions, Violations =        8062
Routed  108/626 Partitions, Violations =        8050
Routed  111/626 Partitions, Violations =        8048
Routed  114/626 Partitions, Violations =        8034
Routed  117/626 Partitions, Violations =        7937
Routed  120/626 Partitions, Violations =        7927
Routed  123/626 Partitions, Violations =        7895
Routed  126/626 Partitions, Violations =        7915
Routed  129/626 Partitions, Violations =        7888
Routed  132/626 Partitions, Violations =        7817
Routed  135/626 Partitions, Violations =        7816
Routed  138/626 Partitions, Violations =        7801
Routed  141/626 Partitions, Violations =        7778
Routed  144/626 Partitions, Violations =        7690
Routed  147/626 Partitions, Violations =        7641
Routed  150/626 Partitions, Violations =        7672
Routed  153/626 Partitions, Violations =        7669
Routed  156/626 Partitions, Violations =        7680
Routed  159/626 Partitions, Violations =        7633
Routed  162/626 Partitions, Violations =        7623
Routed  165/626 Partitions, Violations =        7603
Routed  168/626 Partitions, Violations =        7558
Routed  171/626 Partitions, Violations =        7536
Routed  174/626 Partitions, Violations =        7530
Routed  177/626 Partitions, Violations =        7515
Routed  180/626 Partitions, Violations =        7502
Routed  183/626 Partitions, Violations =        7484
Routed  186/626 Partitions, Violations =        7446
Routed  189/626 Partitions, Violations =        7451
Routed  192/626 Partitions, Violations =        7424
Routed  195/626 Partitions, Violations =        7428
Routed  198/626 Partitions, Violations =        7438
Routed  201/626 Partitions, Violations =        7449
Routed  204/626 Partitions, Violations =        7446
Routed  207/626 Partitions, Violations =        7467
Routed  210/626 Partitions, Violations =        7413
Routed  213/626 Partitions, Violations =        7405
Routed  216/626 Partitions, Violations =        7382
Routed  219/626 Partitions, Violations =        7335
Routed  222/626 Partitions, Violations =        7350
Routed  225/626 Partitions, Violations =        7343
Routed  228/626 Partitions, Violations =        7350
Routed  231/626 Partitions, Violations =        7315
Routed  234/626 Partitions, Violations =        7303
Routed  237/626 Partitions, Violations =        7284
Routed  240/626 Partitions, Violations =        7287
Routed  243/626 Partitions, Violations =        7325
Routed  246/626 Partitions, Violations =        7303
Routed  249/626 Partitions, Violations =        7244
Routed  252/626 Partitions, Violations =        7226
Routed  255/626 Partitions, Violations =        7251
Routed  258/626 Partitions, Violations =        7221
Routed  261/626 Partitions, Violations =        7209
Routed  264/626 Partitions, Violations =        7220
Routed  267/626 Partitions, Violations =        7204
Routed  270/626 Partitions, Violations =        7197
Routed  273/626 Partitions, Violations =        7177
Routed  276/626 Partitions, Violations =        7184
Routed  279/626 Partitions, Violations =        7168
Routed  282/626 Partitions, Violations =        7133
Routed  285/626 Partitions, Violations =        7178
Routed  288/626 Partitions, Violations =        7103
Routed  291/626 Partitions, Violations =        7117
Routed  294/626 Partitions, Violations =        7090
Routed  297/626 Partitions, Violations =        7116
Routed  300/626 Partitions, Violations =        7120
Routed  303/626 Partitions, Violations =        7116
Routed  306/626 Partitions, Violations =        7132
Routed  309/626 Partitions, Violations =        7101
Routed  312/626 Partitions, Violations =        7106
Routed  315/626 Partitions, Violations =        7104
Routed  318/626 Partitions, Violations =        7094
Routed  321/626 Partitions, Violations =        7088
Routed  324/626 Partitions, Violations =        7100
Routed  327/626 Partitions, Violations =        7108
Routed  330/626 Partitions, Violations =        7124
Routed  333/626 Partitions, Violations =        7123
Routed  336/626 Partitions, Violations =        7105
Routed  339/626 Partitions, Violations =        7122
Routed  342/626 Partitions, Violations =        7151
Routed  345/626 Partitions, Violations =        7145
Routed  348/626 Partitions, Violations =        7129
Routed  351/626 Partitions, Violations =        7120
Routed  354/626 Partitions, Violations =        7123
Routed  357/626 Partitions, Violations =        7094
Routed  360/626 Partitions, Violations =        7108
Routed  363/626 Partitions, Violations =        7094
Routed  366/626 Partitions, Violations =        7109
Routed  369/626 Partitions, Violations =        7104
Routed  372/626 Partitions, Violations =        7092
Routed  375/626 Partitions, Violations =        7101
Routed  378/626 Partitions, Violations =        7118
Routed  381/626 Partitions, Violations =        7118
Routed  384/626 Partitions, Violations =        7068
Routed  387/626 Partitions, Violations =        7087
Routed  390/626 Partitions, Violations =        7105
Routed  393/626 Partitions, Violations =        7105
Routed  396/626 Partitions, Violations =        7077
Routed  399/626 Partitions, Violations =        7074
Routed  402/626 Partitions, Violations =        7060
Routed  405/626 Partitions, Violations =        7071
Routed  408/626 Partitions, Violations =        7081
Routed  411/626 Partitions, Violations =        7065
Routed  414/626 Partitions, Violations =        7074
Routed  417/626 Partitions, Violations =        7070
Routed  420/626 Partitions, Violations =        7080
Routed  423/626 Partitions, Violations =        7060
Routed  426/626 Partitions, Violations =        7052
Routed  429/626 Partitions, Violations =        7052
Routed  432/626 Partitions, Violations =        7064
Routed  435/626 Partitions, Violations =        7072
Routed  438/626 Partitions, Violations =        7076
Routed  441/626 Partitions, Violations =        7089
Routed  444/626 Partitions, Violations =        7086
Routed  447/626 Partitions, Violations =        7086
Routed  450/626 Partitions, Violations =        7075
Routed  453/626 Partitions, Violations =        7095
Routed  456/626 Partitions, Violations =        7069
Routed  459/626 Partitions, Violations =        7097
Routed  462/626 Partitions, Violations =        7098
Routed  465/626 Partitions, Violations =        7069
Routed  468/626 Partitions, Violations =        7074
Routed  471/626 Partitions, Violations =        7075
Routed  474/626 Partitions, Violations =        7069
Routed  477/626 Partitions, Violations =        7057
Routed  480/626 Partitions, Violations =        7054
Routed  483/626 Partitions, Violations =        7047
Routed  486/626 Partitions, Violations =        7051
Routed  489/626 Partitions, Violations =        6999
Routed  492/626 Partitions, Violations =        7037
Routed  495/626 Partitions, Violations =        7022
Routed  498/626 Partitions, Violations =        7023
Routed  501/626 Partitions, Violations =        7004
Routed  504/626 Partitions, Violations =        7000
Routed  507/626 Partitions, Violations =        6987
Routed  510/626 Partitions, Violations =        6998
Routed  513/626 Partitions, Violations =        6977
Routed  516/626 Partitions, Violations =        6975
Routed  519/626 Partitions, Violations =        6973
Routed  522/626 Partitions, Violations =        6980
Routed  525/626 Partitions, Violations =        6976
Routed  528/626 Partitions, Violations =        6981
Routed  531/626 Partitions, Violations =        6980
Routed  534/626 Partitions, Violations =        6977
Routed  537/626 Partitions, Violations =        6976
Routed  540/626 Partitions, Violations =        6986
Routed  543/626 Partitions, Violations =        6968
Routed  546/626 Partitions, Violations =        6970
Routed  549/626 Partitions, Violations =        6951
Routed  552/626 Partitions, Violations =        6962
Routed  555/626 Partitions, Violations =        6948
Routed  558/626 Partitions, Violations =        6959
Routed  561/626 Partitions, Violations =        6962
Routed  564/626 Partitions, Violations =        6957
Routed  567/626 Partitions, Violations =        6959
Routed  570/626 Partitions, Violations =        6964
Routed  573/626 Partitions, Violations =        6964
Routed  576/626 Partitions, Violations =        6988
Routed  579/626 Partitions, Violations =        6994
Routed  582/626 Partitions, Violations =        6990
Routed  585/626 Partitions, Violations =        6991
Routed  588/626 Partitions, Violations =        6986
Routed  591/626 Partitions, Violations =        6988
Routed  594/626 Partitions, Violations =        6998
Routed  597/626 Partitions, Violations =        7004
Routed  600/626 Partitions, Violations =        7013
Routed  603/626 Partitions, Violations =        7012
Routed  606/626 Partitions, Violations =        7012
Routed  609/626 Partitions, Violations =        7011
Routed  612/626 Partitions, Violations =        7015
Routed  615/626 Partitions, Violations =        7015
Routed  618/626 Partitions, Violations =        7015
Routed  621/626 Partitions, Violations =        7013
Routed  624/626 Partitions, Violations =        7015

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      7015
        Diff net spacing : 1136
        Diff net via-cut spacing : 1
        Double pattern hard mask space : 1844
        End of line enclosure : 34
        Less than minimum area : 159
        Less than minimum width : 148
        Local double pattern cycle : 2
        Off-grid : 46
        Same net spacing : 6
        Same net via-cut spacing : 63
        Short : 3008
        Internal-only types : 568

[Iter 1] Elapsed real time: 0:00:34 
[Iter 1] Elapsed cpu  time: sys=0:00:02 usr=0:02:43 total=0:02:45
[Iter 1] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 1] Total (MB): Used  132  Alloctr  134  Proc 4066 

End DR iteration 1 with 626 parts

Start DR iteration 2: non-uniform partition
Routed  1/540 Partitions, Violations =  6863
Routed  2/540 Partitions, Violations =  6858
Routed  4/540 Partitions, Violations =  6832
Routed  6/540 Partitions, Violations =  6854
Routed  8/540 Partitions, Violations =  6841
Routed  10/540 Partitions, Violations = 6824
Routed  12/540 Partitions, Violations = 6856
Routed  14/540 Partitions, Violations = 6901
Routed  16/540 Partitions, Violations = 6795
Routed  18/540 Partitions, Violations = 6868
Routed  20/540 Partitions, Violations = 6890
Routed  22/540 Partitions, Violations = 6799
Routed  24/540 Partitions, Violations = 6786
Routed  26/540 Partitions, Violations = 6724
Routed  28/540 Partitions, Violations = 6735
Routed  30/540 Partitions, Violations = 6743
Routed  32/540 Partitions, Violations = 6780
Routed  34/540 Partitions, Violations = 6785
Routed  36/540 Partitions, Violations = 6833
Routed  38/540 Partitions, Violations = 6842
Routed  40/540 Partitions, Violations = 6829
Routed  42/540 Partitions, Violations = 6813
Routed  44/540 Partitions, Violations = 6820
Routed  46/540 Partitions, Violations = 6857
Routed  48/540 Partitions, Violations = 6769
Routed  50/540 Partitions, Violations = 6763
Routed  52/540 Partitions, Violations = 6822
Routed  54/540 Partitions, Violations = 6811
Routed  56/540 Partitions, Violations = 6806
Routed  58/540 Partitions, Violations = 6835
Routed  60/540 Partitions, Violations = 6782
Routed  62/540 Partitions, Violations = 6766
Routed  64/540 Partitions, Violations = 6751
Routed  66/540 Partitions, Violations = 6740
Routed  68/540 Partitions, Violations = 6785
Routed  70/540 Partitions, Violations = 6755
Routed  72/540 Partitions, Violations = 6804
Routed  74/540 Partitions, Violations = 6776
Routed  76/540 Partitions, Violations = 6805
Routed  78/540 Partitions, Violations = 6755
Routed  80/540 Partitions, Violations = 6769
Routed  82/540 Partitions, Violations = 6753
Routed  84/540 Partitions, Violations = 6751
Routed  86/540 Partitions, Violations = 6746
Routed  88/540 Partitions, Violations = 6735
Routed  90/540 Partitions, Violations = 6759
Routed  92/540 Partitions, Violations = 6731
Routed  94/540 Partitions, Violations = 6736
Routed  96/540 Partitions, Violations = 6763
Routed  98/540 Partitions, Violations = 6764
Routed  100/540 Partitions, Violations =        6732
Routed  102/540 Partitions, Violations =        6684
Routed  104/540 Partitions, Violations =        6701
Routed  106/540 Partitions, Violations =        6736
Routed  108/540 Partitions, Violations =        6754
Routed  110/540 Partitions, Violations =        6722
Routed  112/540 Partitions, Violations =        6709
Routed  114/540 Partitions, Violations =        6742
Routed  116/540 Partitions, Violations =        6744
Routed  118/540 Partitions, Violations =        6768
Routed  120/540 Partitions, Violations =        6763
Routed  122/540 Partitions, Violations =        6705
Routed  124/540 Partitions, Violations =        6699
Routed  126/540 Partitions, Violations =        6735
Routed  128/540 Partitions, Violations =        6774
Routed  130/540 Partitions, Violations =        6758
Routed  132/540 Partitions, Violations =        6814
Routed  134/540 Partitions, Violations =        6803
Routed  136/540 Partitions, Violations =        6820
Routed  138/540 Partitions, Violations =        6797
Routed  140/540 Partitions, Violations =        6812
Routed  142/540 Partitions, Violations =        6805
Routed  144/540 Partitions, Violations =        6797
Routed  146/540 Partitions, Violations =        6816
Routed  148/540 Partitions, Violations =        6818
Routed  150/540 Partitions, Violations =        6820
Routed  152/540 Partitions, Violations =        6826
Routed  154/540 Partitions, Violations =        6821
Routed  156/540 Partitions, Violations =        6812
Routed  158/540 Partitions, Violations =        6831
Routed  160/540 Partitions, Violations =        6835
Routed  162/540 Partitions, Violations =        6849
Routed  164/540 Partitions, Violations =        6863
Routed  166/540 Partitions, Violations =        6869
Routed  168/540 Partitions, Violations =        6872
Routed  170/540 Partitions, Violations =        6899
Routed  172/540 Partitions, Violations =        6898
Routed  174/540 Partitions, Violations =        6907
Routed  176/540 Partitions, Violations =        6905
Routed  178/540 Partitions, Violations =        6909
Routed  180/540 Partitions, Violations =        6930
Routed  182/540 Partitions, Violations =        6914
Routed  184/540 Partitions, Violations =        6919
Routed  186/540 Partitions, Violations =        6898
Routed  188/540 Partitions, Violations =        6885
Routed  190/540 Partitions, Violations =        6876
Routed  192/540 Partitions, Violations =        6915
Routed  194/540 Partitions, Violations =        6912
Routed  196/540 Partitions, Violations =        6944
Routed  198/540 Partitions, Violations =        6939
Routed  200/540 Partitions, Violations =        6941
Routed  202/540 Partitions, Violations =        6951
Routed  204/540 Partitions, Violations =        6942
Routed  206/540 Partitions, Violations =        6949
Routed  208/540 Partitions, Violations =        6971
Routed  210/540 Partitions, Violations =        6975
Routed  212/540 Partitions, Violations =        6991
Routed  214/540 Partitions, Violations =        6979
Routed  216/540 Partitions, Violations =        6976
Routed  218/540 Partitions, Violations =        6952
Routed  220/540 Partitions, Violations =        6973
Routed  222/540 Partitions, Violations =        6968
Routed  224/540 Partitions, Violations =        6973
Routed  226/540 Partitions, Violations =        6995
Routed  228/540 Partitions, Violations =        6989
Routed  230/540 Partitions, Violations =        6980
Routed  232/540 Partitions, Violations =        6988
Routed  234/540 Partitions, Violations =        6985
Routed  236/540 Partitions, Violations =        6998
Routed  238/540 Partitions, Violations =        7021
Routed  240/540 Partitions, Violations =        7024
Routed  242/540 Partitions, Violations =        7030
Routed  244/540 Partitions, Violations =        7008
Routed  246/540 Partitions, Violations =        7035
Routed  248/540 Partitions, Violations =        7033
Routed  250/540 Partitions, Violations =        7051
Routed  252/540 Partitions, Violations =        7044
Routed  254/540 Partitions, Violations =        7062
Routed  256/540 Partitions, Violations =        7075
Routed  258/540 Partitions, Violations =        7085
Routed  260/540 Partitions, Violations =        7068
Routed  262/540 Partitions, Violations =        7078
Routed  264/540 Partitions, Violations =        7075
Routed  266/540 Partitions, Violations =        7096
Routed  268/540 Partitions, Violations =        7129
Routed  270/540 Partitions, Violations =        7109
Routed  272/540 Partitions, Violations =        7131
Routed  274/540 Partitions, Violations =        7145
Routed  276/540 Partitions, Violations =        7144
Routed  278/540 Partitions, Violations =        7149
Routed  280/540 Partitions, Violations =        7140
Routed  282/540 Partitions, Violations =        7134
Routed  284/540 Partitions, Violations =        7152
Routed  286/540 Partitions, Violations =        7157
Routed  288/540 Partitions, Violations =        7170
Routed  290/540 Partitions, Violations =        7181
Routed  292/540 Partitions, Violations =        7200
Routed  294/540 Partitions, Violations =        7183
Routed  296/540 Partitions, Violations =        7193
Routed  298/540 Partitions, Violations =        7188
Routed  300/540 Partitions, Violations =        7187
Routed  302/540 Partitions, Violations =        7199
Routed  304/540 Partitions, Violations =        7186
Routed  306/540 Partitions, Violations =        7186
Routed  308/540 Partitions, Violations =        7186
Routed  310/540 Partitions, Violations =        7177
Routed  312/540 Partitions, Violations =        7179
Routed  314/540 Partitions, Violations =        7209
Routed  316/540 Partitions, Violations =        7208
Routed  318/540 Partitions, Violations =        7199
Routed  320/540 Partitions, Violations =        7236
Routed  322/540 Partitions, Violations =        7241
Routed  324/540 Partitions, Violations =        7256
Routed  326/540 Partitions, Violations =        7224
Routed  328/540 Partitions, Violations =        7212
Routed  330/540 Partitions, Violations =        7242
Routed  332/540 Partitions, Violations =        7249
Routed  334/540 Partitions, Violations =        7258
Routed  336/540 Partitions, Violations =        7258
Routed  338/540 Partitions, Violations =        7250
Routed  340/540 Partitions, Violations =        7260
Routed  342/540 Partitions, Violations =        7294
Routed  344/540 Partitions, Violations =        7278
Routed  346/540 Partitions, Violations =        7265
Routed  348/540 Partitions, Violations =        7258
Routed  350/540 Partitions, Violations =        7264
Routed  352/540 Partitions, Violations =        7282
Routed  354/540 Partitions, Violations =        7267
Routed  356/540 Partitions, Violations =        7270
Routed  358/540 Partitions, Violations =        7277
Routed  360/540 Partitions, Violations =        7250
Routed  362/540 Partitions, Violations =        7235
Routed  364/540 Partitions, Violations =        7295
Routed  366/540 Partitions, Violations =        7290
Routed  368/540 Partitions, Violations =        7322
Routed  370/540 Partitions, Violations =        7293
Routed  372/540 Partitions, Violations =        7305
Routed  374/540 Partitions, Violations =        7326
Routed  376/540 Partitions, Violations =        7326
Routed  378/540 Partitions, Violations =        7290
Routed  380/540 Partitions, Violations =        7328
Routed  382/540 Partitions, Violations =        7319
Routed  384/540 Partitions, Violations =        7350
Routed  386/540 Partitions, Violations =        7325
Routed  388/540 Partitions, Violations =        7322
Routed  390/540 Partitions, Violations =        7321
Routed  392/540 Partitions, Violations =        7347
Routed  394/540 Partitions, Violations =        7349
Routed  396/540 Partitions, Violations =        7354
Routed  398/540 Partitions, Violations =        7359
Routed  400/540 Partitions, Violations =        7329
Routed  402/540 Partitions, Violations =        7338
Routed  404/540 Partitions, Violations =        7342
Routed  406/540 Partitions, Violations =        7371
Routed  408/540 Partitions, Violations =        7341
Routed  410/540 Partitions, Violations =        7367
Routed  412/540 Partitions, Violations =        7363
Routed  414/540 Partitions, Violations =        7353
Routed  416/540 Partitions, Violations =        7358
Routed  418/540 Partitions, Violations =        7372
Routed  420/540 Partitions, Violations =        7366
Routed  422/540 Partitions, Violations =        7384
Routed  424/540 Partitions, Violations =        7397
Routed  426/540 Partitions, Violations =        7381
Routed  428/540 Partitions, Violations =        7368
Routed  430/540 Partitions, Violations =        7374
Routed  432/540 Partitions, Violations =        7391
Routed  434/540 Partitions, Violations =        7378
Routed  436/540 Partitions, Violations =        7392
Routed  438/540 Partitions, Violations =        7383
Routed  440/540 Partitions, Violations =        7387
Routed  442/540 Partitions, Violations =        7395
Routed  444/540 Partitions, Violations =        7414
Routed  446/540 Partitions, Violations =        7414
Routed  448/540 Partitions, Violations =        7431
Routed  450/540 Partitions, Violations =        7427
Routed  452/540 Partitions, Violations =        7427
Routed  454/540 Partitions, Violations =        7443
Routed  456/540 Partitions, Violations =        7446
Routed  458/540 Partitions, Violations =        7454
Routed  460/540 Partitions, Violations =        7469
Routed  462/540 Partitions, Violations =        7453
Routed  464/540 Partitions, Violations =        7451
Routed  466/540 Partitions, Violations =        7483
Routed  468/540 Partitions, Violations =        7480
Routed  470/540 Partitions, Violations =        7482
Routed  472/540 Partitions, Violations =        7502
Routed  474/540 Partitions, Violations =        7508
Routed  476/540 Partitions, Violations =        7507
Routed  478/540 Partitions, Violations =        7507
Routed  480/540 Partitions, Violations =        7528
Routed  482/540 Partitions, Violations =        7529
Routed  484/540 Partitions, Violations =        7531
Routed  486/540 Partitions, Violations =        7521
Routed  488/540 Partitions, Violations =        7517
Routed  490/540 Partitions, Violations =        7527
Routed  492/540 Partitions, Violations =        7522
Routed  494/540 Partitions, Violations =        7523
Routed  496/540 Partitions, Violations =        7521
Routed  498/540 Partitions, Violations =        7534
Routed  500/540 Partitions, Violations =        7547
Routed  502/540 Partitions, Violations =        7541
Routed  504/540 Partitions, Violations =        7560
Routed  506/540 Partitions, Violations =        7552
Routed  508/540 Partitions, Violations =        7588
Routed  510/540 Partitions, Violations =        7608
Routed  512/540 Partitions, Violations =        7621
Routed  514/540 Partitions, Violations =        7630
Routed  516/540 Partitions, Violations =        7630
Routed  518/540 Partitions, Violations =        7632
Routed  520/540 Partitions, Violations =        7632
Routed  522/540 Partitions, Violations =        7631
Routed  524/540 Partitions, Violations =        7629
Routed  526/540 Partitions, Violations =        7632
Routed  528/540 Partitions, Violations =        7632
Routed  530/540 Partitions, Violations =        7624
Routed  532/540 Partitions, Violations =        7632
Routed  534/540 Partitions, Violations =        7632
Routed  536/540 Partitions, Violations =        7633
Routed  538/540 Partitions, Violations =        7636
Routed  540/540 Partitions, Violations =        7636

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      7636
        Diff net spacing : 1011
        Double pattern hard mask space : 1968
        End of line enclosure : 55
        Less than minimum area : 290
        Less than minimum width : 108
        Local double pattern cycle : 2
        Off-grid : 136
        Same net spacing : 8
        Same net via-cut spacing : 116
        Short : 3344
        Internal-only types : 598

[Iter 2] Elapsed real time: 0:00:56 
[Iter 2] Elapsed cpu  time: sys=0:00:02 usr=0:03:53 total=0:03:55
[Iter 2] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 2] Total (MB): Used  132  Alloctr  134  Proc 4066 

End DR iteration 2 with 540 parts

Start DR iteration 3: non-uniform partition
Routed  1/526 Partitions, Violations =  7485
Routed  2/526 Partitions, Violations =  7486
Routed  4/526 Partitions, Violations =  7446
Routed  6/526 Partitions, Violations =  7420
Routed  8/526 Partitions, Violations =  7350
Routed  10/526 Partitions, Violations = 7289
Routed  12/526 Partitions, Violations = 7275
Routed  14/526 Partitions, Violations = 7298
Routed  16/526 Partitions, Violations = 7279
Routed  18/526 Partitions, Violations = 7260
Routed  20/526 Partitions, Violations = 7224
Routed  22/526 Partitions, Violations = 7229
Routed  24/526 Partitions, Violations = 7190
Routed  26/526 Partitions, Violations = 7210
Routed  28/526 Partitions, Violations = 7194
Routed  30/526 Partitions, Violations = 7174
Routed  32/526 Partitions, Violations = 7126
Routed  34/526 Partitions, Violations = 7129
Routed  36/526 Partitions, Violations = 7115
Routed  38/526 Partitions, Violations = 7112
Routed  40/526 Partitions, Violations = 7108
Routed  42/526 Partitions, Violations = 7097
Routed  44/526 Partitions, Violations = 7084
Routed  46/526 Partitions, Violations = 7088
Routed  48/526 Partitions, Violations = 7063
Routed  50/526 Partitions, Violations = 7074
Routed  52/526 Partitions, Violations = 7068
Routed  54/526 Partitions, Violations = 7073
Routed  56/526 Partitions, Violations = 7043
Routed  58/526 Partitions, Violations = 7010
Routed  60/526 Partitions, Violations = 6982
Routed  62/526 Partitions, Violations = 6996
Routed  64/526 Partitions, Violations = 6972
Routed  66/526 Partitions, Violations = 6986
Routed  68/526 Partitions, Violations = 6938
Routed  70/526 Partitions, Violations = 6934
Routed  72/526 Partitions, Violations = 6928
Routed  74/526 Partitions, Violations = 6884
Routed  76/526 Partitions, Violations = 6900
Routed  78/526 Partitions, Violations = 6882
Routed  80/526 Partitions, Violations = 6824
Routed  82/526 Partitions, Violations = 6825
Routed  84/526 Partitions, Violations = 6810
Routed  86/526 Partitions, Violations = 6777
Routed  88/526 Partitions, Violations = 6764
Routed  90/526 Partitions, Violations = 6765
Routed  92/526 Partitions, Violations = 6776
Routed  94/526 Partitions, Violations = 6739
Routed  96/526 Partitions, Violations = 6724
Routed  98/526 Partitions, Violations = 6688
Routed  100/526 Partitions, Violations =        6671
Routed  102/526 Partitions, Violations =        6682
Routed  104/526 Partitions, Violations =        6659
Routed  106/526 Partitions, Violations =        6642
Routed  108/526 Partitions, Violations =        6588
Routed  110/526 Partitions, Violations =        6596
Routed  112/526 Partitions, Violations =        6611
Routed  114/526 Partitions, Violations =        6590
Routed  116/526 Partitions, Violations =        6555
Routed  118/526 Partitions, Violations =        6527
Routed  120/526 Partitions, Violations =        6506
Routed  122/526 Partitions, Violations =        6501
Routed  124/526 Partitions, Violations =        6535
Routed  126/526 Partitions, Violations =        6519
Routed  128/526 Partitions, Violations =        6492
Routed  130/526 Partitions, Violations =        6475
Routed  132/526 Partitions, Violations =        6479
Routed  134/526 Partitions, Violations =        6466
Routed  136/526 Partitions, Violations =        6457
Routed  138/526 Partitions, Violations =        6494
Routed  140/526 Partitions, Violations =        6455
Routed  142/526 Partitions, Violations =        6456
Routed  144/526 Partitions, Violations =        6437
Routed  146/526 Partitions, Violations =        6403
Routed  148/526 Partitions, Violations =        6407
Routed  150/526 Partitions, Violations =        6354
Routed  152/526 Partitions, Violations =        6333
Routed  154/526 Partitions, Violations =        6349
Routed  156/526 Partitions, Violations =        6290
Routed  158/526 Partitions, Violations =        6281
Routed  160/526 Partitions, Violations =        6340
Routed  162/526 Partitions, Violations =        6289
Routed  164/526 Partitions, Violations =        6285
Routed  166/526 Partitions, Violations =        6276
Routed  168/526 Partitions, Violations =        6272
Routed  170/526 Partitions, Violations =        6261
Routed  172/526 Partitions, Violations =        6265
Routed  174/526 Partitions, Violations =        6232
Routed  176/526 Partitions, Violations =        6227
Routed  178/526 Partitions, Violations =        6201
Routed  180/526 Partitions, Violations =        6200
Routed  182/526 Partitions, Violations =        6180
Routed  184/526 Partitions, Violations =        6188
Routed  186/526 Partitions, Violations =        6216
Routed  188/526 Partitions, Violations =        6192
Routed  190/526 Partitions, Violations =        6206
Routed  192/526 Partitions, Violations =        6178
Routed  194/526 Partitions, Violations =        6151
Routed  196/526 Partitions, Violations =        6155
Routed  198/526 Partitions, Violations =        6148
Routed  200/526 Partitions, Violations =        6146
Routed  202/526 Partitions, Violations =        6151
Routed  204/526 Partitions, Violations =        6119
Routed  206/526 Partitions, Violations =        6127
Routed  208/526 Partitions, Violations =        6136
Routed  210/526 Partitions, Violations =        6139
Routed  212/526 Partitions, Violations =        6117
Routed  214/526 Partitions, Violations =        6113
Routed  216/526 Partitions, Violations =        6116
Routed  218/526 Partitions, Violations =        6117
Routed  220/526 Partitions, Violations =        6116
Routed  222/526 Partitions, Violations =        6095
Routed  224/526 Partitions, Violations =        6107
Routed  226/526 Partitions, Violations =        6085
Routed  228/526 Partitions, Violations =        6072
Routed  230/526 Partitions, Violations =        6074
Routed  232/526 Partitions, Violations =        6049
Routed  234/526 Partitions, Violations =        6043
Routed  236/526 Partitions, Violations =        6053
Routed  238/526 Partitions, Violations =        6059
Routed  240/526 Partitions, Violations =        6040
Routed  242/526 Partitions, Violations =        6016
Routed  244/526 Partitions, Violations =        6023
Routed  246/526 Partitions, Violations =        6038
Routed  248/526 Partitions, Violations =        6054
Routed  250/526 Partitions, Violations =        6033
Routed  252/526 Partitions, Violations =        6075
Routed  254/526 Partitions, Violations =        6036
Routed  256/526 Partitions, Violations =        6037
Routed  258/526 Partitions, Violations =        6041
Routed  260/526 Partitions, Violations =        6051
Routed  262/526 Partitions, Violations =        6027
Routed  264/526 Partitions, Violations =        6046
Routed  266/526 Partitions, Violations =        6040
Routed  268/526 Partitions, Violations =        6051
Routed  270/526 Partitions, Violations =        6038
Routed  272/526 Partitions, Violations =        6037
Routed  274/526 Partitions, Violations =        6048
Routed  276/526 Partitions, Violations =        6052
Routed  278/526 Partitions, Violations =        6015
Routed  280/526 Partitions, Violations =        6014
Routed  282/526 Partitions, Violations =        6053
Routed  284/526 Partitions, Violations =        6038
Routed  286/526 Partitions, Violations =        6032
Routed  288/526 Partitions, Violations =        6044
Routed  290/526 Partitions, Violations =        6041
Routed  292/526 Partitions, Violations =        6044
Routed  294/526 Partitions, Violations =        6049
Routed  296/526 Partitions, Violations =        6068
Routed  298/526 Partitions, Violations =        6056
Routed  300/526 Partitions, Violations =        6078
Routed  302/526 Partitions, Violations =        6044
Routed  304/526 Partitions, Violations =        6054
Routed  306/526 Partitions, Violations =        6055
Routed  308/526 Partitions, Violations =        6054
Routed  310/526 Partitions, Violations =        6050
Routed  312/526 Partitions, Violations =        6050
Routed  314/526 Partitions, Violations =        6048
Routed  316/526 Partitions, Violations =        6044
Routed  318/526 Partitions, Violations =        6051
Routed  320/526 Partitions, Violations =        6066
Routed  322/526 Partitions, Violations =        6031
Routed  324/526 Partitions, Violations =        6028
Routed  326/526 Partitions, Violations =        6050
Routed  328/526 Partitions, Violations =        6029
Routed  330/526 Partitions, Violations =        6019
Routed  332/526 Partitions, Violations =        6040
Routed  334/526 Partitions, Violations =        5991
Routed  336/526 Partitions, Violations =        6002
Routed  338/526 Partitions, Violations =        5995
Routed  340/526 Partitions, Violations =        5988
Routed  342/526 Partitions, Violations =        6016
Routed  344/526 Partitions, Violations =        5978
Routed  346/526 Partitions, Violations =        6012
Routed  348/526 Partitions, Violations =        5981
Routed  350/526 Partitions, Violations =        6012
Routed  352/526 Partitions, Violations =        5970
Routed  354/526 Partitions, Violations =        5944
Routed  356/526 Partitions, Violations =        5948
Routed  358/526 Partitions, Violations =        5931
Routed  360/526 Partitions, Violations =        5946
Routed  362/526 Partitions, Violations =        5948
Routed  364/526 Partitions, Violations =        5948
Routed  366/526 Partitions, Violations =        5964
Routed  368/526 Partitions, Violations =        5982
Routed  370/526 Partitions, Violations =        5946
Routed  372/526 Partitions, Violations =        5950
Routed  374/526 Partitions, Violations =        5921
Routed  376/526 Partitions, Violations =        5920
Routed  378/526 Partitions, Violations =        5929
Routed  380/526 Partitions, Violations =        5925
Routed  382/526 Partitions, Violations =        5938
Routed  384/526 Partitions, Violations =        5937
Routed  386/526 Partitions, Violations =        5935
Routed  388/526 Partitions, Violations =        5926
Routed  390/526 Partitions, Violations =        5923
Routed  392/526 Partitions, Violations =        5934
Routed  394/526 Partitions, Violations =        5924
Routed  396/526 Partitions, Violations =        5919
Routed  398/526 Partitions, Violations =        5904
Routed  400/526 Partitions, Violations =        5901
Routed  402/526 Partitions, Violations =        5895
Routed  404/526 Partitions, Violations =        5889
Routed  406/526 Partitions, Violations =        5888
Routed  408/526 Partitions, Violations =        5884
Routed  410/526 Partitions, Violations =        5896
Routed  412/526 Partitions, Violations =        5894
Routed  414/526 Partitions, Violations =        5890
Routed  416/526 Partitions, Violations =        5896
Routed  418/526 Partitions, Violations =        5889
Routed  420/526 Partitions, Violations =        5891
Routed  422/526 Partitions, Violations =        5871
Routed  424/526 Partitions, Violations =        5869
Routed  426/526 Partitions, Violations =        5887
Routed  428/526 Partitions, Violations =        5866
Routed  430/526 Partitions, Violations =        5881
Routed  432/526 Partitions, Violations =        5865
Routed  434/526 Partitions, Violations =        5850
Routed  436/526 Partitions, Violations =        5858
Routed  438/526 Partitions, Violations =        5853
Routed  440/526 Partitions, Violations =        5846
Routed  442/526 Partitions, Violations =        5839
Routed  444/526 Partitions, Violations =        5846
Routed  446/526 Partitions, Violations =        5825
Routed  448/526 Partitions, Violations =        5815
Routed  450/526 Partitions, Violations =        5811
Routed  452/526 Partitions, Violations =        5809
Routed  454/526 Partitions, Violations =        5806
Routed  456/526 Partitions, Violations =        5791
Routed  458/526 Partitions, Violations =        5806
Routed  460/526 Partitions, Violations =        5806
Routed  462/526 Partitions, Violations =        5792
Routed  464/526 Partitions, Violations =        5804
Routed  466/526 Partitions, Violations =        5811
Routed  468/526 Partitions, Violations =        5813
Routed  470/526 Partitions, Violations =        5802
Routed  472/526 Partitions, Violations =        5806
Routed  474/526 Partitions, Violations =        5801
Routed  476/526 Partitions, Violations =        5819
Routed  478/526 Partitions, Violations =        5811
Routed  480/526 Partitions, Violations =        5809
Routed  482/526 Partitions, Violations =        5810
Routed  484/526 Partitions, Violations =        5810
Routed  486/526 Partitions, Violations =        5819
Routed  488/526 Partitions, Violations =        5828
Routed  490/526 Partitions, Violations =        5826
Routed  492/526 Partitions, Violations =        5821
Routed  494/526 Partitions, Violations =        5821
Routed  496/526 Partitions, Violations =        5822
Routed  498/526 Partitions, Violations =        5823
Routed  500/526 Partitions, Violations =        5827
Routed  502/526 Partitions, Violations =        5827
Routed  504/526 Partitions, Violations =        5827
Routed  506/526 Partitions, Violations =        5830
Routed  508/526 Partitions, Violations =        5830
Routed  510/526 Partitions, Violations =        5831
Routed  512/526 Partitions, Violations =        5831
Routed  514/526 Partitions, Violations =        5831
Routed  516/526 Partitions, Violations =        5826
Routed  518/526 Partitions, Violations =        5826
Routed  520/526 Partitions, Violations =        5826
Routed  522/526 Partitions, Violations =        5826
Routed  524/526 Partitions, Violations =        5830
Routed  526/526 Partitions, Violations =        5829

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      5829
        Diff net spacing : 1270
        Diff net via-cut spacing : 1
        Double pattern hard mask space : 1666
        Less than minimum area : 67
        Less than minimum width : 128
        Off-grid : 58
        Same net via-cut spacing : 34
        Short : 2438
        Internal-only types : 167

[Iter 3] Elapsed real time: 0:01:22 
[Iter 3] Elapsed cpu  time: sys=0:00:03 usr=0:05:13 total=0:05:16
[Iter 3] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 3] Total (MB): Used  132  Alloctr  134  Proc 4066 

End DR iteration 3 with 526 parts

Start DR iteration 4: non-uniform partition
Routed  1/503 Partitions, Violations =  5721
Routed  2/503 Partitions, Violations =  5728
Routed  4/503 Partitions, Violations =  5722
Routed  6/503 Partitions, Violations =  5752
Routed  8/503 Partitions, Violations =  5743
Routed  10/503 Partitions, Violations = 5746
Routed  12/503 Partitions, Violations = 5738
Routed  14/503 Partitions, Violations = 5686
Routed  16/503 Partitions, Violations = 5674
Routed  18/503 Partitions, Violations = 5707
Routed  20/503 Partitions, Violations = 5692
Routed  22/503 Partitions, Violations = 5753
Routed  24/503 Partitions, Violations = 5761
Routed  26/503 Partitions, Violations = 5731
Routed  28/503 Partitions, Violations = 5735
Routed  30/503 Partitions, Violations = 5803
Routed  32/503 Partitions, Violations = 5771
Routed  34/503 Partitions, Violations = 5795
Routed  36/503 Partitions, Violations = 5801
Routed  38/503 Partitions, Violations = 5808
Routed  40/503 Partitions, Violations = 5837
Routed  42/503 Partitions, Violations = 5803
Routed  44/503 Partitions, Violations = 5785
Routed  46/503 Partitions, Violations = 5770
Routed  48/503 Partitions, Violations = 5810
Routed  50/503 Partitions, Violations = 5849
Routed  52/503 Partitions, Violations = 5832
Routed  54/503 Partitions, Violations = 5869
Routed  56/503 Partitions, Violations = 5897
Routed  58/503 Partitions, Violations = 5854
Routed  60/503 Partitions, Violations = 5827
Routed  62/503 Partitions, Violations = 5838
Routed  64/503 Partitions, Violations = 5832
Routed  66/503 Partitions, Violations = 5854
Routed  68/503 Partitions, Violations = 5855
Routed  70/503 Partitions, Violations = 5866
Routed  72/503 Partitions, Violations = 5921
Routed  74/503 Partitions, Violations = 5900
Routed  76/503 Partitions, Violations = 5866
Routed  78/503 Partitions, Violations = 5868
Routed  80/503 Partitions, Violations = 5889
Routed  82/503 Partitions, Violations = 5889
Routed  84/503 Partitions, Violations = 5872
Routed  86/503 Partitions, Violations = 5871
Routed  88/503 Partitions, Violations = 5891
Routed  90/503 Partitions, Violations = 5896
Routed  92/503 Partitions, Violations = 5882
Routed  94/503 Partitions, Violations = 5947
Routed  96/503 Partitions, Violations = 5881
Routed  98/503 Partitions, Violations = 5920
Routed  100/503 Partitions, Violations =        5910
Routed  102/503 Partitions, Violations =        5921
Routed  104/503 Partitions, Violations =        5942
Routed  106/503 Partitions, Violations =        5935
Routed  108/503 Partitions, Violations =        5945
Routed  110/503 Partitions, Violations =        5943
Routed  112/503 Partitions, Violations =        5946
Routed  114/503 Partitions, Violations =        5940
Routed  116/503 Partitions, Violations =        5953
Routed  118/503 Partitions, Violations =        5976
Routed  120/503 Partitions, Violations =        5967
Routed  122/503 Partitions, Violations =        5977
Routed  124/503 Partitions, Violations =        6006
Routed  126/503 Partitions, Violations =        6006
Routed  128/503 Partitions, Violations =        6003
Routed  130/503 Partitions, Violations =        6008
Routed  132/503 Partitions, Violations =        6023
Routed  134/503 Partitions, Violations =        6019
Routed  136/503 Partitions, Violations =        6043
Routed  138/503 Partitions, Violations =        6051
Routed  140/503 Partitions, Violations =        6081
Routed  142/503 Partitions, Violations =        6098
Routed  144/503 Partitions, Violations =        6089
Routed  146/503 Partitions, Violations =        6112
Routed  148/503 Partitions, Violations =        6111
Routed  150/503 Partitions, Violations =        6107
Routed  152/503 Partitions, Violations =        6110
Routed  154/503 Partitions, Violations =        6116
Routed  156/503 Partitions, Violations =        6125
Routed  158/503 Partitions, Violations =        6097
Routed  160/503 Partitions, Violations =        6103
Routed  162/503 Partitions, Violations =        6106
Routed  164/503 Partitions, Violations =        6119
Routed  166/503 Partitions, Violations =        6129
Routed  168/503 Partitions, Violations =        6111
Routed  170/503 Partitions, Violations =        6113
Routed  172/503 Partitions, Violations =        6126
Routed  174/503 Partitions, Violations =        6123
Routed  176/503 Partitions, Violations =        6137
Routed  178/503 Partitions, Violations =        6136
Routed  180/503 Partitions, Violations =        6149
Routed  182/503 Partitions, Violations =        6136
Routed  184/503 Partitions, Violations =        6168
Routed  186/503 Partitions, Violations =        6183
Routed  188/503 Partitions, Violations =        6182
Routed  190/503 Partitions, Violations =        6175
Routed  192/503 Partitions, Violations =        6175
Routed  194/503 Partitions, Violations =        6205
Routed  196/503 Partitions, Violations =        6186
Routed  198/503 Partitions, Violations =        6211
Routed  200/503 Partitions, Violations =        6212
Routed  202/503 Partitions, Violations =        6229
Routed  204/503 Partitions, Violations =        6209
Routed  206/503 Partitions, Violations =        6201
Routed  208/503 Partitions, Violations =        6223
Routed  210/503 Partitions, Violations =        6240
Routed  212/503 Partitions, Violations =        6242
Routed  214/503 Partitions, Violations =        6254
Routed  216/503 Partitions, Violations =        6276
Routed  218/503 Partitions, Violations =        6294
Routed  220/503 Partitions, Violations =        6294
Routed  222/503 Partitions, Violations =        6329
Routed  224/503 Partitions, Violations =        6328
Routed  226/503 Partitions, Violations =        6328
Routed  228/503 Partitions, Violations =        6353
Routed  230/503 Partitions, Violations =        6361
Routed  232/503 Partitions, Violations =        6385
Routed  234/503 Partitions, Violations =        6417
Routed  236/503 Partitions, Violations =        6415
Routed  238/503 Partitions, Violations =        6431
Routed  240/503 Partitions, Violations =        6439
Routed  242/503 Partitions, Violations =        6399
Routed  244/503 Partitions, Violations =        6422
Routed  246/503 Partitions, Violations =        6413
Routed  248/503 Partitions, Violations =        6419
Routed  250/503 Partitions, Violations =        6426
Routed  252/503 Partitions, Violations =        6446
Routed  254/503 Partitions, Violations =        6426
Routed  256/503 Partitions, Violations =        6461
Routed  258/503 Partitions, Violations =        6484
Routed  260/503 Partitions, Violations =        6460
Routed  262/503 Partitions, Violations =        6459
Routed  264/503 Partitions, Violations =        6466
Routed  266/503 Partitions, Violations =        6495
Routed  268/503 Partitions, Violations =        6498
Routed  270/503 Partitions, Violations =        6474
Routed  272/503 Partitions, Violations =        6464
Routed  274/503 Partitions, Violations =        6485
Routed  276/503 Partitions, Violations =        6474
Routed  278/503 Partitions, Violations =        6459
Routed  280/503 Partitions, Violations =        6498
Routed  282/503 Partitions, Violations =        6473
Routed  284/503 Partitions, Violations =        6483
Routed  286/503 Partitions, Violations =        6494
Routed  288/503 Partitions, Violations =        6526
Routed  290/503 Partitions, Violations =        6538
Routed  292/503 Partitions, Violations =        6525
Routed  294/503 Partitions, Violations =        6532
Routed  296/503 Partitions, Violations =        6552
Routed  298/503 Partitions, Violations =        6591
Routed  300/503 Partitions, Violations =        6591
Routed  302/503 Partitions, Violations =        6602
Routed  304/503 Partitions, Violations =        6619
Routed  306/503 Partitions, Violations =        6612
Routed  308/503 Partitions, Violations =        6616
Routed  310/503 Partitions, Violations =        6608
Routed  312/503 Partitions, Violations =        6627
Routed  314/503 Partitions, Violations =        6596
Routed  316/503 Partitions, Violations =        6606
Routed  318/503 Partitions, Violations =        6606
Routed  320/503 Partitions, Violations =        6621
Routed  322/503 Partitions, Violations =        6619
Routed  324/503 Partitions, Violations =        6626
Routed  326/503 Partitions, Violations =        6620
Routed  328/503 Partitions, Violations =        6623
Routed  330/503 Partitions, Violations =        6646
Routed  332/503 Partitions, Violations =        6633
Routed  334/503 Partitions, Violations =        6603
Routed  336/503 Partitions, Violations =        6613
Routed  338/503 Partitions, Violations =        6634
Routed  340/503 Partitions, Violations =        6659
Routed  342/503 Partitions, Violations =        6645
Routed  344/503 Partitions, Violations =        6649
Routed  346/503 Partitions, Violations =        6664
Routed  348/503 Partitions, Violations =        6659
Routed  350/503 Partitions, Violations =        6660
Routed  352/503 Partitions, Violations =        6662
Routed  354/503 Partitions, Violations =        6681
Routed  356/503 Partitions, Violations =        6680
Routed  358/503 Partitions, Violations =        6645
Routed  360/503 Partitions, Violations =        6653
Routed  362/503 Partitions, Violations =        6652
Routed  364/503 Partitions, Violations =        6686
Routed  366/503 Partitions, Violations =        6692
Routed  368/503 Partitions, Violations =        6708
Routed  370/503 Partitions, Violations =        6716
Routed  372/503 Partitions, Violations =        6728
Routed  374/503 Partitions, Violations =        6721
Routed  376/503 Partitions, Violations =        6724
Routed  378/503 Partitions, Violations =        6721
Routed  380/503 Partitions, Violations =        6729
Routed  382/503 Partitions, Violations =        6735
Routed  384/503 Partitions, Violations =        6767
Routed  386/503 Partitions, Violations =        6753
Routed  388/503 Partitions, Violations =        6745
Routed  390/503 Partitions, Violations =        6749
Routed  392/503 Partitions, Violations =        6764
Routed  394/503 Partitions, Violations =        6770
Routed  396/503 Partitions, Violations =        6759
Routed  398/503 Partitions, Violations =        6757
Routed  400/503 Partitions, Violations =        6779
Routed  402/503 Partitions, Violations =        6794
Routed  404/503 Partitions, Violations =        6770
Routed  406/503 Partitions, Violations =        6764
Routed  408/503 Partitions, Violations =        6767
Routed  410/503 Partitions, Violations =        6790
Routed  412/503 Partitions, Violations =        6803
Routed  414/503 Partitions, Violations =        6823
Routed  416/503 Partitions, Violations =        6819
Routed  418/503 Partitions, Violations =        6835
Routed  420/503 Partitions, Violations =        6843
Routed  422/503 Partitions, Violations =        6847
Routed  424/503 Partitions, Violations =        6840
Routed  426/503 Partitions, Violations =        6848
Routed  428/503 Partitions, Violations =        6865
Routed  430/503 Partitions, Violations =        6867
Routed  432/503 Partitions, Violations =        6870
Routed  434/503 Partitions, Violations =        6889
Routed  436/503 Partitions, Violations =        6897
Routed  438/503 Partitions, Violations =        6899
Routed  440/503 Partitions, Violations =        6902
Routed  442/503 Partitions, Violations =        6892
Routed  444/503 Partitions, Violations =        6900
Routed  446/503 Partitions, Violations =        6896
Routed  448/503 Partitions, Violations =        6918
Routed  450/503 Partitions, Violations =        6917
Routed  452/503 Partitions, Violations =        6917
Routed  454/503 Partitions, Violations =        6927
Routed  456/503 Partitions, Violations =        6922
Routed  458/503 Partitions, Violations =        6899
Routed  460/503 Partitions, Violations =        6915
Routed  462/503 Partitions, Violations =        6934
Routed  464/503 Partitions, Violations =        6922
Routed  466/503 Partitions, Violations =        6937
Routed  468/503 Partitions, Violations =        6948
Routed  470/503 Partitions, Violations =        6947
Routed  472/503 Partitions, Violations =        6951
Routed  474/503 Partitions, Violations =        6965
Routed  476/503 Partitions, Violations =        6966
Routed  478/503 Partitions, Violations =        6966
Routed  480/503 Partitions, Violations =        6966
Routed  482/503 Partitions, Violations =        6972
Routed  484/503 Partitions, Violations =        6984
Routed  486/503 Partitions, Violations =        6990
Routed  488/503 Partitions, Violations =        6992
Routed  490/503 Partitions, Violations =        7025
Routed  492/503 Partitions, Violations =        7034
Routed  494/503 Partitions, Violations =        7034
Routed  496/503 Partitions, Violations =        7035
Routed  498/503 Partitions, Violations =        7035
Routed  500/503 Partitions, Violations =        7039
Routed  502/503 Partitions, Violations =        7037

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      7039
        Diff net spacing : 1038
        Double pattern hard mask space : 1863
        End of line enclosure : 65
        Less than minimum area : 273
        Less than minimum width : 112
        Local double pattern cycle : 5
        Off-grid : 127
        Same net spacing : 9
        Same net via-cut spacing : 136
        Short : 3081
        Internal-only types : 330

[Iter 4] Elapsed real time: 0:01:57 
[Iter 4] Elapsed cpu  time: sys=0:00:03 usr=0:06:57 total=0:07:01
[Iter 4] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 4] Total (MB): Used  132  Alloctr  134  Proc 4066 

End DR iteration 4 with 503 parts

Start DR iteration 5: non-uniform partition
Routed  1/520 Partitions, Violations =  6901
Routed  2/520 Partitions, Violations =  6932
Routed  4/520 Partitions, Violations =  6867
Routed  6/520 Partitions, Violations =  6817
Routed  8/520 Partitions, Violations =  6773
Routed  10/520 Partitions, Violations = 6751
Routed  12/520 Partitions, Violations = 6763
Routed  14/520 Partitions, Violations = 6745
Routed  16/520 Partitions, Violations = 6731
Routed  18/520 Partitions, Violations = 6765
Routed  20/520 Partitions, Violations = 6732
Routed  22/520 Partitions, Violations = 6709
Routed  24/520 Partitions, Violations = 6741
Routed  26/520 Partitions, Violations = 6718
Routed  28/520 Partitions, Violations = 6684
Routed  30/520 Partitions, Violations = 6681
Routed  32/520 Partitions, Violations = 6683
Routed  34/520 Partitions, Violations = 6656
Routed  36/520 Partitions, Violations = 6642
Routed  38/520 Partitions, Violations = 6619
Routed  40/520 Partitions, Violations = 6618
Routed  42/520 Partitions, Violations = 6609
Routed  44/520 Partitions, Violations = 6552
Routed  46/520 Partitions, Violations = 6564
Routed  48/520 Partitions, Violations = 6524
Routed  50/520 Partitions, Violations = 6522
Routed  52/520 Partitions, Violations = 6514
Routed  54/520 Partitions, Violations = 6454
Routed  56/520 Partitions, Violations = 6458
Routed  58/520 Partitions, Violations = 6456
Routed  60/520 Partitions, Violations = 6422
Routed  62/520 Partitions, Violations = 6421
Routed  64/520 Partitions, Violations = 6425
Routed  66/520 Partitions, Violations = 6419
Routed  68/520 Partitions, Violations = 6431
Routed  70/520 Partitions, Violations = 6381
Routed  72/520 Partitions, Violations = 6339
Routed  74/520 Partitions, Violations = 6320
Routed  76/520 Partitions, Violations = 6283
Routed  78/520 Partitions, Violations = 6298
Routed  80/520 Partitions, Violations = 6288
Routed  82/520 Partitions, Violations = 6277
Routed  84/520 Partitions, Violations = 6284
Routed  86/520 Partitions, Violations = 6266
Routed  88/520 Partitions, Violations = 6274
Routed  90/520 Partitions, Violations = 6289
Routed  92/520 Partitions, Violations = 6299
Routed  94/520 Partitions, Violations = 6324
Routed  96/520 Partitions, Violations = 6272
Routed  98/520 Partitions, Violations = 6246
Routed  100/520 Partitions, Violations =        6301
Routed  102/520 Partitions, Violations =        6281
Routed  104/520 Partitions, Violations =        6273
Routed  106/520 Partitions, Violations =        6254
Routed  108/520 Partitions, Violations =        6250
Routed  110/520 Partitions, Violations =        6256
Routed  112/520 Partitions, Violations =        6252
Routed  114/520 Partitions, Violations =        6254
Routed  116/520 Partitions, Violations =        6240
Routed  118/520 Partitions, Violations =        6279
Routed  120/520 Partitions, Violations =        6235
Routed  122/520 Partitions, Violations =        6251
Routed  124/520 Partitions, Violations =        6243
Routed  126/520 Partitions, Violations =        6216
Routed  128/520 Partitions, Violations =        6207
Routed  130/520 Partitions, Violations =        6194
Routed  132/520 Partitions, Violations =        6170
Routed  134/520 Partitions, Violations =        6154
Routed  136/520 Partitions, Violations =        6163
Routed  138/520 Partitions, Violations =        6149
Routed  140/520 Partitions, Violations =        6131
Routed  142/520 Partitions, Violations =        6138
Routed  144/520 Partitions, Violations =        6144
Routed  146/520 Partitions, Violations =        6096
Routed  148/520 Partitions, Violations =        6095
Routed  150/520 Partitions, Violations =        6117
Routed  152/520 Partitions, Violations =        6066
Routed  154/520 Partitions, Violations =        6043
Routed  156/520 Partitions, Violations =        6046
Routed  158/520 Partitions, Violations =        6028
Routed  160/520 Partitions, Violations =        6049
Routed  162/520 Partitions, Violations =        6040
Routed  164/520 Partitions, Violations =        6040
Routed  166/520 Partitions, Violations =        6027
Routed  168/520 Partitions, Violations =        6009
Routed  170/520 Partitions, Violations =        5994
Routed  172/520 Partitions, Violations =        5987
Routed  174/520 Partitions, Violations =        5994
Routed  176/520 Partitions, Violations =        5994
Routed  178/520 Partitions, Violations =        6005
Routed  180/520 Partitions, Violations =        5989
Routed  182/520 Partitions, Violations =        5971
Routed  184/520 Partitions, Violations =        5965
Routed  186/520 Partitions, Violations =        5951
Routed  188/520 Partitions, Violations =        5964
Routed  190/520 Partitions, Violations =        5985
Routed  192/520 Partitions, Violations =        5938
Routed  194/520 Partitions, Violations =        5953
Routed  196/520 Partitions, Violations =        5946
Routed  198/520 Partitions, Violations =        5941
Routed  200/520 Partitions, Violations =        5924
Routed  202/520 Partitions, Violations =        5925
Routed  204/520 Partitions, Violations =        5927
Routed  206/520 Partitions, Violations =        5932
Routed  208/520 Partitions, Violations =        5945
Routed  210/520 Partitions, Violations =        5903
Routed  212/520 Partitions, Violations =        5910
Routed  214/520 Partitions, Violations =        5937
Routed  216/520 Partitions, Violations =        5896
Routed  218/520 Partitions, Violations =        5912
Routed  220/520 Partitions, Violations =        5917
Routed  222/520 Partitions, Violations =        5888
Routed  224/520 Partitions, Violations =        5874
Routed  226/520 Partitions, Violations =        5892
Routed  228/520 Partitions, Violations =        5882
Routed  230/520 Partitions, Violations =        5892
Routed  232/520 Partitions, Violations =        5889
Routed  234/520 Partitions, Violations =        5892
Routed  236/520 Partitions, Violations =        5896
Routed  238/520 Partitions, Violations =        5894
Routed  240/520 Partitions, Violations =        5926
Routed  242/520 Partitions, Violations =        5911
Routed  244/520 Partitions, Violations =        5897
Routed  246/520 Partitions, Violations =        5898
Routed  248/520 Partitions, Violations =        5921
Routed  250/520 Partitions, Violations =        5940
Routed  252/520 Partitions, Violations =        5917
Routed  254/520 Partitions, Violations =        5931
Routed  256/520 Partitions, Violations =        5891
Routed  258/520 Partitions, Violations =        5908
Routed  260/520 Partitions, Violations =        5907
Routed  262/520 Partitions, Violations =        5889
Routed  264/520 Partitions, Violations =        5890
Routed  266/520 Partitions, Violations =        5895
Routed  268/520 Partitions, Violations =        5895
Routed  270/520 Partitions, Violations =        5905
Routed  272/520 Partitions, Violations =        5914
Routed  274/520 Partitions, Violations =        5934
Routed  276/520 Partitions, Violations =        5887
Routed  278/520 Partitions, Violations =        5897
Routed  280/520 Partitions, Violations =        5886
Routed  282/520 Partitions, Violations =        5890
Routed  284/520 Partitions, Violations =        5906
Routed  286/520 Partitions, Violations =        5891
Routed  288/520 Partitions, Violations =        5889
Routed  290/520 Partitions, Violations =        5900
Routed  292/520 Partitions, Violations =        5872
Routed  294/520 Partitions, Violations =        5903
Routed  296/520 Partitions, Violations =        5866
Routed  298/520 Partitions, Violations =        5858
Routed  300/520 Partitions, Violations =        5871
Routed  302/520 Partitions, Violations =        5880
Routed  304/520 Partitions, Violations =        5886
Routed  306/520 Partitions, Violations =        5878
Routed  308/520 Partitions, Violations =        5889
Routed  310/520 Partitions, Violations =        5903
Routed  312/520 Partitions, Violations =        5896
Routed  314/520 Partitions, Violations =        5898
Routed  316/520 Partitions, Violations =        5896
Routed  318/520 Partitions, Violations =        5911
Routed  320/520 Partitions, Violations =        5902
Routed  322/520 Partitions, Violations =        5866
Routed  324/520 Partitions, Violations =        5882
Routed  326/520 Partitions, Violations =        5875
Routed  328/520 Partitions, Violations =        5864
Routed  330/520 Partitions, Violations =        5858
Routed  332/520 Partitions, Violations =        5846
Routed  334/520 Partitions, Violations =        5850
Routed  336/520 Partitions, Violations =        5912
Routed  338/520 Partitions, Violations =        5885
Routed  340/520 Partitions, Violations =        5883
Routed  342/520 Partitions, Violations =        5911
Routed  344/520 Partitions, Violations =        5918
Routed  346/520 Partitions, Violations =        5927
Routed  348/520 Partitions, Violations =        5918
Routed  350/520 Partitions, Violations =        5906
Routed  352/520 Partitions, Violations =        5920
Routed  354/520 Partitions, Violations =        5899
Routed  356/520 Partitions, Violations =        5899
Routed  358/520 Partitions, Violations =        5904
Routed  360/520 Partitions, Violations =        5903
Routed  362/520 Partitions, Violations =        5883
Routed  364/520 Partitions, Violations =        5873
Routed  366/520 Partitions, Violations =        5876
Routed  368/520 Partitions, Violations =        5868
Routed  370/520 Partitions, Violations =        5872
Routed  372/520 Partitions, Violations =        5844
Routed  374/520 Partitions, Violations =        5850
Routed  376/520 Partitions, Violations =        5856
Routed  378/520 Partitions, Violations =        5853
Routed  380/520 Partitions, Violations =        5857
Routed  382/520 Partitions, Violations =        5855
Routed  384/520 Partitions, Violations =        5870
Routed  386/520 Partitions, Violations =        5838
Routed  388/520 Partitions, Violations =        5843
Routed  390/520 Partitions, Violations =        5837
Routed  392/520 Partitions, Violations =        5840
Routed  394/520 Partitions, Violations =        5837
Routed  396/520 Partitions, Violations =        5844
Routed  398/520 Partitions, Violations =        5848
Routed  400/520 Partitions, Violations =        5846
Routed  402/520 Partitions, Violations =        5846
Routed  404/520 Partitions, Violations =        5845
Routed  406/520 Partitions, Violations =        5837
Routed  408/520 Partitions, Violations =        5847
Routed  410/520 Partitions, Violations =        5853
Routed  412/520 Partitions, Violations =        5851
Routed  414/520 Partitions, Violations =        5852
Routed  416/520 Partitions, Violations =        5834
Routed  418/520 Partitions, Violations =        5840
Routed  420/520 Partitions, Violations =        5813
Routed  422/520 Partitions, Violations =        5809
Routed  424/520 Partitions, Violations =        5824
Routed  426/520 Partitions, Violations =        5801
Routed  428/520 Partitions, Violations =        5761
Routed  430/520 Partitions, Violations =        5783
Routed  432/520 Partitions, Violations =        5797
Routed  434/520 Partitions, Violations =        5813
Routed  436/520 Partitions, Violations =        5799
Routed  438/520 Partitions, Violations =        5818
Routed  440/520 Partitions, Violations =        5802
Routed  442/520 Partitions, Violations =        5814
Routed  444/520 Partitions, Violations =        5807
Routed  446/520 Partitions, Violations =        5807
Routed  448/520 Partitions, Violations =        5810
Routed  450/520 Partitions, Violations =        5799
Routed  452/520 Partitions, Violations =        5796
Routed  454/520 Partitions, Violations =        5800
Routed  456/520 Partitions, Violations =        5808
Routed  458/520 Partitions, Violations =        5812
Routed  460/520 Partitions, Violations =        5810
Routed  462/520 Partitions, Violations =        5807
Routed  464/520 Partitions, Violations =        5805
Routed  466/520 Partitions, Violations =        5799
Routed  468/520 Partitions, Violations =        5799
Routed  470/520 Partitions, Violations =        5801
Routed  472/520 Partitions, Violations =        5802
Routed  474/520 Partitions, Violations =        5785
Routed  476/520 Partitions, Violations =        5792
Routed  478/520 Partitions, Violations =        5793
Routed  480/520 Partitions, Violations =        5795
Routed  482/520 Partitions, Violations =        5801
Routed  484/520 Partitions, Violations =        5807
Routed  486/520 Partitions, Violations =        5797
Routed  488/520 Partitions, Violations =        5797
Routed  490/520 Partitions, Violations =        5793
Routed  492/520 Partitions, Violations =        5793
Routed  494/520 Partitions, Violations =        5788
Routed  496/520 Partitions, Violations =        5790
Routed  498/520 Partitions, Violations =        5792
Routed  500/520 Partitions, Violations =        5792
Routed  502/520 Partitions, Violations =        5794
Routed  504/520 Partitions, Violations =        5792
Routed  506/520 Partitions, Violations =        5791
Routed  508/520 Partitions, Violations =        5793
Routed  510/520 Partitions, Violations =        5791
Routed  512/520 Partitions, Violations =        5791
Routed  514/520 Partitions, Violations =        5792
Routed  516/520 Partitions, Violations =        5784
Routed  518/520 Partitions, Violations =        5784
Routed  520/520 Partitions, Violations =        5784

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      5784
        Diff net spacing : 1263
        Diff net via-cut spacing : 1
        Double pattern hard mask space : 1657
        Less than minimum area : 52
        Less than minimum width : 145
        Local double pattern cycle : 1
        Off-grid : 24
        Same net spacing : 1
        Same net via-cut spacing : 15
        Short : 2454
        Internal-only types : 171

[Iter 5] Elapsed real time: 0:02:29 
[Iter 5] Elapsed cpu  time: sys=0:00:04 usr=0:08:34 total=0:08:38
[Iter 5] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 5] Total (MB): Used  132  Alloctr  134  Proc 4066 

End DR iteration 5 with 520 parts

Start DR iteration 6: non-uniform partition
Routed  1/517 Partitions, Violations =  5700
Routed  2/517 Partitions, Violations =  5694
Routed  4/517 Partitions, Violations =  5690
Routed  6/517 Partitions, Violations =  5706
Routed  8/517 Partitions, Violations =  5695
Routed  10/517 Partitions, Violations = 5656
Routed  12/517 Partitions, Violations = 5673
Routed  14/517 Partitions, Violations = 5659
Routed  16/517 Partitions, Violations = 5669
Routed  18/517 Partitions, Violations = 5643
Routed  20/517 Partitions, Violations = 5659
Routed  22/517 Partitions, Violations = 5670
Routed  24/517 Partitions, Violations = 5683
Routed  26/517 Partitions, Violations = 5678
Routed  28/517 Partitions, Violations = 5677
Routed  30/517 Partitions, Violations = 5673
Routed  32/517 Partitions, Violations = 5682
Routed  34/517 Partitions, Violations = 5683
Routed  36/517 Partitions, Violations = 5669
Routed  38/517 Partitions, Violations = 5694
Routed  40/517 Partitions, Violations = 5761
Routed  42/517 Partitions, Violations = 5662
Routed  44/517 Partitions, Violations = 5693
Routed  46/517 Partitions, Violations = 5699
Routed  48/517 Partitions, Violations = 5708
Routed  50/517 Partitions, Violations = 5673
Routed  52/517 Partitions, Violations = 5679
Routed  54/517 Partitions, Violations = 5715
Routed  56/517 Partitions, Violations = 5695
Routed  58/517 Partitions, Violations = 5685
Routed  60/517 Partitions, Violations = 5736
Routed  62/517 Partitions, Violations = 5737
Routed  64/517 Partitions, Violations = 5745
Routed  66/517 Partitions, Violations = 5756
Routed  68/517 Partitions, Violations = 5759
Routed  70/517 Partitions, Violations = 5766
Routed  72/517 Partitions, Violations = 5741
Routed  74/517 Partitions, Violations = 5748
Routed  76/517 Partitions, Violations = 5786
Routed  78/517 Partitions, Violations = 5788
Routed  80/517 Partitions, Violations = 5809
Routed  82/517 Partitions, Violations = 5797
Routed  84/517 Partitions, Violations = 5810
Routed  86/517 Partitions, Violations = 5821
Routed  88/517 Partitions, Violations = 5855
Routed  90/517 Partitions, Violations = 5830
Routed  92/517 Partitions, Violations = 5836
Routed  94/517 Partitions, Violations = 5869
Routed  96/517 Partitions, Violations = 5897
Routed  98/517 Partitions, Violations = 5889
Routed  100/517 Partitions, Violations =        5908
Routed  102/517 Partitions, Violations =        5939
Routed  104/517 Partitions, Violations =        5897
Routed  106/517 Partitions, Violations =        5892
Routed  108/517 Partitions, Violations =        5923
Routed  110/517 Partitions, Violations =        5912
Routed  112/517 Partitions, Violations =        5947
Routed  114/517 Partitions, Violations =        5984
Routed  116/517 Partitions, Violations =        5967
Routed  118/517 Partitions, Violations =        5981
Routed  120/517 Partitions, Violations =        6002
Routed  122/517 Partitions, Violations =        6007
Routed  124/517 Partitions, Violations =        6015
Routed  126/517 Partitions, Violations =        5999
Routed  128/517 Partitions, Violations =        5988
Routed  130/517 Partitions, Violations =        5996
Routed  132/517 Partitions, Violations =        6028
Routed  134/517 Partitions, Violations =        6025
Routed  136/517 Partitions, Violations =        6022
Routed  138/517 Partitions, Violations =        6026
Routed  140/517 Partitions, Violations =        6038
Routed  142/517 Partitions, Violations =        6057
Routed  144/517 Partitions, Violations =        6055
Routed  146/517 Partitions, Violations =        6043
Routed  148/517 Partitions, Violations =        6047
Routed  150/517 Partitions, Violations =        6040
Routed  152/517 Partitions, Violations =        6068
Routed  154/517 Partitions, Violations =        6042
Routed  156/517 Partitions, Violations =        6020
Routed  158/517 Partitions, Violations =        6048
Routed  160/517 Partitions, Violations =        6084
Routed  162/517 Partitions, Violations =        6085
Routed  164/517 Partitions, Violations =        6099
Routed  166/517 Partitions, Violations =        6123
Routed  168/517 Partitions, Violations =        6098
Routed  170/517 Partitions, Violations =        6134
Routed  172/517 Partitions, Violations =        6147
Routed  174/517 Partitions, Violations =        6159
Routed  176/517 Partitions, Violations =        6177
Routed  178/517 Partitions, Violations =        6168
Routed  180/517 Partitions, Violations =        6134
Routed  182/517 Partitions, Violations =        6132
Routed  184/517 Partitions, Violations =        6158
Routed  186/517 Partitions, Violations =        6179
Routed  188/517 Partitions, Violations =        6218
Routed  190/517 Partitions, Violations =        6204
Routed  192/517 Partitions, Violations =        6185
Routed  194/517 Partitions, Violations =        6180
Routed  196/517 Partitions, Violations =        6215
Routed  198/517 Partitions, Violations =        6250
Routed  200/517 Partitions, Violations =        6248
Routed  202/517 Partitions, Violations =        6234
Routed  204/517 Partitions, Violations =        6260
Routed  206/517 Partitions, Violations =        6263
Routed  208/517 Partitions, Violations =        6278
Routed  210/517 Partitions, Violations =        6286
Routed  212/517 Partitions, Violations =        6283
Routed  214/517 Partitions, Violations =        6261
Routed  216/517 Partitions, Violations =        6265
Routed  218/517 Partitions, Violations =        6286
Routed  220/517 Partitions, Violations =        6303
Routed  222/517 Partitions, Violations =        6300
Routed  224/517 Partitions, Violations =        6277
Routed  226/517 Partitions, Violations =        6288
Routed  228/517 Partitions, Violations =        6307
Routed  230/517 Partitions, Violations =        6311
Routed  232/517 Partitions, Violations =        6308
Routed  234/517 Partitions, Violations =        6309
Routed  236/517 Partitions, Violations =        6317
Routed  238/517 Partitions, Violations =        6295
Routed  240/517 Partitions, Violations =        6314
Routed  242/517 Partitions, Violations =        6352
Routed  244/517 Partitions, Violations =        6334
Routed  246/517 Partitions, Violations =        6340
Routed  248/517 Partitions, Violations =        6352
Routed  250/517 Partitions, Violations =        6365
Routed  252/517 Partitions, Violations =        6367
Routed  254/517 Partitions, Violations =        6370
Routed  256/517 Partitions, Violations =        6377
Routed  258/517 Partitions, Violations =        6346
Routed  260/517 Partitions, Violations =        6356
Routed  262/517 Partitions, Violations =        6342
Routed  264/517 Partitions, Violations =        6355
Routed  266/517 Partitions, Violations =        6378
Routed  268/517 Partitions, Violations =        6412
Routed  270/517 Partitions, Violations =        6432
Routed  272/517 Partitions, Violations =        6417
Routed  274/517 Partitions, Violations =        6413
Routed  276/517 Partitions, Violations =        6441
Routed  278/517 Partitions, Violations =        6433
Routed  280/517 Partitions, Violations =        6447
Routed  282/517 Partitions, Violations =        6452
Routed  284/517 Partitions, Violations =        6472
Routed  286/517 Partitions, Violations =        6480
Routed  288/517 Partitions, Violations =        6510
Routed  290/517 Partitions, Violations =        6511
Routed  292/517 Partitions, Violations =        6511
Routed  294/517 Partitions, Violations =        6495
Routed  296/517 Partitions, Violations =        6500
Routed  298/517 Partitions, Violations =        6530
Routed  300/517 Partitions, Violations =        6529
Routed  302/517 Partitions, Violations =        6533
Routed  304/517 Partitions, Violations =        6538
Routed  306/517 Partitions, Violations =        6555
Routed  308/517 Partitions, Violations =        6582
Routed  310/517 Partitions, Violations =        6543
Routed  312/517 Partitions, Violations =        6549
Routed  314/517 Partitions, Violations =        6584
Routed  316/517 Partitions, Violations =        6583
Routed  318/517 Partitions, Violations =        6564
Routed  320/517 Partitions, Violations =        6586
Routed  322/517 Partitions, Violations =        6548
Routed  324/517 Partitions, Violations =        6576
Routed  326/517 Partitions, Violations =        6555
Routed  328/517 Partitions, Violations =        6563
Routed  330/517 Partitions, Violations =        6585
Routed  332/517 Partitions, Violations =        6587
Routed  334/517 Partitions, Violations =        6595
Routed  336/517 Partitions, Violations =        6606
Routed  338/517 Partitions, Violations =        6626
Routed  340/517 Partitions, Violations =        6607
Routed  342/517 Partitions, Violations =        6586
Routed  344/517 Partitions, Violations =        6611
Routed  346/517 Partitions, Violations =        6610
Routed  348/517 Partitions, Violations =        6650
Routed  350/517 Partitions, Violations =        6649
Routed  352/517 Partitions, Violations =        6658
Routed  354/517 Partitions, Violations =        6675
Routed  356/517 Partitions, Violations =        6674
Routed  358/517 Partitions, Violations =        6676
Routed  360/517 Partitions, Violations =        6691
Routed  362/517 Partitions, Violations =        6699
Routed  364/517 Partitions, Violations =        6712
Routed  366/517 Partitions, Violations =        6671
Routed  368/517 Partitions, Violations =        6715
Routed  370/517 Partitions, Violations =        6696
Routed  372/517 Partitions, Violations =        6711
Routed  374/517 Partitions, Violations =        6726
Routed  376/517 Partitions, Violations =        6722
Routed  378/517 Partitions, Violations =        6732
Routed  380/517 Partitions, Violations =        6744
Routed  382/517 Partitions, Violations =        6736
Routed  384/517 Partitions, Violations =        6760
Routed  386/517 Partitions, Violations =        6770
Routed  388/517 Partitions, Violations =        6770
Routed  390/517 Partitions, Violations =        6782
Routed  392/517 Partitions, Violations =        6769
Routed  394/517 Partitions, Violations =        6778
Routed  396/517 Partitions, Violations =        6778
Routed  398/517 Partitions, Violations =        6797
Routed  400/517 Partitions, Violations =        6799
Routed  402/517 Partitions, Violations =        6807
Routed  404/517 Partitions, Violations =        6805
Routed  406/517 Partitions, Violations =        6796
Routed  408/517 Partitions, Violations =        6789
Routed  410/517 Partitions, Violations =        6828
Routed  412/517 Partitions, Violations =        6808
Routed  414/517 Partitions, Violations =        6809
Routed  416/517 Partitions, Violations =        6806
Routed  418/517 Partitions, Violations =        6826
Routed  420/517 Partitions, Violations =        6806
Routed  422/517 Partitions, Violations =        6800
Routed  424/517 Partitions, Violations =        6833
Routed  426/517 Partitions, Violations =        6818
Routed  428/517 Partitions, Violations =        6846
Routed  430/517 Partitions, Violations =        6815
Routed  432/517 Partitions, Violations =        6813
Routed  434/517 Partitions, Violations =        6850
Routed  436/517 Partitions, Violations =        6847
Routed  438/517 Partitions, Violations =        6857
Routed  440/517 Partitions, Violations =        6875
Routed  442/517 Partitions, Violations =        6871
Routed  444/517 Partitions, Violations =        6893
Routed  446/517 Partitions, Violations =        6895
Routed  448/517 Partitions, Violations =        6907
Routed  450/517 Partitions, Violations =        6919
Routed  452/517 Partitions, Violations =        6915
Routed  454/517 Partitions, Violations =        6935
Routed  456/517 Partitions, Violations =        6947
Routed  458/517 Partitions, Violations =        6962
Routed  460/517 Partitions, Violations =        6961
Routed  462/517 Partitions, Violations =        6975
Routed  464/517 Partitions, Violations =        6980
Routed  466/517 Partitions, Violations =        6993
Routed  468/517 Partitions, Violations =        6991
Routed  470/517 Partitions, Violations =        6993
Routed  472/517 Partitions, Violations =        7007
Routed  474/517 Partitions, Violations =        7015
Routed  476/517 Partitions, Violations =        7015
Routed  478/517 Partitions, Violations =        7017
Routed  480/517 Partitions, Violations =        7035
Routed  482/517 Partitions, Violations =        7022
Routed  484/517 Partitions, Violations =        7033
Routed  486/517 Partitions, Violations =        7034
Routed  488/517 Partitions, Violations =        7072
Routed  490/517 Partitions, Violations =        7070
Routed  492/517 Partitions, Violations =        7072
Routed  494/517 Partitions, Violations =        7077
Routed  496/517 Partitions, Violations =        7077
Routed  498/517 Partitions, Violations =        7077
Routed  500/517 Partitions, Violations =        7090
Routed  502/517 Partitions, Violations =        7100
Routed  504/517 Partitions, Violations =        7100
Routed  506/517 Partitions, Violations =        7099
Routed  508/517 Partitions, Violations =        7099
Routed  510/517 Partitions, Violations =        7106
Routed  512/517 Partitions, Violations =        7100
Routed  514/517 Partitions, Violations =        7108
Routed  516/517 Partitions, Violations =        7111

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      7113
        Diff net spacing : 1028
        Double pattern hard mask space : 1914
        End of line enclosure : 57
        Less than minimum area : 272
        Less than minimum width : 118
        Local double pattern cycle : 4
        Off-grid : 134
        Same net spacing : 6
        Same net via-cut spacing : 134
        Short : 3104
        Internal-only types : 342

[Iter 6] Elapsed real time: 0:03:20 
[Iter 6] Elapsed cpu  time: sys=0:00:04 usr=0:11:04 total=0:11:09
[Iter 6] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 6] Total (MB): Used  132  Alloctr  134  Proc 4066 

End DR iteration 6 with 517 parts


Switch back to normal partition bloat and recalculate DRC:

Begin full DRC check ...

Information: Using 8 threads for routing. (ZRT-444)
Checked 6/100 Partitions, Violations =  6932
Checked 7/100 Partitions, Violations =  6746
Checked 8/100 Partitions, Violations =  6635
Checked 24/100 Partitions, Violations = 6946
Checked 25/100 Partitions, Violations = 6869
Checked 28/100 Partitions, Violations = 6817
Checked 33/100 Partitions, Violations = 6726
Checked 34/100 Partitions, Violations = 6737
Checked 35/100 Partitions, Violations = 6935
Checked 36/100 Partitions, Violations = 7088
Checked 40/100 Partitions, Violations = 6566
Checked 44/100 Partitions, Violations = 6639
Checked 48/100 Partitions, Violations = 7056
Checked 53/100 Partitions, Violations = 6921
Checked 56/100 Partitions, Violations = 6705
Checked 60/100 Partitions, Violations = 7046
Checked 64/100 Partitions, Violations = 6988
Checked 68/100 Partitions, Violations = 7041
Checked 72/100 Partitions, Violations = 6962
Checked 76/100 Partitions, Violations = 6786
Checked 80/100 Partitions, Violations = 7039
Checked 84/100 Partitions, Violations = 7031
Checked 88/100 Partitions, Violations = 6955
Checked 92/100 Partitions, Violations = 6810
Checked 96/100 Partitions, Violations = 6937
Checked 100/100 Partitions, Violations =        6998

Check local double pattern cycle DRC:
Checked 7/121 Partitions, Violations =  6998
Checked 10/121 Partitions, Violations = 6998
Checked 11/121 Partitions, Violations = 6998
Checked 12/121 Partitions, Violations = 6998
Checked 16/121 Partitions, Violations = 6998
Checked 31/121 Partitions, Violations = 6998
Checked 32/121 Partitions, Violations = 6998
Checked 33/121 Partitions, Violations = 6998
Checked 34/121 Partitions, Violations = 6998
Checked 39/121 Partitions, Violations = 6998
Checked 48/121 Partitions, Violations = 6998
Checked 49/121 Partitions, Violations = 6998
Checked 50/121 Partitions, Violations = 6998
Checked 60/121 Partitions, Violations = 6998
Checked 61/121 Partitions, Violations = 6998
Checked 62/121 Partitions, Violations = 6998
Checked 68/121 Partitions, Violations = 6998
Checked 69/121 Partitions, Violations = 6998
Checked 72/121 Partitions, Violations = 6998
Checked 76/121 Partitions, Violations = 6998
Checked 85/121 Partitions, Violations = 6998
Checked 86/121 Partitions, Violations = 6998
Checked 88/121 Partitions, Violations = 6998
Checked 92/121 Partitions, Violations = 6998
Checked 96/121 Partitions, Violations = 6998
Checked 100/121 Partitions, Violations =        6998
Checked 104/121 Partitions, Violations =        6998
Checked 108/121 Partitions, Violations =        6998
Checked 112/121 Partitions, Violations =        6998
Checked 116/121 Partitions, Violations =        6998
Checked 120/121 Partitions, Violations =        6998
[DRC CHECK] Elapsed real time: 0:03:25 
[DRC CHECK] Elapsed cpu  time: sys=0:00:04 usr=0:11:27 total=0:11:32
[DRC CHECK] Stage (MB): Used   18  Alloctr   18  Proc    0 
[DRC CHECK] Total (MB): Used  132  Alloctr  134  Proc 4066 
Start DR iteration 7: non-uniform partition
Routed  1/505 Partitions, Violations =  6891
Routed  2/505 Partitions, Violations =  6903
Routed  4/505 Partitions, Violations =  6832
Routed  6/505 Partitions, Violations =  6827
Routed  8/505 Partitions, Violations =  6806
Routed  10/505 Partitions, Violations = 6788
Routed  12/505 Partitions, Violations = 6784
Routed  14/505 Partitions, Violations = 6757
Routed  16/505 Partitions, Violations = 6745
Routed  18/505 Partitions, Violations = 6754
Routed  20/505 Partitions, Violations = 6621
Routed  22/505 Partitions, Violations = 6678
Routed  24/505 Partitions, Violations = 6657
Routed  26/505 Partitions, Violations = 6636
Routed  28/505 Partitions, Violations = 6604
Routed  30/505 Partitions, Violations = 6601
Routed  32/505 Partitions, Violations = 6656
Routed  34/505 Partitions, Violations = 6687
Routed  36/505 Partitions, Violations = 6641
Routed  38/505 Partitions, Violations = 6614
Routed  40/505 Partitions, Violations = 6612
Routed  42/505 Partitions, Violations = 6607
Routed  44/505 Partitions, Violations = 6579
Routed  46/505 Partitions, Violations = 6591
Routed  48/505 Partitions, Violations = 6588
Routed  50/505 Partitions, Violations = 6569
Routed  52/505 Partitions, Violations = 6586
Routed  54/505 Partitions, Violations = 6590
Routed  56/505 Partitions, Violations = 6555
Routed  58/505 Partitions, Violations = 6563
Routed  60/505 Partitions, Violations = 6537
Routed  62/505 Partitions, Violations = 6536
Routed  64/505 Partitions, Violations = 6548
Routed  66/505 Partitions, Violations = 6507
Routed  68/505 Partitions, Violations = 6496
Routed  70/505 Partitions, Violations = 6503
Routed  72/505 Partitions, Violations = 6501
Routed  74/505 Partitions, Violations = 6560
Routed  76/505 Partitions, Violations = 6514
Routed  78/505 Partitions, Violations = 6507
Routed  80/505 Partitions, Violations = 6497
Routed  82/505 Partitions, Violations = 6500
Routed  84/505 Partitions, Violations = 6474
Routed  86/505 Partitions, Violations = 6426
Routed  88/505 Partitions, Violations = 6436
Routed  90/505 Partitions, Violations = 6415
Routed  92/505 Partitions, Violations = 6395
Routed  94/505 Partitions, Violations = 6380
Routed  96/505 Partitions, Violations = 6371
Routed  98/505 Partitions, Violations = 6355
Routed  100/505 Partitions, Violations =        6370
Routed  102/505 Partitions, Violations =        6346
Routed  104/505 Partitions, Violations =        6373
Routed  106/505 Partitions, Violations =        6341
Routed  108/505 Partitions, Violations =        6339
Routed  110/505 Partitions, Violations =        6324
Routed  112/505 Partitions, Violations =        6298
Routed  114/505 Partitions, Violations =        6316
Routed  116/505 Partitions, Violations =        6298
Routed  118/505 Partitions, Violations =        6280
Routed  120/505 Partitions, Violations =        6331
Routed  122/505 Partitions, Violations =        6304
Routed  124/505 Partitions, Violations =        6313
Routed  126/505 Partitions, Violations =        6253
Routed  128/505 Partitions, Violations =        6238
Routed  130/505 Partitions, Violations =        6253
Routed  132/505 Partitions, Violations =        6262
Routed  134/505 Partitions, Violations =        6249
Routed  136/505 Partitions, Violations =        6256
Routed  138/505 Partitions, Violations =        6253
Routed  140/505 Partitions, Violations =        6252
Routed  142/505 Partitions, Violations =        6216
Routed  144/505 Partitions, Violations =        6231
Routed  146/505 Partitions, Violations =        6232
Routed  148/505 Partitions, Violations =        6200
Routed  150/505 Partitions, Violations =        6206
Routed  152/505 Partitions, Violations =        6208
Routed  154/505 Partitions, Violations =        6210
Routed  156/505 Partitions, Violations =        6180
Routed  158/505 Partitions, Violations =        6186
Routed  160/505 Partitions, Violations =        6168
Routed  162/505 Partitions, Violations =        6153
Routed  164/505 Partitions, Violations =        6141
Routed  166/505 Partitions, Violations =        6140
Routed  168/505 Partitions, Violations =        6135
Routed  170/505 Partitions, Violations =        6137
Routed  172/505 Partitions, Violations =        6118
Routed  174/505 Partitions, Violations =        6114
Routed  176/505 Partitions, Violations =        6122
Routed  178/505 Partitions, Violations =        6112
Routed  180/505 Partitions, Violations =        6110
Routed  182/505 Partitions, Violations =        6133
Routed  184/505 Partitions, Violations =        6102
Routed  186/505 Partitions, Violations =        6096
Routed  188/505 Partitions, Violations =        6106
Routed  190/505 Partitions, Violations =        6125
Routed  192/505 Partitions, Violations =        6101
Routed  194/505 Partitions, Violations =        6073
Routed  196/505 Partitions, Violations =        6038
Routed  198/505 Partitions, Violations =        6083
Routed  200/505 Partitions, Violations =        6091
Routed  202/505 Partitions, Violations =        6086
Routed  204/505 Partitions, Violations =        6098
Routed  206/505 Partitions, Violations =        6094
Routed  208/505 Partitions, Violations =        6097
Routed  210/505 Partitions, Violations =        6094
Routed  212/505 Partitions, Violations =        6076
Routed  214/505 Partitions, Violations =        6110
Routed  216/505 Partitions, Violations =        6085
Routed  218/505 Partitions, Violations =        6067
Routed  220/505 Partitions, Violations =        6078
Routed  222/505 Partitions, Violations =        6077
Routed  224/505 Partitions, Violations =        6083
Routed  226/505 Partitions, Violations =        6101
Routed  228/505 Partitions, Violations =        6081
Routed  230/505 Partitions, Violations =        6077
Routed  232/505 Partitions, Violations =        6102
Routed  234/505 Partitions, Violations =        6075
Routed  236/505 Partitions, Violations =        6055
Routed  238/505 Partitions, Violations =        6078
Routed  240/505 Partitions, Violations =        6084
Routed  242/505 Partitions, Violations =        6094
Routed  244/505 Partitions, Violations =        6099
Routed  246/505 Partitions, Violations =        6073
Routed  248/505 Partitions, Violations =        6098
Routed  250/505 Partitions, Violations =        6100
Routed  252/505 Partitions, Violations =        6083
Routed  254/505 Partitions, Violations =        6062
Routed  256/505 Partitions, Violations =        6073
Routed  258/505 Partitions, Violations =        6080
Routed  260/505 Partitions, Violations =        6065
Routed  262/505 Partitions, Violations =        6066
Routed  264/505 Partitions, Violations =        6085
Routed  266/505 Partitions, Violations =        6071
Routed  268/505 Partitions, Violations =        6055
Routed  270/505 Partitions, Violations =        6062
Routed  272/505 Partitions, Violations =        6062
Routed  274/505 Partitions, Violations =        6070
Routed  276/505 Partitions, Violations =        6029
Routed  278/505 Partitions, Violations =        6011
Routed  280/505 Partitions, Violations =        6014
Routed  282/505 Partitions, Violations =        6026
Routed  284/505 Partitions, Violations =        6003
Routed  286/505 Partitions, Violations =        5985
Routed  288/505 Partitions, Violations =        6002
Routed  290/505 Partitions, Violations =        6012
Routed  292/505 Partitions, Violations =        6006
Routed  294/505 Partitions, Violations =        5991
Routed  296/505 Partitions, Violations =        5987
Routed  298/505 Partitions, Violations =        5981
Routed  300/505 Partitions, Violations =        6021
Routed  302/505 Partitions, Violations =        6012
Routed  304/505 Partitions, Violations =        5979
Routed  306/505 Partitions, Violations =        5957
Routed  308/505 Partitions, Violations =        5966
Routed  310/505 Partitions, Violations =        5970
Routed  312/505 Partitions, Violations =        5986
Routed  314/505 Partitions, Violations =        5991
Routed  316/505 Partitions, Violations =        6010
Routed  318/505 Partitions, Violations =        5986
Routed  320/505 Partitions, Violations =        5999
Routed  322/505 Partitions, Violations =        5985
Routed  324/505 Partitions, Violations =        5985
Routed  326/505 Partitions, Violations =        6002
Routed  328/505 Partitions, Violations =        5988
Routed  330/505 Partitions, Violations =        5969
Routed  332/505 Partitions, Violations =        5976
Routed  334/505 Partitions, Violations =        5971
Routed  336/505 Partitions, Violations =        6008
Routed  338/505 Partitions, Violations =        6017
Routed  340/505 Partitions, Violations =        5979
Routed  342/505 Partitions, Violations =        5976
Routed  344/505 Partitions, Violations =        5975
Routed  346/505 Partitions, Violations =        5964
Routed  348/505 Partitions, Violations =        5967
Routed  350/505 Partitions, Violations =        5991
Routed  352/505 Partitions, Violations =        5961
Routed  354/505 Partitions, Violations =        5960
Routed  356/505 Partitions, Violations =        5968
Routed  358/505 Partitions, Violations =        5989
Routed  360/505 Partitions, Violations =        5986
Routed  362/505 Partitions, Violations =        5956
Routed  364/505 Partitions, Violations =        5961
Routed  366/505 Partitions, Violations =        5966
Routed  368/505 Partitions, Violations =        6001
Routed  370/505 Partitions, Violations =        5983
Routed  372/505 Partitions, Violations =        5978
Routed  374/505 Partitions, Violations =        5985
Routed  376/505 Partitions, Violations =        5979
Routed  378/505 Partitions, Violations =        5959
Routed  380/505 Partitions, Violations =        5960
Routed  382/505 Partitions, Violations =        5961
Routed  384/505 Partitions, Violations =        5956
Routed  386/505 Partitions, Violations =        5959
Routed  388/505 Partitions, Violations =        5958
Routed  390/505 Partitions, Violations =        5956
Routed  392/505 Partitions, Violations =        5956
Routed  394/505 Partitions, Violations =        5939
Routed  396/505 Partitions, Violations =        5941
Routed  398/505 Partitions, Violations =        5953
Routed  400/505 Partitions, Violations =        5964
Routed  402/505 Partitions, Violations =        5947
Routed  404/505 Partitions, Violations =        5931
Routed  406/505 Partitions, Violations =        5938
Routed  408/505 Partitions, Violations =        5932
Routed  410/505 Partitions, Violations =        5928
Routed  412/505 Partitions, Violations =        5938
Routed  414/505 Partitions, Violations =        5912
Routed  416/505 Partitions, Violations =        5927
Routed  418/505 Partitions, Violations =        5910
Routed  420/505 Partitions, Violations =        5912
Routed  422/505 Partitions, Violations =        5920
Routed  424/505 Partitions, Violations =        5909
Routed  426/505 Partitions, Violations =        5902
Routed  428/505 Partitions, Violations =        5918
Routed  430/505 Partitions, Violations =        5905
Routed  432/505 Partitions, Violations =        5896
Routed  434/505 Partitions, Violations =        5905
Routed  436/505 Partitions, Violations =        5906
Routed  438/505 Partitions, Violations =        5891
Routed  440/505 Partitions, Violations =        5912
Routed  442/505 Partitions, Violations =        5902
Routed  444/505 Partitions, Violations =        5896
Routed  446/505 Partitions, Violations =        5924
Routed  448/505 Partitions, Violations =        5930
Routed  450/505 Partitions, Violations =        5935
Routed  452/505 Partitions, Violations =        5917
Routed  454/505 Partitions, Violations =        5940
Routed  456/505 Partitions, Violations =        5945
Routed  458/505 Partitions, Violations =        5945
Routed  460/505 Partitions, Violations =        5940
Routed  462/505 Partitions, Violations =        5935
Routed  464/505 Partitions, Violations =        5932
Routed  466/505 Partitions, Violations =        5933
Routed  468/505 Partitions, Violations =        5937
Routed  470/505 Partitions, Violations =        5937
Routed  472/505 Partitions, Violations =        5943
Routed  474/505 Partitions, Violations =        5939
Routed  476/505 Partitions, Violations =        5935
Routed  478/505 Partitions, Violations =        5937
Routed  480/505 Partitions, Violations =        5940
Routed  482/505 Partitions, Violations =        5940
Routed  484/505 Partitions, Violations =        5943
Routed  486/505 Partitions, Violations =        5937
Routed  488/505 Partitions, Violations =        5946
Routed  490/505 Partitions, Violations =        5943
Routed  492/505 Partitions, Violations =        5943
Routed  494/505 Partitions, Violations =        5943
Routed  496/505 Partitions, Violations =        5945
Routed  498/505 Partitions, Violations =        5946
Routed  500/505 Partitions, Violations =        5948
Routed  502/505 Partitions, Violations =        5948
Routed  504/505 Partitions, Violations =        5948

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      5949
        Diff net spacing : 1380
        Double pattern hard mask space : 1683
        Less than minimum area : 65
        Less than minimum width : 125
        Local double pattern cycle : 3
        Off-grid : 50
        Same net spacing : 4
        Same net via-cut spacing : 33
        Short : 2406
        Internal-only types : 200

[Iter 7] Elapsed real time: 0:04:14 
[Iter 7] Elapsed cpu  time: sys=0:00:05 usr=0:13:58 total=0:14:03
[Iter 7] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 7] Total (MB): Used  132  Alloctr  134  Proc 4066 

End DR iteration 7 with 505 parts

Start DR iteration 8: non-uniform partition
Routed  1/477 Partitions, Violations =  5836
Routed  2/477 Partitions, Violations =  5828
Routed  4/477 Partitions, Violations =  5806
Routed  6/477 Partitions, Violations =  5805
Routed  8/477 Partitions, Violations =  5793
Routed  10/477 Partitions, Violations = 5853
Routed  12/477 Partitions, Violations = 5847
Routed  14/477 Partitions, Violations = 5843
Routed  16/477 Partitions, Violations = 5826
Routed  18/477 Partitions, Violations = 5816
Routed  20/477 Partitions, Violations = 5779
Routed  22/477 Partitions, Violations = 5763
Routed  24/477 Partitions, Violations = 5784
Routed  26/477 Partitions, Violations = 5770
Routed  28/477 Partitions, Violations = 5799
Routed  30/477 Partitions, Violations = 5800
Routed  32/477 Partitions, Violations = 5799
Routed  34/477 Partitions, Violations = 5815
Routed  36/477 Partitions, Violations = 5824
Routed  38/477 Partitions, Violations = 5806
Routed  40/477 Partitions, Violations = 5808
Routed  42/477 Partitions, Violations = 5820
Routed  44/477 Partitions, Violations = 5828
Routed  46/477 Partitions, Violations = 5822
Routed  48/477 Partitions, Violations = 5844
Routed  50/477 Partitions, Violations = 5891
Routed  52/477 Partitions, Violations = 5825
Routed  54/477 Partitions, Violations = 5830
Routed  56/477 Partitions, Violations = 5802
Routed  58/477 Partitions, Violations = 5814
Routed  60/477 Partitions, Violations = 5830
Routed  62/477 Partitions, Violations = 5827
Routed  64/477 Partitions, Violations = 5812
Routed  66/477 Partitions, Violations = 5761
Routed  68/477 Partitions, Violations = 5771
Routed  70/477 Partitions, Violations = 5793
Routed  72/477 Partitions, Violations = 5820
Routed  74/477 Partitions, Violations = 5817
Routed  76/477 Partitions, Violations = 5832
Routed  78/477 Partitions, Violations = 5818
Routed  80/477 Partitions, Violations = 5813
Routed  82/477 Partitions, Violations = 5804
Routed  84/477 Partitions, Violations = 5825
Routed  86/477 Partitions, Violations = 5825
Routed  88/477 Partitions, Violations = 5848
Routed  90/477 Partitions, Violations = 5829
Routed  92/477 Partitions, Violations = 5834
Routed  94/477 Partitions, Violations = 5803
Routed  96/477 Partitions, Violations = 5829
Routed  98/477 Partitions, Violations = 5827
Routed  100/477 Partitions, Violations =        5833
Routed  102/477 Partitions, Violations =        5828
Routed  104/477 Partitions, Violations =        5820
Routed  106/477 Partitions, Violations =        5826
Routed  108/477 Partitions, Violations =        5825
Routed  110/477 Partitions, Violations =        5826
Routed  112/477 Partitions, Violations =        5852
Routed  114/477 Partitions, Violations =        5833
Routed  116/477 Partitions, Violations =        5841
Routed  118/477 Partitions, Violations =        5849
Routed  120/477 Partitions, Violations =        5864
Routed  122/477 Partitions, Violations =        5861
Routed  124/477 Partitions, Violations =        5880
Routed  126/477 Partitions, Violations =        5854
Routed  128/477 Partitions, Violations =        5888
Routed  130/477 Partitions, Violations =        5873
Routed  132/477 Partitions, Violations =        5895
Routed  134/477 Partitions, Violations =        5874
Routed  136/477 Partitions, Violations =        5904
Routed  138/477 Partitions, Violations =        5891
Routed  140/477 Partitions, Violations =        5899
Routed  142/477 Partitions, Violations =        5920
Routed  144/477 Partitions, Violations =        5930
Routed  146/477 Partitions, Violations =        5934
Routed  148/477 Partitions, Violations =        5919
Routed  150/477 Partitions, Violations =        5906
Routed  152/477 Partitions, Violations =        5916
Routed  154/477 Partitions, Violations =        5929
Routed  156/477 Partitions, Violations =        5916
Routed  158/477 Partitions, Violations =        5947
Routed  160/477 Partitions, Violations =        5942
Routed  162/477 Partitions, Violations =        5957
Routed  164/477 Partitions, Violations =        5978
Routed  166/477 Partitions, Violations =        5977
Routed  168/477 Partitions, Violations =        5949
Routed  170/477 Partitions, Violations =        5967
Routed  172/477 Partitions, Violations =        5954
Routed  174/477 Partitions, Violations =        5963
Routed  176/477 Partitions, Violations =        5956
Routed  178/477 Partitions, Violations =        5982
Routed  180/477 Partitions, Violations =        5956
Routed  182/477 Partitions, Violations =        5960
Routed  184/477 Partitions, Violations =        5987
Routed  186/477 Partitions, Violations =        5999
Routed  188/477 Partitions, Violations =        5996
Routed  190/477 Partitions, Violations =        6003
Routed  192/477 Partitions, Violations =        6023
Routed  194/477 Partitions, Violations =        5999
Routed  196/477 Partitions, Violations =        6007
Routed  198/477 Partitions, Violations =        6032
Routed  200/477 Partitions, Violations =        6020
Routed  202/477 Partitions, Violations =        6006
Routed  204/477 Partitions, Violations =        5993
Routed  206/477 Partitions, Violations =        6018
Routed  208/477 Partitions, Violations =        6004
Routed  210/477 Partitions, Violations =        6013
Routed  212/477 Partitions, Violations =        6004
Routed  214/477 Partitions, Violations =        6038
Routed  216/477 Partitions, Violations =        6027
Routed  218/477 Partitions, Violations =        6016
Routed  220/477 Partitions, Violations =        6004
Routed  222/477 Partitions, Violations =        6014
Routed  224/477 Partitions, Violations =        6015
Routed  226/477 Partitions, Violations =        6026
Routed  228/477 Partitions, Violations =        6033
Routed  230/477 Partitions, Violations =        6026
Routed  232/477 Partitions, Violations =        6015
Routed  234/477 Partitions, Violations =        6026
Routed  236/477 Partitions, Violations =        6036
Routed  238/477 Partitions, Violations =        6015
Routed  240/477 Partitions, Violations =        6025
Routed  242/477 Partitions, Violations =        6022
Routed  244/477 Partitions, Violations =        6025
Routed  246/477 Partitions, Violations =        6046
Routed  248/477 Partitions, Violations =        6054
Routed  250/477 Partitions, Violations =        6062
Routed  252/477 Partitions, Violations =        6061
Routed  254/477 Partitions, Violations =        6059
Routed  256/477 Partitions, Violations =        6049
Routed  258/477 Partitions, Violations =        6051
Routed  260/477 Partitions, Violations =        6061
Routed  262/477 Partitions, Violations =        6100
Routed  264/477 Partitions, Violations =        6074
Routed  266/477 Partitions, Violations =        6126
Routed  268/477 Partitions, Violations =        6117
Routed  270/477 Partitions, Violations =        6104
Routed  272/477 Partitions, Violations =        6116
Routed  274/477 Partitions, Violations =        6127
Routed  276/477 Partitions, Violations =        6145
Routed  278/477 Partitions, Violations =        6146
Routed  280/477 Partitions, Violations =        6154
Routed  282/477 Partitions, Violations =        6114
Routed  284/477 Partitions, Violations =        6104
Routed  286/477 Partitions, Violations =        6118
Routed  288/477 Partitions, Violations =        6114
Routed  290/477 Partitions, Violations =        6133
Routed  292/477 Partitions, Violations =        6126
Routed  294/477 Partitions, Violations =        6139
Routed  296/477 Partitions, Violations =        6142
Routed  298/477 Partitions, Violations =        6132
Routed  300/477 Partitions, Violations =        6150
Routed  302/477 Partitions, Violations =        6128
Routed  304/477 Partitions, Violations =        6145
Routed  306/477 Partitions, Violations =        6115
Routed  308/477 Partitions, Violations =        6111
Routed  310/477 Partitions, Violations =        6123
Routed  312/477 Partitions, Violations =        6136
Routed  314/477 Partitions, Violations =        6137
Routed  316/477 Partitions, Violations =        6136
Routed  318/477 Partitions, Violations =        6174
Routed  320/477 Partitions, Violations =        6156
Routed  322/477 Partitions, Violations =        6164
Routed  324/477 Partitions, Violations =        6189
Routed  326/477 Partitions, Violations =        6154
Routed  328/477 Partitions, Violations =        6152
Routed  330/477 Partitions, Violations =        6194
Routed  332/477 Partitions, Violations =        6167
Routed  334/477 Partitions, Violations =        6195
Routed  336/477 Partitions, Violations =        6189
Routed  338/477 Partitions, Violations =        6205
Routed  340/477 Partitions, Violations =        6210
Routed  342/477 Partitions, Violations =        6211
Routed  344/477 Partitions, Violations =        6208
Routed  346/477 Partitions, Violations =        6213
Routed  348/477 Partitions, Violations =        6207
Routed  350/477 Partitions, Violations =        6207
Routed  352/477 Partitions, Violations =        6218
Routed  354/477 Partitions, Violations =        6234
Routed  356/477 Partitions, Violations =        6212
Routed  358/477 Partitions, Violations =        6215
Routed  360/477 Partitions, Violations =        6242
Routed  362/477 Partitions, Violations =        6244
Routed  364/477 Partitions, Violations =        6243
Routed  366/477 Partitions, Violations =        6212
Routed  368/477 Partitions, Violations =        6240
Routed  370/477 Partitions, Violations =        6213
Routed  372/477 Partitions, Violations =        6227
Routed  374/477 Partitions, Violations =        6225
Routed  376/477 Partitions, Violations =        6260
Routed  378/477 Partitions, Violations =        6266
Routed  380/477 Partitions, Violations =        6266
Routed  382/477 Partitions, Violations =        6265
Routed  384/477 Partitions, Violations =        6252
Routed  386/477 Partitions, Violations =        6270
Routed  388/477 Partitions, Violations =        6252
Routed  390/477 Partitions, Violations =        6250
Routed  392/477 Partitions, Violations =        6273
Routed  394/477 Partitions, Violations =        6270
Routed  396/477 Partitions, Violations =        6280
Routed  398/477 Partitions, Violations =        6282
Routed  400/477 Partitions, Violations =        6283
Routed  402/477 Partitions, Violations =        6278
Routed  404/477 Partitions, Violations =        6280
Routed  406/477 Partitions, Violations =        6289
Routed  408/477 Partitions, Violations =        6294
Routed  410/477 Partitions, Violations =        6295
Routed  412/477 Partitions, Violations =        6293
Routed  414/477 Partitions, Violations =        6289
Routed  416/477 Partitions, Violations =        6301
Routed  418/477 Partitions, Violations =        6298
Routed  420/477 Partitions, Violations =        6304
Routed  422/477 Partitions, Violations =        6324
Routed  424/477 Partitions, Violations =        6331
Routed  426/477 Partitions, Violations =        6332
Routed  428/477 Partitions, Violations =        6334
Routed  430/477 Partitions, Violations =        6344
Routed  432/477 Partitions, Violations =        6344
Routed  434/477 Partitions, Violations =        6345
Routed  436/477 Partitions, Violations =        6345
Routed  438/477 Partitions, Violations =        6329
Routed  440/477 Partitions, Violations =        6337
Routed  442/477 Partitions, Violations =        6356
Routed  444/477 Partitions, Violations =        6365
Routed  446/477 Partitions, Violations =        6363
Routed  448/477 Partitions, Violations =        6376
Routed  450/477 Partitions, Violations =        6376
Routed  452/477 Partitions, Violations =        6384
Routed  454/477 Partitions, Violations =        6392
Routed  456/477 Partitions, Violations =        6395
Routed  458/477 Partitions, Violations =        6393
Routed  460/477 Partitions, Violations =        6400
Routed  462/477 Partitions, Violations =        6399
Routed  464/477 Partitions, Violations =        6404
Routed  466/477 Partitions, Violations =        6404
Routed  468/477 Partitions, Violations =        6412
Routed  470/477 Partitions, Violations =        6415
Routed  472/477 Partitions, Violations =        6415
Routed  474/477 Partitions, Violations =        6417
Routed  476/477 Partitions, Violations =        6422

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      6424
        Diff net spacing : 1083
        Diff net via-cut spacing : 1
        Double pattern hard mask space : 1771
        End of line enclosure : 39
        Less than minimum area : 167
        Less than minimum width : 118
        Local double pattern cycle : 6
        Off-grid : 89
        Same net spacing : 10
        Same net via-cut spacing : 78
        Short : 2814
        Internal-only types : 248

[Iter 8] Elapsed real time: 0:05:34 
[Iter 8] Elapsed cpu  time: sys=0:00:05 usr=0:17:54 total=0:17:59
[Iter 8] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 8] Total (MB): Used  132  Alloctr  134  Proc 4066 

End DR iteration 8 with 477 parts

Start DR iteration 9: non-uniform partition
Routed  1/467 Partitions, Violations =  6299
Routed  2/467 Partitions, Violations =  6308
Routed  4/467 Partitions, Violations =  6241
Routed  6/467 Partitions, Violations =  6284
Routed  8/467 Partitions, Violations =  6223
Routed  10/467 Partitions, Violations = 6240
Routed  12/467 Partitions, Violations = 6263
Routed  14/467 Partitions, Violations = 6248
Routed  16/467 Partitions, Violations = 6233
Routed  18/467 Partitions, Violations = 6221
Routed  20/467 Partitions, Violations = 6208
Routed  22/467 Partitions, Violations = 6203
Routed  24/467 Partitions, Violations = 6224
Routed  26/467 Partitions, Violations = 6220
Routed  28/467 Partitions, Violations = 6210
Routed  30/467 Partitions, Violations = 6202
Routed  32/467 Partitions, Violations = 6233
Routed  34/467 Partitions, Violations = 6196
Routed  36/467 Partitions, Violations = 6176
Routed  38/467 Partitions, Violations = 6183
Routed  40/467 Partitions, Violations = 6171
Routed  42/467 Partitions, Violations = 6195
Routed  44/467 Partitions, Violations = 6207
Routed  46/467 Partitions, Violations = 6157
Routed  48/467 Partitions, Violations = 6155
Routed  50/467 Partitions, Violations = 6170
Routed  52/467 Partitions, Violations = 6149
Routed  54/467 Partitions, Violations = 6133
Routed  56/467 Partitions, Violations = 6131
Routed  58/467 Partitions, Violations = 6159
Routed  60/467 Partitions, Violations = 6086
Routed  62/467 Partitions, Violations = 6096
Routed  64/467 Partitions, Violations = 6094
Routed  66/467 Partitions, Violations = 6138
Routed  68/467 Partitions, Violations = 6122
Routed  70/467 Partitions, Violations = 6083
Routed  72/467 Partitions, Violations = 6127
Routed  74/467 Partitions, Violations = 6074
Routed  76/467 Partitions, Violations = 6058
Routed  78/467 Partitions, Violations = 6057
Routed  80/467 Partitions, Violations = 6099
Routed  82/467 Partitions, Violations = 6040
Routed  84/467 Partitions, Violations = 6067
Routed  86/467 Partitions, Violations = 6014
Routed  88/467 Partitions, Violations = 6056
Routed  90/467 Partitions, Violations = 6068
Routed  92/467 Partitions, Violations = 6052
Routed  94/467 Partitions, Violations = 6029
Routed  96/467 Partitions, Violations = 6025
Routed  98/467 Partitions, Violations = 6053
Routed  100/467 Partitions, Violations =        6049
Routed  102/467 Partitions, Violations =        6043
Routed  104/467 Partitions, Violations =        6058
Routed  106/467 Partitions, Violations =        6041
Routed  108/467 Partitions, Violations =        6064
Routed  110/467 Partitions, Violations =        6046
Routed  112/467 Partitions, Violations =        6022
Routed  114/467 Partitions, Violations =        6021
Routed  116/467 Partitions, Violations =        6023
Routed  118/467 Partitions, Violations =        6046
Routed  120/467 Partitions, Violations =        6018
Routed  122/467 Partitions, Violations =        5988
Routed  124/467 Partitions, Violations =        5981
Routed  126/467 Partitions, Violations =        5996
Routed  128/467 Partitions, Violations =        5992
Routed  130/467 Partitions, Violations =        5988
Routed  132/467 Partitions, Violations =        5995
Routed  134/467 Partitions, Violations =        5976
Routed  136/467 Partitions, Violations =        5983
Routed  138/467 Partitions, Violations =        5988
Routed  140/467 Partitions, Violations =        5970
Routed  142/467 Partitions, Violations =        5954
Routed  144/467 Partitions, Violations =        5973
Routed  146/467 Partitions, Violations =        5949
Routed  148/467 Partitions, Violations =        5971
Routed  150/467 Partitions, Violations =        5965
Routed  152/467 Partitions, Violations =        5973
Routed  154/467 Partitions, Violations =        5975
Routed  156/467 Partitions, Violations =        5954
Routed  158/467 Partitions, Violations =        5953
Routed  160/467 Partitions, Violations =        5974
Routed  162/467 Partitions, Violations =        5957
Routed  164/467 Partitions, Violations =        5953
Routed  166/467 Partitions, Violations =        5952
Routed  168/467 Partitions, Violations =        5949
Routed  170/467 Partitions, Violations =        5978
Routed  172/467 Partitions, Violations =        5958
Routed  174/467 Partitions, Violations =        5963
Routed  176/467 Partitions, Violations =        5961
Routed  178/467 Partitions, Violations =        5957
Routed  180/467 Partitions, Violations =        5966
Routed  182/467 Partitions, Violations =        5953
Routed  184/467 Partitions, Violations =        5948
Routed  186/467 Partitions, Violations =        5956
Routed  188/467 Partitions, Violations =        5944
Routed  190/467 Partitions, Violations =        5968
Routed  192/467 Partitions, Violations =        5928
Routed  194/467 Partitions, Violations =        5937
Routed  196/467 Partitions, Violations =        5948
Routed  198/467 Partitions, Violations =        5914
Routed  200/467 Partitions, Violations =        5929
Routed  202/467 Partitions, Violations =        5952
Routed  204/467 Partitions, Violations =        5923
Routed  206/467 Partitions, Violations =        5937
Routed  208/467 Partitions, Violations =        5943
Routed  210/467 Partitions, Violations =        5948
Routed  212/467 Partitions, Violations =        5957
Routed  214/467 Partitions, Violations =        5936
Routed  216/467 Partitions, Violations =        5948
Routed  218/467 Partitions, Violations =        5940
Routed  220/467 Partitions, Violations =        5962
Routed  222/467 Partitions, Violations =        5962
Routed  224/467 Partitions, Violations =        5960
Routed  226/467 Partitions, Violations =        5956
Routed  228/467 Partitions, Violations =        5928
Routed  230/467 Partitions, Violations =        5932
Routed  232/467 Partitions, Violations =        5934
Routed  234/467 Partitions, Violations =        5959
Routed  236/467 Partitions, Violations =        5920
Routed  238/467 Partitions, Violations =        5933
Routed  240/467 Partitions, Violations =        5922
Routed  242/467 Partitions, Violations =        5931
Routed  244/467 Partitions, Violations =        5970
Routed  246/467 Partitions, Violations =        5946
Routed  248/467 Partitions, Violations =        5951
Routed  250/467 Partitions, Violations =        5956
Routed  252/467 Partitions, Violations =        5966
Routed  254/467 Partitions, Violations =        5955
Routed  256/467 Partitions, Violations =        5961
Routed  258/467 Partitions, Violations =        5961
Routed  260/467 Partitions, Violations =        5917
Routed  262/467 Partitions, Violations =        5943
Routed  264/467 Partitions, Violations =        5960
Routed  266/467 Partitions, Violations =        5977
Routed  268/467 Partitions, Violations =        5963
Routed  270/467 Partitions, Violations =        5997
Routed  272/467 Partitions, Violations =        5973
Routed  274/467 Partitions, Violations =        5973
Routed  276/467 Partitions, Violations =        5978
Routed  278/467 Partitions, Violations =        5982
Routed  280/467 Partitions, Violations =        5951
Routed  282/467 Partitions, Violations =        5963
Routed  284/467 Partitions, Violations =        5965
Routed  286/467 Partitions, Violations =        5972
Routed  288/467 Partitions, Violations =        5969
Routed  290/467 Partitions, Violations =        6005
Routed  292/467 Partitions, Violations =        5975
Routed  294/467 Partitions, Violations =        5961
Routed  296/467 Partitions, Violations =        5973
Routed  298/467 Partitions, Violations =        5964
Routed  300/467 Partitions, Violations =        5974
Routed  302/467 Partitions, Violations =        5971
Routed  304/467 Partitions, Violations =        5974
Routed  306/467 Partitions, Violations =        5972
Routed  308/467 Partitions, Violations =        5983
Routed  310/467 Partitions, Violations =        5985
Routed  312/467 Partitions, Violations =        5991
Routed  314/467 Partitions, Violations =        5978
Routed  316/467 Partitions, Violations =        5981
Routed  318/467 Partitions, Violations =        5998
Routed  320/467 Partitions, Violations =        5973
Routed  322/467 Partitions, Violations =        5979
Routed  324/467 Partitions, Violations =        5976
Routed  326/467 Partitions, Violations =        5938
Routed  328/467 Partitions, Violations =        5951
Routed  330/467 Partitions, Violations =        5975
Routed  332/467 Partitions, Violations =        5968
Routed  334/467 Partitions, Violations =        5981
Routed  336/467 Partitions, Violations =        5955
Routed  338/467 Partitions, Violations =        5974
Routed  340/467 Partitions, Violations =        5987
Routed  342/467 Partitions, Violations =        5960
Routed  344/467 Partitions, Violations =        5977
Routed  346/467 Partitions, Violations =        6001
Routed  348/467 Partitions, Violations =        5991
Routed  350/467 Partitions, Violations =        5993
Routed  352/467 Partitions, Violations =        5971
Routed  354/467 Partitions, Violations =        5970
Routed  356/467 Partitions, Violations =        5968
Routed  358/467 Partitions, Violations =        5967
Routed  360/467 Partitions, Violations =        5949
Routed  362/467 Partitions, Violations =        5941
Routed  364/467 Partitions, Violations =        5941
Routed  366/467 Partitions, Violations =        5978
Routed  368/467 Partitions, Violations =        5930
Routed  370/467 Partitions, Violations =        5936
Routed  372/467 Partitions, Violations =        5937
Routed  374/467 Partitions, Violations =        5925
Routed  376/467 Partitions, Violations =        5941
Routed  378/467 Partitions, Violations =        5946
Routed  380/467 Partitions, Violations =        5966
Routed  382/467 Partitions, Violations =        5956
Routed  384/467 Partitions, Violations =        5965
Routed  386/467 Partitions, Violations =        5954
Routed  388/467 Partitions, Violations =        5946
Routed  390/467 Partitions, Violations =        5978
Routed  392/467 Partitions, Violations =        5937
Routed  394/467 Partitions, Violations =        5951
Routed  396/467 Partitions, Violations =        5948
Routed  398/467 Partitions, Violations =        5971
Routed  400/467 Partitions, Violations =        5964
Routed  402/467 Partitions, Violations =        5969
Routed  404/467 Partitions, Violations =        5960
Routed  406/467 Partitions, Violations =        5947
Routed  408/467 Partitions, Violations =        5967
Routed  410/467 Partitions, Violations =        5971
Routed  412/467 Partitions, Violations =        5970
Routed  414/467 Partitions, Violations =        5971
Routed  416/467 Partitions, Violations =        5967
Routed  418/467 Partitions, Violations =        5967
Routed  420/467 Partitions, Violations =        5962
Routed  422/467 Partitions, Violations =        5952
Routed  424/467 Partitions, Violations =        5952
Routed  426/467 Partitions, Violations =        5955
Routed  428/467 Partitions, Violations =        5953
Routed  430/467 Partitions, Violations =        5965
Routed  432/467 Partitions, Violations =        5969
Routed  434/467 Partitions, Violations =        5963
Routed  436/467 Partitions, Violations =        5963
Routed  438/467 Partitions, Violations =        5962
Routed  440/467 Partitions, Violations =        5951
Routed  442/467 Partitions, Violations =        5964
Routed  444/467 Partitions, Violations =        5979
Routed  446/467 Partitions, Violations =        5970
Routed  448/467 Partitions, Violations =        5972
Routed  450/467 Partitions, Violations =        5972
Routed  452/467 Partitions, Violations =        5976
Routed  454/467 Partitions, Violations =        5976
Routed  456/467 Partitions, Violations =        5977
Routed  458/467 Partitions, Violations =        5968
Routed  460/467 Partitions, Violations =        5978
Routed  462/467 Partitions, Violations =        5978
Routed  464/467 Partitions, Violations =        5974
Routed  466/467 Partitions, Violations =        5980

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      5981
        Diff net spacing : 1417
        Double pattern hard mask space : 1692
        Less than minimum area : 114
        Less than minimum width : 115
        Local double pattern cycle : 4
        Off-grid : 79
        Same net spacing : 7
        Same net via-cut spacing : 52
        Short : 2335
        Internal-only types : 166

[Iter 9] Elapsed real time: 0:06:29 
[Iter 9] Elapsed cpu  time: sys=0:00:06 usr=0:20:36 total=0:20:42
[Iter 9] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 9] Total (MB): Used  132  Alloctr  134  Proc 4066 

End DR iteration 9 with 467 parts

Start DR iteration 10: non-uniform partition
Routed  1/437 Partitions, Violations =  5841
Routed  2/437 Partitions, Violations =  5839
Routed  4/437 Partitions, Violations =  5862
Routed  6/437 Partitions, Violations =  5868
Routed  8/437 Partitions, Violations =  5875
Routed  10/437 Partitions, Violations = 5863
Routed  12/437 Partitions, Violations = 5834
Routed  14/437 Partitions, Violations = 5813
Routed  16/437 Partitions, Violations = 5800
Routed  18/437 Partitions, Violations = 5792
Routed  20/437 Partitions, Violations = 5785
Routed  22/437 Partitions, Violations = 5790
Routed  24/437 Partitions, Violations = 5817
Routed  26/437 Partitions, Violations = 5818
Routed  28/437 Partitions, Violations = 5834
Routed  30/437 Partitions, Violations = 5819
Routed  32/437 Partitions, Violations = 5807
Routed  34/437 Partitions, Violations = 5801
Routed  36/437 Partitions, Violations = 5800
Routed  38/437 Partitions, Violations = 5848
Routed  40/437 Partitions, Violations = 5826
Routed  42/437 Partitions, Violations = 5836
Routed  44/437 Partitions, Violations = 5840
Routed  46/437 Partitions, Violations = 5852
Routed  48/437 Partitions, Violations = 5839
Routed  50/437 Partitions, Violations = 5871
Routed  52/437 Partitions, Violations = 5843
Routed  54/437 Partitions, Violations = 5828
Routed  56/437 Partitions, Violations = 5821
Routed  58/437 Partitions, Violations = 5838
Routed  60/437 Partitions, Violations = 5837
Routed  62/437 Partitions, Violations = 5834
Routed  64/437 Partitions, Violations = 5836
Routed  66/437 Partitions, Violations = 5808
Routed  68/437 Partitions, Violations = 5797
Routed  70/437 Partitions, Violations = 5825
Routed  72/437 Partitions, Violations = 5818
Routed  74/437 Partitions, Violations = 5826
Routed  76/437 Partitions, Violations = 5894
Routed  78/437 Partitions, Violations = 5881
Routed  80/437 Partitions, Violations = 5868
Routed  82/437 Partitions, Violations = 5863
Routed  84/437 Partitions, Violations = 5855
Routed  86/437 Partitions, Violations = 5878
Routed  88/437 Partitions, Violations = 5837
Routed  90/437 Partitions, Violations = 5869
Routed  92/437 Partitions, Violations = 5858
Routed  94/437 Partitions, Violations = 5866
Routed  96/437 Partitions, Violations = 5882
Routed  98/437 Partitions, Violations = 5883
Routed  100/437 Partitions, Violations =        5902
Routed  102/437 Partitions, Violations =        5902
Routed  104/437 Partitions, Violations =        5891
Routed  106/437 Partitions, Violations =        5901
Routed  108/437 Partitions, Violations =        5900
Routed  110/437 Partitions, Violations =        5900
Routed  112/437 Partitions, Violations =        5910
Routed  114/437 Partitions, Violations =        5900
Routed  116/437 Partitions, Violations =        5928
Routed  118/437 Partitions, Violations =        5899
Routed  120/437 Partitions, Violations =        5901
Routed  122/437 Partitions, Violations =        5891
Routed  124/437 Partitions, Violations =        5880
Routed  126/437 Partitions, Violations =        5880
Routed  128/437 Partitions, Violations =        5884
Routed  130/437 Partitions, Violations =        5892
Routed  132/437 Partitions, Violations =        5902
Routed  134/437 Partitions, Violations =        5885
Routed  136/437 Partitions, Violations =        5879
Routed  138/437 Partitions, Violations =        5886
Routed  140/437 Partitions, Violations =        5895
Routed  142/437 Partitions, Violations =        5873
Routed  144/437 Partitions, Violations =        5898
Routed  146/437 Partitions, Violations =        5881
Routed  148/437 Partitions, Violations =        5896
Routed  150/437 Partitions, Violations =        5889
Routed  152/437 Partitions, Violations =        5903
Routed  154/437 Partitions, Violations =        5885
Routed  156/437 Partitions, Violations =        5883
Routed  158/437 Partitions, Violations =        5917
Routed  160/437 Partitions, Violations =        5925
Routed  162/437 Partitions, Violations =        5922
Routed  164/437 Partitions, Violations =        5925
Routed  166/437 Partitions, Violations =        5923
Routed  168/437 Partitions, Violations =        5927
Routed  170/437 Partitions, Violations =        5925
Routed  172/437 Partitions, Violations =        5959
Routed  174/437 Partitions, Violations =        5941
Routed  176/437 Partitions, Violations =        5930
Routed  178/437 Partitions, Violations =        5948
Routed  180/437 Partitions, Violations =        5963
Routed  182/437 Partitions, Violations =        5953
Routed  184/437 Partitions, Violations =        5953
Routed  186/437 Partitions, Violations =        5984
Routed  188/437 Partitions, Violations =        5977
Routed  190/437 Partitions, Violations =        5986
Routed  192/437 Partitions, Violations =        5987
Routed  194/437 Partitions, Violations =        5979
Routed  196/437 Partitions, Violations =        5986
Routed  198/437 Partitions, Violations =        5989
Routed  200/437 Partitions, Violations =        6002
Routed  202/437 Partitions, Violations =        6033
Routed  204/437 Partitions, Violations =        6001
Routed  206/437 Partitions, Violations =        6002
Routed  208/437 Partitions, Violations =        6015
Routed  210/437 Partitions, Violations =        6038
Routed  212/437 Partitions, Violations =        6028
Routed  214/437 Partitions, Violations =        6029
Routed  216/437 Partitions, Violations =        6011
Routed  218/437 Partitions, Violations =        6017
Routed  220/437 Partitions, Violations =        6018
Routed  222/437 Partitions, Violations =        6053
Routed  224/437 Partitions, Violations =        6040
Routed  226/437 Partitions, Violations =        6049
Routed  228/437 Partitions, Violations =        6046
Routed  230/437 Partitions, Violations =        6061
Routed  232/437 Partitions, Violations =        6056
Routed  234/437 Partitions, Violations =        6062
Routed  236/437 Partitions, Violations =        6055
Routed  238/437 Partitions, Violations =        6063
Routed  240/437 Partitions, Violations =        6046
Routed  242/437 Partitions, Violations =        6045
Routed  244/437 Partitions, Violations =        6083
Routed  246/437 Partitions, Violations =        6076
Routed  248/437 Partitions, Violations =        6052
Routed  250/437 Partitions, Violations =        6055
Routed  252/437 Partitions, Violations =        6061
Routed  254/437 Partitions, Violations =        6063
Routed  256/437 Partitions, Violations =        6074
Routed  258/437 Partitions, Violations =        6091
Routed  260/437 Partitions, Violations =        6083
Routed  262/437 Partitions, Violations =        6052
Routed  264/437 Partitions, Violations =        6074
Routed  266/437 Partitions, Violations =        6104
Routed  268/437 Partitions, Violations =        6079
Routed  270/437 Partitions, Violations =        6084
Routed  272/437 Partitions, Violations =        6087
Routed  274/437 Partitions, Violations =        6096
Routed  276/437 Partitions, Violations =        6093
Routed  278/437 Partitions, Violations =        6073
Routed  280/437 Partitions, Violations =        6064
Routed  282/437 Partitions, Violations =        6069
Routed  284/437 Partitions, Violations =        6101
Routed  286/437 Partitions, Violations =        6085
Routed  288/437 Partitions, Violations =        6112
Routed  290/437 Partitions, Violations =        6115
Routed  292/437 Partitions, Violations =        6118
Routed  294/437 Partitions, Violations =        6112
Routed  296/437 Partitions, Violations =        6121
Routed  298/437 Partitions, Violations =        6125
Routed  300/437 Partitions, Violations =        6101
Routed  302/437 Partitions, Violations =        6102
Routed  304/437 Partitions, Violations =        6094
Routed  306/437 Partitions, Violations =        6111
Routed  308/437 Partitions, Violations =        6106
Routed  310/437 Partitions, Violations =        6104
Routed  312/437 Partitions, Violations =        6126
Routed  314/437 Partitions, Violations =        6134
Routed  316/437 Partitions, Violations =        6134
Routed  318/437 Partitions, Violations =        6125
Routed  320/437 Partitions, Violations =        6115
Routed  322/437 Partitions, Violations =        6127
Routed  324/437 Partitions, Violations =        6125
Routed  326/437 Partitions, Violations =        6145
Routed  328/437 Partitions, Violations =        6135
Routed  330/437 Partitions, Violations =        6148
Routed  332/437 Partitions, Violations =        6142
Routed  334/437 Partitions, Violations =        6145
Routed  336/437 Partitions, Violations =        6141
Routed  338/437 Partitions, Violations =        6152
Routed  340/437 Partitions, Violations =        6147
Routed  342/437 Partitions, Violations =        6150
Routed  344/437 Partitions, Violations =        6158
Routed  346/437 Partitions, Violations =        6158
Routed  348/437 Partitions, Violations =        6159
Routed  350/437 Partitions, Violations =        6161
Routed  352/437 Partitions, Violations =        6163
Routed  354/437 Partitions, Violations =        6151
Routed  356/437 Partitions, Violations =        6199
Routed  358/437 Partitions, Violations =        6188
Routed  360/437 Partitions, Violations =        6178
Routed  362/437 Partitions, Violations =        6194
Routed  364/437 Partitions, Violations =        6176
Routed  366/437 Partitions, Violations =        6199
Routed  368/437 Partitions, Violations =        6202
Routed  370/437 Partitions, Violations =        6180
Routed  372/437 Partitions, Violations =        6203
Routed  374/437 Partitions, Violations =        6200
Routed  376/437 Partitions, Violations =        6203
Routed  378/437 Partitions, Violations =        6203
Routed  380/437 Partitions, Violations =        6203
Routed  382/437 Partitions, Violations =        6194
Routed  384/437 Partitions, Violations =        6221
Routed  386/437 Partitions, Violations =        6239
Routed  388/437 Partitions, Violations =        6238
Routed  390/437 Partitions, Violations =        6241
Routed  392/437 Partitions, Violations =        6246
Routed  394/437 Partitions, Violations =        6238
Routed  396/437 Partitions, Violations =        6238
Routed  398/437 Partitions, Violations =        6243
Routed  400/437 Partitions, Violations =        6240
Routed  402/437 Partitions, Violations =        6225
Routed  404/437 Partitions, Violations =        6215
Routed  406/437 Partitions, Violations =        6231
Routed  408/437 Partitions, Violations =        6219
Routed  410/437 Partitions, Violations =        6230
Routed  412/437 Partitions, Violations =        6243
Routed  414/437 Partitions, Violations =        6243
Routed  416/437 Partitions, Violations =        6244
Routed  418/437 Partitions, Violations =        6244
Routed  420/437 Partitions, Violations =        6244
Routed  422/437 Partitions, Violations =        6244
Routed  424/437 Partitions, Violations =        6248
Routed  426/437 Partitions, Violations =        6248
Routed  428/437 Partitions, Violations =        6250
Routed  430/437 Partitions, Violations =        6252
Routed  432/437 Partitions, Violations =        6252
Routed  434/437 Partitions, Violations =        6253
Routed  436/437 Partitions, Violations =        6253

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      6252
        Diff net spacing : 1077
        Double pattern hard mask space : 1730
        End of line enclosure : 28
        Less than minimum area : 164
        Less than minimum width : 111
        Local double pattern cycle : 4
        Off-grid : 89
        Same net spacing : 4
        Same net via-cut spacing : 75
        Short : 2743
        Internal-only types : 227

[Iter 10] Elapsed real time: 0:09:40 
[Iter 10] Elapsed cpu  time: sys=0:00:06 usr=0:29:49 total=0:29:56
[Iter 10] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 10] Total (MB): Used  132  Alloctr  134  Proc 4066 

End DR iteration 10 with 437 parts

Start DR iteration 11: non-uniform partition
Routed  1/441 Partitions, Violations =  6055
Routed  2/441 Partitions, Violations =  6098
Routed  4/441 Partitions, Violations =  6079
Routed  6/441 Partitions, Violations =  6080
Routed  8/441 Partitions, Violations =  6071
Routed  10/441 Partitions, Violations = 6112
Routed  12/441 Partitions, Violations = 6077
Routed  14/441 Partitions, Violations = 6056
Routed  16/441 Partitions, Violations = 6057
Routed  18/441 Partitions, Violations = 6054
Routed  20/441 Partitions, Violations = 6030
Routed  22/441 Partitions, Violations = 6057
Routed  24/441 Partitions, Violations = 6024
Routed  26/441 Partitions, Violations = 6061
Routed  28/441 Partitions, Violations = 6067
Routed  30/441 Partitions, Violations = 6063
Routed  32/441 Partitions, Violations = 6045
Routed  34/441 Partitions, Violations = 6088
Routed  36/441 Partitions, Violations = 6130
Routed  38/441 Partitions, Violations = 6116
Routed  40/441 Partitions, Violations = 6125
Routed  42/441 Partitions, Violations = 6063
Routed  44/441 Partitions, Violations = 6066
Routed  46/441 Partitions, Violations = 6063
Routed  48/441 Partitions, Violations = 6029
Routed  50/441 Partitions, Violations = 6058
Routed  52/441 Partitions, Violations = 6071
Routed  54/441 Partitions, Violations = 6068
Routed  56/441 Partitions, Violations = 6079
Routed  58/441 Partitions, Violations = 6033
Routed  60/441 Partitions, Violations = 6051
Routed  62/441 Partitions, Violations = 6018
Routed  64/441 Partitions, Violations = 6013
Routed  66/441 Partitions, Violations = 6008
Routed  68/441 Partitions, Violations = 6017
Routed  70/441 Partitions, Violations = 6038
Routed  72/441 Partitions, Violations = 5993
Routed  74/441 Partitions, Violations = 5963
Routed  76/441 Partitions, Violations = 5974
Routed  78/441 Partitions, Violations = 5995
Routed  80/441 Partitions, Violations = 6011
Routed  82/441 Partitions, Violations = 5968
Routed  84/441 Partitions, Violations = 5993
Routed  86/441 Partitions, Violations = 5941
Routed  88/441 Partitions, Violations = 5951
Routed  90/441 Partitions, Violations = 5943
Routed  92/441 Partitions, Violations = 5934
Routed  94/441 Partitions, Violations = 5931
Routed  96/441 Partitions, Violations = 5949
Routed  98/441 Partitions, Violations = 5925
Routed  100/441 Partitions, Violations =        5937
Routed  102/441 Partitions, Violations =        5931
Routed  104/441 Partitions, Violations =        5930
Routed  106/441 Partitions, Violations =        5925
Routed  108/441 Partitions, Violations =        5928
Routed  110/441 Partitions, Violations =        5913
Routed  112/441 Partitions, Violations =        5893
Routed  114/441 Partitions, Violations =        5917
Routed  116/441 Partitions, Violations =        5901
Routed  118/441 Partitions, Violations =        5921
Routed  120/441 Partitions, Violations =        5911
Routed  122/441 Partitions, Violations =        5900
Routed  124/441 Partitions, Violations =        5887
Routed  126/441 Partitions, Violations =        5885
Routed  128/441 Partitions, Violations =        5899
Routed  130/441 Partitions, Violations =        5860
Routed  132/441 Partitions, Violations =        5888
Routed  134/441 Partitions, Violations =        5881
Routed  136/441 Partitions, Violations =        5851
Routed  138/441 Partitions, Violations =        5862
Routed  140/441 Partitions, Violations =        5851
Routed  142/441 Partitions, Violations =        5851
Routed  144/441 Partitions, Violations =        5848
Routed  146/441 Partitions, Violations =        5846
Routed  148/441 Partitions, Violations =        5837
Routed  150/441 Partitions, Violations =        5836
Routed  152/441 Partitions, Violations =        5844
Routed  154/441 Partitions, Violations =        5843
Routed  156/441 Partitions, Violations =        5835
Routed  158/441 Partitions, Violations =        5819
Routed  160/441 Partitions, Violations =        5817
Routed  162/441 Partitions, Violations =        5830
Routed  164/441 Partitions, Violations =        5849
Routed  166/441 Partitions, Violations =        5831
Routed  168/441 Partitions, Violations =        5836
Routed  170/441 Partitions, Violations =        5863
Routed  172/441 Partitions, Violations =        5832
Routed  174/441 Partitions, Violations =        5859
Routed  176/441 Partitions, Violations =        5875
Routed  178/441 Partitions, Violations =        5856
Routed  180/441 Partitions, Violations =        5865
Routed  182/441 Partitions, Violations =        5873
Routed  184/441 Partitions, Violations =        5843
Routed  186/441 Partitions, Violations =        5844
Routed  188/441 Partitions, Violations =        5852
Routed  190/441 Partitions, Violations =        5888
Routed  192/441 Partitions, Violations =        5854
Routed  194/441 Partitions, Violations =        5847
Routed  196/441 Partitions, Violations =        5860
Routed  198/441 Partitions, Violations =        5866
Routed  200/441 Partitions, Violations =        5867
Routed  202/441 Partitions, Violations =        5870
Routed  204/441 Partitions, Violations =        5845
Routed  206/441 Partitions, Violations =        5889
Routed  208/441 Partitions, Violations =        5865
Routed  210/441 Partitions, Violations =        5863
Routed  212/441 Partitions, Violations =        5857
Routed  214/441 Partitions, Violations =        5841
Routed  216/441 Partitions, Violations =        5825
Routed  218/441 Partitions, Violations =        5825
Routed  220/441 Partitions, Violations =        5826
Routed  222/441 Partitions, Violations =        5879
Routed  224/441 Partitions, Violations =        5908
Routed  226/441 Partitions, Violations =        5876
Routed  228/441 Partitions, Violations =        5852
Routed  230/441 Partitions, Violations =        5890
Routed  232/441 Partitions, Violations =        5872
Routed  234/441 Partitions, Violations =        5884
Routed  236/441 Partitions, Violations =        5878
Routed  238/441 Partitions, Violations =        5876
Routed  240/441 Partitions, Violations =        5875
Routed  242/441 Partitions, Violations =        5869
Routed  244/441 Partitions, Violations =        5894
Routed  246/441 Partitions, Violations =        5881
Routed  248/441 Partitions, Violations =        5862
Routed  250/441 Partitions, Violations =        5863
Routed  252/441 Partitions, Violations =        5839
Routed  254/441 Partitions, Violations =        5859
Routed  256/441 Partitions, Violations =        5877
Routed  258/441 Partitions, Violations =        5888
Routed  260/441 Partitions, Violations =        5856
Routed  262/441 Partitions, Violations =        5872
Routed  264/441 Partitions, Violations =        5877
Routed  266/441 Partitions, Violations =        5874
Routed  268/441 Partitions, Violations =        5884
Routed  270/441 Partitions, Violations =        5924
Routed  272/441 Partitions, Violations =        5904
Routed  274/441 Partitions, Violations =        5905
Routed  276/441 Partitions, Violations =        5895
Routed  278/441 Partitions, Violations =        5902
Routed  280/441 Partitions, Violations =        5895
Routed  282/441 Partitions, Violations =        5910
Routed  284/441 Partitions, Violations =        5906
Routed  286/441 Partitions, Violations =        5886
Routed  288/441 Partitions, Violations =        5900
Routed  290/441 Partitions, Violations =        5910
Routed  292/441 Partitions, Violations =        5902
Routed  294/441 Partitions, Violations =        5898
Routed  296/441 Partitions, Violations =        5923
Routed  298/441 Partitions, Violations =        5901
Routed  300/441 Partitions, Violations =        5921
Routed  302/441 Partitions, Violations =        5909
Routed  304/441 Partitions, Violations =        5901
Routed  306/441 Partitions, Violations =        5892
Routed  308/441 Partitions, Violations =        5883
Routed  310/441 Partitions, Violations =        5911
Routed  312/441 Partitions, Violations =        5901
Routed  314/441 Partitions, Violations =        5892
Routed  316/441 Partitions, Violations =        5889
Routed  318/441 Partitions, Violations =        5868
Routed  320/441 Partitions, Violations =        5872
Routed  322/441 Partitions, Violations =        5894
Routed  324/441 Partitions, Violations =        5899
Routed  326/441 Partitions, Violations =        5891
Routed  328/441 Partitions, Violations =        5870
Routed  330/441 Partitions, Violations =        5893
Routed  332/441 Partitions, Violations =        5894
Routed  334/441 Partitions, Violations =        5877
Routed  336/441 Partitions, Violations =        5866
Routed  338/441 Partitions, Violations =        5859
Routed  340/441 Partitions, Violations =        5865
Routed  342/441 Partitions, Violations =        5872
Routed  344/441 Partitions, Violations =        5882
Routed  346/441 Partitions, Violations =        5889
Routed  348/441 Partitions, Violations =        5869
Routed  350/441 Partitions, Violations =        5891
Routed  352/441 Partitions, Violations =        5888
Routed  354/441 Partitions, Violations =        5895
Routed  356/441 Partitions, Violations =        5899
Routed  358/441 Partitions, Violations =        5890
Routed  360/441 Partitions, Violations =        5907
Routed  362/441 Partitions, Violations =        5896
Routed  364/441 Partitions, Violations =        5903
Routed  366/441 Partitions, Violations =        5897
Routed  368/441 Partitions, Violations =        5903
Routed  370/441 Partitions, Violations =        5919
Routed  372/441 Partitions, Violations =        5909
Routed  374/441 Partitions, Violations =        5903
Routed  376/441 Partitions, Violations =        5909
Routed  378/441 Partitions, Violations =        5910
Routed  380/441 Partitions, Violations =        5906
Routed  382/441 Partitions, Violations =        5900
Routed  384/441 Partitions, Violations =        5899
Routed  386/441 Partitions, Violations =        5886
Routed  388/441 Partitions, Violations =        5894
Routed  390/441 Partitions, Violations =        5880
Routed  392/441 Partitions, Violations =        5897
Routed  394/441 Partitions, Violations =        5884
Routed  396/441 Partitions, Violations =        5885
Routed  398/441 Partitions, Violations =        5900
Routed  400/441 Partitions, Violations =        5885
Routed  402/441 Partitions, Violations =        5907
Routed  404/441 Partitions, Violations =        5906
Routed  406/441 Partitions, Violations =        5909
Routed  408/441 Partitions, Violations =        5911
Routed  410/441 Partitions, Violations =        5915
Routed  412/441 Partitions, Violations =        5915
Routed  414/441 Partitions, Violations =        5914
Routed  416/441 Partitions, Violations =        5916
Routed  418/441 Partitions, Violations =        5916
Routed  420/441 Partitions, Violations =        5916
Routed  422/441 Partitions, Violations =        5916
Routed  424/441 Partitions, Violations =        5919
Routed  426/441 Partitions, Violations =        5911
Routed  428/441 Partitions, Violations =        5920
Routed  430/441 Partitions, Violations =        5917
Routed  432/441 Partitions, Violations =        5917
Routed  434/441 Partitions, Violations =        5917
Routed  436/441 Partitions, Violations =        5914
Routed  438/441 Partitions, Violations =        5915
Routed  440/441 Partitions, Violations =        5915

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      5915
        Diff net spacing : 1406
        Diff net via-cut spacing : 1
        Double pattern hard mask space : 1687
        Less than minimum area : 107
        Less than minimum width : 100
        Local double pattern cycle : 5
        Off-grid : 78
        Same net spacing : 6
        Same net via-cut spacing : 42
        Short : 2333
        Internal-only types : 150

[Iter 11] Elapsed real time: 0:11:32 
[Iter 11] Elapsed cpu  time: sys=0:00:07 usr=0:35:02 total=0:35:10
[Iter 11] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 11] Total (MB): Used  132  Alloctr  134  Proc 4066 

End DR iteration 11 with 441 parts

Start DR iteration 12: non-uniform partition
Routed  1/446 Partitions, Violations =  5828
Routed  2/446 Partitions, Violations =  5826
Routed  4/446 Partitions, Violations =  5804
Routed  6/446 Partitions, Violations =  5796
Routed  8/446 Partitions, Violations =  5804
Routed  10/446 Partitions, Violations = 5783
Routed  12/446 Partitions, Violations = 5817
Routed  14/446 Partitions, Violations = 5778
Routed  16/446 Partitions, Violations = 5769
Routed  18/446 Partitions, Violations = 5739
Routed  20/446 Partitions, Violations = 5761
Routed  22/446 Partitions, Violations = 5854
Routed  24/446 Partitions, Violations = 5789
Routed  26/446 Partitions, Violations = 5805
Routed  28/446 Partitions, Violations = 5847
Routed  30/446 Partitions, Violations = 5834
Routed  32/446 Partitions, Violations = 5836
Routed  34/446 Partitions, Violations = 5837
Routed  36/446 Partitions, Violations = 5844
Routed  38/446 Partitions, Violations = 5847
Routed  40/446 Partitions, Violations = 5834
Routed  42/446 Partitions, Violations = 5821
Routed  44/446 Partitions, Violations = 5836
Routed  46/446 Partitions, Violations = 5830
Routed  48/446 Partitions, Violations = 5835
Routed  50/446 Partitions, Violations = 5846
Routed  52/446 Partitions, Violations = 5864
Routed  54/446 Partitions, Violations = 5848
Routed  56/446 Partitions, Violations = 5812
Routed  58/446 Partitions, Violations = 5843
Routed  60/446 Partitions, Violations = 5846
Routed  62/446 Partitions, Violations = 5845
Routed  64/446 Partitions, Violations = 5838
Routed  66/446 Partitions, Violations = 5825
Routed  68/446 Partitions, Violations = 5813
Routed  70/446 Partitions, Violations = 5808
Routed  72/446 Partitions, Violations = 5799
Routed  74/446 Partitions, Violations = 5806
Routed  76/446 Partitions, Violations = 5800
Routed  78/446 Partitions, Violations = 5808
Routed  80/446 Partitions, Violations = 5787
Routed  82/446 Partitions, Violations = 5813
Routed  84/446 Partitions, Violations = 5825
Routed  86/446 Partitions, Violations = 5799
Routed  88/446 Partitions, Violations = 5812
Routed  90/446 Partitions, Violations = 5804
Routed  92/446 Partitions, Violations = 5813
Routed  94/446 Partitions, Violations = 5817
Routed  96/446 Partitions, Violations = 5818
Routed  98/446 Partitions, Violations = 5825
Routed  100/446 Partitions, Violations =        5807
Routed  102/446 Partitions, Violations =        5827
Routed  104/446 Partitions, Violations =        5839
Routed  106/446 Partitions, Violations =        5826
Routed  108/446 Partitions, Violations =        5828
Routed  110/446 Partitions, Violations =        5826
Routed  112/446 Partitions, Violations =        5848
Routed  114/446 Partitions, Violations =        5851
Routed  116/446 Partitions, Violations =        5852
Routed  118/446 Partitions, Violations =        5842
Routed  120/446 Partitions, Violations =        5847
Routed  122/446 Partitions, Violations =        5867
Routed  124/446 Partitions, Violations =        5872
Routed  126/446 Partitions, Violations =        5882
Routed  128/446 Partitions, Violations =        5908
Routed  130/446 Partitions, Violations =        5904
Routed  132/446 Partitions, Violations =        5882
Routed  134/446 Partitions, Violations =        5871
Routed  136/446 Partitions, Violations =        5901
Routed  138/446 Partitions, Violations =        5891
Routed  140/446 Partitions, Violations =        5889
Routed  142/446 Partitions, Violations =        5882
Routed  144/446 Partitions, Violations =        5882
Routed  146/446 Partitions, Violations =        5906
Routed  148/446 Partitions, Violations =        5882
Routed  150/446 Partitions, Violations =        5882
Routed  152/446 Partitions, Violations =        5882
Routed  154/446 Partitions, Violations =        5869
Routed  156/446 Partitions, Violations =        5866
Routed  158/446 Partitions, Violations =        5902
Routed  160/446 Partitions, Violations =        5896
Routed  162/446 Partitions, Violations =        5892
Routed  164/446 Partitions, Violations =        5917
Routed  166/446 Partitions, Violations =        5872
Routed  168/446 Partitions, Violations =        5905
Routed  170/446 Partitions, Violations =        5875
Routed  172/446 Partitions, Violations =        5889
Routed  174/446 Partitions, Violations =        5890
Routed  176/446 Partitions, Violations =        5915
Routed  178/446 Partitions, Violations =        5904
Routed  180/446 Partitions, Violations =        5910
Routed  182/446 Partitions, Violations =        5916
Routed  184/446 Partitions, Violations =        5915
Routed  186/446 Partitions, Violations =        5911
Routed  188/446 Partitions, Violations =        5918
Routed  190/446 Partitions, Violations =        5914
Routed  192/446 Partitions, Violations =        5934
Routed  194/446 Partitions, Violations =        5958
Routed  196/446 Partitions, Violations =        5900
Routed  198/446 Partitions, Violations =        5915
Routed  200/446 Partitions, Violations =        5929
Routed  202/446 Partitions, Violations =        5931
Routed  204/446 Partitions, Violations =        5934
Routed  206/446 Partitions, Violations =        5901
Routed  208/446 Partitions, Violations =        5928
Routed  210/446 Partitions, Violations =        5913
Routed  212/446 Partitions, Violations =        5915
Routed  214/446 Partitions, Violations =        5927
Routed  216/446 Partitions, Violations =        5939
Routed  218/446 Partitions, Violations =        5928
Routed  220/446 Partitions, Violations =        5944
Routed  222/446 Partitions, Violations =        5943
Routed  224/446 Partitions, Violations =        5940
Routed  226/446 Partitions, Violations =        5941
Routed  228/446 Partitions, Violations =        5930
Routed  230/446 Partitions, Violations =        5941
Routed  232/446 Partitions, Violations =        5918
Routed  234/446 Partitions, Violations =        5953
Routed  236/446 Partitions, Violations =        5944
Routed  238/446 Partitions, Violations =        5945
Routed  240/446 Partitions, Violations =        5942
Routed  242/446 Partitions, Violations =        5942
Routed  244/446 Partitions, Violations =        5932
Routed  246/446 Partitions, Violations =        5935
Routed  248/446 Partitions, Violations =        5913
Routed  250/446 Partitions, Violations =        5920
Routed  252/446 Partitions, Violations =        5908
Routed  254/446 Partitions, Violations =        5925
Routed  256/446 Partitions, Violations =        5904
Routed  258/446 Partitions, Violations =        5930
Routed  260/446 Partitions, Violations =        5919
Routed  262/446 Partitions, Violations =        5939
Routed  264/446 Partitions, Violations =        5965
Routed  266/446 Partitions, Violations =        5972
Routed  268/446 Partitions, Violations =        5947
Routed  270/446 Partitions, Violations =        5997
Routed  272/446 Partitions, Violations =        5988
Routed  274/446 Partitions, Violations =        5973
Routed  276/446 Partitions, Violations =        5983
Routed  278/446 Partitions, Violations =        5987
Routed  280/446 Partitions, Violations =        5993
Routed  282/446 Partitions, Violations =        5995
Routed  284/446 Partitions, Violations =        5994
Routed  286/446 Partitions, Violations =        5998
Routed  288/446 Partitions, Violations =        5964
Routed  290/446 Partitions, Violations =        5968
Routed  292/446 Partitions, Violations =        5984
Routed  294/446 Partitions, Violations =        6010
Routed  296/446 Partitions, Violations =        6004
Routed  298/446 Partitions, Violations =        6002
Routed  300/446 Partitions, Violations =        6009
Routed  302/446 Partitions, Violations =        5995
Routed  304/446 Partitions, Violations =        6012
Routed  306/446 Partitions, Violations =        6004
Routed  308/446 Partitions, Violations =        6027
Routed  310/446 Partitions, Violations =        6021
Routed  312/446 Partitions, Violations =        6010
Routed  314/446 Partitions, Violations =        6018
Routed  316/446 Partitions, Violations =        6004
Routed  318/446 Partitions, Violations =        6019
Routed  320/446 Partitions, Violations =        6011
Routed  322/446 Partitions, Violations =        6008
Routed  324/446 Partitions, Violations =        6008
Routed  326/446 Partitions, Violations =        6018
Routed  328/446 Partitions, Violations =        6038
Routed  330/446 Partitions, Violations =        6027
Routed  332/446 Partitions, Violations =        6053
Routed  334/446 Partitions, Violations =        6027
Routed  336/446 Partitions, Violations =        6028
Routed  338/446 Partitions, Violations =        6041
Routed  340/446 Partitions, Violations =        6060
Routed  342/446 Partitions, Violations =        6059
Routed  344/446 Partitions, Violations =        6065
Routed  346/446 Partitions, Violations =        6017
Routed  348/446 Partitions, Violations =        6037
Routed  350/446 Partitions, Violations =        6057
Routed  352/446 Partitions, Violations =        6062
Routed  354/446 Partitions, Violations =        6052
Routed  356/446 Partitions, Violations =        6085
Routed  358/446 Partitions, Violations =        6089
Routed  360/446 Partitions, Violations =        6100
Routed  362/446 Partitions, Violations =        6100
Routed  364/446 Partitions, Violations =        6097
Routed  366/446 Partitions, Violations =        6103
Routed  368/446 Partitions, Violations =        6107
Routed  370/446 Partitions, Violations =        6102
Routed  372/446 Partitions, Violations =        6092
Routed  374/446 Partitions, Violations =        6106
Routed  376/446 Partitions, Violations =        6107
Routed  378/446 Partitions, Violations =        6113
Routed  380/446 Partitions, Violations =        6098
Routed  382/446 Partitions, Violations =        6122
Routed  384/446 Partitions, Violations =        6117
Routed  386/446 Partitions, Violations =        6115
Routed  388/446 Partitions, Violations =        6115
Routed  390/446 Partitions, Violations =        6114
Routed  392/446 Partitions, Violations =        6132
Routed  394/446 Partitions, Violations =        6139
Routed  396/446 Partitions, Violations =        6139
Routed  398/446 Partitions, Violations =        6142
Routed  400/446 Partitions, Violations =        6146
Routed  402/446 Partitions, Violations =        6149
Routed  404/446 Partitions, Violations =        6148
Routed  406/446 Partitions, Violations =        6150
Routed  408/446 Partitions, Violations =        6150
Routed  410/446 Partitions, Violations =        6151
Routed  412/446 Partitions, Violations =        6158
Routed  414/446 Partitions, Violations =        6150
Routed  416/446 Partitions, Violations =        6149
Routed  418/446 Partitions, Violations =        6152
Routed  420/446 Partitions, Violations =        6150
Routed  422/446 Partitions, Violations =        6152
Routed  424/446 Partitions, Violations =        6152
Routed  426/446 Partitions, Violations =        6159
Routed  428/446 Partitions, Violations =        6159
Routed  430/446 Partitions, Violations =        6171
Routed  432/446 Partitions, Violations =        6173
Routed  434/446 Partitions, Violations =        6180
Routed  436/446 Partitions, Violations =        6180
Routed  438/446 Partitions, Violations =        6180
Routed  440/446 Partitions, Violations =        6177
Routed  442/446 Partitions, Violations =        6180
Routed  444/446 Partitions, Violations =        6182
Routed  446/446 Partitions, Violations =        6182

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      6182
        Diff net spacing : 1085
        Double pattern hard mask space : 1728
        End of line enclosure : 31
        Less than minimum area : 157
        Less than minimum width : 97
        Local double pattern cycle : 3
        Off-grid : 90
        Same net spacing : 5
        Same net via-cut spacing : 75
        Short : 2721
        Internal-only types : 190

[Iter 12] Elapsed real time: 0:14:47 
[Iter 12] Elapsed cpu  time: sys=0:00:07 usr=0:44:06 total=0:44:14
[Iter 12] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 12] Total (MB): Used  132  Alloctr  134  Proc 4066 

End DR iteration 12 with 446 parts

Stop DR since not converging

Information: Detail Routing terminated early because DRCs were not converging: true (ZRT-312)
Information: Filtered 172 drcs of internal-only type. (ZRT-323)
Information: Discarded 18 drcs of internal-only type. (ZRT-306)
[DR] Elapsed real time: 0:14:47 
[DR] Elapsed cpu  time: sys=0:00:07 usr=0:44:06 total=0:44:14
[DR] Stage (MB): Used    1  Alloctr    1  Proc    0 
[DR] Total (MB): Used  115  Alloctr  117  Proc 4066 
[DR: Done] Elapsed real time: 0:14:47 
[DR: Done] Elapsed cpu  time: sys=0:00:07 usr=0:44:06 total=0:44:14
[DR: Done] Stage (MB): Used    1  Alloctr    1  Proc    0 
[DR: Done] Total (MB): Used  115  Alloctr  117  Proc 4066 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 781 aligned/redundant DRCs. (ZRT-305)

DR finished with 5211 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      5211
        Diff net spacing : 541
        Double pattern hard mask space : 1691
        End of line enclosure : 31
        Less than minimum area : 157
        Less than minimum width : 97
        Local double pattern cycle : 3
        Off-grid : 90
        Same net spacing : 5
        Same net via-cut spacing : 75
        Short : 2521



Total Wire Length =                    7065 micron
Total Number of Contacts =             4762
Total Number of Wires =                7427
Total Number of PtConns =              569
Total Number of Routed Wires =       7427
Total Routed Wire Length =           6926 micron
Total Number of Routed Contacts =       4762
        Layer                   M1 :        123 micron
        Layer                   M2 :        906 micron
        Layer                   M3 :       2954 micron
        Layer                   M4 :       2728 micron
        Layer                   M5 :        180 micron
        Layer                   M6 :         23 micron
        Layer                   M7 :         80 micron
        Layer                   M8 :         70 micron
        Layer                   M9 :          0 micron
        Layer                 MRDL :          0 micron
        Via              VIA78SQ_C :          2
        Via         VIA67SQ_C(rot) :          2
        Via                VIA56SQ :          5
        Via           VIA45SQ(rot) :         37
        Via              VIA34SQ_C :        625
        Via         VIA34SQ_C(rot) :         41
        Via            VIA34BAR1_C :         12
        Via            VIA34BAR2_C :         20
        Via              VIA34LG_C :          8
        Via                VIA34SQ :         37
        Via           VIA34SQ(rot) :          3
        Via            VIA3_34SQ_C :         42
        Via              VIA3_34SQ :       1291
        Via         VIA3_34SQ(rot) :         34
        Via              VIA23SQ_C :        129
        Via         VIA23SQ_C(rot) :        190
        Via       VIA23BAR1_C(rot) :         24
        Via            VIA23BAR2_C :          4
        Via       VIA23BAR2_C(rot) :         43
        Via              VIA23LG_C :          2
        Via                VIA23SQ :        953
        Via           VIA23SQ(rot) :          2
        Via     VIA2_33BAR1_C(rot) :         10
        Via     VIA2_33BAR2_C(rot) :         12
        Via     VIA23_3BAR1_C(rot) :          4
        Via     VIA23_3BAR2_C(rot) :         10
        Via     VIA2_33_3SQ_C(rot) :        867
        Via   VIA2_33_3BAR1_C(rot) :          1
        Via   VIA2_33_3BAR2_C(rot) :         13
        Via              VIA12SQ_C :        321
        Via            VIA12BAR1_C :          7
        Via            VIA1_32SQ_C :          6
        Via            VIA12_3SQ_C :          2
        Via          VIA1_32_3SQ_C :          3

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 4762 vias)
 
    Layer VIA1       =  0.00% (0      / 339     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (339     vias)
    Layer VIA2       =  0.00% (0      / 2264    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2264    vias)
    Layer VIA3       =  0.00% (0      / 2113    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2113    vias)
    Layer VIA4       =  0.00% (0      / 37      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (37      vias)
    Layer VIA5       =  0.00% (0      / 5       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5       vias)
    Layer VIA6       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
    Layer VIA7       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 
  Total double via conversion rate    =  0.00% (0 / 4762 vias)
 
    Layer VIA1       =  0.00% (0      / 339     vias)
    Layer VIA2       =  0.00% (0      / 2264    vias)
    Layer VIA3       =  0.00% (0      / 2113    vias)
    Layer VIA4       =  0.00% (0      / 37      vias)
    Layer VIA5       =  0.00% (0      / 5       vias)
    Layer VIA6       =  0.00% (0      / 2       vias)
    Layer VIA7       =  0.00% (0      / 2       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 4762 vias)
 
    Layer VIA1       =  0.00% (0      / 339     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (339     vias)
    Layer VIA2       =  0.00% (0      / 2264    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2264    vias)
    Layer VIA3       =  0.00% (0      / 2113    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2113    vias)
    Layer VIA4       =  0.00% (0      / 37      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (37      vias)
    Layer VIA5       =  0.00% (0      / 5       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5       vias)
    Layer VIA6       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
    Layer VIA7       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 

Total number of nets = 28102
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 5211
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: The net parasitics of block riscv_core are cleared. (TIM-123)
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
route.global.global_route_topology_style 0
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core_4_placed.design'. (TIM-125)
Begin building search trees for block riscv_core:riscv_core_4_placed.design
Done building search trees for block riscv_core:riscv_core_4_placed.design (time 0s)
Information: Design riscv_core_4_placed has 28049 nets, 0 global routed, 26 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core_4_placed.design'. (TIM-125)
Information: The RC mode used is CTO for design 'riscv_core'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 28047, routed nets = 26, across physical hierarchy nets = 0, parasitics cached nets = 26, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:func             Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
CLK_I        Yes     0.0564  0.0564  0.0564  0.0564   fast
CLK_I        Yes     0.1338  0.1338  0.1338  0.1338   slow


Information: The net parasitics of block riscv_core are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core_4_placed.design'. (TIM-125)
Information: Design riscv_core_4_placed has 28049 nets, 0 global routed, 26 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: The RC mode used is CTO for design 'riscv_core'. (NEX-022)
Information: Design Average RC for design riscv_core_4_placed  (NEX-011)
Information: r = 2.489934 ohm/um, via_r = 0.489199 ohm/cut, c = 0.142559 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.777025 ohm/um, via_r = 0.580198 ohm/cut, c = 0.127647 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 28047, routed nets = 26, across physical hierarchy nets = 0, parasitics cached nets = 28047, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
npo-clock-opt command begin                   CPU: 12964 s (  3.60 hr )  ELAPSE:  7592 s (  2.11 hr )  MEM-PEAK:  1420 MB
Information: Removed 0 routing shapes from 37380 signal nets

npo-clock-opt timing update complete          CPU: 12964 s (  3.60 hr )  ELAPSE:  7592 s (  2.11 hr )  MEM-PEAK:  1420 MB
INFO: Propagating Switching Activities
Information: Doing activity propagation for mode 'func' and corner 'fast' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_fast (POW-052)
Scenario func_fast, iteration 1: expecting at least 5
Scenario func_fast, iteration 2: expecting at least 6
Scenario func_fast, iteration 3: expecting at least 6
Scenario func_fast, iteration 4: expecting at least 6
Scenario func_fast, iteration 5: expecting at least 6
Scenario func_fast, iteration 6: expecting at least 6
Information: Propagated activity on scenario func_slow identical to that on func_fast (POW-006)
INFO: Switching Activity propagation took     0.00102 sec

npo-clock-opt initial QoR
_________________________
Scenario Mapping Table
1: func_fast
2: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: CLK_I

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.0000     0.0000      0   0.0000     0.0000      0
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000      0   0.0000     0.0000      0        0     0.0000        0 56442340.0
    2   *   0.0000     0.0000      0   0.0000     0.0000      0        0     0.0000        0 151933.969
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000      0   0.0000     0.0000      0        0     0.0000        0 56442340.0     18277.53      27841        184       5343
--------------------------------------------------------------------------------------------------------------------

npo-clock-opt initial QoR Summary       WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
npo-clock-opt initial QoR Summary    0.0000     0.0000      0   0.0000     0.0000      0        0        0 56442340.0     18277.53      27841
Information: The netlist and extraction change observers are disabled for further incremental timing updates during on-route optimization. (TIM-119)
INFO: using 8 threads
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
npo-clock-opt initialization complete         CPU: 13011 s (  3.61 hr )  ELAPSE:  7622 s (  2.12 hr )  MEM-PEAK:  1420 MB
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
npo-clock-opt optimization summary            SETUP-COST HOLD-COST LDRC-COST        AREA       POWER     ELAPSE (hr)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (112500 112500) (2270340 2266500)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2
Information: The netlist and extraction change observers are enabled for further incremental timing updates. (TIM-120)
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)

Running post-clock optimization step.
Turning on CRPR.

Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
npo-clock-opt optimization Phase 6 Iter  1          0.00      0.00         0       0.018  56442340.00           2.121
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
npo-clock-opt optimization Phase 6 Iter  2          0.00      0.00         0       0.018  56442340.00           2.122
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
npo-clock-opt optimization Phase 6 Iter  3          0.00      0.00         0       0.018  56442340.00           2.123

npo-clock-opt optimization Phase 7 Iter  1          0.00      0.00         0       0.018  56442340.00           2.123
Running post-clock timing-driven placement.
Information: Current block utilization is '0.39310', effective utilization is '0.42427'. (OPT-055)
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Current block utilization is '0.39310', effective utilization is '0.42427'. (OPT-055)
chip utilization before DTDP: 0.42
Start Timing-driven placement

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                

Start transferring placement data.
Completed transferring placement data.
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    6  Proc 4098 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.deterministic                                    :        off                 
global.global_route_topology_style                      :        0                   
global.placement_timing_driven_mode                     :        false               
global.timing_driven                                    :        false               

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 9 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_MM_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_6/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OR3_4/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUX2_4/D0 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_4/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_CKGTPLT_V5_3/SE has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO2BB2_V1_4/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/C1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO32_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_MM_3/A1 has no valid via regions. (ZRT-044)
Warning: Via regions for port SAEDRVT14_OA33_4/B3 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_4/B2 may block other ports completely. (ZRT-045)
Warning: Standard cell pin SAEDRVT14_OA33_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B2 has no valid via regions. (ZRT-044)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:02 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[End of Read DB] Stage (MB): Used  111  Alloctr  113  Proc   32 
[End of Read DB] Total (MB): Used  116  Alloctr  119  Proc 4130 
Loading parastics information to the router ...
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
parastics information loaded to the router.
Constructing data structure ...
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Global cell size is adjusted to 2.5 times of standard cell row height.
Design statistics:
Design Bounding Box (0.00,0.00,238.28,237.90)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.03, min space = 0.04 pitch = 0.15
layer M2, dir Ver, min width = 0.03, min space = 0.04 pitch = 0.30
layer M3, dir Hor, min width = 0.03, min space = 0.04 pitch = 0.30
layer M4, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M5, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M6, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M7, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M8, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M9, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer MRDL, dir Ver, min width = 2.00, min space = 2.00 pitch = 0.60
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  117  Alloctr  120  Proc 4130 
Net statistics:
Total number of nets     = 28102
Number of nets to route  = 28022
Number of single or zero port nets = 53
27 nets are fully connected,
 of which 27 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:01 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Build All Nets] Stage (MB): Used   10  Alloctr   10  Proc    0 
[End of Build All Nets] Total (MB): Used  128  Alloctr  130  Proc 4130 
Average gCell capacity  3.61     on layer (1)    M1
Average gCell capacity  3.28     on layer (2)    M2
Average gCell capacity  4.98     on layer (3)    M3
Average gCell capacity  12.48    on layer (4)    M4
Average gCell capacity  8.06     on layer (5)    M5
Average gCell capacity  6.61     on layer (6)    M6
Average gCell capacity  6.08     on layer (7)    M7
Average gCell capacity  6.62     on layer (8)    M8
Average gCell capacity  6.60     on layer (9)    M9
Average gCell capacity  2.48     on layer (10)   MRDL
Average number of tracks per gCell 9.98  on layer (1)    M1
Average number of tracks per gCell 5.01  on layer (2)    M2
Average number of tracks per gCell 5.00  on layer (3)    M3
Average number of tracks per gCell 12.49         on layer (4)    M4
Average number of tracks per gCell 12.47         on layer (5)    M5
Average number of tracks per gCell 12.49         on layer (6)    M6
Average number of tracks per gCell 12.47         on layer (7)    M7
Average number of tracks per gCell 12.49         on layer (8)    M8
Average number of tracks per gCell 12.47         on layer (9)    M9
Average number of tracks per gCell 2.50  on layer (10)   MRDL
Number of gCells = 252810
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:02 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Congestion map] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Congestion map] Total (MB): Used  132  Alloctr  134  Proc 4130 
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:03 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[End of Build Data] Stage (MB): Used   15  Alloctr   16  Proc    0 
[End of Build Data] Total (MB): Used  132  Alloctr  135  Proc 4130 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:02 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  132  Alloctr  135  Proc 4130 
Information: Using 8 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
50% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
60% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
70% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
80% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
90% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:10
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:17 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:17 total=0:00:17
[End of Initial Routing] Stage (MB): Used   17  Alloctr   17  Proc    0 
[End of Initial Routing] Total (MB): Used  149  Alloctr  152  Proc 4130 
Initial. Routing result:
Initial. Both Dirs: Overflow = 25839 Max = 11 GRCs = 19922 (39.40%)
Initial. H routing: Overflow = 14599 Max = 11 (GRCs =  1) GRCs = 11555 (45.71%)
Initial. V routing: Overflow = 11240 Max =  9 (GRCs =  3) GRCs =  8367 (33.10%)
Initial. M1         Overflow =   841 Max =  4 (GRCs =  5) GRCs =   772 (3.05%)
Initial. M2         Overflow = 10895 Max =  9 (GRCs =  3) GRCs =  7850 (31.05%)
Initial. M3         Overflow = 13508 Max = 11 (GRCs =  1) GRCs = 10488 (41.49%)
Initial. M4         Overflow =   319 Max =  4 (GRCs =  4) GRCs =   495 (1.96%)
Initial. M5         Overflow =   231 Max =  3 (GRCs =  1) GRCs =   278 (1.10%)
Initial. M6         Overflow =    19 Max =  3 (GRCs =  1) GRCs =    17 (0.07%)
Initial. M7         Overflow =    13 Max =  1 (GRCs = 13) GRCs =    13 (0.05%)
Initial. M8         Overflow =     7 Max =  2 (GRCs =  2) GRCs =     5 (0.02%)
Initial. M9         Overflow =     5 Max =  2 (GRCs =  1) GRCs =     4 (0.02%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 417868.45
Initial. Layer M1 wire length = 20958.38
Initial. Layer M2 wire length = 26491.91
Initial. Layer M3 wire length = 31721.63
Initial. Layer M4 wire length = 145574.98
Initial. Layer M5 wire length = 96748.80
Initial. Layer M6 wire length = 49129.62
Initial. Layer M7 wire length = 39927.54
Initial. Layer M8 wire length = 5444.86
Initial. Layer M9 wire length = 1870.72
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 263813
Initial. Via VIA12SQ_C count = 80330
Initial. Via VIA23SQ_C count = 82197
Initial. Via VIA34SQ_C count = 60901
Initial. Via VIA45SQ count = 31595
Initial. Via VIA56SQ count = 5137
Initial. Via VIA67SQ_C count = 3202
Initial. Via VIA78SQ_C count = 348
Initial. Via VIA89_C count = 103
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:07
20% of nets complete Elapsed cpu time: 0:00:15 Elapsed real time: 0:00:15
30% of nets complete Elapsed cpu time: 0:00:19 Elapsed real time: 0:00:19
40% of nets complete Elapsed cpu time: 0:00:22 Elapsed real time: 0:00:22
50% of nets complete Elapsed cpu time: 0:00:24 Elapsed real time: 0:00:24
60% of nets complete Elapsed cpu time: 0:00:25 Elapsed real time: 0:00:25
70% of nets complete Elapsed cpu time: 0:00:26 Elapsed real time: 0:00:26
80% of nets complete Elapsed cpu time: 0:00:27 Elapsed real time: 0:00:26
90% of nets complete Elapsed cpu time: 0:00:27 Elapsed real time: 0:00:27
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:27 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:27 total=0:00:27
[End of Phase1 Routing] Stage (MB): Used    2  Alloctr    3  Proc    0 
[End of Phase1 Routing] Total (MB): Used  152  Alloctr  155  Proc 4130 
phase1. Routing result:
phase1. Both Dirs: Overflow = 21211 Max = 11 GRCs = 16409 (32.45%)
phase1. H routing: Overflow =  9499 Max = 11 (GRCs =  1) GRCs =  8016 (31.71%)
phase1. V routing: Overflow = 11711 Max = 10 (GRCs =  1) GRCs =  8393 (33.20%)
phase1. M1         Overflow =   602 Max =  4 (GRCs =  1) GRCs =   591 (2.34%)
phase1. M2         Overflow = 11694 Max = 10 (GRCs =  1) GRCs =  8365 (33.09%)
phase1. M3         Overflow =  8895 Max = 11 (GRCs =  1) GRCs =  7418 (29.34%)
phase1. M4         Overflow =     6 Max =  2 (GRCs =  2) GRCs =    19 (0.08%)
phase1. M5         Overflow =     1 Max =  1 (GRCs =  7) GRCs =     7 (0.03%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =    10 Max =  2 (GRCs =  1) GRCs =     9 (0.04%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 430807.81
phase1. Layer M1 wire length = 23018.17
phase1. Layer M2 wire length = 31879.50
phase1. Layer M3 wire length = 27216.86
phase1. Layer M4 wire length = 138042.62
phase1. Layer M5 wire length = 95039.72
phase1. Layer M6 wire length = 52700.57
phase1. Layer M7 wire length = 45001.30
phase1. Layer M8 wire length = 11679.63
phase1. Layer M9 wire length = 6229.42
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 261489
phase1. Via VIA12SQ_C count = 80068
phase1. Via VIA23SQ_C count = 76913
phase1. Via VIA34SQ_C count = 55660
phase1. Via VIA45SQ count = 35581
phase1. Via VIA56SQ count = 7170
phase1. Via VIA67SQ_C count = 4663
phase1. Via VIA78SQ_C count = 1037
phase1. Via VIA89_C count = 397
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
10% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:07
20% of nets complete Elapsed cpu time: 0:00:14 Elapsed real time: 0:00:12
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:16 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:17 total=0:00:17
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  152  Alloctr  156  Proc 4130 
phase2. Routing result:
phase2. Both Dirs: Overflow = 16130 Max = 11 GRCs = 14576 (28.83%)
phase2. H routing: Overflow =  6510 Max = 11 (GRCs =  1) GRCs =  6566 (25.97%)
phase2. V routing: Overflow =  9620 Max = 10 (GRCs =  1) GRCs =  8010 (31.68%)
phase2. M1         Overflow =   344 Max =  3 (GRCs =  3) GRCs =   354 (1.40%)
phase2. M2         Overflow =  9611 Max = 10 (GRCs =  1) GRCs =  7985 (31.58%)
phase2. M3         Overflow =  6163 Max = 11 (GRCs =  1) GRCs =  6205 (24.54%)
phase2. M4         Overflow =     7 Max =  2 (GRCs =  2) GRCs =    23 (0.09%)
phase2. M5         Overflow =     1 Max =  1 (GRCs =  7) GRCs =     7 (0.03%)
phase2. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     2 Max =  1 (GRCs =  2) GRCs =     2 (0.01%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 432964.26
phase2. Layer M1 wire length = 23183.58
phase2. Layer M2 wire length = 32027.25
phase2. Layer M3 wire length = 27199.64
phase2. Layer M4 wire length = 138049.51
phase2. Layer M5 wire length = 95384.00
phase2. Layer M6 wire length = 52596.82
phase2. Layer M7 wire length = 45477.05
phase2. Layer M8 wire length = 12614.50
phase2. Layer M9 wire length = 6431.92
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 262527
phase2. Via VIA12SQ_C count = 79735
phase2. Via VIA23SQ_C count = 76994
phase2. Via VIA34SQ_C count = 55844
phase2. Via VIA45SQ count = 36313
phase2. Via VIA56SQ count = 7342
phase2. Via VIA67SQ_C count = 4784
phase2. Via VIA78SQ_C count = 1106
phase2. Via VIA89_C count = 409
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:01:08 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:01:13 total=0:01:14
[End of Whole Chip Routing] Stage (MB): Used   36  Alloctr   36  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  152  Alloctr  156  Proc 4130 

Information: Global Routing terminated early: false (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   = 35.38 %
Peak    vertical track utilization   = 123.53 %
Average horizontal track utilization = 35.09 %
Peak    horizontal track utilization = 260.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -3  Alloctr   -3  Proc    0 
[GR: Done] Total (MB): Used  150  Alloctr  153  Proc 4130 
GR Total stats:
[GR: Done] Elapsed real time: 0:01:11 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:01:25 total=0:01:25
[GR: Done] Stage (MB): Used  145  Alloctr  147  Proc   32 
[GR: Done] Total (MB): Used  150  Alloctr  153  Proc 4130 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[DBOUT] Elapsed real time: 0:00:00 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBOUT] Stage (MB): Used -134  Alloctr -136  Proc    0 
[DBOUT] Total (MB): Used    4  Alloctr    5  Proc 4130 
Final total stats:
[End of Global Routing] Elapsed real time: 0:01:11 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:01:25 total=0:01:25
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc   32 
[End of Global Routing] Total (MB): Used    4  Alloctr    5  Proc 4130 
Information: 32.34% of design has horizontal routing density above target_routing_density of 0.80.
Information: 20.01% of design has vertical routing density above target_routing_density of 0.80.
Running placement using 8 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.80, congestion_driven_max_util 0.93. (PLACE-027)
coarse place 100% done.
Information: Reducing cell density for 97.9% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.43 to 0.84. (PLACE-030)
Information: Coarse placer weighted wire length estimate = 4.2145e+09
eLpp: using low effort
eLpp: will optimize for scenario func_fast
eLpp: will optimize for scenario func_slow
Information: Activity for scenario func_fast was cached, no propagation required. (POW-005)
Information: Activity for scenario func_slow was cached, no propagation required. (POW-005)
eLpp: of 28047 nets, 7368 have non-zero toggle rates, with a max toggle rate of 0.400
eLpp: created weights for 28047 nets with range (0.9000 - 6.4922)
Start transferring placement data.
Information: using 28047 net weights with range (0.9 - 6.49221)
Information: Automatic timing control is enabled.
DTDP placement: scenario=func_slow
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.80, congestion_driven_max_util 0.93. (PLACE-027)
coarse place 50% done.
coarse place 60% done.
coarse place 70% done.
coarse place 80% done.
coarse place 90% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 4.58273e+09
Completed Timing-driven placement, Elapsed time =   0: 1:47 
Moved 25599 out of 30533 cells, ratio = 0.838404
Total displacement = 45314.136719(um)
Max displacement = 22.874201(um), id_stage_i/registers_i/U1094 (189.072006, 110.250000, 0) => (199.365494, 122.830704, 0)
Displacement histogram:
----------------------------------------------------------------
Fixing logic constant
Fixing logic constant
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core_4_placed.design'. (TIM-125)
Information: Design riscv_core_4_placed has 28049 nets, 0 global routed, 26 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: The RC mode used is CTO for design 'riscv_core'. (NEX-022)
Information: Design Average RC for design riscv_core_4_placed  (NEX-011)
Information: r = 2.489934 ohm/um, via_r = 0.489199 ohm/cut, c = 0.142559 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.777025 ohm/um, via_r = 0.580198 ohm/cut, c = 0.127647 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 28047, routed nets = 26, across physical hierarchy nets = 0, parasitics cached nets = 28047, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
----------------------------------------------------------------
Running legalize_placement
Start Legalization
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 536 total shapes.
Layer M2: cached 0 shapes out of 2896 total shapes.
Cached 0 vias out of 10925 total vias.

Legalizing Top Level Design riscv_core ... 
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     46479.9        30544        Yes DEFAULT_VA

Optimizing attract points
    Done attract points (1 sec)
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (2 sec)
Legalization complete (3 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  30544
number of references:               103
number of site rows:                359
number of locations attempted:   313505
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       27812 (411228 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.190 um ( 0.32 row height)
rms weighted cell displacement:   0.190 um ( 0.32 row height)
max cell displacement:            1.628 um ( 2.71 row height)
avg cell displacement:            0.144 um ( 0.24 row height)
avg weighted cell displacement:   0.144 um ( 0.24 row height)
number of cells moved:            25539
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: placeoptlc_11893 (SAEDRVT14_TIE0_4)
  Input location: (11.25,226.05)
  Legal location: (12.878,226.05)
  Displacement:   1.628 um ( 2.71 row height)
Cell: placeoptlc_11895 (SAEDRVT14_TIE0_4)
  Input location: (11.25,226.05)
  Legal location: (12.064,224.85)
  Displacement:   1.450 um ( 2.42 row height)
Cell: placeoptlc_11899 (SAEDRVT14_TIE1_4)
  Input location: (11.25,11.25)
  Legal location: (11.916,12.45)
  Displacement:   1.372 um ( 2.29 row height)
Cell: placeoptlc_11891 (SAEDRVT14_TIE0_4)
  Input location: (11.25,225.45)
  Legal location: (11.25,224.25)
  Displacement:   1.200 um ( 2.00 row height)
Cell: placeoptlc_11900 (SAEDRVT14_TIE1_4)
  Input location: (11.25,11.25)
  Legal location: (11.25,12.45)
  Displacement:   1.200 um ( 2.00 row height)
Cell: placeoptlc_11896 (SAEDRVT14_TIE0_4)
  Input location: (11.25,226.05)
  Legal location: (11.25,224.85)
  Displacement:   1.200 um ( 2.00 row height)
Cell: placeoptlc_11782 (SAEDRVT14_TIE0_4)
  Input location: (11.25,11.25)
  Legal location: (12.064,11.85)
  Displacement:   1.011 um ( 1.69 row height)
Cell: placeoptlc_11894 (SAEDRVT14_TIE0_4)
  Input location: (11.25,226.05)
  Legal location: (12.064,225.45)
  Displacement:   1.011 um ( 1.69 row height)
Cell: id_stage_i/U432 (SAEDRVT14_AO221_4)
  Input location: (93.3837,159.105)
  Legal location: (93.168,160.05)
  Displacement:   0.970 um ( 1.62 row height)
Cell: placeoptlc_12007 (SAEDRVT14_TIE0_4)
  Input location: (163.838,71.85)
  Legal location: (162.876,71.85)
  Displacement:   0.962 um ( 1.60 row height)

Completed Legalization, Elapsed time =   0: 0:11 
Moved 25524 out of 30529 cells, ratio = 0.836058
Total displacement = 10132.345703(um)
Max displacement = 2.014000(um), placeoptlc_11895 (11.250000, 226.649994, 4) => (12.064000, 225.449997, 4)
Displacement histogram:
Information: The net parasitics of block riscv_core are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core_4_placed.design'. (TIM-125)
Information: Design riscv_core_4_placed has 28045 nets, 0 global routed, 26 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: The RC mode used is CTO for design 'riscv_core'. (NEX-022)
Information: Design Average RC for design riscv_core_4_placed  (NEX-011)
Information: r = 2.489934 ohm/um, via_r = 0.489199 ohm/cut, c = 0.142559 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.777025 ohm/um, via_r = 0.580198 ohm/cut, c = 0.127647 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 28043, routed nets = 26, across physical hierarchy nets = 0, parasitics cached nets = 28043, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Done with post-clock timing-driven placement.


npo-clock-opt optimization Phase 9 Iter  1          0.00      0.00         0       0.018  56382448.00           2.160
Running final optimization step.
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (112500 112500) (2270340 2266500)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2

Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
npo-clock-opt optimization Phase 10 Iter  1         0.00      0.00         0       0.018  56382448.00           2.163
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
npo-clock-opt optimization Phase 10 Iter  2         0.00      0.00         0       0.018  56382448.00           2.164
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
npo-clock-opt optimization Phase 10 Iter  3         0.00      0.00         0       0.018  56382448.00           2.164

CCL: Total Usage Adjustment : 1
route.global.debug_compact_coef 4
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 9 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_MM_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OR3_4/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUX2_4/D0 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_6/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_CKGTPLT_V5_3/SE has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_4/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO2BB2_V1_4/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/C1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO32_4/A1 has no valid via regions. (ZRT-044)
Warning: Via regions for port SAEDRVT14_OA33_4/B3 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_4/B2 may block other ports completely. (ZRT-045)
Warning: Standard cell pin SAEDRVT14_OA33_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_MM_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B2 has no valid via regions. (ZRT-044)
Loading parastics information to the router ...
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
parastics information loaded to the router.
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: RC layer preference is turned on for this design. (ZRT-613)
Updating congestion ...
Updating congestion ...
route.global.debug_compact_coef 1
INFO: Derive row count 24 from GR congestion map (99/4)
INFO: Derive col count 24 from GR congestion map (99/4)
npo-clock-opt optimization Phase 11 Iter  1         0.00      0.00         0       0.018  56382448.00           2.166
npo-clock-opt optimization Phase 11 Iter  2         0.00      0.00         0       0.018  56382448.00           2.166
npo-clock-opt optimization Phase 11 Iter  3         0.00      0.00         0       0.018  56382448.00           2.166
npo-clock-opt optimization Phase 11 Iter  4         0.00      0.00         0       0.018  56382448.00           2.166
npo-clock-opt optimization Phase 11 Iter  5         0.00      0.00         0       0.018  56382448.00           2.167
npo-clock-opt optimization Phase 11 Iter  6         0.00      0.00         0       0.018  56382448.00           2.167
npo-clock-opt optimization Phase 11 Iter  7         0.00      0.00         0       0.018  56382448.00           2.167
npo-clock-opt optimization Phase 11 Iter  8         0.00      0.00         0       0.018  56382448.00           2.167
npo-clock-opt optimization Phase 11 Iter  9         0.00      0.00         0       0.018  56382448.00           2.168
npo-clock-opt optimization Phase 11 Iter 10         0.00      0.00         0       0.018  56382448.00           2.168
npo-clock-opt optimization Phase 11 Iter 11         0.00      0.00         0       0.018  56382448.00           2.168
npo-clock-opt optimization Phase 11 Iter 12         0.00      0.00         0       0.018  56382448.00           2.168
npo-clock-opt optimization Phase 11 Iter 13         0.00      0.00         0       0.018  56382448.00           2.168
npo-clock-opt optimization Phase 11 Iter 14         0.00      0.00         0       0.018  56382448.00           2.168
npo-clock-opt optimization Phase 11 Iter 15         0.00      0.00         0       0.018  56382448.00           2.168
npo-clock-opt optimization Phase 11 Iter 16         0.00      0.00         0       0.018  56382448.00           2.168
npo-clock-opt optimization Phase 11 Iter 17         0.00      0.00         0       0.018  56382448.00           2.168
npo-clock-opt optimization Phase 11 Iter 18         0.00      0.00         0       0.018  56382448.00           2.168
npo-clock-opt optimization Phase 11 Iter 19         0.00      0.00         0       0.018  56382448.00           2.168
npo-clock-opt optimization Phase 11 Iter 20         0.00      0.00         0       0.018  56382448.00           2.169
npo-clock-opt optimization Phase 11 Iter 21         0.00      0.00         0       0.018  56382448.00           2.169
npo-clock-opt optimization Phase 11 Iter 22         0.00      0.00         0       0.018  56382448.00           2.169

npo-clock-opt optimization Phase 12 Iter  1         0.00      0.00         0       0.018  56382448.00           2.170
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483648.design
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483649.design
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483653.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483649.design (time 0s)
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483648.design (time 0s)
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483653.design (time 0s)
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483650.design
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483651.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483651.design (time 0s)
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483652.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483650.design (time 0s)
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483652.design (time 0s)
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483654.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483654.design (time 0s)
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483655.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483655.design (time 0s)

npo-clock-opt optimization Phase 13 Iter  1         0.00      0.00         0       0.018  56380492.00           2.171

Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
npo-clock-opt optimization Phase 14 Iter  1         0.00      0.00         0       0.018  56476340.00           2.172
npo-clock-opt optimization Phase 14 Iter  2         0.00      0.00         0       0.018  56476340.00           2.173
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483648.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483648.design (time 0s)
npo-clock-opt optimization Phase 14 Iter  3         0.00      0.00         0       0.018  56476340.00           2.173
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483648.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483648.design (time 0s)

npo-clock-opt optimization Phase 15 Iter  1         0.00      0.00         0       0.018  56476340.00           2.173

CCL: Total Usage Adjustment : 1
route.global.debug_compact_coef 4
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 9 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_MM_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_6/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OR3_4/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUX2_4/D0 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO2BB2_V1_4/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_4/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_CKGTPLT_V5_3/SE has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/C1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO32_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_MM_3/A1 has no valid via regions. (ZRT-044)
Warning: Via regions for port SAEDRVT14_OA33_4/B3 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_4/B2 may block other ports completely. (ZRT-045)
Warning: Standard cell pin SAEDRVT14_OA33_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B2 has no valid via regions. (ZRT-044)
Loading parastics information to the router ...
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
parastics information loaded to the router.
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: RC layer preference is turned on for this design. (ZRT-613)
Updating congestion ...
Updating congestion ...
route.global.debug_compact_coef 1
INFO: Derive row count 24 from GR congestion map (99/4)
INFO: Derive col count 24 from GR congestion map (99/4)
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
npo-clock-opt optimization Phase 16 Iter  1         0.00      0.00         0       0.018  56476340.00           2.176
npo-clock-opt optimization Phase 16 Iter  2         0.00      0.00         0       0.018  56476340.00           2.176
npo-clock-opt optimization Phase 16 Iter  3         0.00      0.00         0       0.018  56476340.00           2.176
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 16 Iter  4         0.00      0.00         0       0.018  56476340.00           2.176
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 16 Iter  5         0.00      0.00         0       0.018  56476340.00           2.177
npo-clock-opt optimization Phase 16 Iter  6         0.00      0.00         0       0.018  56476340.00           2.177
npo-clock-opt optimization Phase 16 Iter  7         0.00      0.00         0       0.018  56476340.00           2.177
npo-clock-opt optimization Phase 16 Iter  8         0.00      0.00         0       0.018  56476340.00           2.177
npo-clock-opt optimization Phase 16 Iter  9         0.00      0.00         0       0.018  56476340.00           2.177
npo-clock-opt optimization Phase 16 Iter 10         0.00      0.00         0       0.018  56476340.00           2.177
npo-clock-opt optimization Phase 16 Iter 11         0.00      0.00         0       0.018  56476340.00           2.177
npo-clock-opt optimization Phase 16 Iter 12         0.00      0.00         0       0.018  56476340.00           2.177
npo-clock-opt optimization Phase 16 Iter 13         0.00      0.00         0       0.018  56476340.00           2.177
npo-clock-opt optimization Phase 16 Iter 14         0.00      0.00         0       0.018  56476340.00           2.177
npo-clock-opt optimization Phase 16 Iter 15         0.00      0.00         0       0.018  56476340.00           2.177
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 16 Iter 16         0.00      0.00         0       0.018  56476340.00           2.178
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 16 Iter 17         0.00      0.00         0       0.018  56476340.00           2.178
npo-clock-opt optimization Phase 16 Iter 18         0.00      0.00         0       0.018  56476340.00           2.179

npo-clock-opt optimization Phase 17 Iter  1         0.00      0.00         0       0.018  56476340.00           2.179
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483649.design
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483648.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483649.design (time 0s)
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483648.design (time 0s)
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483650.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483650.design (time 0s)
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483653.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483653.design (time 0s)
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483652.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483652.design (time 0s)
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483651.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483651.design (time 0s)
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483655.design
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483654.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483655.design (time 0s)
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483654.design (time 0s)

npo-clock-opt optimization Phase 18 Iter  1         0.00      0.00         0       0.018  56476340.00           2.180

npo-clock-opt optimization Phase 19 Iter  1         0.00      0.00         0       0.018  56476340.00           2.180

npo-clock-opt optimization Phase 20 Iter  1         0.00      0.00         0       0.018  56479380.00           2.181

Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
npo-clock-opt optimization Phase 21 Iter  1         0.00      0.00         0       0.018  56479380.00           2.182

Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
npo-clock-opt optimization Phase 22 Iter  1         0.00      0.00         0       0.018  56423800.00           2.183
npo-clock-opt optimization Phase 22 Iter  2         0.00      0.00         0       0.018  56423800.00           2.184
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483648.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483648.design (time 0s)
npo-clock-opt optimization Phase 22 Iter  3         0.00      0.00         0       0.018  56423800.00           2.184
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483648.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483648.design (time 0s)

npo-clock-opt optimization Phase 23 Iter  1         0.00      0.00         0       0.018  56423800.00           2.184
npo-clock-opt optimization Phase 23 Iter  2         0.00      0.00         0       0.018  56423800.00           2.184
npo-clock-opt optimization Phase 23 Iter  3         0.00      0.00         0       0.018  56423800.00           2.184
npo-clock-opt optimization Phase 23 Iter  4         0.00      0.00         0       0.018  56423800.00           2.184

npo-clock-opt optimization Phase 24 Iter  1         0.00      0.00         0       0.018  56423800.00           2.185

npo-clock-opt optimization Phase 25 Iter  1         0.00      0.00         0       0.018  56423800.00           2.185

npo-clock-opt optimization Phase 26 Iter  1         0.00      0.00         0       0.018  56423800.00           2.185
----------------------------------------------------------------
running legalize_placement
Information: The net parasitics of block riscv_core are cleared. (TIM-123)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 536 total shapes.
Layer M2: cached 0 shapes out of 2896 total shapes.
Cached 0 vias out of 10925 total vias.

Legalizing Top Level Design riscv_core ... 
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     46479.9        30542        Yes DEFAULT_VA

Optimizing attract points
    Done attract points (1 sec)
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (3 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  30542
number of references:               104
number of site rows:                359
number of locations attempted:   313489
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       27810 (411200 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.014 um ( 0.02 row height)
rms weighted cell displacement:   0.014 um ( 0.02 row height)
max cell displacement:            1.450 um ( 2.42 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                9
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: placeoptlc_12450 (SAEDRVT14_TIE0_4)
  Input location: (11.25,226.05)
  Legal location: (12.064,224.85)
  Displacement:   1.450 um ( 2.42 row height)
Cell: placeoptlc_11892 (SAEDRVT14_TIE0_4)
  Input location: (11.25,226.05)
  Legal location: (12.064,225.45)
  Displacement:   1.011 um ( 1.69 row height)
Cell: placeoptlc_11780 (SAEDRVT14_TIE0_4)
  Input location: (11.25,11.85)
  Legal location: (11.916,12.45)
  Displacement:   0.896 um ( 1.49 row height)
Cell: placeoptlc_12446 (SAEDRVT14_TIE0_4)
  Input location: (11.25,11.25)
  Legal location: (11.916,11.85)
  Displacement:   0.896 um ( 1.49 row height)
Cell: placeoptlc_12448 (SAEDRVT14_TIE0_4)
  Input location: (11.25,226.05)
  Legal location: (12.064,226.05)
  Displacement:   0.814 um ( 1.36 row height)
Cell: placeoptlc_12445 (SAEDRVT14_TIE0_4)
  Input location: (11.25,11.25)
  Legal location: (12.064,11.25)
  Displacement:   0.814 um ( 1.36 row height)
Cell: placeoptlc_11897 (SAEDRVT14_TIE0_4)
  Input location: (12.064,226.05)
  Legal location: (12.878,226.05)
  Displacement:   0.814 um ( 1.36 row height)
Cell: placeoptlc_12449 (SAEDRVT14_TIE0_4)
  Input location: (11.25,226.05)
  Legal location: (11.25,225.45)
  Displacement:   0.600 um ( 1.00 row height)
Cell: placeoptlc_12451 (SAEDRVT14_TIE1_4)
  Input location: (11.25,11.25)
  Legal location: (11.25,11.85)
  Displacement:   0.600 um ( 1.00 row height)
Cell: if_stage_i/U163 (SAEDRVT14_AOI222_4)
  Input location: (128.836,26.25)
  Legal location: (128.836,26.25)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 9.084
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core_4_placed.design'. (TIM-125)
Information: Design riscv_core_4_placed has 28043 nets, 0 global routed, 26 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: The RC mode used is CTO for design 'riscv_core'. (NEX-022)
Information: Design Average RC for design riscv_core_4_placed  (NEX-011)
Information: r = 2.489934 ohm/um, via_r = 0.489199 ohm/cut, c = 0.142559 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.777025 ohm/um, via_r = 0.580198 ohm/cut, c = 0.127647 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 28041, routed nets = 26, across physical hierarchy nets = 0, parasitics cached nets = 28041, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)

CCL: Total Usage Adjustment : 1
route.global.debug_compact_coef 4
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 9 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_MM_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_6/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OR3_4/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_4/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUX2_4/D0 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO2BB2_V1_4/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_CKGTPLT_V5_3/SE has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/C1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO32_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_MM_3/A1 has no valid via regions. (ZRT-044)
Warning: Via regions for port SAEDRVT14_OA33_4/B3 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_4/B2 may block other ports completely. (ZRT-045)
Warning: Standard cell pin SAEDRVT14_OA33_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_3/A1 has no valid via regions. (ZRT-044)
Loading parastics information to the router ...
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
parastics information loaded to the router.
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: RC layer preference is turned on for this design. (ZRT-613)
Updating congestion ...
Updating congestion ...
route.global.debug_compact_coef 1
INFO: Derive row count 24 from GR congestion map (99/4)
INFO: Derive col count 24 from GR congestion map (99/4)
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
npo-clock-opt optimization Phase 27 Iter  1         0.00      0.00         1       0.018  56423800.00           2.191
npo-clock-opt optimization Phase 27 Iter  2         0.00      0.00         0       0.018  56423800.00           2.192
npo-clock-opt optimization Phase 27 Iter  3         0.00      0.00         0       0.018  56423800.00           2.192
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 27 Iter  4         0.00      0.00         0       0.018  56423800.00           2.192
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 27 Iter  5         0.00      0.00         0       0.018  56423800.00           2.192
npo-clock-opt optimization Phase 27 Iter  6         0.00      0.00         0       0.018  56423800.00           2.193
npo-clock-opt optimization Phase 27 Iter  7         0.00      0.00         0       0.018  56423800.00           2.193
npo-clock-opt optimization Phase 27 Iter  8         0.00      0.00         0       0.018  56423800.00           2.193
npo-clock-opt optimization Phase 27 Iter  9         0.00      0.00         0       0.018  56423800.00           2.193
npo-clock-opt optimization Phase 27 Iter 10         0.00      0.00         0       0.018  56423800.00           2.193
npo-clock-opt optimization Phase 27 Iter 11         0.00      0.00         0       0.018  56423800.00           2.193
npo-clock-opt optimization Phase 27 Iter 12         0.00      0.00         0       0.018  56423800.00           2.193
npo-clock-opt optimization Phase 27 Iter 13         0.00      0.00         0       0.018  56423800.00           2.193
npo-clock-opt optimization Phase 27 Iter 14         0.00      0.00         0       0.018  56423800.00           2.193
npo-clock-opt optimization Phase 27 Iter 15         0.00      0.00         0       0.018  56423800.00           2.193
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 27 Iter 16         0.00      0.00         0       0.018  56423800.00           2.194
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 27 Iter 17         0.00      0.00         0       0.018  56423800.00           2.194
npo-clock-opt optimization Phase 27 Iter 18         0.00      0.00         0       0.018  56423800.00           2.194

npo-clock-opt optimization Phase 28 Iter  1         0.00      0.00         0       0.018  56423800.00           2.195
npo-clock-opt optimization Phase 28 Iter  2         0.00      0.00         0       0.018  56423800.00           2.195
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483648.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483648.design (time 0s)
npo-clock-opt optimization Phase 28 Iter  3         0.00      0.00         0       0.018  56423800.00           2.195
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483648.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483648.design (time 0s)

npo-clock-opt optimization Phase 29 Iter  1         0.00      0.00         0       0.018  56423800.00           2.195
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
npo-clock-opt optimization Phase 29 Iter  2         0.00      0.00         0       0.018  56423800.00           2.196
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483648.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483648.design (time 0s)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
npo-clock-opt optimization Phase 29 Iter  3         0.00      0.00         0       0.018  56423800.00           2.198
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner fast for worst leakage corner
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: Nominal = 0.008615  Design MT = inf  Target = 0.057595 (6.686 nominal)  MaxRC = 0.036821
Begin building search trees for block riscv_core:SCRATCH_DESIGN_2147483648.design
Done building search trees for block riscv_core:SCRATCH_DESIGN_2147483648.design (time 0s)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)

npo-clock-opt optimization Phase 30 Iter  1         0.00      0.00         0       0.018  56423800.00           2.200
----------------------------------------------------------------
running legalize_placement
Information: The net parasitics of block riscv_core are cleared. (TIM-123)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 536 total shapes.
Layer M2: cached 0 shapes out of 2896 total shapes.
Cached 0 vias out of 10925 total vias.

Legalizing Top Level Design riscv_core ... 
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ss0p6vm40c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     46479.9        30542        Yes DEFAULT_VA

Optimizing attract points
    Done attract points (1 sec)
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (2 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  30542
number of references:               104
number of site rows:                359
number of locations attempted:   313489
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       27810 (411200 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: if_stage_i/U158 (SAEDRVT14_AOI222_4)
  Input location: (130.094,25.65)
  Legal location: (130.094,25.65)
  Displacement:   0.000 um ( 0.00 row height)
Cell: load_store_unit_i/U372 (SAEDRVT14_AO33_4)
  Input location: (225.554,139.05)
  Legal location: (225.554,139.05)
  Displacement:   0.000 um ( 0.00 row height)
Cell: load_store_unit_i/U371 (SAEDRVT14_AO33_4)
  Input location: (224,140.85)
  Legal location: (224,140.85)
  Displacement:   0.000 um ( 0.00 row height)
Cell: id_stage_i/controller_i/U112 (SAEDRVT14_AO33_4)
  Input location: (143.192,144.45)
  Legal location: (143.192,144.45)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ex_stage_i/alu_i/U151 (SAEDRVT14_AO222_4)
  Input location: (215.712,188.85)
  Legal location: (215.712,188.85)
  Displacement:   0.000 um ( 0.00 row height)
Cell: id_stage_i/controller_i/U95 (SAEDRVT14_AO33_4)
  Input location: (144.08,143.25)
  Legal location: (144.08,143.25)
  Displacement:   0.000 um ( 0.00 row height)
Cell: id_stage_i/decoder_i/U604 (SAEDRVT14_AO33_4)
  Input location: (69.192,64.65)
  Legal location: (69.192,64.65)
  Displacement:   0.000 um ( 0.00 row height)
Cell: id_stage_i/decoder_i/U479 (SAEDRVT14_AO33_4)
  Input location: (61.94,87.45)
  Legal location: (61.94,87.45)
  Displacement:   0.000 um ( 0.00 row height)
Cell: id_stage_i/decoder_i/U478 (SAEDRVT14_AO33_4)
  Input location: (61.866,88.05)
  Legal location: (61.866,88.05)
  Displacement:   0.000 um ( 0.00 row height)
Cell: if_stage_i/U163 (SAEDRVT14_AOI222_4)
  Input location: (128.836,26.25)
  Legal location: (128.836,26.25)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 9.004
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_core:riscv_core_4_placed.design'. (TIM-125)
Information: Design riscv_core_4_placed has 28043 nets, 0 global routed, 26 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: The RC mode used is CTO for design 'riscv_core'. (NEX-022)
Information: Design Average RC for design riscv_core_4_placed  (NEX-011)
Information: r = 2.489934 ohm/um, via_r = 0.489199 ohm/cut, c = 0.142559 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.777025 ohm/um, via_r = 0.580198 ohm/cut, c = 0.127647 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 28041, routed nets = 26, across physical hierarchy nets = 0, parasitics cached nets = 28041, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

npo-clock-opt optimization Phase 31 Iter  1         0.00      0.00         1       0.018  56423800.00           2.204

npo-clock-opt optimization Phase 32 Iter  1         0.00      0.00         0       0.018  56423800.00           2.204
route_group -all_clock_nets
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 9 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_6/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_MM_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OR3_4/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_CKGTPLT_V5_3/SE has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_4/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUX2_4/D0 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO2BB2_V1_4/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI222_4/C1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO32_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_MM_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_4/A1 has no valid via regions. (ZRT-044)
Warning: Via regions for port SAEDRVT14_OA33_4/B3 may block other ports completely. (ZRT-045)
Warning: Via regions for port SAEDRVT14_OA33_4/B2 may block other ports completely. (ZRT-045)
Warning: Standard cell pin SAEDRVT14_OA33_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI311_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI22_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3_3/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO33_4/B2 has no valid via regions. (ZRT-044)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  116  Alloctr  119  Proc 4066 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.debug_compact_coef                               :        1                   
global.deterministic                                    :        off                 
global.global_route_topology_style                      :        0                   
global.placement_timing_driven_mode                     :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
parastics information loaded to the router.
Constructing data structure ...
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Global cell size is adjusted to 2.5 times of standard cell row height.
Design statistics:
Design Bounding Box (0.00,0.00,238.28,237.90)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.03, min space = 0.04 pitch = 0.15
layer M2, dir Ver, min width = 0.03, min space = 0.04 pitch = 0.30
layer M3, dir Hor, min width = 0.03, min space = 0.04 pitch = 0.30
layer M4, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M5, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M6, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M7, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M8, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M9, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer MRDL, dir Ver, min width = 2.00, min space = 2.00 pitch = 0.60
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  117  Alloctr  120  Proc 4066 
Net statistics:
Total number of nets     = 28096
Number of nets to route  = 26
Number of single or zero port nets = 53
16 nets are partially connected,
 of which 16 are detail routed and 0 are global routed.
11 nets are fully connected,
 of which 11 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Build All Nets] Stage (MB): Used   10  Alloctr   10  Proc    0 
[End of Build All Nets] Total (MB): Used  128  Alloctr  130  Proc 4066 
Average gCell capacity  3.61     on layer (1)    M1
Average gCell capacity  3.29     on layer (2)    M2
Average gCell capacity  4.98     on layer (3)    M3
Average gCell capacity  12.48    on layer (4)    M4
Average gCell capacity  8.06     on layer (5)    M5
Average gCell capacity  6.61     on layer (6)    M6
Average gCell capacity  6.08     on layer (7)    M7
Average gCell capacity  6.62     on layer (8)    M8
Average gCell capacity  6.60     on layer (9)    M9
Average gCell capacity  2.48     on layer (10)   MRDL
Average number of tracks per gCell 9.98  on layer (1)    M1
Average number of tracks per gCell 5.01  on layer (2)    M2
Average number of tracks per gCell 5.00  on layer (3)    M3
Average number of tracks per gCell 12.49         on layer (4)    M4
Average number of tracks per gCell 12.47         on layer (5)    M5
Average number of tracks per gCell 12.49         on layer (6)    M6
Average number of tracks per gCell 12.47         on layer (7)    M7
Average number of tracks per gCell 12.49         on layer (8)    M8
Average number of tracks per gCell 12.47         on layer (9)    M9
Average number of tracks per gCell 2.50  on layer (10)   MRDL
Number of gCells = 252810
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    3  Alloctr    4  Proc    0 
[End of Build Congestion map] Total (MB): Used  132  Alloctr  134  Proc 4066 
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[End of Build Data] Stage (MB): Used   15  Alloctr   15  Proc    0 
[End of Build Data] Total (MB): Used  132  Alloctr  135  Proc 4066 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  132  Alloctr  135  Proc 4066 
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  132  Alloctr  135  Proc 4066 
Initial. Routing result:
Initial. Both Dirs: Overflow =     1 Max = 1 GRCs =     2 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.01%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 6.74
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 2.78
Initial. Layer M3 wire length = 3.96
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 10
Initial. Via VIA12SQ_C count = 0
Initial. Via VIA23SQ_C count = 10
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ count = 0
Initial. Via VIA56SQ count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  132  Alloctr  135  Proc 4066 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 1 GRCs =     1 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 8.45
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 2.99
phase1. Layer M3 wire length = 5.46
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 11
phase1. Via VIA12SQ_C count = 0
phase1. Via VIA23SQ_C count = 11
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ count = 0
phase1. Via VIA56SQ count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:02 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[End of Whole Chip Routing] Stage (MB): Used   15  Alloctr   15  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  132  Alloctr  135  Proc 4066 

Information: Global Routing terminated early: true (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   =  1.61 %
Peak    vertical track utilization   = 87.50 %
Average horizontal track utilization =  2.10 %
Peak    horizontal track utilization = 60.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -3  Alloctr   -3  Proc    0 
[GR: Done] Total (MB): Used  129  Alloctr  131  Proc 4066 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:02 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[GR: Done] Stage (MB): Used   12  Alloctr   12  Proc    0 
[GR: Done] Total (MB): Used  129  Alloctr  131  Proc 4066 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:02 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:07
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used  116  Alloctr  119  Proc 4066 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        false               
track.timing_driven                                     :        false               

Information: Using 8 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Read routes] Total (MB): Used  117  Alloctr  119  Proc 4066 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/53      
Routed partition 2/53      
Routed partition 3/53      
Routed partition 4/53      
Routed partition 5/53      
Routed partition 6/53      
Routed partition 7/53      
Routed partition 8/53      
Routed partition 9/53      
Routed partition 10/53     
Routed partition 11/53     
Routed partition 12/53     
Routed partition 13/53     
Routed partition 14/53     
Routed partition 15/53     
Routed partition 16/53     
Routed partition 17/53     
Routed partition 18/53     
Routed partition 19/53     
Routed partition 20/53     
Routed partition 21/53     
Routed partition 22/53     
Routed partition 23/53     
Routed partition 24/53     
Routed partition 25/53     
Routed partition 26/53     
Routed partition 27/53     
Routed partition 28/53     
Routed partition 29/53     
Routed partition 30/53     
Routed partition 31/53     
Routed partition 32/53     
Routed partition 33/53     
Routed partition 34/53     
Routed partition 35/53     
Routed partition 36/53     
Routed partition 37/53     
Routed partition 38/53     
Routed partition 39/53     
Routed partition 40/53     
Routed partition 41/53     
Routed partition 42/53     
Routed partition 43/53     
Routed partition 44/53     
Routed partition 45/53     
Routed partition 46/53     
Routed partition 47/53     
Routed partition 48/53     
Routed partition 49/53     
Routed partition 50/53     
Routed partition 51/53     
Routed partition 52/53     
Routed partition 53/53     

Assign Vertical partitions, iteration 0
Routed partition 1/53      
Routed partition 2/53      
Routed partition 4/53      
Routed partition 5/53      
Routed partition 6/53      
Routed partition 7/53      
Routed partition 7/53      
Routed partition 8/53      
Routed partition 9/53      
Routed partition 10/53     
Routed partition 11/53     
Routed partition 12/53     
Routed partition 13/53     
Routed partition 14/53     
Routed partition 15/53     
Routed partition 16/53     
Routed partition 17/53     
Routed partition 18/53     
Routed partition 19/53     
Routed partition 20/53     
Routed partition 21/53     
Routed partition 22/53     
Routed partition 23/53     
Routed partition 24/53     
Routed partition 25/53     
Routed partition 26/53     
Routed partition 27/53     
Routed partition 28/53     
Routed partition 29/53     
Routed partition 30/53     
Routed partition 31/53     
Routed partition 32/53     
Routed partition 33/53     
Routed partition 34/53     
Routed partition 35/53     
Routed partition 36/53     
Routed partition 37/53     
Routed partition 38/53     
Routed partition 39/53     
Routed partition 40/53     
Routed partition 41/53     
Routed partition 42/53     
Routed partition 43/53     
Routed partition 44/53     
Routed partition 45/53     
Routed partition 46/53     
Routed partition 47/53     
Routed partition 48/53     
Routed partition 49/53     
Routed partition 50/53     
Routed partition 51/53     
Routed partition 52/53     
Routed partition 53/53     

Number of wires with overlap after iteration 0 = 94 of 134


[Track Assign: Iteration 0] Elapsed real time: 0:00:01 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Track Assign: Iteration 0] Stage (MB): Used    7  Alloctr    7  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  120  Alloctr  122  Proc 4066 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/53      
Routed partition 2/53      
Routed partition 3/53      
Routed partition 4/53      
Routed partition 5/53      
Routed partition 6/53      
Routed partition 7/53      
Routed partition 8/53      
Routed partition 9/53      
Routed partition 10/53     
Routed partition 11/53     
Routed partition 12/53     
Routed partition 13/53     
Routed partition 14/53     
Routed partition 15/53     
Routed partition 16/53     
Routed partition 17/53     
Routed partition 18/53     
Routed partition 19/53     
Routed partition 20/53     
Routed partition 21/53     
Routed partition 22/53     
Routed partition 23/53     
Routed partition 24/53     
Routed partition 25/53     
Routed partition 26/53     
Routed partition 27/53     
Routed partition 28/53     
Routed partition 29/53     
Routed partition 30/53     
Routed partition 31/53     
Routed partition 32/53     
Routed partition 33/53     
Routed partition 34/53     
Routed partition 35/53     
Routed partition 36/53     
Routed partition 37/53     
Routed partition 38/53     
Routed partition 39/53     
Routed partition 40/53     
Routed partition 41/53     
Routed partition 42/53     
Routed partition 43/53     
Routed partition 44/53     
Routed partition 45/53     
Routed partition 46/53     
Routed partition 47/53     
Routed partition 48/53     
Routed partition 49/53     
Routed partition 50/53     
Routed partition 51/53     
Routed partition 52/53     
Routed partition 53/53     

Assign Vertical partitions, iteration 1
Routed partition 1/53      
Routed partition 2/53      
Routed partition 3/53      
Routed partition 4/53      
Routed partition 5/53      
Routed partition 6/53      
Routed partition 7/53      
Routed partition 8/53      
Routed partition 9/53      
Routed partition 10/53     
Routed partition 11/53     
Routed partition 12/53     
Routed partition 13/53     
Routed partition 14/53     
Routed partition 15/53     
Routed partition 16/53     
Routed partition 17/53     
Routed partition 18/53     
Routed partition 19/53     
Routed partition 20/53     
Routed partition 21/53     
Routed partition 22/53     
Routed partition 23/53     
Routed partition 24/53     
Routed partition 25/53     
Routed partition 26/53     
Routed partition 27/53     
Routed partition 28/53     
Routed partition 29/53     
Routed partition 30/53     
Routed partition 31/53     
Routed partition 32/53     
Routed partition 33/53     
Routed partition 34/53     
Routed partition 35/53     
Routed partition 36/53     
Routed partition 37/53     
Routed partition 38/53     
Routed partition 39/53     
Routed partition 40/53     
Routed partition 41/53     
Routed partition 42/53     
Routed partition 43/53     
Routed partition 44/53     
Routed partition 45/53     
Routed partition 46/53     
Routed partition 47/53     
Routed partition 48/53     
Routed partition 49/53     
Routed partition 50/53     
Routed partition 51/53     
Routed partition 52/53     
Routed partition 53/53     

[Track Assign: Iteration 1] Elapsed real time: 0:00:03 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:12
[Track Assign: Iteration 1] Stage (MB): Used    7  Alloctr    7  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  120  Alloctr  122  Proc 4066 

Number of wires with overlap after iteration 1 = 76 of 111


Wire length and via report:
---------------------------
Number of M1 wires: 0             : 0
Number of M2 wires: 78           VIA12SQ_C: 0
Number of M3 wires: 33           VIA23SQ_C: 61
Number of M4 wires: 0            VIA34SQ_C: 0
Number of M5 wires: 0            VIA45SQ: 0
Number of M6 wires: 0            VIA56SQ: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 111               vias: 61

Total M1 wire length: 0.0
Total M2 wire length: 22.6
Total M3 wire length: 16.9
Total M4 wire length: 0.0
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 39.5

Longest M1 wire length: 0.0
Longest M2 wire length: 1.2
Longest M3 wire length: 1.5
Longest M4 wire length: 0.0
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:03 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Track Assign: Done] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Done] Total (MB): Used  114  Alloctr  116  Proc 4066 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :        true                
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    8  Alloctr    8  Proc    0 
[Dr init] Total (MB): Used  122  Alloctr  125  Proc 4066 
Total number of nets = 28096, of which 0 are not extracted
Total number of open nets = 28016, of which 0 are frozen
Information: Using 8 threads for routing. (ZRT-444)

Switch to reduced partition bloat for speedup (DRC report is not accurate)
Start DR iteration 0: uniform partition
Routed  29/1600 Partitions, Violations =        0
Routed  37/1600 Partitions, Violations =        0
Routed  38/1600 Partitions, Violations =        0
Routed  73/1600 Partitions, Violations =        0
Routed  74/1600 Partitions, Violations =        0
Routed  75/1600 Partitions, Violations =        0
Routed  76/1600 Partitions, Violations =        0
Routed  77/1600 Partitions, Violations =        0
Routed  78/1600 Partitions, Violations =        0
Routed  79/1600 Partitions, Violations =        0
Routed  81/1600 Partitions, Violations =        1
Routed  361/1600 Partitions, Violations =       3
Routed  362/1600 Partitions, Violations =       3
Routed  363/1600 Partitions, Violations =       3
Routed  364/1600 Partitions, Violations =       3
Routed  366/1600 Partitions, Violations =       3
Routed  367/1600 Partitions, Violations =       3
Routed  369/1600 Partitions, Violations =       3
Routed  378/1600 Partitions, Violations =       5
Routed  379/1600 Partitions, Violations =       14
Routed  380/1600 Partitions, Violations =       14
Routed  381/1600 Partitions, Violations =       14
Routed  391/1600 Partitions, Violations =       14
Routed  392/1600 Partitions, Violations =       22
Routed  394/1600 Partitions, Violations =       40
Routed  395/1600 Partitions, Violations =       58
Routed  396/1600 Partitions, Violations =       58
Routed  406/1600 Partitions, Violations =       58
Routed  413/1600 Partitions, Violations =       61
Routed  414/1600 Partitions, Violations =       61
Routed  415/1600 Partitions, Violations =       56
Routed  416/1600 Partitions, Violations =       76
Routed  419/1600 Partitions, Violations =       64
Routed  425/1600 Partitions, Violations =       76
Routed  426/1600 Partitions, Violations =       76
Routed  427/1600 Partitions, Violations =       100
Routed  428/1600 Partitions, Violations =       100
Routed  506/1600 Partitions, Violations =       106
Routed  507/1600 Partitions, Violations =       106
Routed  508/1600 Partitions, Violations =       106
Routed  509/1600 Partitions, Violations =       119
Routed  510/1600 Partitions, Violations =       119
Routed  525/1600 Partitions, Violations =       139
Routed  526/1600 Partitions, Violations =       154
Routed  527/1600 Partitions, Violations =       162
Routed  528/1600 Partitions, Violations =       162
Routed  529/1600 Partitions, Violations =       162
Routed  530/1600 Partitions, Violations =       183
Routed  543/1600 Partitions, Violations =       183
Routed  544/1600 Partitions, Violations =       183
Routed  545/1600 Partitions, Violations =       183
Routed  546/1600 Partitions, Violations =       224
Routed  547/1600 Partitions, Violations =       224
Routed  548/1600 Partitions, Violations =       224
Routed  584/1600 Partitions, Violations =       239
Routed  585/1600 Partitions, Violations =       239
Routed  586/1600 Partitions, Violations =       239
Routed  587/1600 Partitions, Violations =       239
Routed  588/1600 Partitions, Violations =       247
Routed  590/1600 Partitions, Violations =       247
Routed  591/1600 Partitions, Violations =       247
Routed  592/1600 Partitions, Violations =       225
Routed  593/1600 Partitions, Violations =       243
Routed  597/1600 Partitions, Violations =       233
Routed  598/1600 Partitions, Violations =       259
Routed  599/1600 Partitions, Violations =       293
Routed  601/1600 Partitions, Violations =       317
Routed  608/1600 Partitions, Violations =       317
Routed  612/1600 Partitions, Violations =       351
Routed  613/1600 Partitions, Violations =       344
Routed  614/1600 Partitions, Violations =       344
Routed  615/1600 Partitions, Violations =       361
Routed  617/1600 Partitions, Violations =       361
Routed  618/1600 Partitions, Violations =       404
Routed  620/1600 Partitions, Violations =       404
Routed  621/1600 Partitions, Violations =       432
Routed  622/1600 Partitions, Violations =       432
Routed  624/1600 Partitions, Violations =       432
Routed  625/1600 Partitions, Violations =       448
Routed  635/1600 Partitions, Violations =       477
Routed  646/1600 Partitions, Violations =       493
Routed  648/1600 Partitions, Violations =       493
Routed  656/1600 Partitions, Violations =       491
Routed  668/1600 Partitions, Violations =       513
Routed  674/1600 Partitions, Violations =       501
Routed  680/1600 Partitions, Violations =       515
Routed  696/1600 Partitions, Violations =       559
Routed  697/1600 Partitions, Violations =       559
Routed  705/1600 Partitions, Violations =       611
Routed  713/1600 Partitions, Violations =       611
Routed  721/1600 Partitions, Violations =       664
Routed  728/1600 Partitions, Violations =       669
Routed  736/1600 Partitions, Violations =       773
Routed  745/1600 Partitions, Violations =       820
Routed  755/1600 Partitions, Violations =       917
Routed  760/1600 Partitions, Violations =       961
Routed  768/1600 Partitions, Violations =       1041
Routed  776/1600 Partitions, Violations =       1068
Routed  790/1600 Partitions, Violations =       1116
Routed  793/1600 Partitions, Violations =       1116
Routed  800/1600 Partitions, Violations =       1151
Routed  808/1600 Partitions, Violations =       1225
Routed  816/1600 Partitions, Violations =       1264
Routed  824/1600 Partitions, Violations =       1337
Routed  832/1600 Partitions, Violations =       1364
Routed  842/1600 Partitions, Violations =       1389
Routed  848/1600 Partitions, Violations =       1440
Routed  856/1600 Partitions, Violations =       1445
Routed  864/1600 Partitions, Violations =       1487
Routed  872/1600 Partitions, Violations =       1523
Routed  880/1600 Partitions, Violations =       1632
Routed  892/1600 Partitions, Violations =       1644
Routed  896/1600 Partitions, Violations =       1669
Routed  904/1600 Partitions, Violations =       1710
Routed  913/1600 Partitions, Violations =       1736
Routed  921/1600 Partitions, Violations =       1740
Routed  928/1600 Partitions, Violations =       1791
Routed  936/1600 Partitions, Violations =       1837
Routed  944/1600 Partitions, Violations =       1915
Routed  954/1600 Partitions, Violations =       2042
Routed  963/1600 Partitions, Violations =       2054
Routed  968/1600 Partitions, Violations =       2017
Routed  976/1600 Partitions, Violations =       2144
Routed  984/1600 Partitions, Violations =       2173
Routed  992/1600 Partitions, Violations =       2302
Routed  1000/1600 Partitions, Violations =      2325
Routed  1008/1600 Partitions, Violations =      2386
Routed  1016/1600 Partitions, Violations =      2493
Routed  1024/1600 Partitions, Violations =      2608
Routed  1032/1600 Partitions, Violations =      2672
Routed  1040/1600 Partitions, Violations =      2720
Routed  1048/1600 Partitions, Violations =      2772
Routed  1056/1600 Partitions, Violations =      2819
Routed  1064/1600 Partitions, Violations =      2894
Routed  1072/1600 Partitions, Violations =      2955
Routed  1080/1600 Partitions, Violations =      3047
Routed  1088/1600 Partitions, Violations =      3190
Routed  1096/1600 Partitions, Violations =      3336
Routed  1104/1600 Partitions, Violations =      3390
Routed  1112/1600 Partitions, Violations =      3473
Routed  1120/1600 Partitions, Violations =      3592
Routed  1128/1600 Partitions, Violations =      3659
Routed  1136/1600 Partitions, Violations =      3669
Routed  1144/1600 Partitions, Violations =      3710
Routed  1152/1600 Partitions, Violations =      3783
Routed  1160/1600 Partitions, Violations =      3840
Routed  1168/1600 Partitions, Violations =      3924
Routed  1176/1600 Partitions, Violations =      4036
Routed  1184/1600 Partitions, Violations =      4106
Routed  1192/1600 Partitions, Violations =      4182
Routed  1200/1600 Partitions, Violations =      4220
Routed  1229/1600 Partitions, Violations =      4215
Routed  1230/1600 Partitions, Violations =      4215
Routed  1231/1600 Partitions, Violations =      4215
Routed  1232/1600 Partitions, Violations =      4225
Routed  1240/1600 Partitions, Violations =      4269
Routed  1249/1600 Partitions, Violations =      4336
Routed  1262/1600 Partitions, Violations =      4368
Routed  1264/1600 Partitions, Violations =      4387
Routed  1272/1600 Partitions, Violations =      4436
Routed  1280/1600 Partitions, Violations =      4557
Routed  1288/1600 Partitions, Violations =      4597
Routed  1296/1600 Partitions, Violations =      4669
Routed  1304/1600 Partitions, Violations =      4716
Routed  1312/1600 Partitions, Violations =      4752
Routed  1320/1600 Partitions, Violations =      4774
Routed  1328/1600 Partitions, Violations =      4791
Routed  1336/1600 Partitions, Violations =      4820
Routed  1344/1600 Partitions, Violations =      4896
Routed  1352/1600 Partitions, Violations =      5029
Routed  1360/1600 Partitions, Violations =      5096
Routed  1368/1600 Partitions, Violations =      5134
Routed  1376/1600 Partitions, Violations =      5186
Routed  1384/1600 Partitions, Violations =      5217
Routed  1398/1600 Partitions, Violations =      5271
Routed  1400/1600 Partitions, Violations =      5255
Routed  1408/1600 Partitions, Violations =      5318
Routed  1416/1600 Partitions, Violations =      5396
Routed  1424/1600 Partitions, Violations =      5455
Routed  1432/1600 Partitions, Violations =      5520
Routed  1442/1600 Partitions, Violations =      5535
Routed  1452/1600 Partitions, Violations =      5545
Routed  1456/1600 Partitions, Violations =      5539
Routed  1464/1600 Partitions, Violations =      5587
Routed  1472/1600 Partitions, Violations =      5652
Routed  1480/1600 Partitions, Violations =      5804
Routed  1488/1600 Partitions, Violations =      5871
Routed  1496/1600 Partitions, Violations =      5962
Routed  1504/1600 Partitions, Violations =      6011
Routed  1512/1600 Partitions, Violations =      6127
Routed  1520/1600 Partitions, Violations =      6213
Routed  1528/1600 Partitions, Violations =      6284
Routed  1536/1600 Partitions, Violations =      6337
Routed  1544/1600 Partitions, Violations =      6395
Routed  1552/1600 Partitions, Violations =      6458
Routed  1560/1600 Partitions, Violations =      6525
Routed  1568/1600 Partitions, Violations =      6623
Routed  1576/1600 Partitions, Violations =      6721
Routed  1584/1600 Partitions, Violations =      6769
Routed  1592/1600 Partitions, Violations =      6817
Routed  1600/1600 Partitions, Violations =      6856

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      6856
        Diff net spacing : 1105
        Double pattern hard mask space : 1806
        End of line enclosure : 23
        Less than minimum area : 184
        Less than minimum width : 142
        Local double pattern cycle : 4
        Off-grid : 44
        Same net spacing : 13
        Same net via-cut spacing : 74
        Short : 2999
        Internal-only types : 462

[Iter 0] Elapsed real time: 0:00:24 
[Iter 0] Elapsed cpu  time: sys=0:00:02 usr=0:02:38 total=0:02:40
[Iter 0] Stage (MB): Used   17  Alloctr   18  Proc    0 
[Iter 0] Total (MB): Used  132  Alloctr  134  Proc 4066 

End DR iteration 0 with 1600 parts

Start DR iteration 1: non-uniform partition
Routed  1/625 Partitions, Violations =  6756
Routed  3/625 Partitions, Violations =  6756
Routed  6/625 Partitions, Violations =  6701
Routed  9/625 Partitions, Violations =  6714
Routed  12/625 Partitions, Violations = 6709
Routed  15/625 Partitions, Violations = 6652
Routed  18/625 Partitions, Violations = 6650
Routed  21/625 Partitions, Violations = 6659
Routed  24/625 Partitions, Violations = 6653
Routed  27/625 Partitions, Violations = 6620
Routed  30/625 Partitions, Violations = 6611
Routed  33/625 Partitions, Violations = 6598
Routed  36/625 Partitions, Violations = 6624
Routed  39/625 Partitions, Violations = 6580
Routed  42/625 Partitions, Violations = 6565
Routed  45/625 Partitions, Violations = 6507
Routed  48/625 Partitions, Violations = 6545
Routed  51/625 Partitions, Violations = 6589
Routed  54/625 Partitions, Violations = 6600
Routed  57/625 Partitions, Violations = 6557
Routed  60/625 Partitions, Violations = 6539
Routed  63/625 Partitions, Violations = 6478
Routed  66/625 Partitions, Violations = 6489
Routed  69/625 Partitions, Violations = 6503
Routed  72/625 Partitions, Violations = 6515
Routed  75/625 Partitions, Violations = 6536
Routed  78/625 Partitions, Violations = 6523
Routed  81/625 Partitions, Violations = 6516
Routed  84/625 Partitions, Violations = 6503
Routed  87/625 Partitions, Violations = 6515
Routed  90/625 Partitions, Violations = 6517
Routed  93/625 Partitions, Violations = 6482
Routed  96/625 Partitions, Violations = 6479
Routed  99/625 Partitions, Violations = 6499
Routed  102/625 Partitions, Violations =        6495
Routed  105/625 Partitions, Violations =        6489
Routed  108/625 Partitions, Violations =        6526
Routed  111/625 Partitions, Violations =        6502
Routed  114/625 Partitions, Violations =        6519
Routed  117/625 Partitions, Violations =        6533
Routed  120/625 Partitions, Violations =        6507
Routed  123/625 Partitions, Violations =        6491
Routed  126/625 Partitions, Violations =        6491
Routed  129/625 Partitions, Violations =        6481
Routed  132/625 Partitions, Violations =        6494
Routed  135/625 Partitions, Violations =        6503
Routed  138/625 Partitions, Violations =        6513
Routed  141/625 Partitions, Violations =        6502
Routed  144/625 Partitions, Violations =        6516
Routed  147/625 Partitions, Violations =        6483
Routed  150/625 Partitions, Violations =        6465
Routed  153/625 Partitions, Violations =        6508
Routed  156/625 Partitions, Violations =        6484
Routed  159/625 Partitions, Violations =        6504
Routed  162/625 Partitions, Violations =        6498
Routed  165/625 Partitions, Violations =        6527
Routed  168/625 Partitions, Violations =        6525
Routed  171/625 Partitions, Violations =        6543
Routed  174/625 Partitions, Violations =        6490
Routed  177/625 Partitions, Violations =        6515
Routed  180/625 Partitions, Violations =        6514
Routed  183/625 Partitions, Violations =        6492
Routed  186/625 Partitions, Violations =        6521
Routed  189/625 Partitions, Violations =        6502
Routed  192/625 Partitions, Violations =        6536
Routed  195/625 Partitions, Violations =        6518
Routed  198/625 Partitions, Violations =        6545
Routed  201/625 Partitions, Violations =        6561
Routed  204/625 Partitions, Violations =        6549
Routed  207/625 Partitions, Violations =        6557
Routed  210/625 Partitions, Violations =        6547
Routed  213/625 Partitions, Violations =        6559
Routed  216/625 Partitions, Violations =        6541
Routed  219/625 Partitions, Violations =        6543
Routed  222/625 Partitions, Violations =        6540
Routed  225/625 Partitions, Violations =        6530
Routed  228/625 Partitions, Violations =        6552
Routed  231/625 Partitions, Violations =        6564
Routed  234/625 Partitions, Violations =        6533
Routed  237/625 Partitions, Violations =        6559
Routed  240/625 Partitions, Violations =        6568
Routed  243/625 Partitions, Violations =        6553
Routed  246/625 Partitions, Violations =        6568
Routed  249/625 Partitions, Violations =        6565
Routed  252/625 Partitions, Violations =        6572
Routed  255/625 Partitions, Violations =        6569
Routed  258/625 Partitions, Violations =        6605
Routed  261/625 Partitions, Violations =        6617
Routed  264/625 Partitions, Violations =        6642
Routed  267/625 Partitions, Violations =        6626
Routed  270/625 Partitions, Violations =        6627
Routed  273/625 Partitions, Violations =        6609
Routed  276/625 Partitions, Violations =        6638
Routed  279/625 Partitions, Violations =        6625
Routed  282/625 Partitions, Violations =        6627
Routed  285/625 Partitions, Violations =        6611
Routed  288/625 Partitions, Violations =        6592
Routed  291/625 Partitions, Violations =        6608
Routed  294/625 Partitions, Violations =        6589
Routed  297/625 Partitions, Violations =        6601
Routed  300/625 Partitions, Violations =        6635
Routed  303/625 Partitions, Violations =        6640
Routed  306/625 Partitions, Violations =        6630
Routed  309/625 Partitions, Violations =        6644
Routed  312/625 Partitions, Violations =        6647
Routed  315/625 Partitions, Violations =        6637
Routed  318/625 Partitions, Violations =        6642
Routed  321/625 Partitions, Violations =        6658
Routed  324/625 Partitions, Violations =        6631
Routed  327/625 Partitions, Violations =        6629
Routed  330/625 Partitions, Violations =        6646
Routed  333/625 Partitions, Violations =        6642
Routed  336/625 Partitions, Violations =        6651
Routed  339/625 Partitions, Violations =        6625
Routed  342/625 Partitions, Violations =        6641
Routed  345/625 Partitions, Violations =        6621
Routed  348/625 Partitions, Violations =        6637
Routed  351/625 Partitions, Violations =        6649
Routed  354/625 Partitions, Violations =        6674
Routed  357/625 Partitions, Violations =        6629
Routed  360/625 Partitions, Violations =        6650
Routed  363/625 Partitions, Violations =        6655
Routed  366/625 Partitions, Violations =        6634
Routed  369/625 Partitions, Violations =        6661
Routed  372/625 Partitions, Violations =        6663
Routed  375/625 Partitions, Violations =        6627
Routed  378/625 Partitions, Violations =        6655
Routed  381/625 Partitions, Violations =        6659
Routed  384/625 Partitions, Violations =        6661
Routed  387/625 Partitions, Violations =        6645
Routed  390/625 Partitions, Violations =        6619
Routed  393/625 Partitions, Violations =        6623
Routed  396/625 Partitions, Violations =        6631
Routed  399/625 Partitions, Violations =        6614
Routed  402/625 Partitions, Violations =        6615
Routed  405/625 Partitions, Violations =        6643
Routed  408/625 Partitions, Violations =        6622
Routed  411/625 Partitions, Violations =        6622
Routed  414/625 Partitions, Violations =        6624
Routed  417/625 Partitions, Violations =        6634
Routed  420/625 Partitions, Violations =        6622
Routed  423/625 Partitions, Violations =        6626
Routed  426/625 Partitions, Violations =        6632
Routed  429/625 Partitions, Violations =        6643
Routed  432/625 Partitions, Violations =        6637
Routed  435/625 Partitions, Violations =        6649
Routed  438/625 Partitions, Violations =        6644
Routed  441/625 Partitions, Violations =        6635
Routed  444/625 Partitions, Violations =        6651
Routed  447/625 Partitions, Violations =        6647
Routed  450/625 Partitions, Violations =        6646
Routed  453/625 Partitions, Violations =        6641
Routed  456/625 Partitions, Violations =        6647
Routed  459/625 Partitions, Violations =        6636
Routed  462/625 Partitions, Violations =        6641
Routed  465/625 Partitions, Violations =        6647
Routed  468/625 Partitions, Violations =        6650
Routed  471/625 Partitions, Violations =        6648
Routed  474/625 Partitions, Violations =        6647
Routed  477/625 Partitions, Violations =        6648
Routed  480/625 Partitions, Violations =        6657
Routed  483/625 Partitions, Violations =        6658
Routed  486/625 Partitions, Violations =        6642
Routed  489/625 Partitions, Violations =        6646
Routed  492/625 Partitions, Violations =        6667
Routed  495/625 Partitions, Violations =        6638
Routed  498/625 Partitions, Violations =        6635
Routed  501/625 Partitions, Violations =        6662
Routed  504/625 Partitions, Violations =        6658
Routed  507/625 Partitions, Violations =        6631
Routed  510/625 Partitions, Violations =        6628
Routed  513/625 Partitions, Violations =        6673
Routed  516/625 Partitions, Violations =        6656
Routed  519/625 Partitions, Violations =        6675
Routed  522/625 Partitions, Violations =        6666
Routed  525/625 Partitions, Violations =        6667
Routed  528/625 Partitions, Violations =        6704
Routed  531/625 Partitions, Violations =        6685
Routed  534/625 Partitions, Violations =        6684
Routed  537/625 Partitions, Violations =        6710
Routed  540/625 Partitions, Violations =        6710
Routed  543/625 Partitions, Violations =        6725
Routed  546/625 Partitions, Violations =        6730
Routed  549/625 Partitions, Violations =        6737
Routed  552/625 Partitions, Violations =        6740
Routed  555/625 Partitions, Violations =        6750
Routed  558/625 Partitions, Violations =        6754
Routed  561/625 Partitions, Violations =        6762
Routed  564/625 Partitions, Violations =        6756
Routed  567/625 Partitions, Violations =        6757
Routed  570/625 Partitions, Violations =        6777
Routed  573/625 Partitions, Violations =        6783
Routed  576/625 Partitions, Violations =        6797
Routed  579/625 Partitions, Violations =        6799
Routed  582/625 Partitions, Violations =        6803
Routed  585/625 Partitions, Violations =        6803
Routed  588/625 Partitions, Violations =        6803
Routed  591/625 Partitions, Violations =        6803
Routed  594/625 Partitions, Violations =        6803
Routed  597/625 Partitions, Violations =        6808
Routed  600/625 Partitions, Violations =        6808
Routed  603/625 Partitions, Violations =        6811
Routed  606/625 Partitions, Violations =        6813
Routed  609/625 Partitions, Violations =        6814
Routed  612/625 Partitions, Violations =        6814
Routed  615/625 Partitions, Violations =        6814
Routed  618/625 Partitions, Violations =        6810
Routed  621/625 Partitions, Violations =        6810
Routed  624/625 Partitions, Violations =        6811

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      6813
        Diff net spacing : 1092
        Double pattern hard mask space : 1801
        End of line enclosure : 39
        Less than minimum area : 192
        Less than minimum width : 142
        Local double pattern cycle : 8
        Off-grid : 51
        Same net spacing : 9
        Same net via-cut spacing : 77
        Short : 2971
        Internal-only types : 431

[Iter 1] Elapsed real time: 0:00:58 
[Iter 1] Elapsed cpu  time: sys=0:00:03 usr=0:04:24 total=0:04:27
[Iter 1] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 1] Total (MB): Used  132  Alloctr  134  Proc 4066 

End DR iteration 1 with 625 parts

Start DR iteration 2: non-uniform partition
Routed  1/543 Partitions, Violations =  6704
Routed  2/543 Partitions, Violations =  6674
Routed  4/543 Partitions, Violations =  6741
Routed  6/543 Partitions, Violations =  6696
Routed  8/543 Partitions, Violations =  6703
Routed  10/543 Partitions, Violations = 6713
Routed  12/543 Partitions, Violations = 6683
Routed  14/543 Partitions, Violations = 6699
Routed  16/543 Partitions, Violations = 6649
Routed  18/543 Partitions, Violations = 6667
Routed  20/543 Partitions, Violations = 6630
Routed  22/543 Partitions, Violations = 6621
Routed  24/543 Partitions, Violations = 6598
Routed  26/543 Partitions, Violations = 6610
Routed  28/543 Partitions, Violations = 6565
Routed  30/543 Partitions, Violations = 6555
Routed  32/543 Partitions, Violations = 6534
Routed  34/543 Partitions, Violations = 6553
Routed  36/543 Partitions, Violations = 6586
Routed  38/543 Partitions, Violations = 6573
Routed  40/543 Partitions, Violations = 6579
Routed  42/543 Partitions, Violations = 6570
Routed  44/543 Partitions, Violations = 6581
Routed  46/543 Partitions, Violations = 6657
Routed  48/543 Partitions, Violations = 6583
Routed  50/543 Partitions, Violations = 6620
Routed  52/543 Partitions, Violations = 6609
Routed  54/543 Partitions, Violations = 6635
Routed  56/543 Partitions, Violations = 6640
Routed  58/543 Partitions, Violations = 6641
Routed  60/543 Partitions, Violations = 6636
Routed  62/543 Partitions, Violations = 6650
Routed  64/543 Partitions, Violations = 6624
Routed  66/543 Partitions, Violations = 6665
Routed  68/543 Partitions, Violations = 6693
Routed  70/543 Partitions, Violations = 6654
Routed  72/543 Partitions, Violations = 6677
Routed  74/543 Partitions, Violations = 6721
Routed  76/543 Partitions, Violations = 6678
Routed  78/543 Partitions, Violations = 6657
Routed  80/543 Partitions, Violations = 6650
Routed  82/543 Partitions, Violations = 6680
Routed  84/543 Partitions, Violations = 6678
Routed  86/543 Partitions, Violations = 6679
Routed  88/543 Partitions, Violations = 6733
Routed  90/543 Partitions, Violations = 6714
Routed  92/543 Partitions, Violations = 6681
Routed  94/543 Partitions, Violations = 6690
Routed  96/543 Partitions, Violations = 6696
Routed  98/543 Partitions, Violations = 6667
Routed  100/543 Partitions, Violations =        6696
Routed  102/543 Partitions, Violations =        6675
Routed  104/543 Partitions, Violations =        6655
Routed  106/543 Partitions, Violations =        6644
Routed  108/543 Partitions, Violations =        6661
Routed  110/543 Partitions, Violations =        6677
Routed  112/543 Partitions, Violations =        6654
Routed  114/543 Partitions, Violations =        6610
Routed  116/543 Partitions, Violations =        6615
Routed  118/543 Partitions, Violations =        6633
Routed  120/543 Partitions, Violations =        6706
Routed  122/543 Partitions, Violations =        6658
Routed  124/543 Partitions, Violations =        6650
Routed  126/543 Partitions, Violations =        6662
Routed  128/543 Partitions, Violations =        6643
Routed  130/543 Partitions, Violations =        6682
Routed  132/543 Partitions, Violations =        6679
Routed  134/543 Partitions, Violations =        6694
Routed  136/543 Partitions, Violations =        6682
Routed  138/543 Partitions, Violations =        6688
Routed  140/543 Partitions, Violations =        6647
Routed  142/543 Partitions, Violations =        6687
Routed  144/543 Partitions, Violations =        6695
Routed  146/543 Partitions, Violations =        6702
Routed  148/543 Partitions, Violations =        6718
Routed  150/543 Partitions, Violations =        6690
Routed  152/543 Partitions, Violations =        6689
Routed  154/543 Partitions, Violations =        6713
Routed  156/543 Partitions, Violations =        6706
Routed  158/543 Partitions, Violations =        6690
Routed  160/543 Partitions, Violations =        6729
Routed  162/543 Partitions, Violations =        6760
Routed  164/543 Partitions, Violations =        6736
Routed  166/543 Partitions, Violations =        6759
Routed  168/543 Partitions, Violations =        6766
Routed  170/543 Partitions, Violations =        6785
Routed  172/543 Partitions, Violations =        6777
Routed  174/543 Partitions, Violations =        6800
Routed  176/543 Partitions, Violations =        6774
Routed  178/543 Partitions, Violations =        6793
Routed  180/543 Partitions, Violations =        6801
Routed  182/543 Partitions, Violations =        6799
Routed  184/543 Partitions, Violations =        6796
Routed  186/543 Partitions, Violations =        6821
Routed  188/543 Partitions, Violations =        6831
Routed  190/543 Partitions, Violations =        6819
Routed  192/543 Partitions, Violations =        6825
Routed  194/543 Partitions, Violations =        6851
Routed  196/543 Partitions, Violations =        6843
Routed  198/543 Partitions, Violations =        6846
Routed  200/543 Partitions, Violations =        6850
Routed  202/543 Partitions, Violations =        6841
Routed  204/543 Partitions, Violations =        6832
Routed  206/543 Partitions, Violations =        6829
Routed  208/543 Partitions, Violations =        6820
Routed  210/543 Partitions, Violations =        6852
Routed  212/543 Partitions, Violations =        6865
Routed  214/543 Partitions, Violations =        6884
Routed  216/543 Partitions, Violations =        6877
Routed  218/543 Partitions, Violations =        6874
Routed  220/543 Partitions, Violations =        6890
Routed  222/543 Partitions, Violations =        6876
Routed  224/543 Partitions, Violations =        6891
Routed  226/543 Partitions, Violations =        6870
Routed  228/543 Partitions, Violations =        6871
Routed  230/543 Partitions, Violations =        6871
Routed  232/543 Partitions, Violations =        6879
Routed  234/543 Partitions, Violations =        6881
Routed  236/543 Partitions, Violations =        6902
Routed  238/543 Partitions, Violations =        6875
Routed  240/543 Partitions, Violations =        6876
Routed  242/543 Partitions, Violations =        6879
Routed  244/543 Partitions, Violations =        6879
Routed  246/543 Partitions, Violations =        6890
Routed  248/543 Partitions, Violations =        6897
Routed  250/543 Partitions, Violations =        6918
Routed  252/543 Partitions, Violations =        6933
Routed  254/543 Partitions, Violations =        6929
Routed  256/543 Partitions, Violations =        6937
Routed  258/543 Partitions, Violations =        6969
Routed  260/543 Partitions, Violations =        6961
Routed  262/543 Partitions, Violations =        6960
Routed  264/543 Partitions, Violations =        6995
Routed  266/543 Partitions, Violations =        6986
Routed  268/543 Partitions, Violations =        6989
Routed  270/543 Partitions, Violations =        7006
Routed  272/543 Partitions, Violations =        7003
Routed  274/543 Partitions, Violations =        7015
Routed  276/543 Partitions, Violations =        7001
Routed  278/543 Partitions, Violations =        7036
Routed  280/543 Partitions, Violations =        7072
Routed  282/543 Partitions, Violations =        7045
Routed  284/543 Partitions, Violations =        7051
Routed  286/543 Partitions, Violations =        7061
Routed  288/543 Partitions, Violations =        7059
Routed  290/543 Partitions, Violations =        7045
Routed  292/543 Partitions, Violations =        7074
Routed  294/543 Partitions, Violations =        7053
Routed  296/543 Partitions, Violations =        7090
Routed  298/543 Partitions, Violations =        7061
Routed  300/543 Partitions, Violations =        7091
Routed  302/543 Partitions, Violations =        7090
Routed  304/543 Partitions, Violations =        7111
Routed  306/543 Partitions, Violations =        7103
Routed  308/543 Partitions, Violations =        7124
Routed  310/543 Partitions, Violations =        7150
Routed  312/543 Partitions, Violations =        7133
Routed  314/543 Partitions, Violations =        7135
Routed  316/543 Partitions, Violations =        7121
Routed  318/543 Partitions, Violations =        7125
Routed  320/543 Partitions, Violations =        7139
Routed  322/543 Partitions, Violations =        7152
Routed  324/543 Partitions, Violations =        7158
Routed  326/543 Partitions, Violations =        7157
Routed  328/543 Partitions, Violations =        7158
Routed  330/543 Partitions, Violations =        7158
Routed  332/543 Partitions, Violations =        7184
Routed  334/543 Partitions, Violations =        7189
Routed  336/543 Partitions, Violations =        7180
Routed  338/543 Partitions, Violations =        7158
Routed  340/543 Partitions, Violations =        7177
Routed  342/543 Partitions, Violations =        7153
Routed  344/543 Partitions, Violations =        7158
Routed  346/543 Partitions, Violations =        7173
Routed  348/543 Partitions, Violations =        7201
Routed  350/543 Partitions, Violations =        7170
Routed  352/543 Partitions, Violations =        7172
Routed  354/543 Partitions, Violations =        7202
Routed  356/543 Partitions, Violations =        7163
Routed  358/543 Partitions, Violations =        7207
Routed  360/543 Partitions, Violations =        7219
Routed  362/543 Partitions, Violations =        7230
Routed  364/543 Partitions, Violations =        7245
Routed  366/543 Partitions, Violations =        7222
Routed  368/543 Partitions, Violations =        7228
Routed  370/543 Partitions, Violations =        7232
Routed  372/543 Partitions, Violations =        7252
Routed  374/543 Partitions, Violations =        7233
Routed  376/543 Partitions, Violations =        7214
Routed  378/543 Partitions, Violations =        7215
Routed  380/543 Partitions, Violations =        7222
Routed  382/543 Partitions, Violations =        7222
Routed  384/543 Partitions, Violations =        7234
Routed  386/543 Partitions, Violations =        7247
Routed  388/543 Partitions, Violations =        7216
Routed  390/543 Partitions, Violations =        7198
Routed  392/543 Partitions, Violations =        7219
Routed  394/543 Partitions, Violations =        7223
Routed  396/543 Partitions, Violations =        7236
Routed  398/543 Partitions, Violations =        7236
Routed  400/543 Partitions, Violations =        7257
Routed  402/543 Partitions, Violations =        7272
Routed  404/543 Partitions, Violations =        7307
Routed  406/543 Partitions, Violations =        7281
Routed  408/543 Partitions, Violations =        7258
Routed  410/543 Partitions, Violations =        7287
Routed  412/543 Partitions, Violations =        7267
Routed  414/543 Partitions, Violations =        7254
Routed  416/543 Partitions, Violations =        7300
Routed  418/543 Partitions, Violations =        7300
Routed  420/543 Partitions, Violations =        7294
Routed  422/543 Partitions, Violations =        7332
Routed  424/543 Partitions, Violations =        7351
Routed  426/543 Partitions, Violations =        7354
Routed  428/543 Partitions, Violations =        7336
Routed  430/543 Partitions, Violations =        7347
Routed  432/543 Partitions, Violations =        7382
Routed  434/543 Partitions, Violations =        7356
Routed  436/543 Partitions, Violations =        7383
Routed  438/543 Partitions, Violations =        7384
Routed  440/543 Partitions, Violations =        7351
Routed  442/543 Partitions, Violations =        7346
Routed  444/543 Partitions, Violations =        7385
Routed  446/543 Partitions, Violations =        7391
Routed  448/543 Partitions, Violations =        7393
Routed  450/543 Partitions, Violations =        7405
Routed  452/543 Partitions, Violations =        7409
Routed  454/543 Partitions, Violations =        7413
Routed  456/543 Partitions, Violations =        7401
Routed  458/543 Partitions, Violations =        7396
Routed  460/543 Partitions, Violations =        7405
Routed  462/543 Partitions, Violations =        7415
Routed  464/543 Partitions, Violations =        7415
Routed  466/543 Partitions, Violations =        7423
Routed  468/543 Partitions, Violations =        7433
Routed  470/543 Partitions, Violations =        7438
Routed  472/543 Partitions, Violations =        7429
Routed  474/543 Partitions, Violations =        7445
Routed  476/543 Partitions, Violations =        7448
Routed  478/543 Partitions, Violations =        7454
Routed  480/543 Partitions, Violations =        7462
Routed  482/543 Partitions, Violations =        7460
Routed  484/543 Partitions, Violations =        7474
Routed  486/543 Partitions, Violations =        7479
Routed  488/543 Partitions, Violations =        7485
Routed  490/543 Partitions, Violations =        7484
Routed  492/543 Partitions, Violations =        7473
Routed  494/543 Partitions, Violations =        7492
Routed  496/543 Partitions, Violations =        7477
Routed  498/543 Partitions, Violations =        7500
Routed  500/543 Partitions, Violations =        7481
Routed  502/543 Partitions, Violations =        7495
Routed  504/543 Partitions, Violations =        7506
Routed  506/543 Partitions, Violations =        7513
Routed  508/543 Partitions, Violations =        7513
Routed  510/543 Partitions, Violations =        7516
Routed  512/543 Partitions, Violations =        7510
Routed  514/543 Partitions, Violations =        7516
Routed  516/543 Partitions, Violations =        7519
Routed  518/543 Partitions, Violations =        7519
Routed  520/543 Partitions, Violations =        7518
Routed  522/543 Partitions, Violations =        7523
Routed  524/543 Partitions, Violations =        7519
Routed  526/543 Partitions, Violations =        7521
Routed  528/543 Partitions, Violations =        7524
Routed  530/543 Partitions, Violations =        7537
Routed  532/543 Partitions, Violations =        7542
Routed  534/543 Partitions, Violations =        7542
Routed  536/543 Partitions, Violations =        7545
Routed  538/543 Partitions, Violations =        7554
Routed  540/543 Partitions, Violations =        7564
Routed  542/543 Partitions, Violations =        7564

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      7564
        Diff net spacing : 981
        Double pattern hard mask space : 1959
        End of line enclosure : 70
        Less than minimum area : 324
        Less than minimum width : 104
        Local double pattern cycle : 3
        Off-grid : 146
        Same net spacing : 5
        Same net via-cut spacing : 115
        Short : 3359
        Internal-only types : 498

[Iter 2] Elapsed real time: 0:01:42 
[Iter 2] Elapsed cpu  time: sys=0:00:04 usr=0:06:34 total=0:06:38
[Iter 2] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 2] Total (MB): Used  132  Alloctr  134  Proc 4066 

End DR iteration 2 with 543 parts

Start DR iteration 3: non-uniform partition
Routed  1/515 Partitions, Violations =  7450
Routed  2/515 Partitions, Violations =  7438
Routed  4/515 Partitions, Violations =  7421
Routed  6/515 Partitions, Violations =  7400
Routed  8/515 Partitions, Violations =  7372
Routed  10/515 Partitions, Violations = 7323
Routed  12/515 Partitions, Violations = 7307
Routed  14/515 Partitions, Violations = 7270
Routed  16/515 Partitions, Violations = 7270
Routed  18/515 Partitions, Violations = 7226
Routed  20/515 Partitions, Violations = 7192
Routed  22/515 Partitions, Violations = 7210
Routed  24/515 Partitions, Violations = 7171
Routed  26/515 Partitions, Violations = 7195
Routed  28/515 Partitions, Violations = 7086
Routed  30/515 Partitions, Violations = 7037
Routed  32/515 Partitions, Violations = 7022
Routed  34/515 Partitions, Violations = 6976
Routed  36/515 Partitions, Violations = 6932
Routed  38/515 Partitions, Violations = 6923
Routed  40/515 Partitions, Violations = 6876
Routed  42/515 Partitions, Violations = 6840
Routed  44/515 Partitions, Violations = 6899
Routed  46/515 Partitions, Violations = 6882
Routed  48/515 Partitions, Violations = 6898
Routed  50/515 Partitions, Violations = 6871
Routed  52/515 Partitions, Violations = 6817
Routed  54/515 Partitions, Violations = 6841
Routed  56/515 Partitions, Violations = 6827
Routed  58/515 Partitions, Violations = 6833
Routed  60/515 Partitions, Violations = 6827
Routed  62/515 Partitions, Violations = 6827
Routed  64/515 Partitions, Violations = 6711
Routed  66/515 Partitions, Violations = 6689
Routed  68/515 Partitions, Violations = 6707
Routed  70/515 Partitions, Violations = 6677
Routed  72/515 Partitions, Violations = 6690
Routed  74/515 Partitions, Violations = 6682
Routed  76/515 Partitions, Violations = 6660
Routed  78/515 Partitions, Violations = 6678
Routed  80/515 Partitions, Violations = 6663
Routed  82/515 Partitions, Violations = 6677
Routed  84/515 Partitions, Violations = 6678
Routed  86/515 Partitions, Violations = 6662
Routed  88/515 Partitions, Violations = 6660
Routed  90/515 Partitions, Violations = 6666
Routed  92/515 Partitions, Violations = 6648
Routed  94/515 Partitions, Violations = 6632
Routed  96/515 Partitions, Violations = 6601
Routed  98/515 Partitions, Violations = 6594
Routed  100/515 Partitions, Violations =        6616
Routed  102/515 Partitions, Violations =        6643
Routed  104/515 Partitions, Violations =        6612
Routed  106/515 Partitions, Violations =        6625
Routed  108/515 Partitions, Violations =        6602
Routed  110/515 Partitions, Violations =        6591
Routed  112/515 Partitions, Violations =        6573
Routed  114/515 Partitions, Violations =        6584
Routed  116/515 Partitions, Violations =        6575
Routed  118/515 Partitions, Violations =        6579
Routed  120/515 Partitions, Violations =        6524
Routed  122/515 Partitions, Violations =        6502
Routed  124/515 Partitions, Violations =        6482
Routed  126/515 Partitions, Violations =        6481
Routed  128/515 Partitions, Violations =        6477
Routed  130/515 Partitions, Violations =        6476
Routed  132/515 Partitions, Violations =        6449
Routed  134/515 Partitions, Violations =        6415
Routed  136/515 Partitions, Violations =        6408
Routed  138/515 Partitions, Violations =        6405
Routed  140/515 Partitions, Violations =        6403
Routed  142/515 Partitions, Violations =        6405
Routed  144/515 Partitions, Violations =        6371
Routed  146/515 Partitions, Violations =        6379
Routed  148/515 Partitions, Violations =        6370
Routed  150/515 Partitions, Violations =        6385
Routed  152/515 Partitions, Violations =        6394
Routed  154/515 Partitions, Violations =        6389
Routed  156/515 Partitions, Violations =        6367
Routed  158/515 Partitions, Violations =        6357
Routed  160/515 Partitions, Violations =        6348
Routed  162/515 Partitions, Violations =        6355
Routed  164/515 Partitions, Violations =        6319
Routed  166/515 Partitions, Violations =        6314
Routed  168/515 Partitions, Violations =        6315
Routed  170/515 Partitions, Violations =        6341
Routed  172/515 Partitions, Violations =        6362
Routed  174/515 Partitions, Violations =        6337
Routed  176/515 Partitions, Violations =        6342
Routed  178/515 Partitions, Violations =        6360
Routed  180/515 Partitions, Violations =        6321
Routed  182/515 Partitions, Violations =        6300
Routed  184/515 Partitions, Violations =        6301
Routed  186/515 Partitions, Violations =        6302
Routed  188/515 Partitions, Violations =        6299
Routed  190/515 Partitions, Violations =        6280
Routed  192/515 Partitions, Violations =        6276
Routed  194/515 Partitions, Violations =        6258
Routed  196/515 Partitions, Violations =        6254
Routed  198/515 Partitions, Violations =        6271
Routed  200/515 Partitions, Violations =        6253
Routed  202/515 Partitions, Violations =        6260
Routed  204/515 Partitions, Violations =        6246
Routed  206/515 Partitions, Violations =        6236
Routed  208/515 Partitions, Violations =        6228
Routed  210/515 Partitions, Violations =        6224
Routed  212/515 Partitions, Violations =        6227
Routed  214/515 Partitions, Violations =        6211
Routed  216/515 Partitions, Violations =        6204
Routed  218/515 Partitions, Violations =        6200
Routed  220/515 Partitions, Violations =        6210
Routed  222/515 Partitions, Violations =        6202
Routed  224/515 Partitions, Violations =        6224
Routed  226/515 Partitions, Violations =        6190
Routed  228/515 Partitions, Violations =        6218
Routed  230/515 Partitions, Violations =        6237
Routed  232/515 Partitions, Violations =        6213
Routed  234/515 Partitions, Violations =        6203
Routed  236/515 Partitions, Violations =        6225
Routed  238/515 Partitions, Violations =        6179
Routed  240/515 Partitions, Violations =        6210
Routed  242/515 Partitions, Violations =        6193
Routed  244/515 Partitions, Violations =        6201
Routed  246/515 Partitions, Violations =        6191
Routed  248/515 Partitions, Violations =        6195
Routed  250/515 Partitions, Violations =        6189
Routed  252/515 Partitions, Violations =        6188
Routed  254/515 Partitions, Violations =        6189
Routed  256/515 Partitions, Violations =        6192
Routed  258/515 Partitions, Violations =        6172
Routed  260/515 Partitions, Violations =        6170
Routed  262/515 Partitions, Violations =        6177
Routed  264/515 Partitions, Violations =        6181
Routed  266/515 Partitions, Violations =        6154
Routed  268/515 Partitions, Violations =        6173
Routed  270/515 Partitions, Violations =        6171
Routed  272/515 Partitions, Violations =        6135
Routed  274/515 Partitions, Violations =        6088
Routed  276/515 Partitions, Violations =        6110
Routed  278/515 Partitions, Violations =        6120
Routed  280/515 Partitions, Violations =        6087
Routed  282/515 Partitions, Violations =        6102
Routed  284/515 Partitions, Violations =        6093
Routed  286/515 Partitions, Violations =        6111
Routed  288/515 Partitions, Violations =        6086
Routed  290/515 Partitions, Violations =        6088
Routed  292/515 Partitions, Violations =        6111
Routed  294/515 Partitions, Violations =        6090
Routed  296/515 Partitions, Violations =        6086
Routed  298/515 Partitions, Violations =        6086
Routed  300/515 Partitions, Violations =        6077
Routed  302/515 Partitions, Violations =        6064
Routed  304/515 Partitions, Violations =        6065
Routed  306/515 Partitions, Violations =        6085
Routed  308/515 Partitions, Violations =        6057
Routed  310/515 Partitions, Violations =        6088
Routed  312/515 Partitions, Violations =        6069
Routed  314/515 Partitions, Violations =        6093
Routed  316/515 Partitions, Violations =        6092
Routed  318/515 Partitions, Violations =        6092
Routed  320/515 Partitions, Violations =        6105
Routed  322/515 Partitions, Violations =        6082
Routed  324/515 Partitions, Violations =        6046
Routed  326/515 Partitions, Violations =        6052
Routed  328/515 Partitions, Violations =        6068
Routed  330/515 Partitions, Violations =        6068
Routed  332/515 Partitions, Violations =        6058
Routed  334/515 Partitions, Violations =        6082
Routed  336/515 Partitions, Violations =        6066
Routed  338/515 Partitions, Violations =        6057
Routed  340/515 Partitions, Violations =        6058
Routed  342/515 Partitions, Violations =        6044
Routed  344/515 Partitions, Violations =        6040
Routed  346/515 Partitions, Violations =        6038
Routed  348/515 Partitions, Violations =        6055
Routed  350/515 Partitions, Violations =        6042
Routed  352/515 Partitions, Violations =        6029
Routed  354/515 Partitions, Violations =        6038
Routed  356/515 Partitions, Violations =        6028
Routed  358/515 Partitions, Violations =        6028
Routed  360/515 Partitions, Violations =        6018
Routed  362/515 Partitions, Violations =        6008
Routed  364/515 Partitions, Violations =        6002
Routed  366/515 Partitions, Violations =        6001
Routed  368/515 Partitions, Violations =        6008
Routed  370/515 Partitions, Violations =        6035
Routed  372/515 Partitions, Violations =        6010
Routed  374/515 Partitions, Violations =        6027
Routed  376/515 Partitions, Violations =        6014
Routed  378/515 Partitions, Violations =        6029
Routed  380/515 Partitions, Violations =        6004
Routed  382/515 Partitions, Violations =        6030
Routed  384/515 Partitions, Violations =        6001
Routed  386/515 Partitions, Violations =        6012
Routed  388/515 Partitions, Violations =        5973
Routed  390/515 Partitions, Violations =        6001
Routed  392/515 Partitions, Violations =        5977
Routed  394/515 Partitions, Violations =        5975
Routed  396/515 Partitions, Violations =        5981
Routed  398/515 Partitions, Violations =        5976
Routed  400/515 Partitions, Violations =        5983
Routed  402/515 Partitions, Violations =        5979
Routed  404/515 Partitions, Violations =        5975
Routed  406/515 Partitions, Violations =        5986
Routed  408/515 Partitions, Violations =        5946
Routed  410/515 Partitions, Violations =        5883
Routed  412/515 Partitions, Violations =        5893
Routed  414/515 Partitions, Violations =        5858
Routed  416/515 Partitions, Violations =        5868
Routed  418/515 Partitions, Violations =        5856
Routed  420/515 Partitions, Violations =        5832
Routed  422/515 Partitions, Violations =        5830
Routed  424/515 Partitions, Violations =        5837
Routed  426/515 Partitions, Violations =        5850
Routed  428/515 Partitions, Violations =        5837
Routed  430/515 Partitions, Violations =        5818
Routed  432/515 Partitions, Violations =        5803
Routed  434/515 Partitions, Violations =        5775
Routed  436/515 Partitions, Violations =        5804
Routed  438/515 Partitions, Violations =        5799
Routed  440/515 Partitions, Violations =        5773
Routed  442/515 Partitions, Violations =        5783
Routed  444/515 Partitions, Violations =        5770
Routed  446/515 Partitions, Violations =        5754
Routed  448/515 Partitions, Violations =        5759
Routed  450/515 Partitions, Violations =        5763
Routed  452/515 Partitions, Violations =        5769
Routed  454/515 Partitions, Violations =        5763
Routed  456/515 Partitions, Violations =        5768
Routed  458/515 Partitions, Violations =        5766
Routed  460/515 Partitions, Violations =        5769
Routed  462/515 Partitions, Violations =        5762
Routed  464/515 Partitions, Violations =        5755
Routed  466/515 Partitions, Violations =        5758
Routed  468/515 Partitions, Violations =        5758
Routed  470/515 Partitions, Violations =        5758
Routed  472/515 Partitions, Violations =        5757
Routed  474/515 Partitions, Violations =        5757
Routed  476/515 Partitions, Violations =        5744
Routed  478/515 Partitions, Violations =        5752
Routed  480/515 Partitions, Violations =        5744
Routed  482/515 Partitions, Violations =        5750
Routed  484/515 Partitions, Violations =        5757
Routed  486/515 Partitions, Violations =        5757
Routed  488/515 Partitions, Violations =        5756
Routed  490/515 Partitions, Violations =        5755
Routed  492/515 Partitions, Violations =        5755
Routed  494/515 Partitions, Violations =        5755
Routed  496/515 Partitions, Violations =        5755
Routed  498/515 Partitions, Violations =        5758
Routed  500/515 Partitions, Violations =        5760
Routed  502/515 Partitions, Violations =        5758
Routed  504/515 Partitions, Violations =        5758
Routed  506/515 Partitions, Violations =        5757
Routed  508/515 Partitions, Violations =        5757
Routed  510/515 Partitions, Violations =        5755
Routed  512/515 Partitions, Violations =        5755
Routed  514/515 Partitions, Violations =        5753

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      5753
        Diff net spacing : 1326
        Diff net via-cut spacing : 2
        Double pattern hard mask space : 1652
        Less than minimum area : 57
        Less than minimum width : 114
        Off-grid : 52
        Same net via-cut spacing : 20
        Short : 2402
        Internal-only types : 128

[Iter 3] Elapsed real time: 0:02:33 
[Iter 3] Elapsed cpu  time: sys=0:00:04 usr=0:09:03 total=0:09:08
[Iter 3] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 3] Total (MB): Used  132  Alloctr  134  Proc 4066 

End DR iteration 3 with 515 parts

Start DR iteration 4: non-uniform partition
Routed  1/507 Partitions, Violations =  5666
Routed  2/507 Partitions, Violations =  5661
Routed  4/507 Partitions, Violations =  5609
Routed  6/507 Partitions, Violations =  5618
Routed  8/507 Partitions, Violations =  5653
Routed  10/507 Partitions, Violations = 5649
Routed  12/507 Partitions, Violations = 5634
Routed  14/507 Partitions, Violations = 5609
Routed  16/507 Partitions, Violations = 5628
Routed  18/507 Partitions, Violations = 5616
Routed  20/507 Partitions, Violations = 5620
Routed  22/507 Partitions, Violations = 5628
Routed  24/507 Partitions, Violations = 5626
Routed  26/507 Partitions, Violations = 5638
Routed  28/507 Partitions, Violations = 5697
Routed  30/507 Partitions, Violations = 5660
Routed  32/507 Partitions, Violations = 5675
Routed  34/507 Partitions, Violations = 5652
Routed  36/507 Partitions, Violations = 5674
Routed  38/507 Partitions, Violations = 5697
Routed  40/507 Partitions, Violations = 5687
Routed  42/507 Partitions, Violations = 5693
Routed  44/507 Partitions, Violations = 5705
Routed  46/507 Partitions, Violations = 5672
Routed  48/507 Partitions, Violations = 5669
Routed  50/507 Partitions, Violations = 5696
Routed  52/507 Partitions, Violations = 5695
Routed  54/507 Partitions, Violations = 5719
Routed  56/507 Partitions, Violations = 5693
Routed  58/507 Partitions, Violations = 5731
Routed  60/507 Partitions, Violations = 5729
Routed  62/507 Partitions, Violations = 5723
Routed  64/507 Partitions, Violations = 5747
Routed  66/507 Partitions, Violations = 5711
Routed  68/507 Partitions, Violations = 5717
Routed  70/507 Partitions, Violations = 5742
Routed  72/507 Partitions, Violations = 5723
Routed  74/507 Partitions, Violations = 5717
Routed  76/507 Partitions, Violations = 5740
Routed  78/507 Partitions, Violations = 5762
Routed  80/507 Partitions, Violations = 5782
Routed  82/507 Partitions, Violations = 5771
Routed  84/507 Partitions, Violations = 5814
Routed  86/507 Partitions, Violations = 5786
Routed  88/507 Partitions, Violations = 5791
Routed  90/507 Partitions, Violations = 5771
Routed  92/507 Partitions, Violations = 5775
Routed  94/507 Partitions, Violations = 5806
Routed  96/507 Partitions, Violations = 5829
Routed  98/507 Partitions, Violations = 5857
Routed  100/507 Partitions, Violations =        5839
Routed  102/507 Partitions, Violations =        5837
Routed  104/507 Partitions, Violations =        5841
Routed  106/507 Partitions, Violations =        5862
Routed  108/507 Partitions, Violations =        5889
Routed  110/507 Partitions, Violations =        5907
Routed  112/507 Partitions, Violations =        5910
Routed  114/507 Partitions, Violations =        5931
Routed  116/507 Partitions, Violations =        5926
Routed  118/507 Partitions, Violations =        5935
Routed  120/507 Partitions, Violations =        5954
Routed  122/507 Partitions, Violations =        5941
Routed  124/507 Partitions, Violations =        5955
Routed  126/507 Partitions, Violations =        5970
Routed  128/507 Partitions, Violations =        5979
Routed  130/507 Partitions, Violations =        5988
Routed  132/507 Partitions, Violations =        5995
Routed  134/507 Partitions, Violations =        5995
Routed  136/507 Partitions, Violations =        6041
Routed  138/507 Partitions, Violations =        6035
Routed  140/507 Partitions, Violations =        6010
Routed  142/507 Partitions, Violations =        6022
Routed  144/507 Partitions, Violations =        6029
Routed  146/507 Partitions, Violations =        6008
Routed  148/507 Partitions, Violations =        6029
Routed  150/507 Partitions, Violations =        5960
Routed  152/507 Partitions, Violations =        5989
Routed  154/507 Partitions, Violations =        5995
Routed  156/507 Partitions, Violations =        5996
Routed  158/507 Partitions, Violations =        6026
Routed  160/507 Partitions, Violations =        6043
Routed  162/507 Partitions, Violations =        6040
Routed  164/507 Partitions, Violations =        6062
Routed  166/507 Partitions, Violations =        6052
Routed  168/507 Partitions, Violations =        6073
Routed  170/507 Partitions, Violations =        6079
Routed  172/507 Partitions, Violations =        6069
Routed  174/507 Partitions, Violations =        6078
Routed  176/507 Partitions, Violations =        6116
Routed  178/507 Partitions, Violations =        6099
Routed  180/507 Partitions, Violations =        6103
Routed  182/507 Partitions, Violations =        6124
Routed  184/507 Partitions, Violations =        6127
Routed  186/507 Partitions, Violations =        6102
Routed  188/507 Partitions, Violations =        6122
Routed  190/507 Partitions, Violations =        6116
Routed  192/507 Partitions, Violations =        6126
Routed  194/507 Partitions, Violations =        6140
Routed  196/507 Partitions, Violations =        6148
Routed  198/507 Partitions, Violations =        6148
Routed  200/507 Partitions, Violations =        6136
Routed  202/507 Partitions, Violations =        6147
Routed  204/507 Partitions, Violations =        6182
Routed  206/507 Partitions, Violations =        6181
Routed  208/507 Partitions, Violations =        6177
Routed  210/507 Partitions, Violations =        6185
Routed  212/507 Partitions, Violations =        6189
Routed  214/507 Partitions, Violations =        6178
Routed  216/507 Partitions, Violations =        6215
Routed  218/507 Partitions, Violations =        6220
Routed  220/507 Partitions, Violations =        6201
Routed  222/507 Partitions, Violations =        6213
Routed  224/507 Partitions, Violations =        6238
Routed  226/507 Partitions, Violations =        6239
Routed  228/507 Partitions, Violations =        6230
Routed  230/507 Partitions, Violations =        6242
Routed  232/507 Partitions, Violations =        6278
Routed  234/507 Partitions, Violations =        6248
Routed  236/507 Partitions, Violations =        6257
Routed  238/507 Partitions, Violations =        6289
Routed  240/507 Partitions, Violations =        6270
Routed  242/507 Partitions, Violations =        6283
Routed  244/507 Partitions, Violations =        6301
Routed  246/507 Partitions, Violations =        6319
Routed  248/507 Partitions, Violations =        6326
Routed  250/507 Partitions, Violations =        6333
Routed  252/507 Partitions, Violations =        6315
Routed  254/507 Partitions, Violations =        6316
Routed  256/507 Partitions, Violations =        6332
Routed  258/507 Partitions, Violations =        6326
Routed  260/507 Partitions, Violations =        6327
Routed  262/507 Partitions, Violations =        6354
Routed  264/507 Partitions, Violations =        6347
Routed  266/507 Partitions, Violations =        6358
Routed  268/507 Partitions, Violations =        6365
Routed  270/507 Partitions, Violations =        6388
Routed  272/507 Partitions, Violations =        6415
Routed  274/507 Partitions, Violations =        6419
Routed  276/507 Partitions, Violations =        6415
Routed  278/507 Partitions, Violations =        6420
Routed  280/507 Partitions, Violations =        6426
Routed  282/507 Partitions, Violations =        6429
Routed  284/507 Partitions, Violations =        6413
Routed  286/507 Partitions, Violations =        6405
Routed  288/507 Partitions, Violations =        6412
Routed  290/507 Partitions, Violations =        6429
Routed  292/507 Partitions, Violations =        6450
Routed  294/507 Partitions, Violations =        6426
Routed  296/507 Partitions, Violations =        6418
Routed  298/507 Partitions, Violations =        6429
Routed  300/507 Partitions, Violations =        6445
Routed  302/507 Partitions, Violations =        6459
Routed  304/507 Partitions, Violations =        6458
Routed  306/507 Partitions, Violations =        6467
Routed  308/507 Partitions, Violations =        6469
Routed  310/507 Partitions, Violations =        6482
Routed  312/507 Partitions, Violations =        6468
Routed  314/507 Partitions, Violations =        6485
Routed  316/507 Partitions, Violations =        6474
Routed  318/507 Partitions, Violations =        6488
Routed  320/507 Partitions, Violations =        6498
Routed  322/507 Partitions, Violations =        6491
Routed  324/507 Partitions, Violations =        6489
Routed  326/507 Partitions, Violations =        6487
Routed  328/507 Partitions, Violations =        6505
Routed  330/507 Partitions, Violations =        6491
Routed  332/507 Partitions, Violations =        6488
Routed  334/507 Partitions, Violations =        6487
Routed  336/507 Partitions, Violations =        6499
Routed  338/507 Partitions, Violations =        6496
Routed  340/507 Partitions, Violations =        6497
Routed  342/507 Partitions, Violations =        6481
Routed  344/507 Partitions, Violations =        6505
Routed  346/507 Partitions, Violations =        6499
Routed  348/507 Partitions, Violations =        6526
Routed  350/507 Partitions, Violations =        6526
Routed  352/507 Partitions, Violations =        6526
Routed  354/507 Partitions, Violations =        6541
Routed  356/507 Partitions, Violations =        6531
Routed  358/507 Partitions, Violations =        6514
Routed  360/507 Partitions, Violations =        6508
Routed  362/507 Partitions, Violations =        6504
Routed  364/507 Partitions, Violations =        6555
Routed  366/507 Partitions, Violations =        6542
Routed  368/507 Partitions, Violations =        6527
Routed  370/507 Partitions, Violations =        6550
Routed  372/507 Partitions, Violations =        6530
Routed  374/507 Partitions, Violations =        6535
Routed  376/507 Partitions, Violations =        6539
Routed  378/507 Partitions, Violations =        6556
Routed  380/507 Partitions, Violations =        6584
Routed  382/507 Partitions, Violations =        6537
Routed  384/507 Partitions, Violations =        6560
Routed  386/507 Partitions, Violations =        6587
Routed  388/507 Partitions, Violations =        6595
Routed  390/507 Partitions, Violations =        6601
Routed  392/507 Partitions, Violations =        6616
Routed  394/507 Partitions, Violations =        6611
Routed  396/507 Partitions, Violations =        6624
Routed  398/507 Partitions, Violations =        6601
Routed  400/507 Partitions, Violations =        6621
Routed  402/507 Partitions, Violations =        6637
Routed  404/507 Partitions, Violations =        6659
Routed  406/507 Partitions, Violations =        6648
Routed  408/507 Partitions, Violations =        6648
Routed  410/507 Partitions, Violations =        6645
Routed  412/507 Partitions, Violations =        6654
Routed  414/507 Partitions, Violations =        6656
Routed  416/507 Partitions, Violations =        6655
Routed  418/507 Partitions, Violations =        6686
Routed  420/507 Partitions, Violations =        6705
Routed  422/507 Partitions, Violations =        6714
Routed  424/507 Partitions, Violations =        6732
Routed  426/507 Partitions, Violations =        6733
Routed  428/507 Partitions, Violations =        6745
Routed  430/507 Partitions, Violations =        6736
Routed  432/507 Partitions, Violations =        6750
Routed  434/507 Partitions, Violations =        6754
Routed  436/507 Partitions, Violations =        6766
Routed  438/507 Partitions, Violations =        6755
Routed  440/507 Partitions, Violations =        6759
Routed  442/507 Partitions, Violations =        6759
Routed  444/507 Partitions, Violations =        6770
Routed  446/507 Partitions, Violations =        6770
Routed  448/507 Partitions, Violations =        6790
Routed  450/507 Partitions, Violations =        6768
Routed  452/507 Partitions, Violations =        6803
Routed  454/507 Partitions, Violations =        6813
Routed  456/507 Partitions, Violations =        6815
Routed  458/507 Partitions, Violations =        6812
Routed  460/507 Partitions, Violations =        6835
Routed  462/507 Partitions, Violations =        6851
Routed  464/507 Partitions, Violations =        6881
Routed  466/507 Partitions, Violations =        6911
Routed  468/507 Partitions, Violations =        6907
Routed  470/507 Partitions, Violations =        6918
Routed  472/507 Partitions, Violations =        6933
Routed  474/507 Partitions, Violations =        6942
Routed  476/507 Partitions, Violations =        6950
Routed  478/507 Partitions, Violations =        6973
Routed  480/507 Partitions, Violations =        6972
Routed  482/507 Partitions, Violations =        6973
Routed  484/507 Partitions, Violations =        6973
Routed  486/507 Partitions, Violations =        6974
Routed  488/507 Partitions, Violations =        6962
Routed  490/507 Partitions, Violations =        6973
Routed  492/507 Partitions, Violations =        6970
Routed  494/507 Partitions, Violations =        6970
Routed  496/507 Partitions, Violations =        6968
Routed  498/507 Partitions, Violations =        6968
Routed  500/507 Partitions, Violations =        6972
Routed  502/507 Partitions, Violations =        6983
Routed  504/507 Partitions, Violations =        6977
Routed  506/507 Partitions, Violations =        6977

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      6977
        Diff net spacing : 985
        Double pattern hard mask space : 1855
        End of line enclosure : 55
        Less than minimum area : 280
        Less than minimum width : 108
        Local double pattern cycle : 1
        Off-grid : 123
        Same net spacing : 3
        Same net via-cut spacing : 129
        Short : 3108
        Internal-only types : 330

[Iter 4] Elapsed real time: 0:03:39 
[Iter 4] Elapsed cpu  time: sys=0:00:05 usr=0:12:21 total=0:12:27
[Iter 4] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 4] Total (MB): Used  132  Alloctr  134  Proc 4066 

End DR iteration 4 with 507 parts

Start DR iteration 5: non-uniform partition
Routed  1/534 Partitions, Violations =  6849
Routed  2/534 Partitions, Violations =  6796
Routed  4/534 Partitions, Violations =  6783
Routed  6/534 Partitions, Violations =  6761
Routed  8/534 Partitions, Violations =  6795
Routed  10/534 Partitions, Violations = 6764
Routed  12/534 Partitions, Violations = 6721
Routed  14/534 Partitions, Violations = 6707
Routed  16/534 Partitions, Violations = 6714
Routed  18/534 Partitions, Violations = 6702
Routed  20/534 Partitions, Violations = 6695
Routed  22/534 Partitions, Violations = 6696
Routed  24/534 Partitions, Violations = 6680
Routed  26/534 Partitions, Violations = 6642
Routed  28/534 Partitions, Violations = 6626
Routed  30/534 Partitions, Violations = 6603
Routed  32/534 Partitions, Violations = 6582
Routed  34/534 Partitions, Violations = 6539
Routed  36/534 Partitions, Violations = 6490
Routed  38/534 Partitions, Violations = 6476
Routed  40/534 Partitions, Violations = 6480
Routed  42/534 Partitions, Violations = 6442
Routed  44/534 Partitions, Violations = 6410
Routed  46/534 Partitions, Violations = 6399
Routed  48/534 Partitions, Violations = 6449
Routed  50/534 Partitions, Violations = 6425
Routed  52/534 Partitions, Violations = 6434
Routed  54/534 Partitions, Violations = 6430
Routed  56/534 Partitions, Violations = 6405
Routed  58/534 Partitions, Violations = 6414
Routed  60/534 Partitions, Violations = 6433
Routed  62/534 Partitions, Violations = 6415
Routed  64/534 Partitions, Violations = 6358
Routed  66/534 Partitions, Violations = 6361
Routed  68/534 Partitions, Violations = 6359
Routed  70/534 Partitions, Violations = 6372
Routed  72/534 Partitions, Violations = 6380
Routed  74/534 Partitions, Violations = 6358
Routed  76/534 Partitions, Violations = 6330
Routed  78/534 Partitions, Violations = 6322
Routed  80/534 Partitions, Violations = 6312
Routed  82/534 Partitions, Violations = 6294
Routed  84/534 Partitions, Violations = 6326
Routed  86/534 Partitions, Violations = 6319
Routed  88/534 Partitions, Violations = 6318
Routed  90/534 Partitions, Violations = 6285
Routed  92/534 Partitions, Violations = 6237
Routed  94/534 Partitions, Violations = 6252
Routed  96/534 Partitions, Violations = 6248
Routed  98/534 Partitions, Violations = 6211
Routed  100/534 Partitions, Violations =        6200
Routed  102/534 Partitions, Violations =        6192
Routed  104/534 Partitions, Violations =        6181
Routed  106/534 Partitions, Violations =        6163
Routed  108/534 Partitions, Violations =        6155
Routed  110/534 Partitions, Violations =        6153
Routed  112/534 Partitions, Violations =        6128
Routed  114/534 Partitions, Violations =        6107
Routed  116/534 Partitions, Violations =        6100
Routed  118/534 Partitions, Violations =        6090
Routed  120/534 Partitions, Violations =        6071
Routed  122/534 Partitions, Violations =        6079
Routed  124/534 Partitions, Violations =        6076
Routed  126/534 Partitions, Violations =        6060
Routed  128/534 Partitions, Violations =        6084
Routed  130/534 Partitions, Violations =        6068
Routed  132/534 Partitions, Violations =        6047
Routed  134/534 Partitions, Violations =        6053
Routed  136/534 Partitions, Violations =        6059
Routed  138/534 Partitions, Violations =        6037
Routed  140/534 Partitions, Violations =        6033
Routed  142/534 Partitions, Violations =        6017
Routed  144/534 Partitions, Violations =        6017
Routed  146/534 Partitions, Violations =        6032
Routed  148/534 Partitions, Violations =        6007
Routed  150/534 Partitions, Violations =        5986
Routed  152/534 Partitions, Violations =        5990
Routed  154/534 Partitions, Violations =        5957
Routed  156/534 Partitions, Violations =        5947
Routed  158/534 Partitions, Violations =        5939
Routed  160/534 Partitions, Violations =        5958
Routed  162/534 Partitions, Violations =        5932
Routed  164/534 Partitions, Violations =        5946
Routed  166/534 Partitions, Violations =        5944
Routed  168/534 Partitions, Violations =        5936
Routed  170/534 Partitions, Violations =        5899
Routed  172/534 Partitions, Violations =        5865
Routed  174/534 Partitions, Violations =        5894
Routed  176/534 Partitions, Violations =        5930
Routed  178/534 Partitions, Violations =        5925
Routed  180/534 Partitions, Violations =        5931
Routed  182/534 Partitions, Violations =        5918
Routed  184/534 Partitions, Violations =        5924
Routed  186/534 Partitions, Violations =        5917
Routed  188/534 Partitions, Violations =        5923
Routed  190/534 Partitions, Violations =        5945
Routed  192/534 Partitions, Violations =        5932
Routed  194/534 Partitions, Violations =        5916
Routed  196/534 Partitions, Violations =        5954
Routed  198/534 Partitions, Violations =        5913
Routed  200/534 Partitions, Violations =        5931
Routed  202/534 Partitions, Violations =        5914
Routed  204/534 Partitions, Violations =        5908
Routed  206/534 Partitions, Violations =        5910
Routed  208/534 Partitions, Violations =        5893
Routed  210/534 Partitions, Violations =        5873
Routed  212/534 Partitions, Violations =        5885
Routed  214/534 Partitions, Violations =        5874
Routed  216/534 Partitions, Violations =        5872
Routed  218/534 Partitions, Violations =        5863
Routed  220/534 Partitions, Violations =        5868
Routed  222/534 Partitions, Violations =        5855
Routed  224/534 Partitions, Violations =        5857
Routed  226/534 Partitions, Violations =        5887
Routed  228/534 Partitions, Violations =        5883
Routed  230/534 Partitions, Violations =        5858
Routed  232/534 Partitions, Violations =        5868
Routed  234/534 Partitions, Violations =        5868
Routed  236/534 Partitions, Violations =        5861
Routed  238/534 Partitions, Violations =        5869
Routed  240/534 Partitions, Violations =        5840
Routed  242/534 Partitions, Violations =        5837
Routed  244/534 Partitions, Violations =        5839
Routed  246/534 Partitions, Violations =        5826
Routed  248/534 Partitions, Violations =        5838
Routed  250/534 Partitions, Violations =        5805
Routed  252/534 Partitions, Violations =        5823
Routed  254/534 Partitions, Violations =        5831
Routed  256/534 Partitions, Violations =        5820
Routed  258/534 Partitions, Violations =        5816
Routed  260/534 Partitions, Violations =        5837
Routed  262/534 Partitions, Violations =        5838
Routed  264/534 Partitions, Violations =        5828
Routed  266/534 Partitions, Violations =        5822
Routed  268/534 Partitions, Violations =        5830
Routed  270/534 Partitions, Violations =        5798
Routed  272/534 Partitions, Violations =        5794
Routed  274/534 Partitions, Violations =        5821
Routed  276/534 Partitions, Violations =        5818
Routed  278/534 Partitions, Violations =        5806
Routed  280/534 Partitions, Violations =        5794
Routed  282/534 Partitions, Violations =        5803
Routed  284/534 Partitions, Violations =        5810
Routed  286/534 Partitions, Violations =        5837
Routed  288/534 Partitions, Violations =        5789
Routed  290/534 Partitions, Violations =        5789
Routed  292/534 Partitions, Violations =        5797
Routed  294/534 Partitions, Violations =        5802
Routed  296/534 Partitions, Violations =        5807
Routed  298/534 Partitions, Violations =        5823
Routed  300/534 Partitions, Violations =        5818
Routed  302/534 Partitions, Violations =        5822
Routed  304/534 Partitions, Violations =        5819
Routed  306/534 Partitions, Violations =        5818
Routed  308/534 Partitions, Violations =        5794
Routed  310/534 Partitions, Violations =        5795
Routed  312/534 Partitions, Violations =        5803
Routed  314/534 Partitions, Violations =        5811
Routed  316/534 Partitions, Violations =        5815
Routed  318/534 Partitions, Violations =        5829
Routed  320/534 Partitions, Violations =        5834
Routed  322/534 Partitions, Violations =        5793
Routed  324/534 Partitions, Violations =        5812
Routed  326/534 Partitions, Violations =        5818
Routed  328/534 Partitions, Violations =        5817
Routed  330/534 Partitions, Violations =        5835
Routed  332/534 Partitions, Violations =        5807
Routed  334/534 Partitions, Violations =        5805
Routed  336/534 Partitions, Violations =        5798
Routed  338/534 Partitions, Violations =        5802
Routed  340/534 Partitions, Violations =        5803
Routed  342/534 Partitions, Violations =        5786
Routed  344/534 Partitions, Violations =        5807
Routed  346/534 Partitions, Violations =        5809
Routed  348/534 Partitions, Violations =        5805
Routed  350/534 Partitions, Violations =        5780
Routed  352/534 Partitions, Violations =        5791
Routed  354/534 Partitions, Violations =        5779
Routed  356/534 Partitions, Violations =        5793
Routed  358/534 Partitions, Violations =        5776
Routed  360/534 Partitions, Violations =        5784
Routed  362/534 Partitions, Violations =        5815
Routed  364/534 Partitions, Violations =        5790
Routed  366/534 Partitions, Violations =        5799
Routed  368/534 Partitions, Violations =        5814
Routed  370/534 Partitions, Violations =        5790
Routed  372/534 Partitions, Violations =        5791
Routed  374/534 Partitions, Violations =        5784
Routed  376/534 Partitions, Violations =        5768
Routed  378/534 Partitions, Violations =        5771
Routed  380/534 Partitions, Violations =        5781
Routed  382/534 Partitions, Violations =        5778
Routed  384/534 Partitions, Violations =        5776
Routed  386/534 Partitions, Violations =        5762
Routed  388/534 Partitions, Violations =        5766
Routed  390/534 Partitions, Violations =        5759
Routed  392/534 Partitions, Violations =        5759
Routed  394/534 Partitions, Violations =        5732
Routed  396/534 Partitions, Violations =        5759
Routed  398/534 Partitions, Violations =        5774
Routed  400/534 Partitions, Violations =        5765
Routed  402/534 Partitions, Violations =        5731
Routed  404/534 Partitions, Violations =        5747
Routed  406/534 Partitions, Violations =        5736
Routed  408/534 Partitions, Violations =        5756
Routed  410/534 Partitions, Violations =        5754
Routed  412/534 Partitions, Violations =        5773
Routed  414/534 Partitions, Violations =        5745
Routed  416/534 Partitions, Violations =        5759
Routed  418/534 Partitions, Violations =        5727
Routed  420/534 Partitions, Violations =        5738
Routed  422/534 Partitions, Violations =        5754
Routed  424/534 Partitions, Violations =        5754
Routed  426/534 Partitions, Violations =        5745
Routed  428/534 Partitions, Violations =        5756
Routed  430/534 Partitions, Violations =        5748
Routed  432/534 Partitions, Violations =        5769
Routed  434/534 Partitions, Violations =        5771
Routed  436/534 Partitions, Violations =        5741
Routed  438/534 Partitions, Violations =        5749
Routed  440/534 Partitions, Violations =        5732
Routed  442/534 Partitions, Violations =        5723
Routed  444/534 Partitions, Violations =        5712
Routed  446/534 Partitions, Violations =        5709
Routed  448/534 Partitions, Violations =        5699
Routed  450/534 Partitions, Violations =        5693
Routed  452/534 Partitions, Violations =        5697
Routed  454/534 Partitions, Violations =        5675
Routed  456/534 Partitions, Violations =        5688
Routed  458/534 Partitions, Violations =        5698
Routed  460/534 Partitions, Violations =        5698
Routed  462/534 Partitions, Violations =        5693
Routed  464/534 Partitions, Violations =        5696
Routed  466/534 Partitions, Violations =        5698
Routed  468/534 Partitions, Violations =        5702
Routed  470/534 Partitions, Violations =        5690
Routed  472/534 Partitions, Violations =        5710
Routed  474/534 Partitions, Violations =        5702
Routed  476/534 Partitions, Violations =        5714
Routed  478/534 Partitions, Violations =        5713
Routed  480/534 Partitions, Violations =        5709
Routed  482/534 Partitions, Violations =        5711
Routed  484/534 Partitions, Violations =        5699
Routed  486/534 Partitions, Violations =        5703
Routed  488/534 Partitions, Violations =        5698
Routed  490/534 Partitions, Violations =        5697
Routed  492/534 Partitions, Violations =        5709
Routed  494/534 Partitions, Violations =        5714
Routed  496/534 Partitions, Violations =        5716
Routed  498/534 Partitions, Violations =        5717
Routed  500/534 Partitions, Violations =        5717
Routed  502/534 Partitions, Violations =        5717
Routed  504/534 Partitions, Violations =        5710
Routed  506/534 Partitions, Violations =        5717
Routed  508/534 Partitions, Violations =        5716
Routed  510/534 Partitions, Violations =        5714
Routed  512/534 Partitions, Violations =        5710
Routed  514/534 Partitions, Violations =        5712
Routed  516/534 Partitions, Violations =        5709
Routed  518/534 Partitions, Violations =        5710
Routed  520/534 Partitions, Violations =        5710
Routed  522/534 Partitions, Violations =        5709
Routed  524/534 Partitions, Violations =        5708
Routed  526/534 Partitions, Violations =        5709
Routed  528/534 Partitions, Violations =        5708
Routed  530/534 Partitions, Violations =        5703
Routed  532/534 Partitions, Violations =        5704
Routed  534/534 Partitions, Violations =        5704

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      5704
        Diff net spacing : 1299
        Double pattern hard mask space : 1637
        Less than minimum area : 40
        Less than minimum width : 106
        Off-grid : 25
        Same net via-cut spacing : 14
        Short : 2430
        Internal-only types : 153

[Iter 5] Elapsed real time: 0:04:40 
[Iter 5] Elapsed cpu  time: sys=0:00:06 usr=0:15:27 total=0:15:34
[Iter 5] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 5] Total (MB): Used  132  Alloctr  134  Proc 4066 

End DR iteration 5 with 534 parts

Start DR iteration 6: non-uniform partition
Routed  1/527 Partitions, Violations =  5593
Routed  2/527 Partitions, Violations =  5582
Routed  4/527 Partitions, Violations =  5618
Routed  6/527 Partitions, Violations =  5623
Routed  8/527 Partitions, Violations =  5612
Routed  10/527 Partitions, Violations = 5624
Routed  12/527 Partitions, Violations = 5602
Routed  14/527 Partitions, Violations = 5624
Routed  16/527 Partitions, Violations = 5582
Routed  18/527 Partitions, Violations = 5598
Routed  20/527 Partitions, Violations = 5567
Routed  22/527 Partitions, Violations = 5561
Routed  24/527 Partitions, Violations = 5575
Routed  26/527 Partitions, Violations = 5611
Routed  28/527 Partitions, Violations = 5627
Routed  30/527 Partitions, Violations = 5654
Routed  32/527 Partitions, Violations = 5668
Routed  34/527 Partitions, Violations = 5671
Routed  36/527 Partitions, Violations = 5665
Routed  38/527 Partitions, Violations = 5684
Routed  40/527 Partitions, Violations = 5659
Routed  42/527 Partitions, Violations = 5685
Routed  44/527 Partitions, Violations = 5703
Routed  46/527 Partitions, Violations = 5701
Routed  48/527 Partitions, Violations = 5707
Routed  50/527 Partitions, Violations = 5728
Routed  52/527 Partitions, Violations = 5679
Routed  54/527 Partitions, Violations = 5715
Routed  56/527 Partitions, Violations = 5738
Routed  58/527 Partitions, Violations = 5756
Routed  60/527 Partitions, Violations = 5763
Routed  62/527 Partitions, Violations = 5765
Routed  64/527 Partitions, Violations = 5753
Routed  66/527 Partitions, Violations = 5741
Routed  68/527 Partitions, Violations = 5763
Routed  70/527 Partitions, Violations = 5779
Routed  72/527 Partitions, Violations = 5768
Routed  74/527 Partitions, Violations = 5766
Routed  76/527 Partitions, Violations = 5792
Routed  78/527 Partitions, Violations = 5784
Routed  80/527 Partitions, Violations = 5820
Routed  82/527 Partitions, Violations = 5818
Routed  84/527 Partitions, Violations = 5841
Routed  86/527 Partitions, Violations = 5803
Routed  88/527 Partitions, Violations = 5801
Routed  90/527 Partitions, Violations = 5834
Routed  92/527 Partitions, Violations = 5799
Routed  94/527 Partitions, Violations = 5820
Routed  96/527 Partitions, Violations = 5814
Routed  98/527 Partitions, Violations = 5831
Routed  100/527 Partitions, Violations =        5874
Routed  102/527 Partitions, Violations =        5857
Routed  104/527 Partitions, Violations =        5842
Routed  106/527 Partitions, Violations =        5855
Routed  108/527 Partitions, Violations =        5841
Routed  110/527 Partitions, Violations =        5841
Routed  112/527 Partitions, Violations =        5833
Routed  114/527 Partitions, Violations =        5845
Routed  116/527 Partitions, Violations =        5848
Routed  118/527 Partitions, Violations =        5881
Routed  120/527 Partitions, Violations =        5855
Routed  122/527 Partitions, Violations =        5882
Routed  124/527 Partitions, Violations =        5882
Routed  126/527 Partitions, Violations =        5893
Routed  128/527 Partitions, Violations =        5900
Routed  130/527 Partitions, Violations =        5906
Routed  132/527 Partitions, Violations =        5914
Routed  134/527 Partitions, Violations =        5931
Routed  136/527 Partitions, Violations =        5938
Routed  138/527 Partitions, Violations =        5941
Routed  140/527 Partitions, Violations =        5920
Routed  142/527 Partitions, Violations =        5914
Routed  144/527 Partitions, Violations =        5948
Routed  146/527 Partitions, Violations =        5974
Routed  148/527 Partitions, Violations =        5971
Routed  150/527 Partitions, Violations =        5969
Routed  152/527 Partitions, Violations =        5979
Routed  154/527 Partitions, Violations =        5947
Routed  156/527 Partitions, Violations =        5969
Routed  158/527 Partitions, Violations =        5969
Routed  160/527 Partitions, Violations =        5988
Routed  162/527 Partitions, Violations =        5982
Routed  164/527 Partitions, Violations =        6015
Routed  166/527 Partitions, Violations =        6015
Routed  168/527 Partitions, Violations =        6003
Routed  170/527 Partitions, Violations =        6009
Routed  172/527 Partitions, Violations =        6028
Routed  174/527 Partitions, Violations =        6065
Routed  176/527 Partitions, Violations =        6053
Routed  178/527 Partitions, Violations =        6079
Routed  180/527 Partitions, Violations =        6065
Routed  182/527 Partitions, Violations =        6056
Routed  184/527 Partitions, Violations =        6053
Routed  186/527 Partitions, Violations =        6062
Routed  188/527 Partitions, Violations =        6071
Routed  190/527 Partitions, Violations =        6089
Routed  192/527 Partitions, Violations =        6066
Routed  194/527 Partitions, Violations =        6082
Routed  196/527 Partitions, Violations =        6094
Routed  198/527 Partitions, Violations =        6135
Routed  200/527 Partitions, Violations =        6105
Routed  202/527 Partitions, Violations =        6128
Routed  204/527 Partitions, Violations =        6146
Routed  206/527 Partitions, Violations =        6151
Routed  208/527 Partitions, Violations =        6152
Routed  210/527 Partitions, Violations =        6165
Routed  212/527 Partitions, Violations =        6147
Routed  214/527 Partitions, Violations =        6156
Routed  216/527 Partitions, Violations =        6164
Routed  218/527 Partitions, Violations =        6183
Routed  220/527 Partitions, Violations =        6166
Routed  222/527 Partitions, Violations =        6169
Routed  224/527 Partitions, Violations =        6187
Routed  226/527 Partitions, Violations =        6183
Routed  228/527 Partitions, Violations =        6165
Routed  230/527 Partitions, Violations =        6151
Routed  232/527 Partitions, Violations =        6189
Routed  234/527 Partitions, Violations =        6213
Routed  236/527 Partitions, Violations =        6203
Routed  238/527 Partitions, Violations =        6200
Routed  240/527 Partitions, Violations =        6206
Routed  242/527 Partitions, Violations =        6212
Routed  244/527 Partitions, Violations =        6232
Routed  246/527 Partitions, Violations =        6228
Routed  248/527 Partitions, Violations =        6226
Routed  250/527 Partitions, Violations =        6235
Routed  252/527 Partitions, Violations =        6228
Routed  254/527 Partitions, Violations =        6211
Routed  256/527 Partitions, Violations =        6221
Routed  258/527 Partitions, Violations =        6255
Routed  260/527 Partitions, Violations =        6271
Routed  262/527 Partitions, Violations =        6272
Routed  264/527 Partitions, Violations =        6268
Routed  266/527 Partitions, Violations =        6279
Routed  268/527 Partitions, Violations =        6314
Routed  270/527 Partitions, Violations =        6327
Routed  272/527 Partitions, Violations =        6344
Routed  274/527 Partitions, Violations =        6329
Routed  276/527 Partitions, Violations =        6334
Routed  278/527 Partitions, Violations =        6365
Routed  280/527 Partitions, Violations =        6347
Routed  282/527 Partitions, Violations =        6339
Routed  284/527 Partitions, Violations =        6338
Routed  286/527 Partitions, Violations =        6346
Routed  288/527 Partitions, Violations =        6366
Routed  290/527 Partitions, Violations =        6386
Routed  292/527 Partitions, Violations =        6400
Routed  294/527 Partitions, Violations =        6394
Routed  296/527 Partitions, Violations =        6397
Routed  298/527 Partitions, Violations =        6393
Routed  300/527 Partitions, Violations =        6392
Routed  302/527 Partitions, Violations =        6413
Routed  304/527 Partitions, Violations =        6392
Routed  306/527 Partitions, Violations =        6418
Routed  308/527 Partitions, Violations =        6383
Routed  310/527 Partitions, Violations =        6401
Routed  312/527 Partitions, Violations =        6417
Routed  314/527 Partitions, Violations =        6423
Routed  316/527 Partitions, Violations =        6449
Routed  318/527 Partitions, Violations =        6425
Routed  320/527 Partitions, Violations =        6455
Routed  322/527 Partitions, Violations =        6475
Routed  324/527 Partitions, Violations =        6472
Routed  326/527 Partitions, Violations =        6484
Routed  328/527 Partitions, Violations =        6505
Routed  330/527 Partitions, Violations =        6482
Routed  332/527 Partitions, Violations =        6507
Routed  334/527 Partitions, Violations =        6478
Routed  336/527 Partitions, Violations =        6487
Routed  338/527 Partitions, Violations =        6487
Routed  340/527 Partitions, Violations =        6488
Routed  342/527 Partitions, Violations =        6504
Routed  344/527 Partitions, Violations =        6501
Routed  346/527 Partitions, Violations =        6486
Routed  348/527 Partitions, Violations =        6517
Routed  350/527 Partitions, Violations =        6516
Routed  352/527 Partitions, Violations =        6521
Routed  354/527 Partitions, Violations =        6519
Routed  356/527 Partitions, Violations =        6526
Routed  358/527 Partitions, Violations =        6511
Routed  360/527 Partitions, Violations =        6521
Routed  362/527 Partitions, Violations =        6518
Routed  364/527 Partitions, Violations =        6532
Routed  366/527 Partitions, Violations =        6538
Routed  368/527 Partitions, Violations =        6522
Routed  370/527 Partitions, Violations =        6589
Routed  372/527 Partitions, Violations =        6570
Routed  374/527 Partitions, Violations =        6556
Routed  376/527 Partitions, Violations =        6575
Routed  378/527 Partitions, Violations =        6588
Routed  380/527 Partitions, Violations =        6603
Routed  382/527 Partitions, Violations =        6570
Routed  384/527 Partitions, Violations =        6597
Routed  386/527 Partitions, Violations =        6604
Routed  388/527 Partitions, Violations =        6601
Routed  390/527 Partitions, Violations =        6591
Routed  392/527 Partitions, Violations =        6598
Routed  394/527 Partitions, Violations =        6616
Routed  396/527 Partitions, Violations =        6604
Routed  398/527 Partitions, Violations =        6614
Routed  400/527 Partitions, Violations =        6631
Routed  402/527 Partitions, Violations =        6632
Routed  404/527 Partitions, Violations =        6640
Routed  406/527 Partitions, Violations =        6643
Routed  408/527 Partitions, Violations =        6636
Routed  410/527 Partitions, Violations =        6614
Routed  412/527 Partitions, Violations =        6631
Routed  414/527 Partitions, Violations =        6641
Routed  416/527 Partitions, Violations =        6649
Routed  418/527 Partitions, Violations =        6633
Routed  420/527 Partitions, Violations =        6663
Routed  422/527 Partitions, Violations =        6668
Routed  424/527 Partitions, Violations =        6697
Routed  426/527 Partitions, Violations =        6686
Routed  428/527 Partitions, Violations =        6667
Routed  430/527 Partitions, Violations =        6697
Routed  432/527 Partitions, Violations =        6712
Routed  434/527 Partitions, Violations =        6694
Routed  436/527 Partitions, Violations =        6710
Routed  438/527 Partitions, Violations =        6701
Routed  440/527 Partitions, Violations =        6705
Routed  442/527 Partitions, Violations =        6718
Routed  444/527 Partitions, Violations =        6724
Routed  446/527 Partitions, Violations =        6727
Routed  448/527 Partitions, Violations =        6735
Routed  450/527 Partitions, Violations =        6718
Routed  452/527 Partitions, Violations =        6736
Routed  454/527 Partitions, Violations =        6743
Routed  456/527 Partitions, Violations =        6745
Routed  458/527 Partitions, Violations =        6753
Routed  460/527 Partitions, Violations =        6767
Routed  462/527 Partitions, Violations =        6779
Routed  464/527 Partitions, Violations =        6789
Routed  466/527 Partitions, Violations =        6774
Routed  468/527 Partitions, Violations =        6791
Routed  470/527 Partitions, Violations =        6798
Routed  472/527 Partitions, Violations =        6800
Routed  474/527 Partitions, Violations =        6783
Routed  476/527 Partitions, Violations =        6786
Routed  478/527 Partitions, Violations =        6799
Routed  480/527 Partitions, Violations =        6804
Routed  482/527 Partitions, Violations =        6808
Routed  484/527 Partitions, Violations =        6839
Routed  486/527 Partitions, Violations =        6840
Routed  488/527 Partitions, Violations =        6848
Routed  490/527 Partitions, Violations =        6841
Routed  492/527 Partitions, Violations =        6850
Routed  494/527 Partitions, Violations =        6851
Routed  496/527 Partitions, Violations =        6838
Routed  498/527 Partitions, Violations =        6861
Routed  500/527 Partitions, Violations =        6880
Routed  502/527 Partitions, Violations =        6890
Routed  504/527 Partitions, Violations =        6895
Routed  506/527 Partitions, Violations =        6894
Routed  508/527 Partitions, Violations =        6901
Routed  510/527 Partitions, Violations =        6901
Routed  512/527 Partitions, Violations =        6901
Routed  514/527 Partitions, Violations =        6903
Routed  516/527 Partitions, Violations =        6916
Routed  518/527 Partitions, Violations =        6914
Routed  520/527 Partitions, Violations =        6917
Routed  522/527 Partitions, Violations =        6916
Routed  524/527 Partitions, Violations =        6914
Routed  526/527 Partitions, Violations =        6918

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      6919
        Diff net spacing : 1046
        Double pattern hard mask space : 1850
        End of line enclosure : 51
        Less than minimum area : 246
        Less than minimum width : 108
        Local double pattern cycle : 4
        Off-grid : 123
        Same net spacing : 10
        Same net via-cut spacing : 122
        Short : 3030
        Internal-only types : 329

[Iter 6] Elapsed real time: 0:06:12 
[Iter 6] Elapsed cpu  time: sys=0:00:07 usr=0:19:57 total=0:20:04
[Iter 6] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 6] Total (MB): Used  132  Alloctr  134  Proc 4066 

End DR iteration 6 with 527 parts


Switch back to normal partition bloat and recalculate DRC:

Begin full DRC check ...

Information: Using 8 threads for routing. (ZRT-444)
Checked 6/100 Partitions, Violations =  6756
Checked 7/100 Partitions, Violations =  6820
Checked 8/100 Partitions, Violations =  6847
Checked 14/100 Partitions, Violations = 6570
Checked 17/100 Partitions, Violations = 6682
Checked 20/100 Partitions, Violations = 6680
Checked 28/100 Partitions, Violations = 6538
Checked 29/100 Partitions, Violations = 6753
Checked 32/100 Partitions, Violations = 6409
Checked 36/100 Partitions, Violations = 6467
Checked 42/100 Partitions, Violations = 6793
Checked 44/100 Partitions, Violations = 6879
Checked 49/100 Partitions, Violations = 6671
Checked 52/100 Partitions, Violations = 6453
Checked 57/100 Partitions, Violations = 6537
Checked 60/100 Partitions, Violations = 6788
Checked 70/100 Partitions, Violations = 6696
Checked 71/100 Partitions, Violations = 6730
Checked 72/100 Partitions, Violations = 6625
Checked 76/100 Partitions, Violations = 6640
Checked 80/100 Partitions, Violations = 6871
Checked 84/100 Partitions, Violations = 6849
Checked 88/100 Partitions, Violations = 6496
Checked 92/100 Partitions, Violations = 6843
Checked 96/100 Partitions, Violations = 6696
Checked 100/100 Partitions, Violations =        6838

Check local double pattern cycle DRC:
Checked 7/121 Partitions, Violations =  6838
Checked 10/121 Partitions, Violations = 6838
Checked 11/121 Partitions, Violations = 6838
Checked 12/121 Partitions, Violations = 6838
Checked 16/121 Partitions, Violations = 6838
Checked 20/121 Partitions, Violations = 6838
Checked 34/121 Partitions, Violations = 6838
Checked 37/121 Partitions, Violations = 6838
Checked 42/121 Partitions, Violations = 6838
Checked 43/121 Partitions, Violations = 6838
Checked 44/121 Partitions, Violations = 6838
Checked 51/121 Partitions, Violations = 6838
Checked 52/121 Partitions, Violations = 6838
Checked 55/121 Partitions, Violations = 6838
Checked 56/121 Partitions, Violations = 6838
Checked 65/121 Partitions, Violations = 6838
Checked 68/121 Partitions, Violations = 6838
Checked 69/121 Partitions, Violations = 6838
Checked 72/121 Partitions, Violations = 6838
Checked 79/121 Partitions, Violations = 6838
Checked 80/121 Partitions, Violations = 6838
Checked 84/121 Partitions, Violations = 6838
Checked 88/121 Partitions, Violations = 6838
Checked 92/121 Partitions, Violations = 6838
Checked 96/121 Partitions, Violations = 6838
Checked 100/121 Partitions, Violations =        6838
Checked 104/121 Partitions, Violations =        6838
Checked 108/121 Partitions, Violations =        6838
Checked 112/121 Partitions, Violations =        6838
Checked 116/121 Partitions, Violations =        6838
Checked 120/121 Partitions, Violations =        6838
[DRC CHECK] Elapsed real time: 0:06:19 
[DRC CHECK] Elapsed cpu  time: sys=0:00:07 usr=0:20:29 total=0:20:37
[DRC CHECK] Stage (MB): Used   18  Alloctr   18  Proc    0 
[DRC CHECK] Total (MB): Used  132  Alloctr  134  Proc 4066 
Start DR iteration 7: non-uniform partition
Routed  1/496 Partitions, Violations =  6682
Routed  2/496 Partitions, Violations =  6659
Routed  4/496 Partitions, Violations =  6630
Routed  6/496 Partitions, Violations =  6661
Routed  8/496 Partitions, Violations =  6582
Routed  10/496 Partitions, Violations = 6563
Routed  12/496 Partitions, Violations = 6551
Routed  14/496 Partitions, Violations = 6520
Routed  16/496 Partitions, Violations = 6527
Routed  18/496 Partitions, Violations = 6515
Routed  20/496 Partitions, Violations = 6502
Routed  22/496 Partitions, Violations = 6485
Routed  24/496 Partitions, Violations = 6495
Routed  26/496 Partitions, Violations = 6440
Routed  28/496 Partitions, Violations = 6424
Routed  30/496 Partitions, Violations = 6384
Routed  32/496 Partitions, Violations = 6356
Routed  34/496 Partitions, Violations = 6364
Routed  36/496 Partitions, Violations = 6391
Routed  38/496 Partitions, Violations = 6363
Routed  40/496 Partitions, Violations = 6352
Routed  42/496 Partitions, Violations = 6381
Routed  44/496 Partitions, Violations = 6316
Routed  46/496 Partitions, Violations = 6303
Routed  48/496 Partitions, Violations = 6338
Routed  50/496 Partitions, Violations = 6285
Routed  52/496 Partitions, Violations = 6258
Routed  54/496 Partitions, Violations = 6281
Routed  56/496 Partitions, Violations = 6301
Routed  58/496 Partitions, Violations = 6225
Routed  60/496 Partitions, Violations = 6232
Routed  62/496 Partitions, Violations = 6236
Routed  64/496 Partitions, Violations = 6207
Routed  66/496 Partitions, Violations = 6190
Routed  68/496 Partitions, Violations = 6193
Routed  70/496 Partitions, Violations = 6218
Routed  72/496 Partitions, Violations = 6205
Routed  74/496 Partitions, Violations = 6191
Routed  76/496 Partitions, Violations = 6187
Routed  78/496 Partitions, Violations = 6164
Routed  80/496 Partitions, Violations = 6166
Routed  82/496 Partitions, Violations = 6160
Routed  84/496 Partitions, Violations = 6199
Routed  86/496 Partitions, Violations = 6173
Routed  88/496 Partitions, Violations = 6172
Routed  90/496 Partitions, Violations = 6190
Routed  92/496 Partitions, Violations = 6213
Routed  94/496 Partitions, Violations = 6218
Routed  96/496 Partitions, Violations = 6195
Routed  98/496 Partitions, Violations = 6127
Routed  100/496 Partitions, Violations =        6122
Routed  102/496 Partitions, Violations =        6096
Routed  104/496 Partitions, Violations =        6099
Routed  106/496 Partitions, Violations =        6104
Routed  108/496 Partitions, Violations =        6099
Routed  110/496 Partitions, Violations =        6080
Routed  112/496 Partitions, Violations =        6081
Routed  114/496 Partitions, Violations =        6068
Routed  116/496 Partitions, Violations =        6058
Routed  118/496 Partitions, Violations =        6045
Routed  120/496 Partitions, Violations =        6026
Routed  122/496 Partitions, Violations =        6045
Routed  124/496 Partitions, Violations =        6013
Routed  126/496 Partitions, Violations =        6018
Routed  128/496 Partitions, Violations =        6014
Routed  130/496 Partitions, Violations =        5989
Routed  132/496 Partitions, Violations =        5994
Routed  134/496 Partitions, Violations =        5980
Routed  136/496 Partitions, Violations =        5992
Routed  138/496 Partitions, Violations =        6007
Routed  140/496 Partitions, Violations =        5974
Routed  142/496 Partitions, Violations =        5982
Routed  144/496 Partitions, Violations =        5993
Routed  146/496 Partitions, Violations =        5969
Routed  148/496 Partitions, Violations =        5956
Routed  150/496 Partitions, Violations =        5949
Routed  152/496 Partitions, Violations =        5944
Routed  154/496 Partitions, Violations =        5947
Routed  156/496 Partitions, Violations =        5933
Routed  158/496 Partitions, Violations =        5929
Routed  160/496 Partitions, Violations =        5919
Routed  162/496 Partitions, Violations =        5913
Routed  164/496 Partitions, Violations =        5911
Routed  166/496 Partitions, Violations =        5922
Routed  168/496 Partitions, Violations =        5897
Routed  170/496 Partitions, Violations =        5897
Routed  172/496 Partitions, Violations =        5904
Routed  174/496 Partitions, Violations =        5888
Routed  176/496 Partitions, Violations =        5907
Routed  178/496 Partitions, Violations =        5917
Routed  180/496 Partitions, Violations =        5883
Routed  182/496 Partitions, Violations =        5869
Routed  184/496 Partitions, Violations =        5888
Routed  186/496 Partitions, Violations =        5888
Routed  188/496 Partitions, Violations =        5890
Routed  190/496 Partitions, Violations =        5909
Routed  192/496 Partitions, Violations =        5852
Routed  194/496 Partitions, Violations =        5860
Routed  196/496 Partitions, Violations =        5874
Routed  198/496 Partitions, Violations =        5851
Routed  200/496 Partitions, Violations =        5862
Routed  202/496 Partitions, Violations =        5852
Routed  204/496 Partitions, Violations =        5849
Routed  206/496 Partitions, Violations =        5849
Routed  208/496 Partitions, Violations =        5879
Routed  210/496 Partitions, Violations =        5865
Routed  212/496 Partitions, Violations =        5879
Routed  214/496 Partitions, Violations =        5862
Routed  216/496 Partitions, Violations =        5877
Routed  218/496 Partitions, Violations =        5837
Routed  220/496 Partitions, Violations =        5846
Routed  222/496 Partitions, Violations =        5848
Routed  224/496 Partitions, Violations =        5835
Routed  226/496 Partitions, Violations =        5831
Routed  228/496 Partitions, Violations =        5852
Routed  230/496 Partitions, Violations =        5835
Routed  232/496 Partitions, Violations =        5832
Routed  234/496 Partitions, Violations =        5827
Routed  236/496 Partitions, Violations =        5805
Routed  238/496 Partitions, Violations =        5833
Routed  240/496 Partitions, Violations =        5818
Routed  242/496 Partitions, Violations =        5817
Routed  244/496 Partitions, Violations =        5851
Routed  246/496 Partitions, Violations =        5814
Routed  248/496 Partitions, Violations =        5819
Routed  250/496 Partitions, Violations =        5817
Routed  252/496 Partitions, Violations =        5834
Routed  254/496 Partitions, Violations =        5830
Routed  256/496 Partitions, Violations =        5836
Routed  258/496 Partitions, Violations =        5840
Routed  260/496 Partitions, Violations =        5821
Routed  262/496 Partitions, Violations =        5831
Routed  264/496 Partitions, Violations =        5850
Routed  266/496 Partitions, Violations =        5802
Routed  268/496 Partitions, Violations =        5813
Routed  270/496 Partitions, Violations =        5841
Routed  272/496 Partitions, Violations =        5794
Routed  274/496 Partitions, Violations =        5820
Routed  276/496 Partitions, Violations =        5814
Routed  278/496 Partitions, Violations =        5811
Routed  280/496 Partitions, Violations =        5812
Routed  282/496 Partitions, Violations =        5790
Routed  284/496 Partitions, Violations =        5786
Routed  286/496 Partitions, Violations =        5787
Routed  288/496 Partitions, Violations =        5778
Routed  290/496 Partitions, Violations =        5795
Routed  292/496 Partitions, Violations =        5788
Routed  294/496 Partitions, Violations =        5826
Routed  296/496 Partitions, Violations =        5794
Routed  298/496 Partitions, Violations =        5787
Routed  300/496 Partitions, Violations =        5812
Routed  302/496 Partitions, Violations =        5798
Routed  304/496 Partitions, Violations =        5803
Routed  306/496 Partitions, Violations =        5805
Routed  308/496 Partitions, Violations =        5779
Routed  310/496 Partitions, Violations =        5811
Routed  312/496 Partitions, Violations =        5758
Routed  314/496 Partitions, Violations =        5798
Routed  316/496 Partitions, Violations =        5782
Routed  318/496 Partitions, Violations =        5776
Routed  320/496 Partitions, Violations =        5805
Routed  322/496 Partitions, Violations =        5802
Routed  324/496 Partitions, Violations =        5785
Routed  326/496 Partitions, Violations =        5797
Routed  328/496 Partitions, Violations =        5796
Routed  330/496 Partitions, Violations =        5802
Routed  332/496 Partitions, Violations =        5820
Routed  334/496 Partitions, Violations =        5829
Routed  336/496 Partitions, Violations =        5828
Routed  338/496 Partitions, Violations =        5823
Routed  340/496 Partitions, Violations =        5819
Routed  342/496 Partitions, Violations =        5809
Routed  344/496 Partitions, Violations =        5830
Routed  346/496 Partitions, Violations =        5820
Routed  348/496 Partitions, Violations =        5838
Routed  350/496 Partitions, Violations =        5810
Routed  352/496 Partitions, Violations =        5831
Routed  354/496 Partitions, Violations =        5845
Routed  356/496 Partitions, Violations =        5859
Routed  358/496 Partitions, Violations =        5844
Routed  360/496 Partitions, Violations =        5858
Routed  362/496 Partitions, Violations =        5828
Routed  364/496 Partitions, Violations =        5840
Routed  366/496 Partitions, Violations =        5833
Routed  368/496 Partitions, Violations =        5840
Routed  370/496 Partitions, Violations =        5840
Routed  372/496 Partitions, Violations =        5848
Routed  374/496 Partitions, Violations =        5828
Routed  376/496 Partitions, Violations =        5859
Routed  378/496 Partitions, Violations =        5826
Routed  380/496 Partitions, Violations =        5813
Routed  382/496 Partitions, Violations =        5809
Routed  384/496 Partitions, Violations =        5803
Routed  386/496 Partitions, Violations =        5805
Routed  388/496 Partitions, Violations =        5820
Routed  390/496 Partitions, Violations =        5802
Routed  392/496 Partitions, Violations =        5816
Routed  394/496 Partitions, Violations =        5801
Routed  396/496 Partitions, Violations =        5810
Routed  398/496 Partitions, Violations =        5787
Routed  400/496 Partitions, Violations =        5791
Routed  402/496 Partitions, Violations =        5741
Routed  404/496 Partitions, Violations =        5769
Routed  406/496 Partitions, Violations =        5749
Routed  408/496 Partitions, Violations =        5765
Routed  410/496 Partitions, Violations =        5747
Routed  412/496 Partitions, Violations =        5767
Routed  414/496 Partitions, Violations =        5765
Routed  416/496 Partitions, Violations =        5755
Routed  418/496 Partitions, Violations =        5749
Routed  420/496 Partitions, Violations =        5745
Routed  422/496 Partitions, Violations =        5740
Routed  424/496 Partitions, Violations =        5742
Routed  426/496 Partitions, Violations =        5740
Routed  428/496 Partitions, Violations =        5740
Routed  430/496 Partitions, Violations =        5743
Routed  432/496 Partitions, Violations =        5746
Routed  434/496 Partitions, Violations =        5707
Routed  436/496 Partitions, Violations =        5734
Routed  438/496 Partitions, Violations =        5723
Routed  440/496 Partitions, Violations =        5735
Routed  442/496 Partitions, Violations =        5728
Routed  444/496 Partitions, Violations =        5722
Routed  446/496 Partitions, Violations =        5729
Routed  448/496 Partitions, Violations =        5733
Routed  450/496 Partitions, Violations =        5733
Routed  452/496 Partitions, Violations =        5742
Routed  454/496 Partitions, Violations =        5741
Routed  456/496 Partitions, Violations =        5749
Routed  458/496 Partitions, Violations =        5749
Routed  460/496 Partitions, Violations =        5747
Routed  462/496 Partitions, Violations =        5749
Routed  464/496 Partitions, Violations =        5747
Routed  466/496 Partitions, Violations =        5751
Routed  468/496 Partitions, Violations =        5751
Routed  470/496 Partitions, Violations =        5754
Routed  472/496 Partitions, Violations =        5764
Routed  474/496 Partitions, Violations =        5766
Routed  476/496 Partitions, Violations =        5765
Routed  478/496 Partitions, Violations =        5764
Routed  480/496 Partitions, Violations =        5763
Routed  482/496 Partitions, Violations =        5763
Routed  484/496 Partitions, Violations =        5763
Routed  486/496 Partitions, Violations =        5765
Routed  488/496 Partitions, Violations =        5766
Routed  490/496 Partitions, Violations =        5766
Routed  492/496 Partitions, Violations =        5766
Routed  494/496 Partitions, Violations =        5757
Routed  496/496 Partitions, Violations =        5757

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      5757
        Diff net spacing : 1318
        Diff net via-cut spacing : 1
        Double pattern hard mask space : 1659
        Less than minimum area : 60
        Less than minimum width : 110
        Local double pattern cycle : 2
        Off-grid : 41
        Same net spacing : 3
        Same net via-cut spacing : 26
        Short : 2404
        Internal-only types : 133

[Iter 7] Elapsed real time: 0:07:53 
[Iter 7] Elapsed cpu  time: sys=0:00:08 usr=0:24:46 total=0:24:54
[Iter 7] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 7] Total (MB): Used  132  Alloctr  134  Proc 4066 

End DR iteration 7 with 496 parts

Start DR iteration 8: non-uniform partition
