// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        data_0_val,
        data_1_val,
        data_2_val,
        data_3_val,
        ap_return
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [7:0] data_0_val;
input  [7:0] data_1_val;
input  [7:0] data_2_val;
input  [7:0] data_3_val;
output  [12:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
reg    ap_block_pp0_stage0_subdone;
reg   [10:0] trunc_ln_reg_241;
wire    ap_block_pp0_stage0_11001;
wire   [10:0] add_ln58_fu_204_p2;
reg   [10:0] add_ln58_reg_246;
wire   [10:0] add_ln58_1_fu_210_p2;
reg   [10:0] add_ln58_1_reg_251;
wire    ap_block_pp0_stage0;
wire   [9:0] tmp_fu_74_p3;
wire   [11:0] zext_ln73_fu_82_p1;
wire   [11:0] sub_ln73_fu_86_p2;
wire   [11:0] conv_i_i_fu_70_p1;
wire   [11:0] sub_ln73_1_fu_92_p2;
wire   [9:0] tmp_97_fu_108_p3;
wire   [10:0] zext_ln73_1_fu_116_p1;
wire   [10:0] sub_ln73_2_fu_120_p2;
wire   [9:0] trunc_ln42_s_fu_126_p4;
wire   [10:0] p_shl9_fu_144_p3;
wire   [10:0] zext_ln70_fu_140_p1;
wire   [10:0] sub_ln73_3_fu_152_p2;
wire   [9:0] lshr_ln_fu_158_p4;
wire   [10:0] p_shl_fu_176_p3;
wire   [10:0] zext_ln70_1_fu_172_p1;
wire   [10:0] sub_ln73_4_fu_184_p2;
wire   [9:0] lshr_ln42_1_fu_190_p4;
wire   [10:0] zext_ln42_fu_168_p1;
wire   [10:0] zext_ln42_1_fu_200_p1;
wire  signed [10:0] sext_ln70_1_fu_136_p1;
wire  signed [11:0] sext_ln58_fu_222_p1;
wire  signed [11:0] sext_ln70_fu_216_p1;
wire   [11:0] add_ln58_2_fu_225_p2;
wire  signed [12:0] sext_ln58_1_fu_231_p1;
wire   [12:0] zext_ln58_fu_219_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln58_1_reg_251[10 : 1] <= add_ln58_1_fu_210_p2[10 : 1];
        add_ln58_reg_246 <= add_ln58_fu_204_p2;
        trunc_ln_reg_241 <= {{sub_ln73_1_fu_92_p2[11:1]}};
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln58_1_fu_210_p2 = ($signed(sext_ln70_1_fu_136_p1) + $signed(11'd256));

assign add_ln58_2_fu_225_p2 = ($signed(sext_ln58_fu_222_p1) + $signed(sext_ln70_fu_216_p1));

assign add_ln58_fu_204_p2 = (zext_ln42_fu_168_p1 + zext_ln42_1_fu_200_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = (1'b0 == ap_ce);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_return = ($signed(sext_ln58_1_fu_231_p1) + $signed(zext_ln58_fu_219_p1));

assign conv_i_i_fu_70_p1 = data_0_val;

assign lshr_ln42_1_fu_190_p4 = {{sub_ln73_4_fu_184_p2[10:1]}};

assign lshr_ln_fu_158_p4 = {{sub_ln73_3_fu_152_p2[10:1]}};

assign p_shl9_fu_144_p3 = {{data_2_val}, {3'd0}};

assign p_shl_fu_176_p3 = {{data_3_val}, {3'd0}};

assign sext_ln58_1_fu_231_p1 = $signed(add_ln58_2_fu_225_p2);

assign sext_ln58_fu_222_p1 = $signed(add_ln58_1_reg_251);

assign sext_ln70_1_fu_136_p1 = $signed(trunc_ln42_s_fu_126_p4);

assign sext_ln70_fu_216_p1 = $signed(trunc_ln_reg_241);

assign sub_ln73_1_fu_92_p2 = (sub_ln73_fu_86_p2 - conv_i_i_fu_70_p1);

assign sub_ln73_2_fu_120_p2 = (11'd0 - zext_ln73_1_fu_116_p1);

assign sub_ln73_3_fu_152_p2 = (p_shl9_fu_144_p3 - zext_ln70_fu_140_p1);

assign sub_ln73_4_fu_184_p2 = (p_shl_fu_176_p3 - zext_ln70_1_fu_172_p1);

assign sub_ln73_fu_86_p2 = (12'd0 - zext_ln73_fu_82_p1);

assign tmp_97_fu_108_p3 = {{data_1_val}, {2'd0}};

assign tmp_fu_74_p3 = {{data_0_val}, {2'd0}};

assign trunc_ln42_s_fu_126_p4 = {{sub_ln73_2_fu_120_p2[10:1]}};

assign zext_ln42_1_fu_200_p1 = lshr_ln42_1_fu_190_p4;

assign zext_ln42_fu_168_p1 = lshr_ln_fu_158_p4;

assign zext_ln58_fu_219_p1 = add_ln58_reg_246;

assign zext_ln70_1_fu_172_p1 = data_3_val;

assign zext_ln70_fu_140_p1 = data_2_val;

assign zext_ln73_1_fu_116_p1 = tmp_97_fu_108_p3;

assign zext_ln73_fu_82_p1 = tmp_fu_74_p3;

always @ (posedge ap_clk) begin
    add_ln58_1_reg_251[0] <= 1'b0;
end

endmodule //myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s
