{
  "module_name": "ice_adminq_cmd.h",
  "hash_id": "f82065deabc0f0161966b207c5a8859087703687699b7a408b606ec1cdb7f18e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/intel/ice/ice_adminq_cmd.h",
  "human_readable_source": " \n \n\n#ifndef _ICE_ADMINQ_CMD_H_\n#define _ICE_ADMINQ_CMD_H_\n\n \n\n#define ICE_MAX_VSI\t\t\t768\n#define ICE_AQC_TOPO_MAX_LEVEL_NUM\t0x9\n#define ICE_AQ_SET_MAC_FRAME_SIZE_MAX\t9728\n\nstruct ice_aqc_generic {\n\t__le32 param0;\n\t__le32 param1;\n\t__le32 addr_high;\n\t__le32 addr_low;\n};\n\n \nstruct ice_aqc_get_ver {\n\t__le32 rom_ver;\n\t__le32 fw_build;\n\tu8 fw_branch;\n\tu8 fw_major;\n\tu8 fw_minor;\n\tu8 fw_patch;\n\tu8 api_branch;\n\tu8 api_major;\n\tu8 api_minor;\n\tu8 api_patch;\n};\n\n \nstruct ice_aqc_driver_ver {\n\tu8 major_ver;\n\tu8 minor_ver;\n\tu8 build_ver;\n\tu8 subbuild_ver;\n\tu8 reserved[4];\n\t__le32 addr_high;\n\t__le32 addr_low;\n};\n\n \nstruct ice_aqc_q_shutdown {\n\tu8 driver_unloading;\n#define ICE_AQC_DRIVER_UNLOADING\tBIT(0)\n\tu8 reserved[15];\n};\n\n \nstruct ice_aqc_req_res {\n\t__le16 res_id;\n#define ICE_AQC_RES_ID_NVM\t\t1\n#define ICE_AQC_RES_ID_SDP\t\t2\n#define ICE_AQC_RES_ID_CHNG_LOCK\t3\n#define ICE_AQC_RES_ID_GLBL_LOCK\t4\n\t__le16 access_type;\n#define ICE_AQC_RES_ACCESS_READ\t\t1\n#define ICE_AQC_RES_ACCESS_WRITE\t2\n\n\t \n\t__le32 timeout;\n#define ICE_AQ_RES_NVM_READ_DFLT_TIMEOUT_MS\t3000\n#define ICE_AQ_RES_NVM_WRITE_DFLT_TIMEOUT_MS\t180000\n#define ICE_AQ_RES_CHNG_LOCK_DFLT_TIMEOUT_MS\t1000\n#define ICE_AQ_RES_GLBL_LOCK_DFLT_TIMEOUT_MS\t3000\n\t \n\t__le32 res_number;\n\t \n\t__le16 status;\n#define ICE_AQ_RES_GLBL_SUCCESS\t\t0\n#define ICE_AQ_RES_GLBL_IN_PROG\t\t1\n#define ICE_AQ_RES_GLBL_DONE\t\t2\n\tu8 reserved[2];\n};\n\n \nstruct ice_aqc_list_caps {\n\tu8 cmd_flags;\n\tu8 pf_index;\n\tu8 reserved[2];\n\t__le32 count;\n\t__le32 addr_high;\n\t__le32 addr_low;\n};\n\n \nstruct ice_aqc_list_caps_elem {\n\t__le16 cap;\n#define ICE_AQC_CAPS_VALID_FUNCTIONS\t\t\t0x0005\n#define ICE_AQC_CAPS_SRIOV\t\t\t\t0x0012\n#define ICE_AQC_CAPS_VF\t\t\t\t\t0x0013\n#define ICE_AQC_CAPS_VSI\t\t\t\t0x0017\n#define ICE_AQC_CAPS_DCB\t\t\t\t0x0018\n#define ICE_AQC_CAPS_RSS\t\t\t\t0x0040\n#define ICE_AQC_CAPS_RXQS\t\t\t\t0x0041\n#define ICE_AQC_CAPS_TXQS\t\t\t\t0x0042\n#define ICE_AQC_CAPS_MSIX\t\t\t\t0x0043\n#define ICE_AQC_CAPS_FD\t\t\t\t\t0x0045\n#define ICE_AQC_CAPS_1588\t\t\t\t0x0046\n#define ICE_AQC_CAPS_MAX_MTU\t\t\t\t0x0047\n#define ICE_AQC_CAPS_NVM_VER\t\t\t\t0x0048\n#define ICE_AQC_CAPS_PENDING_NVM_VER\t\t\t0x0049\n#define ICE_AQC_CAPS_OROM_VER\t\t\t\t0x004A\n#define ICE_AQC_CAPS_PENDING_OROM_VER\t\t\t0x004B\n#define ICE_AQC_CAPS_NET_VER\t\t\t\t0x004C\n#define ICE_AQC_CAPS_PENDING_NET_VER\t\t\t0x004D\n#define ICE_AQC_CAPS_RDMA\t\t\t\t0x0051\n#define ICE_AQC_CAPS_PCIE_RESET_AVOIDANCE\t\t0x0076\n#define ICE_AQC_CAPS_POST_UPDATE_RESET_RESTRICT\t\t0x0077\n#define ICE_AQC_CAPS_NVM_MGMT\t\t\t\t0x0080\n#define ICE_AQC_CAPS_FW_LAG_SUPPORT\t\t\t0x0092\n#define ICE_AQC_BIT_ROCEV2_LAG\t\t\t\t0x01\n#define ICE_AQC_BIT_SRIOV_LAG\t\t\t\t0x02\n\n\tu8 major_ver;\n\tu8 minor_ver;\n\t \n\t__le32 number;\n\t \n\t__le32 logical_id;\n\t \n\t__le32 phys_id;\n\t__le64 rsvd1;\n\t__le64 rsvd2;\n};\n\n \nstruct ice_aqc_manage_mac_read {\n\t__le16 flags;  \n#define ICE_AQC_MAN_MAC_LAN_ADDR_VALID\t\tBIT(4)\n#define ICE_AQC_MAN_MAC_SAN_ADDR_VALID\t\tBIT(5)\n#define ICE_AQC_MAN_MAC_PORT_ADDR_VALID\t\tBIT(6)\n#define ICE_AQC_MAN_MAC_WOL_ADDR_VALID\t\tBIT(7)\n#define ICE_AQC_MAN_MAC_READ_S\t\t\t4\n#define ICE_AQC_MAN_MAC_READ_M\t\t\t(0xF << ICE_AQC_MAN_MAC_READ_S)\n\tu8 rsvd[2];\n\tu8 num_addr;  \n\tu8 rsvd1[3];\n\t__le32 addr_high;\n\t__le32 addr_low;\n};\n\n \nstruct ice_aqc_manage_mac_read_resp {\n\tu8 lport_num;\n\tu8 addr_type;\n#define ICE_AQC_MAN_MAC_ADDR_TYPE_LAN\t\t0\n#define ICE_AQC_MAN_MAC_ADDR_TYPE_WOL\t\t1\n\tu8 mac_addr[ETH_ALEN];\n};\n\n \nstruct ice_aqc_manage_mac_write {\n\tu8 rsvd;\n\tu8 flags;\n#define ICE_AQC_MAN_MAC_WR_MC_MAG_EN\t\tBIT(0)\n#define ICE_AQC_MAN_MAC_WR_WOL_LAA_PFR_KEEP\tBIT(1)\n#define ICE_AQC_MAN_MAC_WR_S\t\t6\n#define ICE_AQC_MAN_MAC_WR_M\t\tICE_M(3, ICE_AQC_MAN_MAC_WR_S)\n#define ICE_AQC_MAN_MAC_UPDATE_LAA\t0\n#define ICE_AQC_MAN_MAC_UPDATE_LAA_WOL\tBIT(ICE_AQC_MAN_MAC_WR_S)\n\t \n\tu8 mac_addr[ETH_ALEN];\n\t__le32 addr_high;\n\t__le32 addr_low;\n};\n\n \nstruct ice_aqc_clear_pxe {\n\tu8 rx_cnt;\n#define ICE_AQC_CLEAR_PXE_RX_CNT\t\t0x2\n\tu8 reserved[15];\n};\n\n \nstruct ice_aqc_get_sw_cfg {\n\t \n\t__le16 flags;\n\t \n\t__le16 element;\n\t \n\t__le16 num_elems;\n\t__le16 rsvd;\n\t__le32 addr_high;\n\t__le32 addr_low;\n};\n\n \nstruct ice_aqc_get_sw_cfg_resp_elem {\n\t \n\t__le16 vsi_port_num;\n#define ICE_AQC_GET_SW_CONF_RESP_VSI_PORT_NUM_S\t0\n#define ICE_AQC_GET_SW_CONF_RESP_VSI_PORT_NUM_M\t\\\n\t\t\t(0x3FF << ICE_AQC_GET_SW_CONF_RESP_VSI_PORT_NUM_S)\n#define ICE_AQC_GET_SW_CONF_RESP_TYPE_S\t14\n#define ICE_AQC_GET_SW_CONF_RESP_TYPE_M\t(0x3 << ICE_AQC_GET_SW_CONF_RESP_TYPE_S)\n#define ICE_AQC_GET_SW_CONF_RESP_PHYS_PORT\t0\n#define ICE_AQC_GET_SW_CONF_RESP_VIRT_PORT\t1\n#define ICE_AQC_GET_SW_CONF_RESP_VSI\t\t2\n\n\t \n\t__le16 swid;\n\n\t \n\t__le16 pf_vf_num;\n#define ICE_AQC_GET_SW_CONF_RESP_FUNC_NUM_S\t0\n#define ICE_AQC_GET_SW_CONF_RESP_FUNC_NUM_M\t\\\n\t\t\t\t(0x7FFF << ICE_AQC_GET_SW_CONF_RESP_FUNC_NUM_S)\n#define ICE_AQC_GET_SW_CONF_RESP_IS_VF\t\tBIT(15)\n};\n\n \nstruct ice_aqc_set_port_params {\n\t__le16 cmd_flags;\n#define ICE_AQC_SET_P_PARAMS_DOUBLE_VLAN_ENA\tBIT(2)\n\t__le16 bad_frame_vsi;\n\t__le16 swid;\n#define ICE_AQC_PORT_SWID_VALID\t\t\tBIT(15)\n#define ICE_AQC_PORT_SWID_M\t\t\t0xFF\n\tu8 reserved[10];\n};\n\n \n#define ICE_AQC_RES_TYPE_VSI_LIST_REP\t\t\t0x03\n#define ICE_AQC_RES_TYPE_VSI_LIST_PRUNE\t\t\t0x04\n#define ICE_AQC_RES_TYPE_RECIPE\t\t\t\t0x05\n#define ICE_AQC_RES_TYPE_SWID\t\t\t\t0x07\n#define ICE_AQC_RES_TYPE_FDIR_COUNTER_BLOCK\t\t0x21\n#define ICE_AQC_RES_TYPE_FDIR_GUARANTEED_ENTRIES\t0x22\n#define ICE_AQC_RES_TYPE_FDIR_SHARED_ENTRIES\t\t0x23\n#define ICE_AQC_RES_TYPE_FD_PROF_BLDR_PROFID\t\t0x58\n#define ICE_AQC_RES_TYPE_FD_PROF_BLDR_TCAM\t\t0x59\n#define ICE_AQC_RES_TYPE_HASH_PROF_BLDR_PROFID\t\t0x60\n#define ICE_AQC_RES_TYPE_HASH_PROF_BLDR_TCAM\t\t0x61\n\n#define ICE_AQC_RES_TYPE_FLAG_SHARED\t\t\tBIT(7)\n#define ICE_AQC_RES_TYPE_FLAG_SCAN_BOTTOM\t\tBIT(12)\n#define ICE_AQC_RES_TYPE_FLAG_IGNORE_INDEX\t\tBIT(13)\n\n#define ICE_AQC_RES_TYPE_FLAG_DEDICATED\t\t\t0x00\n\n#define ICE_AQC_RES_TYPE_S\t0\n#define ICE_AQC_RES_TYPE_M\t(0x07F << ICE_AQC_RES_TYPE_S)\n\n \nstruct ice_aqc_alloc_free_res_cmd {\n\t__le16 num_entries;  \n\tu8 reserved[6];\n\t__le32 addr_high;\n\t__le32 addr_low;\n};\n\n \nstruct ice_aqc_res_elem {\n\tunion {\n\t\t__le16 sw_resp;\n\t\t__le16 flu_resp;\n\t} e;\n};\n\n \nstruct ice_aqc_alloc_free_res_elem {\n\t__le16 res_type;  \n#define ICE_AQC_RES_TYPE_SHARED_S\t7\n#define ICE_AQC_RES_TYPE_SHARED_M\t(0x1 << ICE_AQC_RES_TYPE_SHARED_S)\n#define ICE_AQC_RES_TYPE_VSI_PRUNE_LIST_S\t8\n#define ICE_AQC_RES_TYPE_VSI_PRUNE_LIST_M\t\\\n\t\t\t\t(0xF << ICE_AQC_RES_TYPE_VSI_PRUNE_LIST_S)\n\t__le16 num_elems;\n\tstruct ice_aqc_res_elem elem[];\n};\n\n \nstruct ice_aqc_set_vlan_mode {\n\tu8 reserved;\n\tu8 l2tag_prio_tagging;\n#define ICE_AQ_VLAN_PRIO_TAG_S\t\t\t0\n#define ICE_AQ_VLAN_PRIO_TAG_M\t\t\t(0x7 << ICE_AQ_VLAN_PRIO_TAG_S)\n#define ICE_AQ_VLAN_PRIO_TAG_NOT_SUPPORTED\t0x0\n#define ICE_AQ_VLAN_PRIO_TAG_STAG\t\t0x1\n#define ICE_AQ_VLAN_PRIO_TAG_OUTER_CTAG\t\t0x2\n#define ICE_AQ_VLAN_PRIO_TAG_OUTER_VLAN\t\t0x3\n#define ICE_AQ_VLAN_PRIO_TAG_INNER_CTAG\t\t0x4\n#define ICE_AQ_VLAN_PRIO_TAG_MAX\t\t0x4\n#define ICE_AQ_VLAN_PRIO_TAG_ERROR\t\t0x7\n\tu8 l2tag_reserved[64];\n\tu8 rdma_packet;\n#define ICE_AQ_VLAN_RDMA_TAG_S\t\t\t0\n#define ICE_AQ_VLAN_RDMA_TAG_M\t\t\t(0x3F << ICE_AQ_VLAN_RDMA_TAG_S)\n#define ICE_AQ_SVM_VLAN_RDMA_PKT_FLAG_SETTING\t0x10\n#define ICE_AQ_DVM_VLAN_RDMA_PKT_FLAG_SETTING\t0x1A\n\tu8 rdma_reserved[2];\n\tu8 mng_vlan_prot_id;\n#define ICE_AQ_VLAN_MNG_PROTOCOL_ID_OUTER\t0x10\n#define ICE_AQ_VLAN_MNG_PROTOCOL_ID_INNER\t0x11\n\tu8 prot_id_reserved[30];\n};\n\n \nstruct ice_aqc_get_vlan_mode {\n\tu8 vlan_mode;\n#define ICE_AQ_VLAN_MODE_DVM_ENA\tBIT(0)\n\tu8 l2tag_prio_tagging;\n\tu8 reserved[98];\n};\n\n \nstruct ice_aqc_add_get_update_free_vsi {\n\t__le16 vsi_num;\n#define ICE_AQ_VSI_NUM_S\t0\n#define ICE_AQ_VSI_NUM_M\t(0x03FF << ICE_AQ_VSI_NUM_S)\n#define ICE_AQ_VSI_IS_VALID\tBIT(15)\n\t__le16 cmd_flags;\n#define ICE_AQ_VSI_KEEP_ALLOC\t0x1\n\tu8 vf_id;\n\tu8 reserved;\n\t__le16 vsi_flags;\n#define ICE_AQ_VSI_TYPE_S\t0\n#define ICE_AQ_VSI_TYPE_M\t(0x3 << ICE_AQ_VSI_TYPE_S)\n#define ICE_AQ_VSI_TYPE_VF\t0x0\n#define ICE_AQ_VSI_TYPE_VMDQ2\t0x1\n#define ICE_AQ_VSI_TYPE_PF\t0x2\n#define ICE_AQ_VSI_TYPE_EMP_MNG\t0x3\n\t__le32 addr_high;\n\t__le32 addr_low;\n};\n\n \nstruct ice_aqc_add_update_free_vsi_resp {\n\t__le16 vsi_num;\n\t__le16 ext_status;\n\t__le16 vsi_used;\n\t__le16 vsi_free;\n\t__le32 addr_high;\n\t__le32 addr_low;\n};\n\nstruct ice_aqc_vsi_props {\n\t__le16 valid_sections;\n#define ICE_AQ_VSI_PROP_SW_VALID\t\tBIT(0)\n#define ICE_AQ_VSI_PROP_SECURITY_VALID\t\tBIT(1)\n#define ICE_AQ_VSI_PROP_VLAN_VALID\t\tBIT(2)\n#define ICE_AQ_VSI_PROP_OUTER_TAG_VALID\t\tBIT(3)\n#define ICE_AQ_VSI_PROP_INGRESS_UP_VALID\tBIT(4)\n#define ICE_AQ_VSI_PROP_EGRESS_UP_VALID\t\tBIT(5)\n#define ICE_AQ_VSI_PROP_RXQ_MAP_VALID\t\tBIT(6)\n#define ICE_AQ_VSI_PROP_Q_OPT_VALID\t\tBIT(7)\n#define ICE_AQ_VSI_PROP_OUTER_UP_VALID\t\tBIT(8)\n#define ICE_AQ_VSI_PROP_FLOW_DIR_VALID\t\tBIT(11)\n#define ICE_AQ_VSI_PROP_PASID_VALID\t\tBIT(12)\n\t \n\tu8 sw_id;\n\tu8 sw_flags;\n#define ICE_AQ_VSI_SW_FLAG_ALLOW_LB\t\tBIT(5)\n#define ICE_AQ_VSI_SW_FLAG_LOCAL_LB\t\tBIT(6)\n#define ICE_AQ_VSI_SW_FLAG_SRC_PRUNE\t\tBIT(7)\n\tu8 sw_flags2;\n#define ICE_AQ_VSI_SW_FLAG_RX_PRUNE_EN_S\t0\n#define ICE_AQ_VSI_SW_FLAG_RX_PRUNE_EN_M\t(0xF << ICE_AQ_VSI_SW_FLAG_RX_PRUNE_EN_S)\n#define ICE_AQ_VSI_SW_FLAG_RX_VLAN_PRUNE_ENA\tBIT(0)\n#define ICE_AQ_VSI_SW_FLAG_LAN_ENA\t\tBIT(4)\n\tu8 veb_stat_id;\n#define ICE_AQ_VSI_SW_VEB_STAT_ID_S\t\t0\n#define ICE_AQ_VSI_SW_VEB_STAT_ID_M\t\t(0x1F << ICE_AQ_VSI_SW_VEB_STAT_ID_S)\n#define ICE_AQ_VSI_SW_VEB_STAT_ID_VALID\t\tBIT(5)\n\t \n\tu8 sec_flags;\n#define ICE_AQ_VSI_SEC_FLAG_ALLOW_DEST_OVRD\tBIT(0)\n#define ICE_AQ_VSI_SEC_FLAG_ENA_MAC_ANTI_SPOOF\tBIT(2)\n#define ICE_AQ_VSI_SEC_TX_PRUNE_ENA_S\t\t4\n#define ICE_AQ_VSI_SEC_TX_PRUNE_ENA_M\t\t(0xF << ICE_AQ_VSI_SEC_TX_PRUNE_ENA_S)\n#define ICE_AQ_VSI_SEC_TX_VLAN_PRUNE_ENA\tBIT(0)\n\tu8 sec_reserved;\n\t \n\t__le16 port_based_inner_vlan;  \n\tu8 inner_vlan_reserved[2];\n\tu8 inner_vlan_flags;\n#define ICE_AQ_VSI_INNER_VLAN_TX_MODE_S\t\t0\n#define ICE_AQ_VSI_INNER_VLAN_TX_MODE_M\t\t(0x3 << ICE_AQ_VSI_INNER_VLAN_TX_MODE_S)\n#define ICE_AQ_VSI_INNER_VLAN_TX_MODE_ACCEPTUNTAGGED\t0x1\n#define ICE_AQ_VSI_INNER_VLAN_TX_MODE_ACCEPTTAGGED\t0x2\n#define ICE_AQ_VSI_INNER_VLAN_TX_MODE_ALL\t0x3\n#define ICE_AQ_VSI_INNER_VLAN_INSERT_PVID\tBIT(2)\n#define ICE_AQ_VSI_INNER_VLAN_EMODE_S\t\t3\n#define ICE_AQ_VSI_INNER_VLAN_EMODE_M\t\t(0x3 << ICE_AQ_VSI_INNER_VLAN_EMODE_S)\n#define ICE_AQ_VSI_INNER_VLAN_EMODE_STR_BOTH\t(0x0 << ICE_AQ_VSI_INNER_VLAN_EMODE_S)\n#define ICE_AQ_VSI_INNER_VLAN_EMODE_STR_UP\t(0x1 << ICE_AQ_VSI_INNER_VLAN_EMODE_S)\n#define ICE_AQ_VSI_INNER_VLAN_EMODE_STR\t\t(0x2 << ICE_AQ_VSI_INNER_VLAN_EMODE_S)\n#define ICE_AQ_VSI_INNER_VLAN_EMODE_NOTHING\t(0x3 << ICE_AQ_VSI_INNER_VLAN_EMODE_S)\n\tu8 inner_vlan_reserved2[3];\n\t \n\t__le32 ingress_table;  \n#define ICE_AQ_VSI_UP_TABLE_UP0_S\t\t0\n#define ICE_AQ_VSI_UP_TABLE_UP0_M\t\t(0x7 << ICE_AQ_VSI_UP_TABLE_UP0_S)\n#define ICE_AQ_VSI_UP_TABLE_UP1_S\t\t3\n#define ICE_AQ_VSI_UP_TABLE_UP1_M\t\t(0x7 << ICE_AQ_VSI_UP_TABLE_UP1_S)\n#define ICE_AQ_VSI_UP_TABLE_UP2_S\t\t6\n#define ICE_AQ_VSI_UP_TABLE_UP2_M\t\t(0x7 << ICE_AQ_VSI_UP_TABLE_UP2_S)\n#define ICE_AQ_VSI_UP_TABLE_UP3_S\t\t9\n#define ICE_AQ_VSI_UP_TABLE_UP3_M\t\t(0x7 << ICE_AQ_VSI_UP_TABLE_UP3_S)\n#define ICE_AQ_VSI_UP_TABLE_UP4_S\t\t12\n#define ICE_AQ_VSI_UP_TABLE_UP4_M\t\t(0x7 << ICE_AQ_VSI_UP_TABLE_UP4_S)\n#define ICE_AQ_VSI_UP_TABLE_UP5_S\t\t15\n#define ICE_AQ_VSI_UP_TABLE_UP5_M\t\t(0x7 << ICE_AQ_VSI_UP_TABLE_UP5_S)\n#define ICE_AQ_VSI_UP_TABLE_UP6_S\t\t18\n#define ICE_AQ_VSI_UP_TABLE_UP6_M\t\t(0x7 << ICE_AQ_VSI_UP_TABLE_UP6_S)\n#define ICE_AQ_VSI_UP_TABLE_UP7_S\t\t21\n#define ICE_AQ_VSI_UP_TABLE_UP7_M\t\t(0x7 << ICE_AQ_VSI_UP_TABLE_UP7_S)\n\t__le32 egress_table;    \n\t \n\t__le16 port_based_outer_vlan;\n\tu8 outer_vlan_flags;\n#define ICE_AQ_VSI_OUTER_VLAN_EMODE_S\t\t0\n#define ICE_AQ_VSI_OUTER_VLAN_EMODE_M\t\t(0x3 << ICE_AQ_VSI_OUTER_VLAN_EMODE_S)\n#define ICE_AQ_VSI_OUTER_VLAN_EMODE_SHOW_BOTH\t0x0\n#define ICE_AQ_VSI_OUTER_VLAN_EMODE_SHOW_UP\t0x1\n#define ICE_AQ_VSI_OUTER_VLAN_EMODE_SHOW\t0x2\n#define ICE_AQ_VSI_OUTER_VLAN_EMODE_NOTHING\t0x3\n#define ICE_AQ_VSI_OUTER_TAG_TYPE_S\t\t2\n#define ICE_AQ_VSI_OUTER_TAG_TYPE_M\t\t(0x3 << ICE_AQ_VSI_OUTER_TAG_TYPE_S)\n#define ICE_AQ_VSI_OUTER_TAG_NONE\t\t0x0\n#define ICE_AQ_VSI_OUTER_TAG_STAG\t\t0x1\n#define ICE_AQ_VSI_OUTER_TAG_VLAN_8100\t\t0x2\n#define ICE_AQ_VSI_OUTER_TAG_VLAN_9100\t\t0x3\n#define ICE_AQ_VSI_OUTER_VLAN_PORT_BASED_INSERT\t\tBIT(4)\n#define ICE_AQ_VSI_OUTER_VLAN_TX_MODE_S\t\t\t5\n#define ICE_AQ_VSI_OUTER_VLAN_TX_MODE_M\t\t\t(0x3 << ICE_AQ_VSI_OUTER_VLAN_TX_MODE_S)\n#define ICE_AQ_VSI_OUTER_VLAN_TX_MODE_ACCEPTUNTAGGED\t0x1\n#define ICE_AQ_VSI_OUTER_VLAN_TX_MODE_ACCEPTTAGGED\t0x2\n#define ICE_AQ_VSI_OUTER_VLAN_TX_MODE_ALL\t\t0x3\n#define ICE_AQ_VSI_OUTER_VLAN_BLOCK_TX_DESC\t\tBIT(7)\n\tu8 outer_vlan_reserved;\n\t \n\t__le16 mapping_flags;\n#define ICE_AQ_VSI_Q_MAP_CONTIG\t\t\t0x0\n#define ICE_AQ_VSI_Q_MAP_NONCONTIG\t\tBIT(0)\n\t__le16 q_mapping[16];\n#define ICE_AQ_VSI_Q_S\t\t\t\t0\n#define ICE_AQ_VSI_Q_M\t\t\t\t(0x7FF << ICE_AQ_VSI_Q_S)\n\t__le16 tc_mapping[8];\n#define ICE_AQ_VSI_TC_Q_OFFSET_S\t\t0\n#define ICE_AQ_VSI_TC_Q_OFFSET_M\t\t(0x7FF << ICE_AQ_VSI_TC_Q_OFFSET_S)\n#define ICE_AQ_VSI_TC_Q_NUM_S\t\t\t11\n#define ICE_AQ_VSI_TC_Q_NUM_M\t\t\t(0xF << ICE_AQ_VSI_TC_Q_NUM_S)\n\t \n\tu8 q_opt_rss;\n#define ICE_AQ_VSI_Q_OPT_RSS_LUT_S\t\t0\n#define ICE_AQ_VSI_Q_OPT_RSS_LUT_M\t\t(0x3 << ICE_AQ_VSI_Q_OPT_RSS_LUT_S)\n#define ICE_AQ_VSI_Q_OPT_RSS_LUT_VSI\t\t0x0\n#define ICE_AQ_VSI_Q_OPT_RSS_LUT_PF\t\t0x2\n#define ICE_AQ_VSI_Q_OPT_RSS_LUT_GBL\t\t0x3\n#define ICE_AQ_VSI_Q_OPT_RSS_GBL_LUT_S\t\t2\n#define ICE_AQ_VSI_Q_OPT_RSS_GBL_LUT_M\t\t(0xF << ICE_AQ_VSI_Q_OPT_RSS_GBL_LUT_S)\n#define ICE_AQ_VSI_Q_OPT_RSS_HASH_S\t\t6\n#define ICE_AQ_VSI_Q_OPT_RSS_HASH_M\t\t(0x3 << ICE_AQ_VSI_Q_OPT_RSS_HASH_S)\n#define ICE_AQ_VSI_Q_OPT_RSS_TPLZ\t\t(0x0 << ICE_AQ_VSI_Q_OPT_RSS_HASH_S)\n#define ICE_AQ_VSI_Q_OPT_RSS_SYM_TPLZ\t\t(0x1 << ICE_AQ_VSI_Q_OPT_RSS_HASH_S)\n#define ICE_AQ_VSI_Q_OPT_RSS_XOR\t\t(0x2 << ICE_AQ_VSI_Q_OPT_RSS_HASH_S)\n#define ICE_AQ_VSI_Q_OPT_RSS_JHASH\t\t(0x3 << ICE_AQ_VSI_Q_OPT_RSS_HASH_S)\n\tu8 q_opt_tc;\n#define ICE_AQ_VSI_Q_OPT_TC_OVR_S\t\t0\n#define ICE_AQ_VSI_Q_OPT_TC_OVR_M\t\t(0x1F << ICE_AQ_VSI_Q_OPT_TC_OVR_S)\n#define ICE_AQ_VSI_Q_OPT_PROF_TC_OVR\t\tBIT(7)\n\tu8 q_opt_flags;\n#define ICE_AQ_VSI_Q_OPT_PE_FLTR_EN\t\tBIT(0)\n\tu8 q_opt_reserved[3];\n\t \n\t__le32 outer_up_table;  \n\t \n\t__le16 sect_10_reserved;\n\t \n\t__le16 fd_options;\n#define ICE_AQ_VSI_FD_ENABLE\t\t\tBIT(0)\n#define ICE_AQ_VSI_FD_TX_AUTO_ENABLE\t\tBIT(1)\n#define ICE_AQ_VSI_FD_PROG_ENABLE\t\tBIT(3)\n\t__le16 max_fd_fltr_dedicated;\n\t__le16 max_fd_fltr_shared;\n\t__le16 fd_def_q;\n#define ICE_AQ_VSI_FD_DEF_Q_S\t\t\t0\n#define ICE_AQ_VSI_FD_DEF_Q_M\t\t\t(0x7FF << ICE_AQ_VSI_FD_DEF_Q_S)\n#define ICE_AQ_VSI_FD_DEF_GRP_S\t\t\t12\n#define ICE_AQ_VSI_FD_DEF_GRP_M\t\t\t(0x7 << ICE_AQ_VSI_FD_DEF_GRP_S)\n\t__le16 fd_report_opt;\n#define ICE_AQ_VSI_FD_REPORT_Q_S\t\t0\n#define ICE_AQ_VSI_FD_REPORT_Q_M\t\t(0x7FF << ICE_AQ_VSI_FD_REPORT_Q_S)\n#define ICE_AQ_VSI_FD_DEF_PRIORITY_S\t\t12\n#define ICE_AQ_VSI_FD_DEF_PRIORITY_M\t\t(0x7 << ICE_AQ_VSI_FD_DEF_PRIORITY_S)\n#define ICE_AQ_VSI_FD_DEF_DROP\t\t\tBIT(15)\n\t \n\t__le32 pasid_id;\n#define ICE_AQ_VSI_PASID_ID_S\t\t\t0\n#define ICE_AQ_VSI_PASID_ID_M\t\t\t(0xFFFFF << ICE_AQ_VSI_PASID_ID_S)\n#define ICE_AQ_VSI_PASID_ID_VALID\t\tBIT(31)\n\tu8 reserved[24];\n};\n\n#define ICE_MAX_NUM_RECIPES 64\n\n \nstruct ice_aqc_add_get_recipe {\n\t__le16 num_sub_recipes;\t \n\t__le16 return_index;\t \n\tu8 reserved[4];\n\t__le32 addr_high;\n\t__le32 addr_low;\n};\n\nstruct ice_aqc_recipe_content {\n\tu8 rid;\n#define ICE_AQ_RECIPE_ID_S\t\t0\n#define ICE_AQ_RECIPE_ID_M\t\t(0x3F << ICE_AQ_RECIPE_ID_S)\n#define ICE_AQ_RECIPE_ID_IS_ROOT\tBIT(7)\n#define ICE_AQ_SW_ID_LKUP_IDX\t\t0\n\tu8 lkup_indx[5];\n#define ICE_AQ_RECIPE_LKUP_DATA_S\t0\n#define ICE_AQ_RECIPE_LKUP_DATA_M\t(0x3F << ICE_AQ_RECIPE_LKUP_DATA_S)\n#define ICE_AQ_RECIPE_LKUP_IGNORE\tBIT(7)\n#define ICE_AQ_SW_ID_LKUP_MASK\t\t0x00FF\n\t__le16 mask[5];\n\tu8 result_indx;\n#define ICE_AQ_RECIPE_RESULT_DATA_S\t0\n#define ICE_AQ_RECIPE_RESULT_DATA_M\t(0x3F << ICE_AQ_RECIPE_RESULT_DATA_S)\n#define ICE_AQ_RECIPE_RESULT_EN\t\tBIT(7)\n\tu8 rsvd0[3];\n\tu8 act_ctrl_join_priority;\n\tu8 act_ctrl_fwd_priority;\n#define ICE_AQ_RECIPE_FWD_PRIORITY_S\t0\n#define ICE_AQ_RECIPE_FWD_PRIORITY_M\t(0xF << ICE_AQ_RECIPE_FWD_PRIORITY_S)\n\tu8 act_ctrl;\n#define ICE_AQ_RECIPE_ACT_NEED_PASS_L2\tBIT(0)\n#define ICE_AQ_RECIPE_ACT_ALLOW_PASS_L2\tBIT(1)\n#define ICE_AQ_RECIPE_ACT_INV_ACT\tBIT(2)\n#define ICE_AQ_RECIPE_ACT_PRUNE_INDX_S\t4\n#define ICE_AQ_RECIPE_ACT_PRUNE_INDX_M\t(0x3 << ICE_AQ_RECIPE_ACT_PRUNE_INDX_S)\n\tu8 rsvd1;\n\t__le32 dflt_act;\n#define ICE_AQ_RECIPE_DFLT_ACT_S\t0\n#define ICE_AQ_RECIPE_DFLT_ACT_M\t(0x7FFFF << ICE_AQ_RECIPE_DFLT_ACT_S)\n#define ICE_AQ_RECIPE_DFLT_ACT_VALID\tBIT(31)\n};\n\nstruct ice_aqc_recipe_data_elem {\n\tu8 recipe_indx;\n\tu8 resp_bits;\n#define ICE_AQ_RECIPE_WAS_UPDATED\tBIT(0)\n\tu8 rsvd0[2];\n\tu8 recipe_bitmap[8];\n\tu8 rsvd1[4];\n\tstruct ice_aqc_recipe_content content;\n\tu8 rsvd2[20];\n};\n\n \nstruct ice_aqc_recipe_to_profile {\n\t__le16 profile_id;\n\tu8 rsvd[6];\n\tDECLARE_BITMAP(recipe_assoc, ICE_MAX_NUM_RECIPES);\n};\n\n \nstruct ice_aqc_sw_rules {\n\t \n\t__le16 num_rules_fltr_entry_index;\n\tu8 reserved[6];\n\t__le32 addr_high;\n\t__le32 addr_low;\n};\n\n \nstruct ice_aqc_sw_rules_elem_hdr {\n\t__le16 type;  \n#define ICE_AQC_SW_RULES_T_LKUP_RX\t\t0x0\n#define ICE_AQC_SW_RULES_T_LKUP_TX\t\t0x1\n#define ICE_AQC_SW_RULES_T_LG_ACT\t\t0x2\n#define ICE_AQC_SW_RULES_T_VSI_LIST_SET\t\t0x3\n#define ICE_AQC_SW_RULES_T_VSI_LIST_CLEAR\t0x4\n#define ICE_AQC_SW_RULES_T_PRUNE_LIST_SET\t0x5\n#define ICE_AQC_SW_RULES_T_PRUNE_LIST_CLEAR\t0x6\n\t__le16 status;\n} __packed __aligned(sizeof(__le16));\n\n \nstruct ice_sw_rule_lkup_rx_tx {\n\tstruct ice_aqc_sw_rules_elem_hdr hdr;\n\n\t__le16 recipe_id;\n#define ICE_SW_RECIPE_LOGICAL_PORT_FWD\t\t10\n\t \n\t__le16 src;\n\t__le32 act;\n\n\t \n#define ICE_SINGLE_ACT_TYPE_S\t0x00\n#define ICE_SINGLE_ACT_TYPE_M\t(0x3 << ICE_SINGLE_ACT_TYPE_S)\n\n\t \n#define ICE_SINGLE_ACT_LB_ENABLE\tBIT(2)\n#define ICE_SINGLE_ACT_LAN_ENABLE\tBIT(3)\n\n\t \n#define ICE_SINGLE_ACT_VSI_FORWARDING\t0x0\n\n#define ICE_SINGLE_ACT_VSI_ID_S\t\t4\n#define ICE_SINGLE_ACT_VSI_ID_M\t\t(0x3FF << ICE_SINGLE_ACT_VSI_ID_S)\n#define ICE_SINGLE_ACT_VSI_LIST_ID_S\t4\n#define ICE_SINGLE_ACT_VSI_LIST_ID_M\t(0x3FF << ICE_SINGLE_ACT_VSI_LIST_ID_S)\n\t \n#define ICE_SINGLE_ACT_VSI_LIST\t\tBIT(14)\n#define ICE_SINGLE_ACT_VALID_BIT\tBIT(17)\n#define ICE_SINGLE_ACT_DROP\t\tBIT(18)\n\n\t \n#define ICE_SINGLE_ACT_TO_Q\t\t0x1\n#define ICE_SINGLE_ACT_Q_INDEX_S\t4\n#define ICE_SINGLE_ACT_Q_INDEX_M\t(0x7FF << ICE_SINGLE_ACT_Q_INDEX_S)\n#define ICE_SINGLE_ACT_Q_REGION_S\t15\n#define ICE_SINGLE_ACT_Q_REGION_M\t(0x7 << ICE_SINGLE_ACT_Q_REGION_S)\n#define ICE_SINGLE_ACT_Q_PRIORITY\tBIT(18)\n\n\t \n#define ICE_SINGLE_ACT_PRUNE\t\t0x2\n#define ICE_SINGLE_ACT_EGRESS\t\tBIT(15)\n#define ICE_SINGLE_ACT_INGRESS\t\tBIT(16)\n#define ICE_SINGLE_ACT_PRUNET\t\tBIT(17)\n\t \n\n\t \n#define ICE_SINGLE_ACT_PTR\t\t0x2\n#define ICE_SINGLE_ACT_PTR_VAL_S\t4\n#define ICE_SINGLE_ACT_PTR_VAL_M\t(0x1FFF << ICE_SINGLE_ACT_PTR_VAL_S)\n\t \n#define ICE_SINGLE_ACT_PTR_BIT\t\tBIT(18)\n\n\t \n#define ICE_SINGLE_ACT_OTHER_ACTS\t\t0x3\n#define ICE_SINGLE_OTHER_ACT_IDENTIFIER_S\t17\n#define ICE_SINGLE_OTHER_ACT_IDENTIFIER_M\t\\\n\t\t\t\t(0x3 << ICE_SINGLE_OTHER_ACT_IDENTIFIER_S)\n\n\t \n\t \n#define ICE_SINGLE_OTHER_ACT_MIRROR\t\t0\n#define ICE_SINGLE_ACT_MIRROR_VSI_ID_S\t4\n#define ICE_SINGLE_ACT_MIRROR_VSI_ID_M\t\\\n\t\t\t\t(0x3FF << ICE_SINGLE_ACT_MIRROR_VSI_ID_S)\n\n\t \n#define ICE_SINGLE_OTHER_ACT_STAT_COUNT\t\t3\n#define ICE_SINGLE_ACT_STAT_COUNT_INDEX_S\t4\n#define ICE_SINGLE_ACT_STAT_COUNT_INDEX_M\t\\\n\t\t\t\t(0x7F << ICE_SINGLE_ACT_STAT_COUNT_INDEX_S)\n\n\t__le16 index;  \n\t \n\t__le16 hdr_len;\n\tu8 hdr_data[];\n} __packed __aligned(sizeof(__le16));\n\n \nstruct ice_sw_rule_lg_act {\n\tstruct ice_aqc_sw_rules_elem_hdr hdr;\n\n\t__le16 index;  \n\t__le16 size;\n\t \n#define ICE_MAX_LG_ACT\t4\n\t \n#define ICE_LG_ACT_TYPE_S\t0\n#define ICE_LG_ACT_TYPE_M\t(0x7 << ICE_LG_ACT_TYPE_S)\n\n\t \n#define ICE_LG_ACT_VSI_FORWARDING\t0\n#define ICE_LG_ACT_VSI_ID_S\t\t3\n#define ICE_LG_ACT_VSI_ID_M\t\t(0x3FF << ICE_LG_ACT_VSI_ID_S)\n#define ICE_LG_ACT_VSI_LIST_ID_S\t3\n#define ICE_LG_ACT_VSI_LIST_ID_M\t(0x3FF << ICE_LG_ACT_VSI_LIST_ID_S)\n\t \n#define ICE_LG_ACT_VSI_LIST\t\tBIT(13)\n\n#define ICE_LG_ACT_VALID_BIT\t\tBIT(16)\n\n\t \n#define ICE_LG_ACT_TO_Q\t\t\t0x1\n#define ICE_LG_ACT_Q_INDEX_S\t\t3\n#define ICE_LG_ACT_Q_INDEX_M\t\t(0x7FF << ICE_LG_ACT_Q_INDEX_S)\n#define ICE_LG_ACT_Q_REGION_S\t\t14\n#define ICE_LG_ACT_Q_REGION_M\t\t(0x7 << ICE_LG_ACT_Q_REGION_S)\n#define ICE_LG_ACT_Q_PRIORITY_SET\tBIT(17)\n\n\t \n#define ICE_LG_ACT_PRUNE\t\t0x2\n#define ICE_LG_ACT_EGRESS\t\tBIT(14)\n#define ICE_LG_ACT_INGRESS\t\tBIT(15)\n#define ICE_LG_ACT_PRUNET\t\tBIT(16)\n\n\t \n#define ICE_LG_OTHER_ACT_MIRROR\t\t0x3\n#define ICE_LG_ACT_MIRROR_VSI_ID_S\t3\n#define ICE_LG_ACT_MIRROR_VSI_ID_M\t(0x3FF << ICE_LG_ACT_MIRROR_VSI_ID_S)\n\n\t \n#define ICE_LG_ACT_GENERIC\t\t0x5\n#define ICE_LG_ACT_GENERIC_VALUE_S\t3\n#define ICE_LG_ACT_GENERIC_VALUE_M\t(0xFFFF << ICE_LG_ACT_GENERIC_VALUE_S)\n#define ICE_LG_ACT_GENERIC_OFFSET_S\t19\n#define ICE_LG_ACT_GENERIC_OFFSET_M\t(0x7 << ICE_LG_ACT_GENERIC_OFFSET_S)\n#define ICE_LG_ACT_GENERIC_PRIORITY_S\t22\n#define ICE_LG_ACT_GENERIC_PRIORITY_M\t(0x7 << ICE_LG_ACT_GENERIC_PRIORITY_S)\n#define ICE_LG_ACT_GENERIC_OFF_RX_DESC_PROF_IDX\t7\n\n\t \n#define ICE_LG_ACT_STAT_COUNT\t\t0x7\n#define ICE_LG_ACT_STAT_COUNT_S\t\t3\n#define ICE_LG_ACT_STAT_COUNT_M\t\t(0x7F << ICE_LG_ACT_STAT_COUNT_S)\n\t__le32 act[];  \n} __packed __aligned(sizeof(__le16));\n\n \nstruct ice_sw_rule_vsi_list {\n\tstruct ice_aqc_sw_rules_elem_hdr hdr;\n\n\t__le16 index;  \n\t__le16 number_vsi;\n\t__le16 vsi[];  \n} __packed __aligned(sizeof(__le16));\n\n \nstruct ice_aqc_set_query_pfc_mode {\n\tu8\tpfc_mode;\n \n#define ICE_AQC_PFC_VLAN_BASED_PFC\t1\n#define ICE_AQC_PFC_DSCP_BASED_PFC\t2\n\tu8\trsvd[15];\n};\n \nstruct ice_aqc_get_topo {\n\tu8 port_num;\n\tu8 num_branches;\n\t__le16 reserved1;\n\t__le32 reserved2;\n\t__le32 addr_high;\n\t__le32 addr_low;\n};\n\n \nstruct ice_aqc_sched_elem_cmd {\n\t__le16 num_elem_req;\t \n\t__le16 num_elem_resp;\t \n\t__le32 reserved;\n\t__le32 addr_high;\n\t__le32 addr_low;\n};\n\nstruct ice_aqc_txsched_move_grp_info_hdr {\n\t__le32 src_parent_teid;\n\t__le32 dest_parent_teid;\n\t__le16 num_elems;\n\tu8 mode;\n#define ICE_AQC_MOVE_ELEM_MODE_SAME_PF\t\t0x0\n#define ICE_AQC_MOVE_ELEM_MODE_GIVE_OWN\t\t0x1\n#define ICE_AQC_MOVE_ELEM_MODE_KEEP_OWN\t\t0x2\n\tu8 reserved;\n};\n\nstruct ice_aqc_move_elem {\n\tstruct ice_aqc_txsched_move_grp_info_hdr hdr;\n\t__le32 teid[];\n};\n\nstruct ice_aqc_elem_info_bw {\n\t__le16 bw_profile_idx;\n\t__le16 bw_alloc;\n};\n\nstruct ice_aqc_txsched_elem {\n\tu8 elem_type;  \n#define ICE_AQC_ELEM_TYPE_UNDEFINED\t\t0x0\n#define ICE_AQC_ELEM_TYPE_ROOT_PORT\t\t0x1\n#define ICE_AQC_ELEM_TYPE_TC\t\t\t0x2\n#define ICE_AQC_ELEM_TYPE_SE_GENERIC\t\t0x3\n#define ICE_AQC_ELEM_TYPE_ENTRY_POINT\t\t0x4\n#define ICE_AQC_ELEM_TYPE_LEAF\t\t\t0x5\n#define ICE_AQC_ELEM_TYPE_SE_PADDED\t\t0x6\n\tu8 valid_sections;\n#define ICE_AQC_ELEM_VALID_GENERIC\t\tBIT(0)\n#define ICE_AQC_ELEM_VALID_CIR\t\t\tBIT(1)\n#define ICE_AQC_ELEM_VALID_EIR\t\t\tBIT(2)\n#define ICE_AQC_ELEM_VALID_SHARED\t\tBIT(3)\n\tu8 generic;\n#define ICE_AQC_ELEM_GENERIC_MODE_M\t\t0x1\n#define ICE_AQC_ELEM_GENERIC_PRIO_S\t\t0x1\n#define ICE_AQC_ELEM_GENERIC_PRIO_M\t        GENMASK(3, 1)\n#define ICE_AQC_ELEM_GENERIC_SP_S\t\t0x4\n#define ICE_AQC_ELEM_GENERIC_SP_M\t        GENMASK(4, 4)\n#define ICE_AQC_ELEM_GENERIC_ADJUST_VAL_S\t0x5\n#define ICE_AQC_ELEM_GENERIC_ADJUST_VAL_M\t\\\n\t(0x3 << ICE_AQC_ELEM_GENERIC_ADJUST_VAL_S)\n\tu8 flags;  \n#define ICE_AQC_ELEM_FLAG_SUSPEND_M\t\t0x1\n\tstruct ice_aqc_elem_info_bw cir_bw;\n\tstruct ice_aqc_elem_info_bw eir_bw;\n\t__le16 srl_id;\n\t__le16 reserved2;\n};\n\nstruct ice_aqc_txsched_elem_data {\n\t__le32 parent_teid;\n\t__le32 node_teid;\n\tstruct ice_aqc_txsched_elem data;\n};\n\nstruct ice_aqc_txsched_topo_grp_info_hdr {\n\t__le32 parent_teid;\n\t__le16 num_elems;\n\t__le16 reserved2;\n};\n\nstruct ice_aqc_add_elem {\n\tstruct ice_aqc_txsched_topo_grp_info_hdr hdr;\n\tstruct ice_aqc_txsched_elem_data generic[];\n};\n\nstruct ice_aqc_get_topo_elem {\n\tstruct ice_aqc_txsched_topo_grp_info_hdr hdr;\n\tstruct ice_aqc_txsched_elem_data\n\t\tgeneric[ICE_AQC_TOPO_MAX_LEVEL_NUM];\n};\n\nstruct ice_aqc_delete_elem {\n\tstruct ice_aqc_txsched_topo_grp_info_hdr hdr;\n\t__le32 teid[];\n};\n\n \nstruct ice_aqc_query_port_ets {\n\t__le32 port_teid;\n\t__le32 reserved;\n\t__le32 addr_high;\n\t__le32 addr_low;\n};\n\nstruct ice_aqc_port_ets_elem {\n\tu8 tc_valid_bits;\n\tu8 reserved[3];\n\t \n\t__le32 up2tc;\n\tu8 tc_bw_share[8];\n\t__le32 port_eir_prof_id;\n\t__le32 port_cir_prof_id;\n\t \n\t__le32 tc_node_prio;\n#define ICE_TC_NODE_PRIO_S\t0x4\n\tu8 reserved1[4];\n\t__le32 tc_node_teid[8];  \n};\n\n \nstruct ice_aqc_rl_profile {\n\t__le16 num_profiles;\n\t__le16 num_processed;  \n\tu8 reserved[4];\n\t__le32 addr_high;\n\t__le32 addr_low;\n};\n\nstruct ice_aqc_rl_profile_elem {\n\tu8 level;\n\tu8 flags;\n#define ICE_AQC_RL_PROFILE_TYPE_S\t0x0\n#define ICE_AQC_RL_PROFILE_TYPE_M\t(0x3 << ICE_AQC_RL_PROFILE_TYPE_S)\n#define ICE_AQC_RL_PROFILE_TYPE_CIR\t0\n#define ICE_AQC_RL_PROFILE_TYPE_EIR\t1\n#define ICE_AQC_RL_PROFILE_TYPE_SRL\t2\n \n#define ICE_AQC_RL_PROFILE_INVAL_S\t0x7\n#define ICE_AQC_RL_PROFILE_INVAL_M\t(0x1 << ICE_AQC_RL_PROFILE_INVAL_S)\n\n\t__le16 profile_id;\n\t__le16 max_burst_size;\n\t__le16 rl_multiply;\n\t__le16 wake_up_calc;\n\t__le16 rl_encode;\n};\n\n \nstruct ice_aqc_query_txsched_res {\n\tu8 reserved[8];\n\t__le32 addr_high;\n\t__le32 addr_low;\n};\n\nstruct ice_aqc_generic_sched_props {\n\t__le16 phys_levels;\n\t__le16 logical_levels;\n\tu8 flattening_bitmap;\n\tu8 max_device_cgds;\n\tu8 max_pf_cgds;\n\tu8 rsvd0;\n\t__le16 rdma_qsets;\n\tu8 rsvd1[22];\n};\n\nstruct ice_aqc_layer_props {\n\tu8 logical_layer;\n\tu8 chunk_size;\n\t__le16 max_device_nodes;\n\t__le16 max_pf_nodes;\n\tu8 rsvd0[4];\n\t__le16 max_sibl_grp_sz;\n\t__le16 max_cir_rl_profiles;\n\t__le16 max_eir_rl_profiles;\n\t__le16 max_srl_profiles;\n\tu8 rsvd1[14];\n};\n\nstruct ice_aqc_query_txsched_res_resp {\n\tstruct ice_aqc_generic_sched_props sched_props;\n\tstruct ice_aqc_layer_props layer_props[ICE_AQC_TOPO_MAX_LEVEL_NUM];\n};\n\n \nstruct ice_aqc_get_phy_caps {\n\tu8 lport_num;\n\tu8 reserved;\n\t__le16 param0;\n\t \n#define ICE_AQC_GET_PHY_RQM\t\tBIT(0)\n\t \n#define ICE_AQC_REPORT_MODE_S\t\t\t1\n#define ICE_AQC_REPORT_MODE_M\t\t\t(7 << ICE_AQC_REPORT_MODE_S)\n#define ICE_AQC_REPORT_TOPO_CAP_NO_MEDIA\t0\n#define ICE_AQC_REPORT_TOPO_CAP_MEDIA\t\tBIT(1)\n#define ICE_AQC_REPORT_ACTIVE_CFG\t\tBIT(2)\n#define ICE_AQC_REPORT_DFLT_CFG\t\tBIT(3)\n\t__le32 reserved1;\n\t__le32 addr_high;\n\t__le32 addr_low;\n};\n\n \n#define ICE_PHY_TYPE_LOW_100BASE_TX\t\tBIT_ULL(0)\n#define ICE_PHY_TYPE_LOW_100M_SGMII\t\tBIT_ULL(1)\n#define ICE_PHY_TYPE_LOW_1000BASE_T\t\tBIT_ULL(2)\n#define ICE_PHY_TYPE_LOW_1000BASE_SX\t\tBIT_ULL(3)\n#define ICE_PHY_TYPE_LOW_1000BASE_LX\t\tBIT_ULL(4)\n#define ICE_PHY_TYPE_LOW_1000BASE_KX\t\tBIT_ULL(5)\n#define ICE_PHY_TYPE_LOW_1G_SGMII\t\tBIT_ULL(6)\n#define ICE_PHY_TYPE_LOW_2500BASE_T\t\tBIT_ULL(7)\n#define ICE_PHY_TYPE_LOW_2500BASE_X\t\tBIT_ULL(8)\n#define ICE_PHY_TYPE_LOW_2500BASE_KX\t\tBIT_ULL(9)\n#define ICE_PHY_TYPE_LOW_5GBASE_T\t\tBIT_ULL(10)\n#define ICE_PHY_TYPE_LOW_5GBASE_KR\t\tBIT_ULL(11)\n#define ICE_PHY_TYPE_LOW_10GBASE_T\t\tBIT_ULL(12)\n#define ICE_PHY_TYPE_LOW_10G_SFI_DA\t\tBIT_ULL(13)\n#define ICE_PHY_TYPE_LOW_10GBASE_SR\t\tBIT_ULL(14)\n#define ICE_PHY_TYPE_LOW_10GBASE_LR\t\tBIT_ULL(15)\n#define ICE_PHY_TYPE_LOW_10GBASE_KR_CR1\t\tBIT_ULL(16)\n#define ICE_PHY_TYPE_LOW_10G_SFI_AOC_ACC\tBIT_ULL(17)\n#define ICE_PHY_TYPE_LOW_10G_SFI_C2C\t\tBIT_ULL(18)\n#define ICE_PHY_TYPE_LOW_25GBASE_T\t\tBIT_ULL(19)\n#define ICE_PHY_TYPE_LOW_25GBASE_CR\t\tBIT_ULL(20)\n#define ICE_PHY_TYPE_LOW_25GBASE_CR_S\t\tBIT_ULL(21)\n#define ICE_PHY_TYPE_LOW_25GBASE_CR1\t\tBIT_ULL(22)\n#define ICE_PHY_TYPE_LOW_25GBASE_SR\t\tBIT_ULL(23)\n#define ICE_PHY_TYPE_LOW_25GBASE_LR\t\tBIT_ULL(24)\n#define ICE_PHY_TYPE_LOW_25GBASE_KR\t\tBIT_ULL(25)\n#define ICE_PHY_TYPE_LOW_25GBASE_KR_S\t\tBIT_ULL(26)\n#define ICE_PHY_TYPE_LOW_25GBASE_KR1\t\tBIT_ULL(27)\n#define ICE_PHY_TYPE_LOW_25G_AUI_AOC_ACC\tBIT_ULL(28)\n#define ICE_PHY_TYPE_LOW_25G_AUI_C2C\t\tBIT_ULL(29)\n#define ICE_PHY_TYPE_LOW_40GBASE_CR4\t\tBIT_ULL(30)\n#define ICE_PHY_TYPE_LOW_40GBASE_SR4\t\tBIT_ULL(31)\n#define ICE_PHY_TYPE_LOW_40GBASE_LR4\t\tBIT_ULL(32)\n#define ICE_PHY_TYPE_LOW_40GBASE_KR4\t\tBIT_ULL(33)\n#define ICE_PHY_TYPE_LOW_40G_XLAUI_AOC_ACC\tBIT_ULL(34)\n#define ICE_PHY_TYPE_LOW_40G_XLAUI\t\tBIT_ULL(35)\n#define ICE_PHY_TYPE_LOW_50GBASE_CR2\t\tBIT_ULL(36)\n#define ICE_PHY_TYPE_LOW_50GBASE_SR2\t\tBIT_ULL(37)\n#define ICE_PHY_TYPE_LOW_50GBASE_LR2\t\tBIT_ULL(38)\n#define ICE_PHY_TYPE_LOW_50GBASE_KR2\t\tBIT_ULL(39)\n#define ICE_PHY_TYPE_LOW_50G_LAUI2_AOC_ACC\tBIT_ULL(40)\n#define ICE_PHY_TYPE_LOW_50G_LAUI2\t\tBIT_ULL(41)\n#define ICE_PHY_TYPE_LOW_50G_AUI2_AOC_ACC\tBIT_ULL(42)\n#define ICE_PHY_TYPE_LOW_50G_AUI2\t\tBIT_ULL(43)\n#define ICE_PHY_TYPE_LOW_50GBASE_CP\t\tBIT_ULL(44)\n#define ICE_PHY_TYPE_LOW_50GBASE_SR\t\tBIT_ULL(45)\n#define ICE_PHY_TYPE_LOW_50GBASE_FR\t\tBIT_ULL(46)\n#define ICE_PHY_TYPE_LOW_50GBASE_LR\t\tBIT_ULL(47)\n#define ICE_PHY_TYPE_LOW_50GBASE_KR_PAM4\tBIT_ULL(48)\n#define ICE_PHY_TYPE_LOW_50G_AUI1_AOC_ACC\tBIT_ULL(49)\n#define ICE_PHY_TYPE_LOW_50G_AUI1\t\tBIT_ULL(50)\n#define ICE_PHY_TYPE_LOW_100GBASE_CR4\t\tBIT_ULL(51)\n#define ICE_PHY_TYPE_LOW_100GBASE_SR4\t\tBIT_ULL(52)\n#define ICE_PHY_TYPE_LOW_100GBASE_LR4\t\tBIT_ULL(53)\n#define ICE_PHY_TYPE_LOW_100GBASE_KR4\t\tBIT_ULL(54)\n#define ICE_PHY_TYPE_LOW_100G_CAUI4_AOC_ACC\tBIT_ULL(55)\n#define ICE_PHY_TYPE_LOW_100G_CAUI4\t\tBIT_ULL(56)\n#define ICE_PHY_TYPE_LOW_100G_AUI4_AOC_ACC\tBIT_ULL(57)\n#define ICE_PHY_TYPE_LOW_100G_AUI4\t\tBIT_ULL(58)\n#define ICE_PHY_TYPE_LOW_100GBASE_CR_PAM4\tBIT_ULL(59)\n#define ICE_PHY_TYPE_LOW_100GBASE_KR_PAM4\tBIT_ULL(60)\n#define ICE_PHY_TYPE_LOW_100GBASE_CP2\t\tBIT_ULL(61)\n#define ICE_PHY_TYPE_LOW_100GBASE_SR2\t\tBIT_ULL(62)\n#define ICE_PHY_TYPE_LOW_100GBASE_DR\t\tBIT_ULL(63)\n#define ICE_PHY_TYPE_LOW_MAX_INDEX\t\t63\n \n#define ICE_PHY_TYPE_HIGH_100GBASE_KR2_PAM4\tBIT_ULL(0)\n#define ICE_PHY_TYPE_HIGH_100G_CAUI2_AOC_ACC\tBIT_ULL(1)\n#define ICE_PHY_TYPE_HIGH_100G_CAUI2\t\tBIT_ULL(2)\n#define ICE_PHY_TYPE_HIGH_100G_AUI2_AOC_ACC\tBIT_ULL(3)\n#define ICE_PHY_TYPE_HIGH_100G_AUI2\t\tBIT_ULL(4)\n#define ICE_PHY_TYPE_HIGH_MAX_INDEX\t\t4\n\nstruct ice_aqc_get_phy_caps_data {\n\t__le64 phy_type_low;  \n\t__le64 phy_type_high;  \n\tu8 caps;\n#define ICE_AQC_PHY_EN_TX_LINK_PAUSE\t\t\tBIT(0)\n#define ICE_AQC_PHY_EN_RX_LINK_PAUSE\t\t\tBIT(1)\n#define ICE_AQC_PHY_LOW_POWER_MODE\t\t\tBIT(2)\n#define ICE_AQC_PHY_EN_LINK\t\t\t\tBIT(3)\n#define ICE_AQC_PHY_AN_MODE\t\t\t\tBIT(4)\n#define ICE_AQC_GET_PHY_EN_MOD_QUAL\t\t\tBIT(5)\n#define ICE_AQC_PHY_EN_AUTO_FEC\t\t\t\tBIT(7)\n#define ICE_AQC_PHY_CAPS_MASK\t\t\t\tICE_M(0xff, 0)\n\tu8 low_power_ctrl_an;\n#define ICE_AQC_PHY_EN_D3COLD_LOW_POWER_AUTONEG\t\tBIT(0)\n#define ICE_AQC_PHY_AN_EN_CLAUSE28\t\t\tBIT(1)\n#define ICE_AQC_PHY_AN_EN_CLAUSE73\t\t\tBIT(2)\n#define ICE_AQC_PHY_AN_EN_CLAUSE37\t\t\tBIT(3)\n\t__le16 eee_cap;\n#define ICE_AQC_PHY_EEE_EN_100BASE_TX\t\t\tBIT(0)\n#define ICE_AQC_PHY_EEE_EN_1000BASE_T\t\t\tBIT(1)\n#define ICE_AQC_PHY_EEE_EN_10GBASE_T\t\t\tBIT(2)\n#define ICE_AQC_PHY_EEE_EN_1000BASE_KX\t\t\tBIT(3)\n#define ICE_AQC_PHY_EEE_EN_10GBASE_KR\t\t\tBIT(4)\n#define ICE_AQC_PHY_EEE_EN_25GBASE_KR\t\t\tBIT(5)\n#define ICE_AQC_PHY_EEE_EN_40GBASE_KR4\t\t\tBIT(6)\n\t__le16 eeer_value;\n\tu8 phy_id_oui[4];  \n\tu8 phy_fw_ver[8];\n\tu8 link_fec_options;\n#define ICE_AQC_PHY_FEC_10G_KR_40G_KR4_EN\t\tBIT(0)\n#define ICE_AQC_PHY_FEC_10G_KR_40G_KR4_REQ\t\tBIT(1)\n#define ICE_AQC_PHY_FEC_25G_RS_528_REQ\t\t\tBIT(2)\n#define ICE_AQC_PHY_FEC_25G_KR_REQ\t\t\tBIT(3)\n#define ICE_AQC_PHY_FEC_25G_RS_544_REQ\t\t\tBIT(4)\n#define ICE_AQC_PHY_FEC_25G_RS_CLAUSE91_EN\t\tBIT(6)\n#define ICE_AQC_PHY_FEC_25G_KR_CLAUSE74_EN\t\tBIT(7)\n#define ICE_AQC_PHY_FEC_MASK\t\t\t\tICE_M(0xdf, 0)\n\tu8 module_compliance_enforcement;\n#define ICE_AQC_MOD_ENFORCE_STRICT_MODE\t\t\tBIT(0)\n\tu8 extended_compliance_code;\n#define ICE_MODULE_TYPE_TOTAL_BYTE\t\t\t3\n\tu8 module_type[ICE_MODULE_TYPE_TOTAL_BYTE];\n#define ICE_AQC_MOD_TYPE_BYTE0_SFP_PLUS\t\t\t0xA0\n#define ICE_AQC_MOD_TYPE_BYTE0_QSFP_PLUS\t\t0x80\n#define ICE_AQC_MOD_TYPE_IDENT\t\t\t\t1\n#define ICE_AQC_MOD_TYPE_BYTE1_SFP_PLUS_CU_PASSIVE\tBIT(0)\n#define ICE_AQC_MOD_TYPE_BYTE1_SFP_PLUS_CU_ACTIVE\tBIT(1)\n#define ICE_AQC_MOD_TYPE_BYTE1_10G_BASE_SR\t\tBIT(4)\n#define ICE_AQC_MOD_TYPE_BYTE1_10G_BASE_LR\t\tBIT(5)\n#define ICE_AQC_MOD_TYPE_BYTE1_10G_BASE_LRM\t\tBIT(6)\n#define ICE_AQC_MOD_TYPE_BYTE1_10G_BASE_ER\t\tBIT(7)\n#define ICE_AQC_MOD_TYPE_BYTE2_SFP_PLUS\t\t\t0xA0\n#define ICE_AQC_MOD_TYPE_BYTE2_QSFP_PLUS\t\t0x86\n\tu8 qualified_module_count;\n\tu8 rsvd2[7];\t \n#define ICE_AQC_QUAL_MOD_COUNT_MAX\t\t\t16\n\tstruct {\n\t\tu8 v_oui[3];\n\t\tu8 rsvd3;\n\t\tu8 v_part[16];\n\t\t__le32 v_rev;\n\t\t__le64 rsvd4;\n\t} qual_modules[ICE_AQC_QUAL_MOD_COUNT_MAX];\n};\n\n \nstruct ice_aqc_set_phy_cfg {\n\tu8 lport_num;\n\tu8 reserved[7];\n\t__le32 addr_high;\n\t__le32 addr_low;\n};\n\n \nstruct ice_aqc_set_phy_cfg_data {\n\t__le64 phy_type_low;  \n\t__le64 phy_type_high;  \n\tu8 caps;\n#define ICE_AQ_PHY_ENA_VALID_MASK\tICE_M(0xef, 0)\n#define ICE_AQ_PHY_ENA_TX_PAUSE_ABILITY\tBIT(0)\n#define ICE_AQ_PHY_ENA_RX_PAUSE_ABILITY\tBIT(1)\n#define ICE_AQ_PHY_ENA_LOW_POWER\tBIT(2)\n#define ICE_AQ_PHY_ENA_LINK\t\tBIT(3)\n#define ICE_AQ_PHY_ENA_AUTO_LINK_UPDT\tBIT(5)\n#define ICE_AQ_PHY_ENA_LESM\t\tBIT(6)\n#define ICE_AQ_PHY_ENA_AUTO_FEC\t\tBIT(7)\n\tu8 low_power_ctrl_an;\n\t__le16 eee_cap;  \n\t__le16 eeer_value;\n\tu8 link_fec_opt;  \n\tu8 module_compliance_enforcement;\n};\n\n \nstruct ice_aqc_set_mac_cfg {\n\t__le16 max_frame_size;\n\tu8 params;\n#define ICE_AQ_SET_MAC_PACE_S\t\t3\n#define ICE_AQ_SET_MAC_PACE_M\t\t(0xF << ICE_AQ_SET_MAC_PACE_S)\n#define ICE_AQ_SET_MAC_PACE_TYPE_M\tBIT(7)\n#define ICE_AQ_SET_MAC_PACE_TYPE_RATE\t0\n#define ICE_AQ_SET_MAC_PACE_TYPE_FIXED\tICE_AQ_SET_MAC_PACE_TYPE_M\n\tu8 tx_tmr_priority;\n\t__le16 tx_tmr_value;\n\t__le16 fc_refresh_threshold;\n\tu8 drop_opts;\n#define ICE_AQ_SET_MAC_AUTO_DROP_MASK\t\tBIT(0)\n#define ICE_AQ_SET_MAC_AUTO_DROP_NONE\t\t0\n#define ICE_AQ_SET_MAC_AUTO_DROP_BLOCKING_PKTS\tBIT(0)\n\tu8 reserved[7];\n};\n\n \nstruct ice_aqc_restart_an {\n\tu8 lport_num;\n\tu8 reserved;\n\tu8 cmd_flags;\n#define ICE_AQC_RESTART_AN_LINK_RESTART\tBIT(1)\n#define ICE_AQC_RESTART_AN_LINK_ENABLE\tBIT(2)\n\tu8 reserved2[13];\n};\n\n \nstruct ice_aqc_get_link_status {\n\tu8 lport_num;\n\tu8 reserved;\n\t__le16 cmd_flags;\n#define ICE_AQ_LSE_M\t\t\t0x3\n#define ICE_AQ_LSE_NOP\t\t\t0x0\n#define ICE_AQ_LSE_DIS\t\t\t0x2\n#define ICE_AQ_LSE_ENA\t\t\t0x3\n\t \n#define ICE_AQ_LSE_IS_ENABLED\t\t0x1\n\t__le32 reserved2;\n\t__le32 addr_high;\n\t__le32 addr_low;\n};\n\n \nstruct ice_aqc_get_link_status_data {\n\tu8 topo_media_conflict;\n#define ICE_AQ_LINK_TOPO_CONFLICT\tBIT(0)\n#define ICE_AQ_LINK_MEDIA_CONFLICT\tBIT(1)\n#define ICE_AQ_LINK_TOPO_CORRUPT\tBIT(2)\n#define ICE_AQ_LINK_TOPO_UNREACH_PRT\tBIT(4)\n#define ICE_AQ_LINK_TOPO_UNDRUTIL_PRT\tBIT(5)\n#define ICE_AQ_LINK_TOPO_UNDRUTIL_MEDIA\tBIT(6)\n#define ICE_AQ_LINK_TOPO_UNSUPP_MEDIA\tBIT(7)\n\tu8 link_cfg_err;\n#define ICE_AQ_LINK_MODULE_POWER_UNSUPPORTED\tBIT(5)\n#define ICE_AQ_LINK_EXTERNAL_PHY_LOAD_FAILURE\tBIT(6)\n#define ICE_AQ_LINK_INVAL_MAX_POWER_LIMIT\tBIT(7)\n\tu8 link_info;\n#define ICE_AQ_LINK_UP\t\t\tBIT(0)\t \n#define ICE_AQ_LINK_FAULT\t\tBIT(1)\n#define ICE_AQ_LINK_FAULT_TX\t\tBIT(2)\n#define ICE_AQ_LINK_FAULT_RX\t\tBIT(3)\n#define ICE_AQ_LINK_FAULT_REMOTE\tBIT(4)\n#define ICE_AQ_LINK_UP_PORT\t\tBIT(5)\t \n#define ICE_AQ_MEDIA_AVAILABLE\t\tBIT(6)\n#define ICE_AQ_SIGNAL_DETECT\t\tBIT(7)\n\tu8 an_info;\n#define ICE_AQ_AN_COMPLETED\t\tBIT(0)\n#define ICE_AQ_LP_AN_ABILITY\t\tBIT(1)\n#define ICE_AQ_PD_FAULT\t\t\tBIT(2)\t \n#define ICE_AQ_FEC_EN\t\t\tBIT(3)\n#define ICE_AQ_PHY_LOW_POWER\t\tBIT(4)\t \n#define ICE_AQ_LINK_PAUSE_TX\t\tBIT(5)\n#define ICE_AQ_LINK_PAUSE_RX\t\tBIT(6)\n#define ICE_AQ_QUALIFIED_MODULE\t\tBIT(7)\n\tu8 ext_info;\n#define ICE_AQ_LINK_PHY_TEMP_ALARM\tBIT(0)\n#define ICE_AQ_LINK_EXCESSIVE_ERRORS\tBIT(1)\t \n\t \n#define ICE_AQ_LINK_TX_S\t\t2\n#define ICE_AQ_LINK_TX_M\t\t(0x03 << ICE_AQ_LINK_TX_S)\n#define ICE_AQ_LINK_TX_ACTIVE\t\t0\n#define ICE_AQ_LINK_TX_DRAINED\t\t1\n#define ICE_AQ_LINK_TX_FLUSHED\t\t3\n\tu8 reserved2;\n\t__le16 max_frame_size;\n\tu8 cfg;\n#define ICE_AQ_LINK_25G_KR_FEC_EN\tBIT(0)\n#define ICE_AQ_LINK_25G_RS_528_FEC_EN\tBIT(1)\n#define ICE_AQ_LINK_25G_RS_544_FEC_EN\tBIT(2)\n#define ICE_AQ_FEC_MASK\t\t\tICE_M(0x7, 0)\n\t \n#define ICE_AQ_CFG_PACING_S\t\t3\n#define ICE_AQ_CFG_PACING_M\t\t(0xF << ICE_AQ_CFG_PACING_S)\n#define ICE_AQ_CFG_PACING_TYPE_M\tBIT(7)\n#define ICE_AQ_CFG_PACING_TYPE_AVG\t0\n#define ICE_AQ_CFG_PACING_TYPE_FIXED\tICE_AQ_CFG_PACING_TYPE_M\n\t \n\tu8 power_desc;\n#define ICE_AQ_PWR_CLASS_M\t\t0x3F\n#define ICE_AQ_LINK_PWR_BASET_LOW_HIGH\t0\n#define ICE_AQ_LINK_PWR_BASET_HIGH\t1\n#define ICE_AQ_LINK_PWR_QSFP_CLASS_1\t0\n#define ICE_AQ_LINK_PWR_QSFP_CLASS_2\t1\n#define ICE_AQ_LINK_PWR_QSFP_CLASS_3\t2\n#define ICE_AQ_LINK_PWR_QSFP_CLASS_4\t3\n\t__le16 link_speed;\n#define ICE_AQ_LINK_SPEED_M\t\t0x7FF\n#define ICE_AQ_LINK_SPEED_10MB\t\tBIT(0)\n#define ICE_AQ_LINK_SPEED_100MB\t\tBIT(1)\n#define ICE_AQ_LINK_SPEED_1000MB\tBIT(2)\n#define ICE_AQ_LINK_SPEED_2500MB\tBIT(3)\n#define ICE_AQ_LINK_SPEED_5GB\t\tBIT(4)\n#define ICE_AQ_LINK_SPEED_10GB\t\tBIT(5)\n#define ICE_AQ_LINK_SPEED_20GB\t\tBIT(6)\n#define ICE_AQ_LINK_SPEED_25GB\t\tBIT(7)\n#define ICE_AQ_LINK_SPEED_40GB\t\tBIT(8)\n#define ICE_AQ_LINK_SPEED_50GB\t\tBIT(9)\n#define ICE_AQ_LINK_SPEED_100GB\t\tBIT(10)\n#define ICE_AQ_LINK_SPEED_UNKNOWN\tBIT(15)\n\t__le32 reserved3;  \n\t__le64 phy_type_low;  \n\t__le64 phy_type_high;  \n};\n\n \nstruct ice_aqc_set_event_mask {\n\tu8\tlport_num;\n\tu8\treserved[7];\n\t__le16\tevent_mask;\n#define ICE_AQ_LINK_EVENT_UPDOWN\t\tBIT(1)\n#define ICE_AQ_LINK_EVENT_MEDIA_NA\t\tBIT(2)\n#define ICE_AQ_LINK_EVENT_LINK_FAULT\t\tBIT(3)\n#define ICE_AQ_LINK_EVENT_PHY_TEMP_ALARM\tBIT(4)\n#define ICE_AQ_LINK_EVENT_EXCESSIVE_ERRORS\tBIT(5)\n#define ICE_AQ_LINK_EVENT_SIGNAL_DETECT\t\tBIT(6)\n#define ICE_AQ_LINK_EVENT_AN_COMPLETED\t\tBIT(7)\n#define ICE_AQ_LINK_EVENT_MODULE_QUAL_FAIL\tBIT(8)\n#define ICE_AQ_LINK_EVENT_PORT_TX_SUSPENDED\tBIT(9)\n#define ICE_AQ_LINK_EVENT_PHY_FW_LOAD_FAIL\tBIT(12)\n\tu8\treserved1[6];\n};\n\n \nstruct ice_aqc_set_mac_lb {\n\tu8 lb_mode;\n#define ICE_AQ_MAC_LB_EN\t\tBIT(0)\n#define ICE_AQ_MAC_LB_OSC_CLK\t\tBIT(1)\n\tu8 reserved[15];\n};\n\nstruct ice_aqc_link_topo_params {\n\tu8 lport_num;\n\tu8 lport_num_valid;\n#define ICE_AQC_LINK_TOPO_PORT_NUM_VALID\tBIT(0)\n\tu8 node_type_ctx;\n#define ICE_AQC_LINK_TOPO_NODE_TYPE_S\t\t0\n#define ICE_AQC_LINK_TOPO_NODE_TYPE_M\t(0xF << ICE_AQC_LINK_TOPO_NODE_TYPE_S)\n#define ICE_AQC_LINK_TOPO_NODE_TYPE_PHY\t\t0\n#define ICE_AQC_LINK_TOPO_NODE_TYPE_GPIO_CTRL\t1\n#define ICE_AQC_LINK_TOPO_NODE_TYPE_MUX_CTRL\t2\n#define ICE_AQC_LINK_TOPO_NODE_TYPE_LED_CTRL\t3\n#define ICE_AQC_LINK_TOPO_NODE_TYPE_LED\t\t4\n#define ICE_AQC_LINK_TOPO_NODE_TYPE_THERMAL\t5\n#define ICE_AQC_LINK_TOPO_NODE_TYPE_CAGE\t6\n#define ICE_AQC_LINK_TOPO_NODE_TYPE_MEZZ\t7\n#define ICE_AQC_LINK_TOPO_NODE_TYPE_ID_EEPROM\t8\n#define ICE_AQC_LINK_TOPO_NODE_CTX_S\t\t4\n#define ICE_AQC_LINK_TOPO_NODE_CTX_M\t\t\\\n\t\t\t\t(0xF << ICE_AQC_LINK_TOPO_NODE_CTX_S)\n#define ICE_AQC_LINK_TOPO_NODE_CTX_GLOBAL\t0\n#define ICE_AQC_LINK_TOPO_NODE_CTX_BOARD\t1\n#define ICE_AQC_LINK_TOPO_NODE_CTX_PORT\t\t2\n#define ICE_AQC_LINK_TOPO_NODE_CTX_NODE\t\t3\n#define ICE_AQC_LINK_TOPO_NODE_CTX_PROVIDED\t4\n#define ICE_AQC_LINK_TOPO_NODE_CTX_OVERRIDE\t5\n\tu8 index;\n};\n\nstruct ice_aqc_link_topo_addr {\n\tstruct ice_aqc_link_topo_params topo_params;\n\t__le16 handle;\n#define ICE_AQC_LINK_TOPO_HANDLE_S\t0\n#define ICE_AQC_LINK_TOPO_HANDLE_M\t(0x3FF << ICE_AQC_LINK_TOPO_HANDLE_S)\n \n#define ICE_AQC_LINK_TOPO_HANDLE_BRD_TYPE_M\tBIT(9)\n#define ICE_AQC_LINK_TOPO_HANDLE_BRD_TYPE_LOM\tBIT(9)\n#define ICE_AQC_LINK_TOPO_HANDLE_BRD_TYPE_MEZZ\t0\n#define ICE_AQC_LINK_TOPO_HANDLE_NODE_S\t\t0\n \n#define ICE_AQC_LINK_TOPO_HANDLE_MEZZ_NODE_M\t\\\n\t\t\t\t(0x3F << ICE_AQC_LINK_TOPO_HANDLE_NODE_S)\n#define ICE_AQC_LINK_TOPO_HANDLE_MEZZ_S\t6\n#define ICE_AQC_LINK_TOPO_HANDLE_MEZZ_M\t(0x7 << ICE_AQC_LINK_TOPO_HANDLE_MEZZ_S)\n \n#define ICE_AQC_LINK_TOPO_HANDLE_LOM_NODE_M\t\\\n\t\t\t\t(0x1FF << ICE_AQC_LINK_TOPO_HANDLE_NODE_S)\n};\n\n \nstruct ice_aqc_get_link_topo {\n\tstruct ice_aqc_link_topo_addr addr;\n\tu8 node_part_num;\n#define ICE_AQC_GET_LINK_TOPO_NODE_NR_PCA9575\t0x21\n#define ICE_AQC_GET_LINK_TOPO_NODE_NR_C827\t0x31\n\tu8 rsvd[9];\n};\n\n \nstruct ice_aqc_i2c {\n\tstruct ice_aqc_link_topo_addr topo_addr;\n\t__le16 i2c_addr;\n\tu8 i2c_params;\n#define ICE_AQC_I2C_DATA_SIZE_M\t\tGENMASK(3, 0)\n#define ICE_AQC_I2C_USE_REPEATED_START\tBIT(7)\n\n\tu8 rsvd;\n\t__le16 i2c_bus_addr;\n\tu8 i2c_data[4];  \n};\n\n \nstruct ice_aqc_read_i2c_resp {\n\tu8 i2c_data[16];\n};\n\n \nstruct ice_aqc_set_port_id_led {\n\tu8 lport_num;\n\tu8 lport_num_valid;\n\tu8 ident_mode;\n#define ICE_AQC_PORT_IDENT_LED_BLINK\tBIT(0)\n#define ICE_AQC_PORT_IDENT_LED_ORIG\t0\n\tu8 rsvd[13];\n};\n\n \nstruct ice_aqc_get_port_options {\n\tu8 lport_num;\n\tu8 lport_num_valid;\n\tu8 port_options_count;\n#define ICE_AQC_PORT_OPT_COUNT_M\tGENMASK(3, 0)\n#define ICE_AQC_PORT_OPT_MAX\t\t16\n\n\tu8 innermost_phy_index;\n\tu8 port_options;\n#define ICE_AQC_PORT_OPT_ACTIVE_M\tGENMASK(3, 0)\n#define ICE_AQC_PORT_OPT_VALID\t\tBIT(7)\n\n\tu8 pending_port_option_status;\n#define ICE_AQC_PENDING_PORT_OPT_IDX_M\tGENMASK(3, 0)\n#define ICE_AQC_PENDING_PORT_OPT_VALID\tBIT(7)\n\n\tu8 rsvd[2];\n\t__le32 addr_high;\n\t__le32 addr_low;\n};\n\nstruct ice_aqc_get_port_options_elem {\n\tu8 pmd;\n#define ICE_AQC_PORT_OPT_PMD_COUNT_M\tGENMASK(3, 0)\n\n\tu8 max_lane_speed;\n#define ICE_AQC_PORT_OPT_MAX_LANE_M\tGENMASK(3, 0)\n#define ICE_AQC_PORT_OPT_MAX_LANE_100M\t0\n#define ICE_AQC_PORT_OPT_MAX_LANE_1G\t1\n#define ICE_AQC_PORT_OPT_MAX_LANE_2500M\t2\n#define ICE_AQC_PORT_OPT_MAX_LANE_5G\t3\n#define ICE_AQC_PORT_OPT_MAX_LANE_10G\t4\n#define ICE_AQC_PORT_OPT_MAX_LANE_25G\t5\n#define ICE_AQC_PORT_OPT_MAX_LANE_50G\t6\n#define ICE_AQC_PORT_OPT_MAX_LANE_100G\t7\n\n\tu8 global_scid[2];\n\tu8 phy_scid[2];\n\tu8 pf2port_cid[2];\n};\n\n \nstruct ice_aqc_set_port_option {\n\tu8 lport_num;\n\tu8 lport_num_valid;\n\tu8 selected_port_option;\n\tu8 rsvd[13];\n};\n\n \nstruct ice_aqc_gpio {\n\t__le16 gpio_ctrl_handle;\n#define ICE_AQC_GPIO_HANDLE_S\t0\n#define ICE_AQC_GPIO_HANDLE_M\t(0x3FF << ICE_AQC_GPIO_HANDLE_S)\n\tu8 gpio_num;\n\tu8 gpio_val;\n\tu8 rsvd[12];\n};\n\n \nstruct ice_aqc_sff_eeprom {\n\tu8 lport_num;\n\tu8 lport_num_valid;\n#define ICE_AQC_SFF_PORT_NUM_VALID\tBIT(0)\n\t__le16 i2c_bus_addr;\n#define ICE_AQC_SFF_I2CBUS_7BIT_M\t0x7F\n#define ICE_AQC_SFF_I2CBUS_10BIT_M\t0x3FF\n#define ICE_AQC_SFF_I2CBUS_TYPE_M\tBIT(10)\n#define ICE_AQC_SFF_I2CBUS_TYPE_7BIT\t0\n#define ICE_AQC_SFF_I2CBUS_TYPE_10BIT\tICE_AQC_SFF_I2CBUS_TYPE_M\n#define ICE_AQC_SFF_SET_EEPROM_PAGE_S\t11\n#define ICE_AQC_SFF_SET_EEPROM_PAGE_M\t(0x3 << ICE_AQC_SFF_SET_EEPROM_PAGE_S)\n#define ICE_AQC_SFF_NO_PAGE_CHANGE\t0\n#define ICE_AQC_SFF_SET_23_ON_MISMATCH\t1\n#define ICE_AQC_SFF_SET_22_ON_MISMATCH\t2\n#define ICE_AQC_SFF_IS_WRITE\t\tBIT(15)\n\t__le16 i2c_mem_addr;\n\t__le16 eeprom_page;\n#define  ICE_AQC_SFF_EEPROM_BANK_S 0\n#define  ICE_AQC_SFF_EEPROM_BANK_M (0xFF << ICE_AQC_SFF_EEPROM_BANK_S)\n#define  ICE_AQC_SFF_EEPROM_PAGE_S 8\n#define  ICE_AQC_SFF_EEPROM_PAGE_M (0xFF << ICE_AQC_SFF_EEPROM_PAGE_S)\n\t__le32 addr_high;\n\t__le32 addr_low;\n};\n\n \nstruct ice_aqc_nvm {\n#define ICE_AQC_NVM_MAX_OFFSET\t\t0xFFFFFF\n\t__le16 offset_low;\n\tu8 offset_high;\n\tu8 cmd_flags;\n#define ICE_AQC_NVM_LAST_CMD\t\tBIT(0)\n#define ICE_AQC_NVM_PCIR_REQ\t\tBIT(0)\t \n#define ICE_AQC_NVM_PRESERVATION_S\t1\n#define ICE_AQC_NVM_PRESERVATION_M\t(3 << ICE_AQC_NVM_PRESERVATION_S)\n#define ICE_AQC_NVM_NO_PRESERVATION\t(0 << ICE_AQC_NVM_PRESERVATION_S)\n#define ICE_AQC_NVM_PRESERVE_ALL\tBIT(1)\n#define ICE_AQC_NVM_FACTORY_DEFAULT\t(2 << ICE_AQC_NVM_PRESERVATION_S)\n#define ICE_AQC_NVM_PRESERVE_SELECTED\t(3 << ICE_AQC_NVM_PRESERVATION_S)\n#define ICE_AQC_NVM_ACTIV_SEL_NVM\tBIT(3)  \n#define ICE_AQC_NVM_ACTIV_SEL_OROM\tBIT(4)\n#define ICE_AQC_NVM_ACTIV_SEL_NETLIST\tBIT(5)\n#define ICE_AQC_NVM_SPECIAL_UPDATE\tBIT(6)\n#define ICE_AQC_NVM_REVERT_LAST_ACTIV\tBIT(6)  \n#define ICE_AQC_NVM_ACTIV_SEL_MASK\tICE_M(0x7, 3)\n#define ICE_AQC_NVM_FLASH_ONLY\t\tBIT(7)\n#define ICE_AQC_NVM_RESET_LVL_M\t\tICE_M(0x3, 0)  \n#define ICE_AQC_NVM_POR_FLAG\t\t0\n#define ICE_AQC_NVM_PERST_FLAG\t\t1\n#define ICE_AQC_NVM_EMPR_FLAG\t\t2\n#define ICE_AQC_NVM_EMPR_ENA\t\tBIT(0)  \n\t \n#define ICE_AQC_NVM_ACTIV_REQ_EMPR\tBIT(8)  \n\t__le16 module_typeid;\n\t__le16 length;\n#define ICE_AQC_NVM_ERASE_LEN\t0xFFFF\n\t__le32 addr_high;\n\t__le32 addr_low;\n};\n\n#define ICE_AQC_NVM_START_POINT\t\t\t0\n\n \nstruct ice_aqc_nvm_checksum {\n\tu8 flags;\n#define ICE_AQC_NVM_CHECKSUM_VERIFY\tBIT(0)\n#define ICE_AQC_NVM_CHECKSUM_RECALC\tBIT(1)\n\tu8 rsvd;\n\t__le16 checksum;  \n#define ICE_AQC_NVM_CHECKSUM_CORRECT\t0xBABA\n\tu8 rsvd2[12];\n};\n\n \nstruct ice_aqc_nvm_pkg_data {\n\tu8 reserved[3];\n\tu8 cmd_flags;\n#define ICE_AQC_NVM_PKG_DELETE\t\tBIT(0)  \n#define ICE_AQC_NVM_PKG_SKIPPED\t\tBIT(0)  \n\n\tu32 reserved1;\n\t__le32 addr_high;\n\t__le32 addr_low;\n};\n\n \nstruct ice_aqc_nvm_pass_comp_tbl {\n\tu8 component_response;  \n#define ICE_AQ_NVM_PASS_COMP_CAN_BE_UPDATED\t\t0x0\n#define ICE_AQ_NVM_PASS_COMP_CAN_MAY_BE_UPDATEABLE\t0x1\n#define ICE_AQ_NVM_PASS_COMP_CAN_NOT_BE_UPDATED\t\t0x2\n\tu8 component_response_code;  \n#define ICE_AQ_NVM_PASS_COMP_CAN_BE_UPDATED_CODE\t0x0\n#define ICE_AQ_NVM_PASS_COMP_STAMP_IDENTICAL_CODE\t0x1\n#define ICE_AQ_NVM_PASS_COMP_STAMP_LOWER\t\t0x2\n#define ICE_AQ_NVM_PASS_COMP_INVALID_STAMP_CODE\t\t0x3\n#define ICE_AQ_NVM_PASS_COMP_CONFLICT_CODE\t\t0x4\n#define ICE_AQ_NVM_PASS_COMP_PRE_REQ_NOT_MET_CODE\t0x5\n#define ICE_AQ_NVM_PASS_COMP_NOT_SUPPORTED_CODE\t\t0x6\n#define ICE_AQ_NVM_PASS_COMP_CANNOT_DOWNGRADE_CODE\t0x7\n#define ICE_AQ_NVM_PASS_COMP_INCOMPLETE_IMAGE_CODE\t0x8\n#define ICE_AQ_NVM_PASS_COMP_VER_STR_IDENTICAL_CODE\t0xA\n#define ICE_AQ_NVM_PASS_COMP_VER_STR_LOWER_CODE\t\t0xB\n\tu8 reserved;\n\tu8 transfer_flag;\n#define ICE_AQ_NVM_PASS_COMP_TBL_START\t\t\t0x1\n#define ICE_AQ_NVM_PASS_COMP_TBL_MIDDLE\t\t\t0x2\n#define ICE_AQ_NVM_PASS_COMP_TBL_END\t\t\t0x4\n#define ICE_AQ_NVM_PASS_COMP_TBL_START_AND_END\t\t0x5\n\t__le32 reserved1;\n\t__le32 addr_high;\n\t__le32 addr_low;\n};\n\nstruct ice_aqc_nvm_comp_tbl {\n\t__le16 comp_class;\n#define NVM_COMP_CLASS_ALL_FW\t0x000A\n\n\t__le16 comp_id;\n#define NVM_COMP_ID_OROM\t0x5\n#define NVM_COMP_ID_NVM\t\t0x6\n#define NVM_COMP_ID_NETLIST\t0x8\n\n\tu8 comp_class_idx;\n#define FWU_COMP_CLASS_IDX_NOT_USE 0x0\n\n\t__le32 comp_cmp_stamp;\n\tu8 cvs_type;\n#define NVM_CVS_TYPE_ASCII\t0x1\n\n\tu8 cvs_len;\n\tu8 cvs[];  \n} __packed;\n\n \nstruct ice_aqc_pf_vf_msg {\n\t__le32 id;\n\tu32 reserved;\n\t__le32 addr_high;\n\t__le32 addr_low;\n};\n\n \nstruct ice_aqc_lldp_get_mib {\n\tu8 type;\n#define ICE_AQ_LLDP_MIB_TYPE_S\t\t\t0\n#define ICE_AQ_LLDP_MIB_TYPE_M\t\t\t(0x3 << ICE_AQ_LLDP_MIB_TYPE_S)\n#define ICE_AQ_LLDP_MIB_LOCAL\t\t\t0\n#define ICE_AQ_LLDP_MIB_REMOTE\t\t\t1\n#define ICE_AQ_LLDP_MIB_LOCAL_AND_REMOTE\t2\n#define ICE_AQ_LLDP_BRID_TYPE_S\t\t\t2\n#define ICE_AQ_LLDP_BRID_TYPE_M\t\t\t(0x3 << ICE_AQ_LLDP_BRID_TYPE_S)\n#define ICE_AQ_LLDP_BRID_TYPE_NEAREST_BRID\t0\n#define ICE_AQ_LLDP_BRID_TYPE_NON_TPMR\t\t1\n \n#define ICE_AQ_LLDP_TX_S\t\t\t0x4\n#define ICE_AQ_LLDP_TX_M\t\t\t(0x03 << ICE_AQ_LLDP_TX_S)\n#define ICE_AQ_LLDP_TX_ACTIVE\t\t\t0\n#define ICE_AQ_LLDP_TX_SUSPENDED\t\t1\n#define ICE_AQ_LLDP_TX_FLUSHED\t\t\t3\n \n#define ICE_AQ_LLDP_DCBX_M\t\t\tGENMASK(7, 6)\n#define ICE_AQ_LLDP_DCBX_NA\t\t\t0\n#define ICE_AQ_LLDP_DCBX_CEE\t\t\t1\n#define ICE_AQ_LLDP_DCBX_IEEE\t\t\t2\n\n\tu8 state;\n#define ICE_AQ_LLDP_MIB_CHANGE_STATE_M\t\tBIT(0)\n#define ICE_AQ_LLDP_MIB_CHANGE_EXECUTED\t\t0\n#define ICE_AQ_LLDP_MIB_CHANGE_PENDING\t\t1\n\n \n\t__le16 local_len;\n\t__le16 remote_len;\n\tu8 reserved[2];\n\t__le32 addr_high;\n\t__le32 addr_low;\n};\n\n \n \nstruct ice_aqc_lldp_set_mib_change {\n\tu8 command;\n#define ICE_AQ_LLDP_MIB_UPDATE_ENABLE\t\t0x0\n#define ICE_AQ_LLDP_MIB_UPDATE_DIS\t\t0x1\n#define ICE_AQ_LLDP_MIB_PENDING_M\t\tBIT(1)\n#define ICE_AQ_LLDP_MIB_PENDING_DISABLE\t\t0\n#define ICE_AQ_LLDP_MIB_PENDING_ENABLE\t\t1\n\tu8 reserved[15];\n};\n\n \nstruct ice_aqc_lldp_stop {\n\tu8 command;\n#define ICE_AQ_LLDP_AGENT_STATE_MASK\tBIT(0)\n#define ICE_AQ_LLDP_AGENT_STOP\t\t0x0\n#define ICE_AQ_LLDP_AGENT_SHUTDOWN\tICE_AQ_LLDP_AGENT_STATE_MASK\n#define ICE_AQ_LLDP_AGENT_PERSIST_DIS\tBIT(1)\n\tu8 reserved[15];\n};\n\n \nstruct ice_aqc_lldp_start {\n\tu8 command;\n#define ICE_AQ_LLDP_AGENT_START\t\tBIT(0)\n#define ICE_AQ_LLDP_AGENT_PERSIST_ENA\tBIT(1)\n\tu8 reserved[15];\n};\n\n \nstruct ice_aqc_get_cee_dcb_cfg_resp {\n\tu8 oper_num_tc;\n\tu8 oper_prio_tc[4];\n\tu8 oper_tc_bw[8];\n\tu8 oper_pfc_en;\n\t__le16 oper_app_prio;\n#define ICE_AQC_CEE_APP_FCOE_S\t\t0\n#define ICE_AQC_CEE_APP_FCOE_M\t\t(0x7 << ICE_AQC_CEE_APP_FCOE_S)\n#define ICE_AQC_CEE_APP_ISCSI_S\t\t3\n#define ICE_AQC_CEE_APP_ISCSI_M\t\t(0x7 << ICE_AQC_CEE_APP_ISCSI_S)\n#define ICE_AQC_CEE_APP_FIP_S\t\t8\n#define ICE_AQC_CEE_APP_FIP_M\t\t(0x7 << ICE_AQC_CEE_APP_FIP_S)\n\t__le32 tlv_status;\n#define ICE_AQC_CEE_PG_STATUS_S\t\t0\n#define ICE_AQC_CEE_PG_STATUS_M\t\t(0x7 << ICE_AQC_CEE_PG_STATUS_S)\n#define ICE_AQC_CEE_PFC_STATUS_S\t3\n#define ICE_AQC_CEE_PFC_STATUS_M\t(0x7 << ICE_AQC_CEE_PFC_STATUS_S)\n#define ICE_AQC_CEE_FCOE_STATUS_S\t8\n#define ICE_AQC_CEE_FCOE_STATUS_M\t(0x7 << ICE_AQC_CEE_FCOE_STATUS_S)\n#define ICE_AQC_CEE_ISCSI_STATUS_S\t11\n#define ICE_AQC_CEE_ISCSI_STATUS_M\t(0x7 << ICE_AQC_CEE_ISCSI_STATUS_S)\n#define ICE_AQC_CEE_FIP_STATUS_S\t16\n#define ICE_AQC_CEE_FIP_STATUS_M\t(0x7 << ICE_AQC_CEE_FIP_STATUS_S)\n\tu8 reserved[12];\n};\n\n \nstruct ice_aqc_lldp_set_local_mib {\n\tu8 type;\n#define SET_LOCAL_MIB_TYPE_DCBX_M\t\tBIT(0)\n#define SET_LOCAL_MIB_TYPE_LOCAL_MIB\t\t0\n#define SET_LOCAL_MIB_TYPE_CEE_M\t\tBIT(1)\n#define SET_LOCAL_MIB_TYPE_CEE_WILLING\t\t0\n#define SET_LOCAL_MIB_TYPE_CEE_NON_WILLING\tSET_LOCAL_MIB_TYPE_CEE_M\n\tu8 reserved0;\n\t__le16 length;\n\tu8 reserved1[4];\n\t__le32 addr_high;\n\t__le32 addr_low;\n};\n\n \nstruct ice_aqc_lldp_stop_start_specific_agent {\n\tu8 command;\n#define ICE_AQC_START_STOP_AGENT_M\t\tBIT(0)\n#define ICE_AQC_START_STOP_AGENT_STOP_DCBX\t0\n#define ICE_AQC_START_STOP_AGENT_START_DCBX\tICE_AQC_START_STOP_AGENT_M\n\tu8 reserved[15];\n};\n\n \nstruct ice_aqc_lldp_filter_ctrl {\n\tu8 cmd_flags;\n#define ICE_AQC_LLDP_FILTER_ACTION_ADD\t\t0x0\n#define ICE_AQC_LLDP_FILTER_ACTION_DELETE\t0x1\n\tu8 reserved1;\n\t__le16 vsi_num;\n\tu8 reserved2[12];\n};\n\n#define ICE_AQC_RSS_VSI_VALID BIT(15)\n\n \nstruct ice_aqc_get_set_rss_key {\n\t__le16 vsi_id;\n\tu8 reserved[6];\n\t__le32 addr_high;\n\t__le32 addr_low;\n};\n\n#define ICE_AQC_GET_SET_RSS_KEY_DATA_RSS_KEY_SIZE\t0x28\n#define ICE_AQC_GET_SET_RSS_KEY_DATA_HASH_KEY_SIZE\t0xC\n#define ICE_GET_SET_RSS_KEY_EXTEND_KEY_SIZE \\\n\t\t\t\t(ICE_AQC_GET_SET_RSS_KEY_DATA_RSS_KEY_SIZE + \\\n\t\t\t\t ICE_AQC_GET_SET_RSS_KEY_DATA_HASH_KEY_SIZE)\n\nstruct ice_aqc_get_set_rss_keys {\n\tu8 standard_rss_key[ICE_AQC_GET_SET_RSS_KEY_DATA_RSS_KEY_SIZE];\n\tu8 extended_hash_key[ICE_AQC_GET_SET_RSS_KEY_DATA_HASH_KEY_SIZE];\n};\n\nenum ice_lut_type {\n\tICE_LUT_VSI = 0,\n\tICE_LUT_PF = 1,\n\tICE_LUT_GLOBAL = 2,\n};\n\nenum ice_lut_size {\n\tICE_LUT_VSI_SIZE = 64,\n\tICE_LUT_GLOBAL_SIZE = 512,\n\tICE_LUT_PF_SIZE = 2048,\n};\n\n \nenum ice_aqc_lut_flags {\n\tICE_AQC_LUT_SIZE_SMALL = 0,  \n\tICE_AQC_LUT_SIZE_512 = BIT(2),\n\tICE_AQC_LUT_SIZE_2K = BIT(3),\n\n\tICE_AQC_LUT_GLOBAL_IDX = GENMASK(7, 4),\n};\n\n \nstruct ice_aqc_get_set_rss_lut {\n\t__le16 vsi_id;\n\t__le16 flags;\n\t__le32 reserved;\n\t__le32 addr_high;\n\t__le32 addr_low;\n};\n\n \n \nstruct ice_aqc_neigh_dev_req {\n\t__le16 sb_data_len;\n\tu8 reserved[6];\n\t__le32 addr_high;\n\t__le32 addr_low;\n};\n\n \nstruct ice_aqc_add_txqs {\n\tu8 num_qgrps;\n\tu8 reserved[3];\n\t__le32 reserved1;\n\t__le32 addr_high;\n\t__le32 addr_low;\n};\n\n \nstruct ice_aqc_add_txqs_perq {\n\t__le16 txq_id;\n\tu8 rsvd[2];\n\t__le32 q_teid;\n\tu8 txq_ctx[22];\n\tu8 rsvd2[2];\n\tstruct ice_aqc_txsched_elem info;\n};\n\n \nstruct ice_aqc_add_tx_qgrp {\n\t__le32 parent_teid;\n\tu8 num_txqs;\n\tu8 rsvd[3];\n\tstruct ice_aqc_add_txqs_perq txqs[];\n};\n\n \nstruct ice_aqc_dis_txqs {\n\tu8 cmd_type;\n#define ICE_AQC_Q_DIS_CMD_S\t\t0\n#define ICE_AQC_Q_DIS_CMD_M\t\t(0x3 << ICE_AQC_Q_DIS_CMD_S)\n#define ICE_AQC_Q_DIS_CMD_NO_FUNC_RESET\t(0 << ICE_AQC_Q_DIS_CMD_S)\n#define ICE_AQC_Q_DIS_CMD_VM_RESET\tBIT(ICE_AQC_Q_DIS_CMD_S)\n#define ICE_AQC_Q_DIS_CMD_VF_RESET\t(2 << ICE_AQC_Q_DIS_CMD_S)\n#define ICE_AQC_Q_DIS_CMD_PF_RESET\t(3 << ICE_AQC_Q_DIS_CMD_S)\n#define ICE_AQC_Q_DIS_CMD_SUBSEQ_CALL\tBIT(2)\n#define ICE_AQC_Q_DIS_CMD_FLUSH_PIPE\tBIT(3)\n\tu8 num_entries;\n\t__le16 vmvf_and_timeout;\n#define ICE_AQC_Q_DIS_VMVF_NUM_S\t0\n#define ICE_AQC_Q_DIS_VMVF_NUM_M\t(0x3FF << ICE_AQC_Q_DIS_VMVF_NUM_S)\n#define ICE_AQC_Q_DIS_TIMEOUT_S\t\t10\n#define ICE_AQC_Q_DIS_TIMEOUT_M\t\t(0x3F << ICE_AQC_Q_DIS_TIMEOUT_S)\n\t__le32 blocked_cgds;\n\t__le32 addr_high;\n\t__le32 addr_low;\n};\n\n \nstruct ice_aqc_dis_txq_item {\n\t__le32 parent_teid;\n\tu8 num_qs;\n\tu8 rsvd;\n\t \n#define ICE_AQC_Q_DIS_BUF_ELEM_TYPE_S\t\t15\n#define ICE_AQC_Q_DIS_BUF_ELEM_TYPE_LAN_Q\t\\\n\t\t\t(0 << ICE_AQC_Q_DIS_BUF_ELEM_TYPE_S)\n#define ICE_AQC_Q_DIS_BUF_ELEM_TYPE_RDMA_QSET\t\\\n\t\t\t(1 << ICE_AQC_Q_DIS_BUF_ELEM_TYPE_S)\n\t__le16 q_id[];\n} __packed;\n\n \nstruct ice_aqc_cfg_txqs {\n\tu8 cmd_type;\n#define ICE_AQC_Q_CFG_MOVE_NODE\t\t0x1\n#define ICE_AQC_Q_CFG_TC_CHNG\t\t0x2\n#define ICE_AQC_Q_CFG_MOVE_TC_CHNG\t0x3\n#define ICE_AQC_Q_CFG_SUBSEQ_CALL\tBIT(2)\n#define ICE_AQC_Q_CFG_FLUSH\t\tBIT(3)\n\tu8 num_qs;\n\tu8 port_num_chng;\n#define ICE_AQC_Q_CFG_SRC_PRT_M\t\t0x7\n#define ICE_AQC_Q_CFG_DST_PRT_S\t\t3\n#define ICE_AQC_Q_CFG_DST_PRT_M\t\t(0x7 << ICE_AQC_Q_CFG_DST_PRT_S)\n\tu8 time_out;\n#define ICE_AQC_Q_CFG_TIMEOUT_S\t\t2\n#define ICE_AQC_Q_CFG_TIMEOUT_M\t\t(0x1F << ICE_AQC_Q_CFG_TIMEOUT_S)\n\t__le32 blocked_cgds;\n\t__le32 addr_high;\n\t__le32 addr_low;\n};\n\n \nstruct ice_aqc_cfg_txq_perq {\n\t__le16 q_handle;\n\tu8 tc;\n\tu8 rsvd;\n\t__le32 q_teid;\n};\n\n \nstruct ice_aqc_cfg_txqs_buf {\n\t__le32 src_parent_teid;\n\t__le32 dst_parent_teid;\n\tstruct ice_aqc_cfg_txq_perq queue_info[];\n};\n\n \nstruct ice_aqc_add_rdma_qset {\n\tu8 num_qset_grps;\n\tu8 reserved[7];\n\t__le32 addr_high;\n\t__le32 addr_low;\n};\n\n \nstruct ice_aqc_add_tx_rdma_qset_entry {\n\t__le16 tx_qset_id;\n\tu8 rsvd[2];\n\t__le32 qset_teid;\n\tstruct ice_aqc_txsched_elem info;\n};\n\n \nstruct ice_aqc_add_rdma_qset_data {\n\t__le32 parent_teid;\n\t__le16 num_qsets;\n\tu8 rsvd[2];\n\tstruct ice_aqc_add_tx_rdma_qset_entry rdma_qsets[];\n};\n\n \nstruct ice_aqc_fw_logging {\n\tu8 log_ctrl;\n#define ICE_AQC_FW_LOG_AQ_EN\t\tBIT(0)\n#define ICE_AQC_FW_LOG_UART_EN\t\tBIT(1)\n\tu8 rsvd0;\n\tu8 log_ctrl_valid;  \n#define ICE_AQC_FW_LOG_AQ_VALID\t\tBIT(0)\n#define ICE_AQC_FW_LOG_UART_VALID\tBIT(1)\n\tu8 rsvd1[5];\n\t__le32 addr_high;\n\t__le32 addr_low;\n};\n\nenum ice_aqc_fw_logging_mod {\n\tICE_AQC_FW_LOG_ID_GENERAL = 0,\n\tICE_AQC_FW_LOG_ID_CTRL,\n\tICE_AQC_FW_LOG_ID_LINK,\n\tICE_AQC_FW_LOG_ID_LINK_TOPO,\n\tICE_AQC_FW_LOG_ID_DNL,\n\tICE_AQC_FW_LOG_ID_I2C,\n\tICE_AQC_FW_LOG_ID_SDP,\n\tICE_AQC_FW_LOG_ID_MDIO,\n\tICE_AQC_FW_LOG_ID_ADMINQ,\n\tICE_AQC_FW_LOG_ID_HDMA,\n\tICE_AQC_FW_LOG_ID_LLDP,\n\tICE_AQC_FW_LOG_ID_DCBX,\n\tICE_AQC_FW_LOG_ID_DCB,\n\tICE_AQC_FW_LOG_ID_NETPROXY,\n\tICE_AQC_FW_LOG_ID_NVM,\n\tICE_AQC_FW_LOG_ID_AUTH,\n\tICE_AQC_FW_LOG_ID_VPD,\n\tICE_AQC_FW_LOG_ID_IOSF,\n\tICE_AQC_FW_LOG_ID_PARSER,\n\tICE_AQC_FW_LOG_ID_SW,\n\tICE_AQC_FW_LOG_ID_SCHEDULER,\n\tICE_AQC_FW_LOG_ID_TXQ,\n\tICE_AQC_FW_LOG_ID_RSVD,\n\tICE_AQC_FW_LOG_ID_POST,\n\tICE_AQC_FW_LOG_ID_WATCHDOG,\n\tICE_AQC_FW_LOG_ID_TASK_DISPATCH,\n\tICE_AQC_FW_LOG_ID_MNG,\n\tICE_AQC_FW_LOG_ID_MAX,\n};\n\n \n#define ICE_AQC_FW_LOG_ID_S\t\t0\n#define ICE_AQC_FW_LOG_ID_M\t\t(0xFFF << ICE_AQC_FW_LOG_ID_S)\n\n#define ICE_AQC_FW_LOG_CONF_SUCCESS\t0\t \n#define ICE_AQC_FW_LOG_CONF_BAD_INDX\tBIT(12)\t \n\n#define ICE_AQC_FW_LOG_EN_S\t\t12\n#define ICE_AQC_FW_LOG_EN_M\t\t(0xF << ICE_AQC_FW_LOG_EN_S)\n#define ICE_AQC_FW_LOG_INFO_EN\t\tBIT(12)\t \n#define ICE_AQC_FW_LOG_INIT_EN\t\tBIT(13)\t \n#define ICE_AQC_FW_LOG_FLOW_EN\t\tBIT(14)\t \n#define ICE_AQC_FW_LOG_ERR_EN\t\tBIT(15)\t \n\n \nstruct ice_aqc_get_clear_fw_log {\n\tu8 flags;\n#define ICE_AQC_FW_LOG_CLEAR\t\tBIT(0)\n#define ICE_AQC_FW_LOG_MORE_DATA_AVAIL\tBIT(1)\n\tu8 rsvd1[7];\n\t__le32 addr_high;\n\t__le32 addr_low;\n};\n\n \n \nstruct ice_aqc_download_pkg {\n\tu8 flags;\n#define ICE_AQC_DOWNLOAD_PKG_LAST_BUF\t0x01\n\tu8 reserved[3];\n\t__le32 reserved1;\n\t__le32 addr_high;\n\t__le32 addr_low;\n};\n\nstruct ice_aqc_download_pkg_resp {\n\t__le32 error_offset;\n\t__le32 error_info;\n\t__le32 addr_high;\n\t__le32 addr_low;\n};\n\n \nstruct ice_aqc_get_pkg_info_list {\n\t__le32 reserved1;\n\t__le32 reserved2;\n\t__le32 addr_high;\n\t__le32 addr_low;\n};\n\n \nstruct ice_pkg_ver {\n\tu8 major;\n\tu8 minor;\n\tu8 update;\n\tu8 draft;\n};\n\n#define ICE_PKG_NAME_SIZE\t32\n#define ICE_SEG_ID_SIZE\t\t28\n#define ICE_SEG_NAME_SIZE\t28\n\nstruct ice_aqc_get_pkg_info {\n\tstruct ice_pkg_ver ver;\n\tchar name[ICE_SEG_NAME_SIZE];\n\t__le32 track_id;\n\tu8 is_in_nvm;\n\tu8 is_active;\n\tu8 is_active_at_boot;\n\tu8 is_modified;\n};\n\n \nstruct ice_aqc_get_pkg_info_resp {\n\t__le32 count;\n\tstruct ice_aqc_get_pkg_info pkg_info[];\n};\n\n \nstruct ice_aqc_driver_shared_params {\n\tu8 set_or_get_op;\n#define ICE_AQC_DRIVER_PARAM_OP_MASK\t\tBIT(0)\n#define ICE_AQC_DRIVER_PARAM_SET\t\t0\n#define ICE_AQC_DRIVER_PARAM_GET\t\t1\n\tu8 param_indx;\n#define ICE_AQC_DRIVER_PARAM_MAX_IDX\t\t15\n\tu8 rsvd[2];\n\t__le32 param_val;\n\t__le32 addr_high;\n\t__le32 addr_low;\n};\n\nenum ice_aqc_driver_params {\n\t \n\tICE_AQC_DRIVER_PARAM_CLK_IDX_TMR0 = 0,\n\t \n\tICE_AQC_DRIVER_PARAM_CLK_IDX_TMR1,\n\n\t \n\tICE_AQC_DRIVER_PARAM_MAX = 16,\n};\n\n \nstruct ice_aqc_event_lan_overflow {\n\t__le32 prtdcb_ruptq;\n\t__le32 qtx_ctl;\n\tu8 reserved[8];\n};\n\n \nstruct ice_aq_desc {\n\t__le16 flags;\n\t__le16 opcode;\n\t__le16 datalen;\n\t__le16 retval;\n\t__le32 cookie_high;\n\t__le32 cookie_low;\n\tunion {\n\t\tu8 raw[16];\n\t\tstruct ice_aqc_generic generic;\n\t\tstruct ice_aqc_get_ver get_ver;\n\t\tstruct ice_aqc_driver_ver driver_ver;\n\t\tstruct ice_aqc_q_shutdown q_shutdown;\n\t\tstruct ice_aqc_req_res res_owner;\n\t\tstruct ice_aqc_manage_mac_read mac_read;\n\t\tstruct ice_aqc_manage_mac_write mac_write;\n\t\tstruct ice_aqc_clear_pxe clear_pxe;\n\t\tstruct ice_aqc_list_caps get_cap;\n\t\tstruct ice_aqc_get_phy_caps get_phy;\n\t\tstruct ice_aqc_set_phy_cfg set_phy;\n\t\tstruct ice_aqc_restart_an restart_an;\n\t\tstruct ice_aqc_gpio read_write_gpio;\n\t\tstruct ice_aqc_sff_eeprom read_write_sff_param;\n\t\tstruct ice_aqc_set_port_id_led set_port_id_led;\n\t\tstruct ice_aqc_get_port_options get_port_options;\n\t\tstruct ice_aqc_set_port_option set_port_option;\n\t\tstruct ice_aqc_get_sw_cfg get_sw_conf;\n\t\tstruct ice_aqc_set_port_params set_port_params;\n\t\tstruct ice_aqc_sw_rules sw_rules;\n\t\tstruct ice_aqc_add_get_recipe add_get_recipe;\n\t\tstruct ice_aqc_recipe_to_profile recipe_to_profile;\n\t\tstruct ice_aqc_get_topo get_topo;\n\t\tstruct ice_aqc_sched_elem_cmd sched_elem_cmd;\n\t\tstruct ice_aqc_query_txsched_res query_sched_res;\n\t\tstruct ice_aqc_query_port_ets port_ets;\n\t\tstruct ice_aqc_rl_profile rl_profile;\n\t\tstruct ice_aqc_nvm nvm;\n\t\tstruct ice_aqc_nvm_checksum nvm_checksum;\n\t\tstruct ice_aqc_nvm_pkg_data pkg_data;\n\t\tstruct ice_aqc_nvm_pass_comp_tbl pass_comp_tbl;\n\t\tstruct ice_aqc_pf_vf_msg virt;\n\t\tstruct ice_aqc_set_query_pfc_mode set_query_pfc_mode;\n\t\tstruct ice_aqc_lldp_get_mib lldp_get_mib;\n\t\tstruct ice_aqc_lldp_set_mib_change lldp_set_event;\n\t\tstruct ice_aqc_lldp_stop lldp_stop;\n\t\tstruct ice_aqc_lldp_start lldp_start;\n\t\tstruct ice_aqc_lldp_set_local_mib lldp_set_mib;\n\t\tstruct ice_aqc_lldp_stop_start_specific_agent lldp_agent_ctrl;\n\t\tstruct ice_aqc_lldp_filter_ctrl lldp_filter_ctrl;\n\t\tstruct ice_aqc_get_set_rss_lut get_set_rss_lut;\n\t\tstruct ice_aqc_get_set_rss_key get_set_rss_key;\n\t\tstruct ice_aqc_neigh_dev_req neigh_dev;\n\t\tstruct ice_aqc_add_txqs add_txqs;\n\t\tstruct ice_aqc_dis_txqs dis_txqs;\n\t\tstruct ice_aqc_cfg_txqs cfg_txqs;\n\t\tstruct ice_aqc_add_rdma_qset add_rdma_qset;\n\t\tstruct ice_aqc_add_get_update_free_vsi vsi_cmd;\n\t\tstruct ice_aqc_add_update_free_vsi_resp add_update_free_vsi_res;\n\t\tstruct ice_aqc_fw_logging fw_logging;\n\t\tstruct ice_aqc_get_clear_fw_log get_clear_fw_log;\n\t\tstruct ice_aqc_download_pkg download_pkg;\n\t\tstruct ice_aqc_driver_shared_params drv_shared_params;\n\t\tstruct ice_aqc_set_mac_lb set_mac_lb;\n\t\tstruct ice_aqc_alloc_free_res_cmd sw_res_ctrl;\n\t\tstruct ice_aqc_set_mac_cfg set_mac_cfg;\n\t\tstruct ice_aqc_set_event_mask set_event_mask;\n\t\tstruct ice_aqc_get_link_status get_link_status;\n\t\tstruct ice_aqc_event_lan_overflow lan_overflow;\n\t\tstruct ice_aqc_get_link_topo get_link_topo;\n\t\tstruct ice_aqc_i2c read_write_i2c;\n\t\tstruct ice_aqc_read_i2c_resp read_i2c_resp;\n\t} params;\n};\n\n \n#define ICE_AQ_LG_BUF\t512\n\n#define ICE_AQ_FLAG_ERR_S\t2\n#define ICE_AQ_FLAG_LB_S\t9\n#define ICE_AQ_FLAG_RD_S\t10\n#define ICE_AQ_FLAG_BUF_S\t12\n#define ICE_AQ_FLAG_SI_S\t13\n\n#define ICE_AQ_FLAG_ERR\t\tBIT(ICE_AQ_FLAG_ERR_S)  \n#define ICE_AQ_FLAG_LB\t\tBIT(ICE_AQ_FLAG_LB_S)   \n#define ICE_AQ_FLAG_RD\t\tBIT(ICE_AQ_FLAG_RD_S)   \n#define ICE_AQ_FLAG_BUF\t\tBIT(ICE_AQ_FLAG_BUF_S)  \n#define ICE_AQ_FLAG_SI\t\tBIT(ICE_AQ_FLAG_SI_S)   \n\n \nenum ice_aq_err {\n\tICE_AQ_RC_OK\t\t= 0,   \n\tICE_AQ_RC_EPERM\t\t= 1,   \n\tICE_AQ_RC_ENOENT\t= 2,   \n\tICE_AQ_RC_ENOMEM\t= 9,   \n\tICE_AQ_RC_EBUSY\t\t= 12,  \n\tICE_AQ_RC_EEXIST\t= 13,  \n\tICE_AQ_RC_EINVAL\t= 14,  \n\tICE_AQ_RC_ENOSPC\t= 16,  \n\tICE_AQ_RC_ENOSYS\t= 17,  \n\tICE_AQ_RC_EMODE\t\t= 21,  \n\tICE_AQ_RC_ENOSEC\t= 24,  \n\tICE_AQ_RC_EBADSIG\t= 25,  \n\tICE_AQ_RC_ESVN\t\t= 26,  \n\tICE_AQ_RC_EBADMAN\t= 27,  \n\tICE_AQ_RC_EBADBUF\t= 28,  \n};\n\n \nenum ice_adminq_opc {\n\t \n\tice_aqc_opc_get_ver\t\t\t\t= 0x0001,\n\tice_aqc_opc_driver_ver\t\t\t\t= 0x0002,\n\tice_aqc_opc_q_shutdown\t\t\t\t= 0x0003,\n\n\t \n\tice_aqc_opc_req_res\t\t\t\t= 0x0008,\n\tice_aqc_opc_release_res\t\t\t\t= 0x0009,\n\n\t \n\tice_aqc_opc_list_func_caps\t\t\t= 0x000A,\n\tice_aqc_opc_list_dev_caps\t\t\t= 0x000B,\n\n\t \n\tice_aqc_opc_manage_mac_read\t\t\t= 0x0107,\n\tice_aqc_opc_manage_mac_write\t\t\t= 0x0108,\n\n\t \n\tice_aqc_opc_clear_pxe_mode\t\t\t= 0x0110,\n\n\t \n\tice_aqc_opc_get_sw_cfg\t\t\t\t= 0x0200,\n\tice_aqc_opc_set_port_params\t\t\t= 0x0203,\n\n\t \n\tice_aqc_opc_alloc_res\t\t\t\t= 0x0208,\n\tice_aqc_opc_free_res\t\t\t\t= 0x0209,\n\tice_aqc_opc_share_res\t\t\t\t= 0x020B,\n\tice_aqc_opc_set_vlan_mode_parameters\t\t= 0x020C,\n\tice_aqc_opc_get_vlan_mode_parameters\t\t= 0x020D,\n\n\t \n\tice_aqc_opc_add_vsi\t\t\t\t= 0x0210,\n\tice_aqc_opc_update_vsi\t\t\t\t= 0x0211,\n\tice_aqc_opc_free_vsi\t\t\t\t= 0x0213,\n\n\t \n\tice_aqc_opc_add_recipe\t\t\t\t= 0x0290,\n\tice_aqc_opc_recipe_to_profile\t\t\t= 0x0291,\n\tice_aqc_opc_get_recipe\t\t\t\t= 0x0292,\n\tice_aqc_opc_get_recipe_to_profile\t\t= 0x0293,\n\n\t \n\tice_aqc_opc_add_sw_rules\t\t\t= 0x02A0,\n\tice_aqc_opc_update_sw_rules\t\t\t= 0x02A1,\n\tice_aqc_opc_remove_sw_rules\t\t\t= 0x02A2,\n\n\tice_aqc_opc_clear_pf_cfg\t\t\t= 0x02A4,\n\n\t \n\tice_aqc_opc_query_pfc_mode\t\t\t= 0x0302,\n\tice_aqc_opc_set_pfc_mode\t\t\t= 0x0303,\n\n\t \n\tice_aqc_opc_get_dflt_topo\t\t\t= 0x0400,\n\tice_aqc_opc_add_sched_elems\t\t\t= 0x0401,\n\tice_aqc_opc_cfg_sched_elems\t\t\t= 0x0403,\n\tice_aqc_opc_get_sched_elems\t\t\t= 0x0404,\n\tice_aqc_opc_move_sched_elems\t\t\t= 0x0408,\n\tice_aqc_opc_suspend_sched_elems\t\t\t= 0x0409,\n\tice_aqc_opc_resume_sched_elems\t\t\t= 0x040A,\n\tice_aqc_opc_query_port_ets\t\t\t= 0x040E,\n\tice_aqc_opc_delete_sched_elems\t\t\t= 0x040F,\n\tice_aqc_opc_add_rl_profiles\t\t\t= 0x0410,\n\tice_aqc_opc_query_sched_res\t\t\t= 0x0412,\n\tice_aqc_opc_remove_rl_profiles\t\t\t= 0x0415,\n\n\t \n\tice_aqc_opc_get_phy_caps\t\t\t= 0x0600,\n\tice_aqc_opc_set_phy_cfg\t\t\t\t= 0x0601,\n\tice_aqc_opc_set_mac_cfg\t\t\t\t= 0x0603,\n\tice_aqc_opc_restart_an\t\t\t\t= 0x0605,\n\tice_aqc_opc_get_link_status\t\t\t= 0x0607,\n\tice_aqc_opc_set_event_mask\t\t\t= 0x0613,\n\tice_aqc_opc_set_mac_lb\t\t\t\t= 0x0620,\n\tice_aqc_opc_get_link_topo\t\t\t= 0x06E0,\n\tice_aqc_opc_read_i2c\t\t\t\t= 0x06E2,\n\tice_aqc_opc_write_i2c\t\t\t\t= 0x06E3,\n\tice_aqc_opc_set_port_id_led\t\t\t= 0x06E9,\n\tice_aqc_opc_get_port_options\t\t\t= 0x06EA,\n\tice_aqc_opc_set_port_option\t\t\t= 0x06EB,\n\tice_aqc_opc_set_gpio\t\t\t\t= 0x06EC,\n\tice_aqc_opc_get_gpio\t\t\t\t= 0x06ED,\n\tice_aqc_opc_sff_eeprom\t\t\t\t= 0x06EE,\n\n\t \n\tice_aqc_opc_nvm_read\t\t\t\t= 0x0701,\n\tice_aqc_opc_nvm_erase\t\t\t\t= 0x0702,\n\tice_aqc_opc_nvm_write\t\t\t\t= 0x0703,\n\tice_aqc_opc_nvm_checksum\t\t\t= 0x0706,\n\tice_aqc_opc_nvm_write_activate\t\t\t= 0x0707,\n\tice_aqc_opc_nvm_update_empr\t\t\t= 0x0709,\n\tice_aqc_opc_nvm_pkg_data\t\t\t= 0x070A,\n\tice_aqc_opc_nvm_pass_component_tbl\t\t= 0x070B,\n\n\t \n\tice_mbx_opc_send_msg_to_pf\t\t\t= 0x0801,\n\tice_mbx_opc_send_msg_to_vf\t\t\t= 0x0802,\n\t \n\tice_aqc_opc_lldp_get_mib\t\t\t= 0x0A00,\n\tice_aqc_opc_lldp_set_mib_change\t\t\t= 0x0A01,\n\tice_aqc_opc_lldp_stop\t\t\t\t= 0x0A05,\n\tice_aqc_opc_lldp_start\t\t\t\t= 0x0A06,\n\tice_aqc_opc_get_cee_dcb_cfg\t\t\t= 0x0A07,\n\tice_aqc_opc_lldp_set_local_mib\t\t\t= 0x0A08,\n\tice_aqc_opc_lldp_stop_start_specific_agent\t= 0x0A09,\n\tice_aqc_opc_lldp_filter_ctrl\t\t\t= 0x0A0A,\n\tice_aqc_opc_lldp_execute_pending_mib\t\t= 0x0A0B,\n\n\t \n\tice_aqc_opc_set_rss_key\t\t\t\t= 0x0B02,\n\tice_aqc_opc_set_rss_lut\t\t\t\t= 0x0B03,\n\tice_aqc_opc_get_rss_key\t\t\t\t= 0x0B04,\n\tice_aqc_opc_get_rss_lut\t\t\t\t= 0x0B05,\n\n\t \n\tice_aqc_opc_neighbour_device_request\t\t= 0x0C00,\n\n\t \n\tice_aqc_opc_add_txqs\t\t\t\t= 0x0C30,\n\tice_aqc_opc_dis_txqs\t\t\t\t= 0x0C31,\n\tice_aqc_opc_cfg_txqs\t\t\t\t= 0x0C32,\n\tice_aqc_opc_add_rdma_qset\t\t\t= 0x0C33,\n\n\t \n\tice_aqc_opc_download_pkg\t\t\t= 0x0C40,\n\tice_aqc_opc_upload_section\t\t\t= 0x0C41,\n\tice_aqc_opc_update_pkg\t\t\t\t= 0x0C42,\n\tice_aqc_opc_get_pkg_info_list\t\t\t= 0x0C43,\n\n\tice_aqc_opc_driver_shared_params\t\t= 0x0C90,\n\n\t \n\tice_aqc_opc_event_lan_overflow\t\t\t= 0x1001,\n\n\t \n\tice_aqc_opc_fw_logging\t\t\t\t= 0xFF09,\n\tice_aqc_opc_fw_logging_info\t\t\t= 0xFF10,\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}