INFO: [Common 17-701] A license check has taken more than 10 seconds to complete. This may indicate that there is a performance issue with one or more license servers listed in XILINXD_LICENSE_FILE or LM_LICENSE_FILE, or that the license servers are just not responding at all. Try setting the FLEXLM_DIAGNOSTICS environment variable to 3 and running Vivado again to get more information.
#-----------------------------------------------------------
# Vivado v2014.2
# SW Build 932637 on Wed Jun 11 13:24:38 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Thu Jan 08 12:53:39 2015
# Process ID: 4444
# Log file: D:/vivado_projects/project_fred_muell/project_fred_muell.runs/synth_1/toggle.vds
# Journal file: D:/vivado_projects/project_fred_muell/project_fred_muell.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source toggle.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# set_msg_config -id {Synth 8-256} -limit 10000
# set_msg_config -id {Synth 8-638} -limit 10000
# create_project -in_memory -part xc7z020clg400-1
# set_property target_language VHDL [current_project]
# set_property board_part em.avnet.com:microzed_7020:part0:1.0 [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# read_vhdl -library xil_defaultlib D:/vivado_projects/project_fred_muell/project_fred_muell.srcs/sources_1/new/toggle.vhd
# read_xdc D:/vivado_projects/project_fred_muell/project_fred_muell.srcs/constrs_1/new/fred_constraint.xdc
# set_property used_in_implementation false [get_files D:/vivado_projects/project_fred_muell/project_fred_muell.srcs/constrs_1/new/fred_constraint.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir D:/vivado_projects/project_fred_muell/project_fred_muell.cache/wt [current_project]
# set_property parent.project_dir D:/vivado_projects/project_fred_muell [current_project]
# catch { write_hwdef -file toggle.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top toggle -part xc7z020clg400-1
Command: synth_design -top toggle -part xc7z020clg400-1

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 363.617 ; gain = 85.922
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'toggle' [D:/vivado_projects/project_fred_muell/project_fred_muell.srcs/sources_1/new/toggle.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'toggle' (1#1) [D:/vivado_projects/project_fred_muell/project_fred_muell.srcs/sources_1/new/toggle.vhd:39]
WARNING: [Synth 8-3330] design toggle has an empty top module
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 386.555 ; gain = 108.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
Loading clock regions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.2/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z020/clg400/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.2/data\./parts/xilinx/zynq/IOStandards.xml
