The RAM implementation feels elegant,
but I just send in to every register inside the RAM.
I'm not very sure if this is the actual industry standard for designing RAM
