Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed May  1 11:05:16 2024
| Host         : Cornelia running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file buildup_wrapper_timing_summary_routed.rpt -pb buildup_wrapper_timing_summary_routed.pb -rpx buildup_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : buildup_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     105         
LUTAR-1    Warning           LUT drives async reset alert    40          
TIMING-20  Warning           Non-clocked latch               20          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (169)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (227)
5. checking no_input_delay (10)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (169)
--------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: CS (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Hall_effect_sensor_0 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Hall_effect_sensor_1 (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: buildup_i/SPI_0/U0/Prescaler/U0/out_temp_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buildup_i/block_encoder_0/U0/up_down_counter_0/U0/int_cnt_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buildup_i/block_encoder_0/U0/up_down_counter_0/U0/int_cnt_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buildup_i/block_encoder_0/U0/up_down_counter_0/U0/int_cnt_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buildup_i/block_encoder_0/U0/up_down_counter_0/U0/int_cnt_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buildup_i/block_encoder_0/U0/up_down_counter_0/U0/int_cnt_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buildup_i/block_encoder_0/U0/up_down_counter_0/U0/int_cnt_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buildup_i/block_encoder_0/U0/up_down_counter_0/U0/int_cnt_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buildup_i/block_encoder_0/U0/up_down_counter_0/U0/int_cnt_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buildup_i/block_encoder_0/U0/up_down_counter_0/U0/int_cnt_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buildup_i/block_encoder_1/U0/up_down_counter_0/U0/int_cnt_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buildup_i/block_encoder_1/U0/up_down_counter_0/U0/int_cnt_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buildup_i/block_encoder_1/U0/up_down_counter_0/U0/int_cnt_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buildup_i/block_encoder_1/U0/up_down_counter_0/U0/int_cnt_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buildup_i/block_encoder_1/U0/up_down_counter_0/U0/int_cnt_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buildup_i/block_encoder_1/U0/up_down_counter_0/U0/int_cnt_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buildup_i/block_encoder_1/U0/up_down_counter_0/U0/int_cnt_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buildup_i/block_encoder_1/U0/up_down_counter_0/U0/int_cnt_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buildup_i/block_encoder_1/U0/up_down_counter_0/U0/int_cnt_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: buildup_i/clock_divider_0/U0/cnt_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: buildup_i/clock_divider_0/U0/cnt_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: buildup_i/clock_divider_0/U0/cnt_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: buildup_i/clock_divider_0/U0/cnt_reg[3]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: buildup_i/synchronizer_0/U0/Q_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (227)
--------------------------------------------------
 There are 227 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  236          inf        0.000                      0                  236           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           236 Endpoints
Min Delay           236 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 buildup_i/counter_1/U0/cnt_int_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pwm_pan_cw
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.289ns  (logic 4.971ns (53.521%)  route 4.317ns (46.479%))
  Logic Levels:           5  (CARRY4=1 FDCE=1 LUT2=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y83        FDCE                         0.000     0.000 r  buildup_i/counter_1/U0/cnt_int_reg[2]/C
    SLICE_X109Y83        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  buildup_i/counter_1/U0/cnt_int_reg[2]/Q
                         net (fo=13, routed)          1.056     1.475    buildup_i/pwm_pan_cw_RnM/U0/cnt[2]
    SLICE_X110Y81        LUT4 (Prop_lut4_I1_O)        0.299     1.774 r  buildup_i/pwm_pan_cw_RnM/U0/pwm_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.774    buildup_i/pwm_pan_cw_RnM/U0/pwm_INST_0_i_7_n_0
    SLICE_X110Y81        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.324 r  buildup_i/pwm_pan_cw_RnM/U0/pwm_INST_0/CO[3]
                         net (fo=1, routed)           0.966     3.290    buildup_i/AND_gate_0/A
    SLICE_X112Y81        LUT2 (Prop_lut2_I0_O)        0.124     3.414 r  buildup_i/AND_gate_0/C_INST_0/O
                         net (fo=1, routed)           2.295     5.709    pwm_pan_cw_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         3.579     9.289 r  pwm_pan_cw_OBUF_inst/O
                         net (fo=0)                   0.000     9.289    pwm_pan_cw
    Y18                                                               r  pwm_pan_cw (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buildup_i/counter_1/U0/cnt_int_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pwm_tilt_cw
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.265ns  (logic 4.946ns (53.378%)  route 4.320ns (46.622%))
  Logic Levels:           5  (CARRY4=1 FDCE=1 LUT2=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y83        FDCE                         0.000     0.000 r  buildup_i/counter_1/U0/cnt_int_reg[2]/C
    SLICE_X109Y83        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  buildup_i/counter_1/U0/cnt_int_reg[2]/Q
                         net (fo=13, routed)          0.992     1.411    buildup_i/pwm_tilt_cw_RnM/U0/cnt[2]
    SLICE_X111Y83        LUT4 (Prop_lut4_I1_O)        0.299     1.710 r  buildup_i/pwm_tilt_cw_RnM/U0/pwm_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.710    buildup_i/pwm_tilt_cw_RnM/U0/pwm_INST_0_i_7_n_0
    SLICE_X111Y83        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.260 r  buildup_i/pwm_tilt_cw_RnM/U0/pwm_INST_0/CO[3]
                         net (fo=1, routed)           1.020     3.280    buildup_i/AND_gate_2/A
    SLICE_X113Y81        LUT2 (Prop_lut2_I0_O)        0.124     3.404 r  buildup_i/AND_gate_2/C_INST_0/O
                         net (fo=1, routed)           2.308     5.712    pwm_tilt_cw_OBUF
    W16                  OBUF (Prop_obuf_I_O)         3.554     9.265 r  pwm_tilt_cw_OBUF_inst/O
                         net (fo=0)                   0.000     9.265    pwm_tilt_cw
    W16                                                               r  pwm_tilt_cw (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buildup_i/counter_1/U0/cnt_int_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pwm_pan_ccw
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.040ns  (logic 4.945ns (54.705%)  route 4.094ns (45.295%))
  Logic Levels:           5  (CARRY4=1 FDCE=1 LUT2=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y83        FDCE                         0.000     0.000 r  buildup_i/counter_1/U0/cnt_int_reg[2]/C
    SLICE_X109Y83        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  buildup_i/counter_1/U0/cnt_int_reg[2]/Q
                         net (fo=13, routed)          1.035     1.454    buildup_i/pwm_pan_ccw_RnM/U0/cnt[2]
    SLICE_X109Y81        LUT4 (Prop_lut4_I1_O)        0.299     1.753 r  buildup_i/pwm_pan_ccw_RnM/U0/pwm_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.753    buildup_i/pwm_pan_ccw_RnM/U0/pwm_INST_0_i_7_n_0
    SLICE_X109Y81        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.303 r  buildup_i/pwm_pan_ccw_RnM/U0/pwm_INST_0/CO[3]
                         net (fo=1, routed)           0.907     3.210    buildup_i/AND_gate_1/A
    SLICE_X112Y81        LUT2 (Prop_lut2_I0_O)        0.124     3.334 r  buildup_i/AND_gate_1/C_INST_0/O
                         net (fo=1, routed)           2.153     5.486    pwm_pan_ccw_OBUF
    V16                  OBUF (Prop_obuf_I_O)         3.553     9.040 r  pwm_pan_ccw_OBUF_inst/O
                         net (fo=0)                   0.000     9.040    pwm_pan_ccw
    V16                                                               r  pwm_pan_ccw (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buildup_i/counter_1/U0/cnt_int_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pwm_tilt_ccw
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.001ns  (logic 4.993ns (55.473%)  route 4.008ns (44.527%))
  Logic Levels:           5  (CARRY4=1 FDCE=1 LUT2=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y83        FDCE                         0.000     0.000 r  buildup_i/counter_1/U0/cnt_int_reg[2]/C
    SLICE_X109Y83        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  buildup_i/counter_1/U0/cnt_int_reg[2]/Q
                         net (fo=13, routed)          1.034     1.453    buildup_i/pwm_tilt_ccw_RnM/U0/cnt[2]
    SLICE_X110Y83        LUT4 (Prop_lut4_I1_O)        0.299     1.752 r  buildup_i/pwm_tilt_ccw_RnM/U0/pwm_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.752    buildup_i/pwm_tilt_ccw_RnM/U0/pwm_INST_0_i_7_n_0
    SLICE_X110Y83        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.302 r  buildup_i/pwm_tilt_ccw_RnM/U0/pwm_INST_0/CO[3]
                         net (fo=1, routed)           1.253     3.555    buildup_i/AND_gate_3/A
    SLICE_X113Y86        LUT2 (Prop_lut2_I0_O)        0.124     3.679 r  buildup_i/AND_gate_3/C_INST_0/O
                         net (fo=1, routed)           1.721     5.400    pwm_tilt_ccw_OBUF
    V12                  OBUF (Prop_obuf_I_O)         3.601     9.001 r  pwm_tilt_ccw_OBUF_inst/O
                         net (fo=0)                   0.000     9.001    pwm_tilt_ccw
    V12                                                               r  pwm_tilt_ccw (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CS
                            (input port)
  Destination:            buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[1]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.680ns  (logic 2.636ns (30.370%)  route 6.044ns (69.630%))
  Logic Levels:           4  (IBUF=1 LDCE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  CS (IN)
                         net (fo=0)                   0.000     0.000    CS
    U19                  IBUF (Prop_ibuf_I_O)         1.503     1.503 r  CS_IBUF_inst/O
                         net (fo=49, routed)          3.550     5.053    buildup_i/SPI_0/U0/spi_in_RnM/U0/SPI_chip_select
    SLICE_X112Y86        LUT2 (Prop_lut2_I0_O)        0.124     5.177 r  buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           1.070     6.247    buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[0]_LDC_i_2_n_0
    SLICE_X111Y83        LDCE (SetClr_ldce_CLR_Q)     0.885     7.132 f  buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[0]_LDC/Q
                         net (fo=1, routed)           0.790     7.922    buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[0]_LDC_n_0
    SLICE_X113Y83        LUT3 (Prop_lut3_I1_O)        0.124     8.046 r  buildup_i/SPI_0/U0/spi_in_RnM/U0/data[0]_i_1/O
                         net (fo=3, routed)           0.634     8.680    buildup_i/SPI_0/U0/spi_in_RnM/U0/D[0]
    SLICE_X112Y87        FDCE                                         r  buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CS
                            (input port)
  Destination:            buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[1]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.539ns  (logic 2.636ns (30.871%)  route 5.903ns (69.129%))
  Logic Levels:           4  (IBUF=1 LDCE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  CS (IN)
                         net (fo=0)                   0.000     0.000    CS
    U19                  IBUF (Prop_ibuf_I_O)         1.503     1.503 r  CS_IBUF_inst/O
                         net (fo=49, routed)          3.550     5.053    buildup_i/SPI_0/U0/spi_in_RnM/U0/SPI_chip_select
    SLICE_X112Y86        LUT2 (Prop_lut2_I0_O)        0.124     5.177 r  buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           1.070     6.247    buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[0]_LDC_i_2_n_0
    SLICE_X111Y83        LDCE (SetClr_ldce_CLR_Q)     0.885     7.132 f  buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[0]_LDC/Q
                         net (fo=1, routed)           0.790     7.922    buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[0]_LDC_n_0
    SLICE_X113Y83        LUT3 (Prop_lut3_I1_O)        0.124     8.046 r  buildup_i/SPI_0/U0/spi_in_RnM/U0/data[0]_i_1/O
                         net (fo=3, routed)           0.493     8.539    buildup_i/SPI_0/U0/spi_in_RnM/U0/D[0]
    SLICE_X113Y86        FDPE                                         r  buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CS
                            (input port)
  Destination:            buildup_i/SPI_0/U0/latch_0/U0/data_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.246ns  (logic 2.636ns (31.968%)  route 5.610ns (68.032%))
  Logic Levels:           4  (IBUF=1 LDCE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  CS (IN)
                         net (fo=0)                   0.000     0.000    CS
    U19                  IBUF (Prop_ibuf_I_O)         1.503     1.503 r  CS_IBUF_inst/O
                         net (fo=49, routed)          3.550     5.053    buildup_i/SPI_0/U0/spi_in_RnM/U0/SPI_chip_select
    SLICE_X112Y86        LUT2 (Prop_lut2_I0_O)        0.124     5.177 r  buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           1.070     6.247    buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[0]_LDC_i_2_n_0
    SLICE_X111Y83        LDCE (SetClr_ldce_CLR_Q)     0.885     7.132 f  buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[0]_LDC/Q
                         net (fo=1, routed)           0.790     7.922    buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[0]_LDC_n_0
    SLICE_X113Y83        LUT3 (Prop_lut3_I1_O)        0.124     8.046 r  buildup_i/SPI_0/U0/spi_in_RnM/U0/data[0]_i_1/O
                         net (fo=3, routed)           0.200     8.246    buildup_i/SPI_0/U0/latch_0/U0/D[0]
    SLICE_X112Y83        FDRE                                         r  buildup_i/SPI_0/U0/latch_0/U0/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CS
                            (input port)
  Destination:            buildup_i/SPI_0/U0/latch_0/U0/data_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.667ns  (logic 2.649ns (34.556%)  route 5.017ns (65.444%))
  Logic Levels:           4  (IBUF=1 LDCE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  CS (IN)
                         net (fo=0)                   0.000     0.000    CS
    U19                  IBUF (Prop_ibuf_I_O)         1.503     1.503 r  CS_IBUF_inst/O
                         net (fo=49, routed)          3.068     4.571    buildup_i/SPI_0/U0/spi_in_RnM/U0/SPI_chip_select
    SLICE_X112Y86        LUT2 (Prop_lut2_I0_O)        0.124     4.695 r  buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.868     5.564    buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[1]_LDC_i_2_n_0
    SLICE_X112Y86        LDCE (SetClr_ldce_CLR_Q)     0.898     6.462 f  buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[1]_LDC/Q
                         net (fo=1, routed)           0.261     6.723    buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[1]_LDC_n_0
    SLICE_X113Y86        LUT3 (Prop_lut3_I1_O)        0.124     6.847 r  buildup_i/SPI_0/U0/spi_in_RnM/U0/data[1]_i_1/O
                         net (fo=3, routed)           0.820     7.667    buildup_i/SPI_0/U0/latch_0/U0/D[1]
    SLICE_X112Y83        FDRE                                         r  buildup_i/SPI_0/U0/latch_0/U0/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CS
                            (input port)
  Destination:            buildup_i/SPI_0/U0/latch_0/U0/data_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.589ns  (logic 2.636ns (34.737%)  route 4.953ns (65.263%))
  Logic Levels:           4  (IBUF=1 LDCE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  CS (IN)
                         net (fo=0)                   0.000     0.000    CS
    U19                  IBUF (Prop_ibuf_I_O)         1.503     1.503 r  CS_IBUF_inst/O
                         net (fo=49, routed)          3.241     4.744    buildup_i/SPI_0/U0/spi_in_RnM/U0/SPI_chip_select
    SLICE_X111Y85        LUT2 (Prop_lut2_I0_O)        0.124     4.868 r  buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.673     5.541    buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[5]_LDC_i_2_n_0
    SLICE_X111Y88        LDCE (SetClr_ldce_CLR_Q)     0.885     6.426 f  buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[5]_LDC/Q
                         net (fo=1, routed)           0.405     6.832    buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[5]_LDC_n_0
    SLICE_X111Y86        LUT3 (Prop_lut3_I1_O)        0.124     6.956 r  buildup_i/SPI_0/U0/spi_in_RnM/U0/data[5]_i_1/O
                         net (fo=3, routed)           0.633     7.589    buildup_i/SPI_0/U0/latch_0/U0/D[5]
    SLICE_X110Y83        FDRE                                         r  buildup_i/SPI_0/U0/latch_0/U0/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CS
                            (input port)
  Destination:            buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[6]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.470ns  (logic 2.636ns (35.290%)  route 4.834ns (64.710%))
  Logic Levels:           4  (IBUF=1 LDCE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  CS (IN)
                         net (fo=0)                   0.000     0.000    CS
    U19                  IBUF (Prop_ibuf_I_O)         1.503     1.503 r  CS_IBUF_inst/O
                         net (fo=49, routed)          3.241     4.744    buildup_i/SPI_0/U0/spi_in_RnM/U0/SPI_chip_select
    SLICE_X111Y85        LUT2 (Prop_lut2_I0_O)        0.124     4.868 r  buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.673     5.541    buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[5]_LDC_i_2_n_0
    SLICE_X111Y88        LDCE (SetClr_ldce_CLR_Q)     0.885     6.426 f  buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[5]_LDC/Q
                         net (fo=1, routed)           0.405     6.832    buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[5]_LDC_n_0
    SLICE_X111Y86        LUT3 (Prop_lut3_I1_O)        0.124     6.956 r  buildup_i/SPI_0/U0/spi_in_RnM/U0/data[5]_i_1/O
                         net (fo=3, routed)           0.514     7.470    buildup_i/SPI_0/U0/spi_in_RnM/U0/D[5]
    SLICE_X108Y84        FDCE                                         r  buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[6]_C/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 buildup_i/block_encoder_1/U0/edge_detector_a/U0/latch_1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buildup_i/block_encoder_1/U0/edge_detector_a/U0/latch_2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.128ns (48.640%)  route 0.135ns (51.360%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE                         0.000     0.000 r  buildup_i/block_encoder_1/U0/edge_detector_a/U0/latch_1_reg/C
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  buildup_i/block_encoder_1/U0/edge_detector_a/U0/latch_1_reg/Q
                         net (fo=3, routed)           0.135     0.263    buildup_i/block_encoder_1/U0/edge_detector_a/U0/latch_1
    SLICE_X111Y82        FDRE                                         r  buildup_i/block_encoder_1/U0/edge_detector_a/U0/latch_2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buildup_i/block_encoder_0/U0/edge_detector_b/U0/latch_1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buildup_i/block_encoder_0/U0/edge_detector_b/U0/latch_2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.235%)  route 0.124ns (46.765%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE                         0.000     0.000 r  buildup_i/block_encoder_0/U0/edge_detector_b/U0/latch_1_reg/C
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  buildup_i/block_encoder_0/U0/edge_detector_b/U0/latch_1_reg/Q
                         net (fo=2, routed)           0.124     0.265    buildup_i/block_encoder_0/U0/edge_detector_b/U0/latch_1
    SLICE_X111Y82        FDRE                                         r  buildup_i/block_encoder_0/U0/edge_detector_b/U0/latch_2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buildup_i/SPI_0/U0/Prescaler/U0/cnt_temp_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buildup_i/SPI_0/U0/Prescaler/U0/out_temp_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.186ns (68.880%)  route 0.084ns (31.120%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y79        FDCE                         0.000     0.000 r  buildup_i/SPI_0/U0/Prescaler/U0/cnt_temp_reg[4]/C
    SLICE_X106Y79        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  buildup_i/SPI_0/U0/Prescaler/U0/cnt_temp_reg[4]/Q
                         net (fo=4, routed)           0.084     0.225    buildup_i/SPI_0/U0/Prescaler/U0/cnt_temp[4]
    SLICE_X107Y79        LUT6 (Prop_lut6_I3_O)        0.045     0.270 r  buildup_i/SPI_0/U0/Prescaler/U0/out_temp/O
                         net (fo=1, routed)           0.000     0.270    buildup_i/SPI_0/U0/Prescaler/U0/out_temp_n_0
    SLICE_X107Y79        FDCE                                         r  buildup_i/SPI_0/U0/Prescaler/U0/out_temp_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buildup_i/SPI_0/U0/Prescaler/U0/cnt_temp_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buildup_i/SPI_0/U0/Prescaler/U0/cnt_temp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.367%)  route 0.086ns (31.633%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y79        FDCE                         0.000     0.000 r  buildup_i/SPI_0/U0/Prescaler/U0/cnt_temp_reg[5]/C
    SLICE_X106Y79        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  buildup_i/SPI_0/U0/Prescaler/U0/cnt_temp_reg[5]/Q
                         net (fo=4, routed)           0.086     0.227    buildup_i/SPI_0/U0/Prescaler/U0/cnt_temp[5]
    SLICE_X107Y79        LUT6 (Prop_lut6_I1_O)        0.045     0.272 r  buildup_i/SPI_0/U0/Prescaler/U0/cnt_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     0.272    buildup_i/SPI_0/U0/Prescaler/U0/cnt_temp_0[2]
    SLICE_X107Y79        FDCE                                         r  buildup_i/SPI_0/U0/Prescaler/U0/cnt_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[8]_LDC/G
                            (positive level-sensitive latch)
  Destination:            buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[9]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.203ns (70.320%)  route 0.086ns (29.680%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y82        LDCE                         0.000     0.000 r  buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[8]_LDC/G
    SLICE_X106Y82        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[8]_LDC/Q
                         net (fo=1, routed)           0.086     0.244    buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[8]_LDC_n_0
    SLICE_X107Y82        LUT3 (Prop_lut3_I1_O)        0.045     0.289 r  buildup_i/SPI_0/U0/spi_in_RnM/U0/data[8]_i_1/O
                         net (fo=3, routed)           0.000     0.289    buildup_i/SPI_0/U0/spi_in_RnM/U0/D[8]
    SLICE_X107Y82        FDPE                                         r  buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[9]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buildup_i/SPI_0/U0/spi_in_RnM/U0/carry_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buildup_i/SPI_0/U0/spi_in_RnM/U0/carry_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.191ns (61.506%)  route 0.120ns (38.494%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDRE                         0.000     0.000 r  buildup_i/SPI_0/U0/spi_in_RnM/U0/carry_out_reg/C
    SLICE_X113Y82        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  buildup_i/SPI_0/U0/spi_in_RnM/U0/carry_out_reg/Q
                         net (fo=2, routed)           0.120     0.266    buildup_i/SPI_0/U0/spi_in_RnM/U0/miso
    SLICE_X113Y82        LUT5 (Prop_lut5_I4_O)        0.045     0.311 r  buildup_i/SPI_0/U0/spi_in_RnM/U0/carry_out_i_1/O
                         net (fo=1, routed)           0.000     0.311    buildup_i/SPI_0/U0/spi_in_RnM/U0/carry_out_i_1_n_0
    SLICE_X113Y82        FDRE                                         r  buildup_i/SPI_0/U0/spi_in_RnM/U0/carry_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buildup_i/block_encoder_0/U0/edge_detector_a/U0/latch_1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buildup_i/block_encoder_0/U0/edge_detector_a/U0/latch_2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.303%)  route 0.170ns (54.697%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE                         0.000     0.000 r  buildup_i/block_encoder_0/U0/edge_detector_a/U0/latch_1_reg/C
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  buildup_i/block_encoder_0/U0/edge_detector_a/U0/latch_1_reg/Q
                         net (fo=3, routed)           0.170     0.311    buildup_i/block_encoder_0/U0/edge_detector_a/U0/latch_1
    SLICE_X111Y82        FDRE                                         r  buildup_i/block_encoder_0/U0/edge_detector_a/U0/latch_2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buildup_i/SPI_0/U0/Prescaler/U0/cnt_temp_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buildup_i/SPI_0/U0/Prescaler/U0/cnt_temp_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.227ns (68.632%)  route 0.104ns (31.368%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y79        FDCE                         0.000     0.000 r  buildup_i/SPI_0/U0/Prescaler/U0/cnt_temp_reg[3]/C
    SLICE_X106Y79        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  buildup_i/SPI_0/U0/Prescaler/U0/cnt_temp_reg[3]/Q
                         net (fo=5, routed)           0.104     0.232    buildup_i/SPI_0/U0/Prescaler/U0/cnt_temp[3]
    SLICE_X106Y79        LUT6 (Prop_lut6_I2_O)        0.099     0.331 r  buildup_i/SPI_0/U0/Prescaler/U0/cnt_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     0.331    buildup_i/SPI_0/U0/Prescaler/U0/cnt_temp_0[4]
    SLICE_X106Y79        FDCE                                         r  buildup_i/SPI_0/U0/Prescaler/U0/cnt_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buildup_i/block_encoder_0/U0/up_down_counter_0/U0/int_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buildup_i/block_encoder_0/U0/up_down_counter_0/U0/int_cnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.186ns (56.102%)  route 0.146ns (43.898%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y84        FDCE                         0.000     0.000 r  buildup_i/block_encoder_0/U0/up_down_counter_0/U0/int_cnt_reg[6]/C
    SLICE_X107Y84        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  buildup_i/block_encoder_0/U0/up_down_counter_0/U0/int_cnt_reg[6]/Q
                         net (fo=9, routed)           0.146     0.287    buildup_i/block_encoder_0/U0/up_down_counter_0/U0/Q[6]
    SLICE_X107Y84        LUT6 (Prop_lut6_I3_O)        0.045     0.332 r  buildup_i/block_encoder_0/U0/up_down_counter_0/U0/int_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     0.332    buildup_i/block_encoder_0/U0/up_down_counter_0/U0/p_0_in[6]
    SLICE_X107Y84        FDCE                                         r  buildup_i/block_encoder_0/U0/up_down_counter_0/U0/int_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buildup_i/clock_divider_0/U0/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buildup_i/clock_divider_0/U0/cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDCE                         0.000     0.000 r  buildup_i/clock_divider_0/U0/cnt_reg[3]/C
    SLICE_X109Y85        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  buildup_i/clock_divider_0/U0/cnt_reg[3]/Q
                         net (fo=2, routed)           0.156     0.297    buildup_i/clock_divider_0/U0/cnt_reg[3]
    SLICE_X109Y85        LUT4 (Prop_lut4_I3_O)        0.042     0.339 r  buildup_i/clock_divider_0/U0/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.339    buildup_i/clock_divider_0/U0/plusOp[3]
    SLICE_X109Y85        FDCE                                         r  buildup_i/clock_divider_0/U0/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------





