###############################################################################
#
# IAR ELF Linker V8.50.9.278/W32 for ARM                  30/Dec/2021  19:17:23
# Copyright 2007-2020 IAR Systems AB.
#
#    Output file  =
#        H:\대학\3학년\2학기\University.3rd.Class.Capston_Design\Source
#        codes\ARM\Debug\Exe\arm.out
#    Map file     =
#        H:\대학\3학년\2학기\University.3rd.Class.Capston_Design\Source
#        codes\ARM\Debug\List\arm.map
#    Command line =
#        -f C:\Users\pkr12\AppData\Local\Temp\EW979D.tmp
#        ("H:\대학\3학년\2학기\University.3rd.Class.Capston_Design\Source
#        codes\ARM\Debug\Obj\adc.o"
#        "H:\대학\3학년\2학기\University.3rd.Class.Capston_Design\Source
#        codes\ARM\Debug\Obj\afio.o"
#        "H:\대학\3학년\2학기\University.3rd.Class.Capston_Design\Source
#        codes\ARM\Debug\Obj\delay.o"
#        "H:\대학\3학년\2학기\University.3rd.Class.Capston_Design\Source
#        codes\ARM\Debug\Obj\exti.o"
#        "H:\대학\3학년\2학기\University.3rd.Class.Capston_Design\Source
#        codes\ARM\Debug\Obj\gpio.o"
#        "H:\대학\3학년\2학기\University.3rd.Class.Capston_Design\Source
#        codes\ARM\Debug\Obj\ir_receive_psy.o"
#        "H:\대학\3학년\2학기\University.3rd.Class.Capston_Design\Source
#        codes\ARM\Debug\Obj\ir_structs.o"
#        "H:\대학\3학년\2학기\University.3rd.Class.Capston_Design\Source
#        codes\ARM\Debug\Obj\ir_transmit_psy.o"
#        "H:\대학\3학년\2학기\University.3rd.Class.Capston_Design\Source
#        codes\ARM\Debug\Obj\main.o"
#        "H:\대학\3학년\2학기\University.3rd.Class.Capston_Design\Source
#        codes\ARM\Debug\Obj\printf.o"
#        "H:\대학\3학년\2학기\University.3rd.Class.Capston_Design\Source
#        codes\ARM\Debug\Obj\rcc.o"
#        "H:\대학\3학년\2학기\University.3rd.Class.Capston_Design\Source
#        codes\ARM\Debug\Obj\startup_stm32f10x_hd_vl.o"
#        "H:\대학\3학년\2학기\University.3rd.Class.Capston_Design\Source
#        codes\ARM\Debug\Obj\tim.o"
#        "H:\대학\3학년\2학기\University.3rd.Class.Capston_Design\Source
#        codes\ARM\Debug\Obj\usart.o" --no_out_extension -o
#        "H:\대학\3학년\2학기\University.3rd.Class.Capston_Design\Source
#        codes\ARM\Debug\Exe\arm.out" --map
#        "H:\대학\3학년\2학기\University.3rd.Class.Capston_Design\Source
#        codes\ARM\Debug\List\arm.map" --config "C:\Program Files (x86)\IAR
#        Systems\Embedded Workbench 8.4\arm\config\linker\ST\stm32f103x8.icf"
#        --semihosting --entry __iar_program_start --vfe --text_out locale)
#
###############################################################################

*******************************************************************************
*** MESSAGES
***

Error[Li005]: no definition for "msgs" [referenced from
          H:\대학\3학년\2학기\University.3rd.Class.Capston_Design\Source
          codes\ARM\Debug\Obj\ir_receive_psy.o]
Error[Li005]: no definition for "index" [referenced from
          H:\대학\3학년\2학기\University.3rd.Class.Capston_Design\Source
          codes\ARM\Debug\Obj\ir_receive_psy.o]


*******************************************************************************
*** RUNTIME MODEL ATTRIBUTES
***

CppFlavor        = *
__CPP_Exceptions = Disabled
__CPP_Language   = C++14
__SystemLibrary  = DLib
__dlib_version   = 6


*******************************************************************************
*** HEAP SELECTION
***

The basic heap was selected because some modules are built with
size limitations (and not runtime checking), and --advanced_heap
was not specified.


*******************************************************************************
*** PLACEMENT SUMMARY
***

"A0":  place at address 0x800'0000 { ro section .intvec };
"P1":  place in [from 0x800'0000 to 0x800'ffff] { ro };
define block CSTACK with size = 2K, alignment = 8 { };
define block HEAP with size = 2K, alignment = 8 { };
"P2":  place in [from 0x2000'0000 to 0x2000'4fff] {
          rw, block CSTACK, block HEAP };
initialize by copy { rw };

  Section            Kind         Address   Size  Object
  -------            ----         -------   ----  ------
"A0":                                      0x134
  .intvec            ro code   0x800'0000  0x134  startup_stm32f10x_hd_vl.o [1]
                             - 0x800'0134  0x134

"P1":                                      0xc2c
  .text              ro code   0x800'0134  0x3e4  printf.o [1]
  .text              ro code   0x800'0518  0x248  ir_receive_psy.o [1]
  .text              ro code   0x800'0760   0x18  ir_structs.o [1]
  .text              ro code   0x800'0778  0x1de  ir_transmit_psy.o [1]
  .text              ro code   0x800'0956   0x3a  zero_init3.o [3]
  .text              ro code   0x800'0990   0x94  delay.o [1]
  .text              ro code   0x800'0a24  0x130  main.o [1]
  .text              ro code   0x800'0b54   0x2e  copy_init3.o [3]
  .rodata            const     0x800'0b82    0x1  unwind_debug.o [4]
  .text              ro code   0x800'0b84   0x28  data_init.o [3]
  Initializer bytes  const     0x800'0bac   0x24  <for P2-1> (used: 0x0)
  .iar.init_table    const     0x800'0bd0   0x24  - Linker created -
  .text              ro code   0x800'0bf4   0x1e  cmain.o [3]
  .text              ro code   0x800'0c12    0x4  low_level_init.o [2]
  .text              ro code   0x800'0c16    0x4  exit.o [2]
  .text              ro code   0x800'0c1c    0xa  cexit.o [3]
  .text              ro code   0x800'0c28   0x14  exit.o [4]
  .text              ro code   0x800'0c3c   0x1c  cstartup_M.o [3]
  .rodata            const     0x800'0c58    0x8  printf.o [1]
  .text              ro code   0x800'0c60    0x8  startup_stm32f10x_hd_vl.o [1]
  .text              ro code   0x800'0c68    0x4  startup_stm32f10x_hd_vl.o [1]
  .text              ro code   0x800'0c6c    0x4  startup_stm32f10x_hd_vl.o [1]
  .text              ro code   0x800'0c70    0x4  startup_stm32f10x_hd_vl.o [1]
  .text              ro code   0x800'0c74    0x4  startup_stm32f10x_hd_vl.o [1]
  .text              ro code   0x800'0c78    0x4  startup_stm32f10x_hd_vl.o [1]
  .text              ro code   0x800'0c7c    0x4  startup_stm32f10x_hd_vl.o [1]
  .text              ro code   0x800'0c80    0x4  startup_stm32f10x_hd_vl.o [1]
  .text              ro code   0x800'0c84    0x4  startup_stm32f10x_hd_vl.o [1]
  .text              ro code   0x800'0c88    0x4  startup_stm32f10x_hd_vl.o [1]
  .text              ro code   0x800'0c8c    0x4  startup_stm32f10x_hd_vl.o [1]
  .text              ro code   0x800'0c90    0x4  startup_stm32f10x_hd_vl.o [1]
  .text              ro code   0x800'0c94    0x4  startup_stm32f10x_hd_vl.o [1]
  .text              ro code   0x800'0c98    0x4  startup_stm32f10x_hd_vl.o [1]
  .text              ro code   0x800'0c9c    0x4  startup_stm32f10x_hd_vl.o [1]
  .text              ro code   0x800'0ca0    0x4  startup_stm32f10x_hd_vl.o [1]
  .text              ro code   0x800'0ca4    0x4  startup_stm32f10x_hd_vl.o [1]
  .text              ro code   0x800'0ca8    0x4  startup_stm32f10x_hd_vl.o [1]
  .text              ro code   0x800'0cac    0x4  startup_stm32f10x_hd_vl.o [1]
  .text              ro code   0x800'0cb0    0x4  startup_stm32f10x_hd_vl.o [1]
  .text              ro code   0x800'0cb4    0x4  startup_stm32f10x_hd_vl.o [1]
  .text              ro code   0x800'0cb8    0x4  startup_stm32f10x_hd_vl.o [1]
  .text              ro code   0x800'0cbc    0x4  startup_stm32f10x_hd_vl.o [1]
  .text              ro code   0x800'0cc0    0x4  startup_stm32f10x_hd_vl.o [1]
  .text              ro code   0x800'0cc4    0x4  startup_stm32f10x_hd_vl.o [1]
  .text              ro code   0x800'0cc8    0x4  startup_stm32f10x_hd_vl.o [1]
  .text              ro code   0x800'0ccc    0x4  startup_stm32f10x_hd_vl.o [1]
  .text              ro code   0x800'0cd0    0x4  startup_stm32f10x_hd_vl.o [1]
  .text              ro code   0x800'0cd4    0x4  startup_stm32f10x_hd_vl.o [1]
  .text              ro code   0x800'0cd8    0x4  startup_stm32f10x_hd_vl.o [1]
  .text              ro code   0x800'0cdc    0x4  startup_stm32f10x_hd_vl.o [1]
  .text              ro code   0x800'0ce0    0x4  startup_stm32f10x_hd_vl.o [1]
  .text              ro code   0x800'0ce4    0x4  startup_stm32f10x_hd_vl.o [1]
  .text              ro code   0x800'0ce8    0x4  startup_stm32f10x_hd_vl.o [1]
  .text              ro code   0x800'0cec    0x4  startup_stm32f10x_hd_vl.o [1]
  .text              ro code   0x800'0cf0    0x4  startup_stm32f10x_hd_vl.o [1]
  .text              ro code   0x800'0cf4    0x4  startup_stm32f10x_hd_vl.o [1]
  .text              ro code   0x800'0cf8    0x4  startup_stm32f10x_hd_vl.o [1]
  .text              ro code   0x800'0cfc    0x4  startup_stm32f10x_hd_vl.o [1]
  .text              ro code   0x800'0d00    0x4  startup_stm32f10x_hd_vl.o [1]
  .text              ro code   0x800'0d04    0x4  startup_stm32f10x_hd_vl.o [1]
  .text              ro code   0x800'0d08    0x4  startup_stm32f10x_hd_vl.o [1]
  .text              ro code   0x800'0d0c    0x4  startup_stm32f10x_hd_vl.o [1]
  .text              ro code   0x800'0d10    0x4  startup_stm32f10x_hd_vl.o [1]
  .text              ro code   0x800'0d14    0x4  startup_stm32f10x_hd_vl.o [1]
  .text              ro code   0x800'0d18    0x4  startup_stm32f10x_hd_vl.o [1]
  .text              ro code   0x800'0d1c    0x4  startup_stm32f10x_hd_vl.o [1]
  .text              ro code   0x800'0d20    0x4  startup_stm32f10x_hd_vl.o [1]
  .text              ro code   0x800'0d24    0x4  startup_stm32f10x_hd_vl.o [1]
  .text              ro code   0x800'0d28    0x4  startup_stm32f10x_hd_vl.o [1]
  .text              ro code   0x800'0d2c    0x4  startup_stm32f10x_hd_vl.o [1]
  .text              ro code   0x800'0d30    0x4  startup_stm32f10x_hd_vl.o [1]
  .text              ro code   0x800'0d34    0x4  startup_stm32f10x_hd_vl.o [1]
  .text              ro code   0x800'0d38    0x4  startup_stm32f10x_hd_vl.o [1]
  .text              ro code   0x800'0d3c    0x4  startup_stm32f10x_hd_vl.o [1]
  .text              ro code   0x800'0d40    0x4  startup_stm32f10x_hd_vl.o [1]
  .text              ro code   0x800'0d44    0x4  startup_stm32f10x_hd_vl.o [1]
  .text              ro code   0x800'0d48    0x4  startup_stm32f10x_hd_vl.o [1]
  .text              ro code   0x800'0d4c    0x4  startup_stm32f10x_hd_vl.o [1]
  .text              ro code   0x800'0d50    0x4  startup_stm32f10x_hd_vl.o [1]
  .text              ro code   0x800'0d54    0x4  startup_stm32f10x_hd_vl.o [1]
  .text              ro code   0x800'0d58    0x4  startup_stm32f10x_hd_vl.o [1]
  .text              ro code   0x800'0d5c    0x4  startup_stm32f10x_hd_vl.o [1]
  .rodata            const     0x800'0d60    0x0  zero_init3.o [3]
  .rodata            const     0x800'0d60    0x0  copy_init3.o [3]
                             - 0x800'0d60  0xc2c

"P2", part 1 of 3:                          0x24
  P2-1                        0x2000'0000   0x24  <Init block>
    .data            inited   0x2000'0000    0x4  afio.o [1]
    .data            inited   0x2000'0004    0x4  exti.o [1]
    .data            inited   0x2000'0008    0x4  gpio.o [1]
    .data            inited   0x2000'000c    0x4  gpio.o [1]
    .data            inited   0x2000'0010    0x4  rcc.o [1]
    .data            inited   0x2000'0014    0x4  tim.o [1]
    .data            inited   0x2000'0018    0x4  tim.o [1]
    .data            inited   0x2000'001c    0x4  tim.o [1]
    .data            inited   0x2000'0020    0x4  usart.o [1]
                            - 0x2000'0024   0x24

"P2", part 2 of 3:                         0x824
  .bss               zero     0x2000'0024  0x800  ir_receive_psy.o [1]
  .bss               zero     0x2000'0824    0x4  delay.o [1]
  .bss               zero     0x2000'0828    0x4  ir_receive_psy.o [1]
  .bss               zero     0x2000'082c    0x4  ir_receive_psy.o [1]
  .bss               zero     0x2000'0830    0x4  ir_receive_psy.o [1]
  .bss               zero     0x2000'0834    0x4  ir_receive_psy.o [1]
  .bss               zero     0x2000'0838    0x4  ir_structs.o [1]
  .bss               zero     0x2000'083c    0x4  ir_structs.o [1]
  .bss               zero     0x2000'0840    0x4  ir_transmit_psy.o [1]
  .bss               zero     0x2000'0844    0x1  ir_receive_psy.o [1]
  .bss               zero     0x2000'0845    0x1  ir_receive_psy.o [1]
  .bss               zero     0x2000'0846    0x1  ir_transmit_psy.o [1]
                            - 0x2000'0847  0x823

"P2", part 3 of 3:                         0x800
  CSTACK                      0x2000'0848  0x800  <Block>
    CSTACK           uninit   0x2000'0848  0x800  <Block tail>
                            - 0x2000'1048  0x800

Unused ranges:

         From           To    Size
         ----           --    ----
   0x800'0d60   0x800'ffff  0xf2a0
  0x2000'1048  0x2000'4fff  0x3fb8


*******************************************************************************
*** INIT TABLE
***

          Address      Size
          -------      ----
Zero (__iar_zero_init3)
    1 destination range, total size 0x823:
          0x2000'0024  0x823

Copy (__iar_copy_init3)
    1 source range, total size 0x24:
           0x800'0bac   0x24
    1 destination range, total size 0x24:
          0x2000'0000   0x24



*******************************************************************************
*** MODULE SUMMARY
***

    Module                     ro code  ro data  rw data
    ------                     -------  -------  -------
command line/config:
    ----------------------------------------------------
    Total:

H:\대학\3학년\2학기\University.3rd.Class.Capston_Design\Source codes\ARM\Debug\Obj: [1]
    afio.o                                    4        4
    delay.o                        148                 4
    exti.o                                    4        4
    gpio.o                                    8        8
    ir_receive_psy.o               584             2'066
    ir_structs.o                    24                 8
    ir_transmit_psy.o              478                 5
    main.o                         304
    printf.o                       996        8
    rcc.o                                     4        4
    startup_stm32f10x_hd_vl.o      564
    tim.o                                    12       12
    usart.o                                   4        4
    ----------------------------------------------------
    Total:                       3'098       44    2'119

dl7M_tln.a: [2]
    exit.o                           4
    low_level_init.o                 4
    ----------------------------------------------------
    Total:                           8

rt7M_tl.a: [3]
    cexit.o                         10
    cmain.o                         30
    copy_init3.o                    46
    cstartup_M.o                    28
    data_init.o                     40
    zero_init3.o                    58
    ----------------------------------------------------
    Total:                         212

shb_l.a: [4]
    exit.o                          20
    unwind_debug.o                            1
    ----------------------------------------------------
    Total:                          20        1

    Gaps                             5
    Linker created                           36    2'048
--------------------------------------------------------
    Grand Total:                 3'343       81    4'167


*******************************************************************************
*** ENTRY LIST
***

Entry                       Address   Size  Type      Object
-----                       -------   ----  ----      ------
.iar.init_table$$Base    0x800'0bd0          --   Gb  - Linker created -
.iar.init_table$$Limit   0x800'0bf4          --   Gb  - Linker created -
?main                    0x800'0bf5         Code  Gb  cmain.o [3]
AFIO                    0x2000'0000    0x4  Data  Gb  afio.o [1]
CSTACK$$Base            0x2000'0848          --   Gb  - Linker created -
CSTACK$$Limit           0x2000'1048          --   Gb  - Linker created -
DELAY_COUNT             0x2000'0824    0x4  Data  Gb  delay.o [1]
DELAY_INIT()             0x800'0a19    0xc  Code  Gb  delay.o [1]
DELAY_TIMER_ENABLE()     0x800'09d9   0x20  Code  Gb  delay.o [1]
DELAY_TIMER_INIT()       0x800'09af   0x2a  Code  Gb  delay.o [1]
EXTI                    0x2000'0004    0x4  Data  Gb  exti.o [1]
EXTI15_10_IRQHandler     0x800'052b  0x114  Code  Gb  ir_receive_psy.o [1]
GPIOA                   0x2000'0008    0x4  Data  Gb  gpio.o [1]
GPIOB                   0x2000'000c    0x4  Data  Gb  gpio.o [1]
INIT_IR_FRAME()          0x800'0761    0xe  Code  Gb  ir_structs.o [1]
IR_FRAME_FRONT          0x2000'0838    0x4  Data  Lc  ir_structs.o [1]
IR_FRAME_REAR           0x2000'083c    0x4  Data  Lc  ir_structs.o [1]
IR_RECEIVE_BIT_BUFFER   0x2000'0024  0x800  Data  Gb  ir_receive_psy.o [1]
IR_RECEIVE_BIT_INDEX    0x2000'0830    0x4  Data  Gb  ir_receive_psy.o [1]
IR_RECEIVE_COUNTER      0x2000'0828    0x4  Data  Gb  ir_receive_psy.o [1]
IR_RECEIVE_DATA_INDEX   0x2000'0834    0x4  Data  Gb  ir_receive_psy.o [1]
IR_RECEIVE_EXTI_ENABLE()
                         0x800'06b3   0x26  Code  Gb  ir_receive_psy.o [1]
IR_RECEIVE_EXTI_INIT()   0x800'0689   0x2a  Code  Gb  ir_receive_psy.o [1]
IR_RECEIVE_INIT()        0x800'0745   0x1c  Code  Gb  ir_receive_psy.o [1]
IR_RECEIVE_PORT_INIT()   0x800'06d9   0x2a  Code  Gb  ir_receive_psy.o [1]
IR_RECEIVE_READ_STEP    0x2000'082c    0x4  Data  Gb  ir_receive_psy.o [1]
IR_RECEIVE_TEMP_DATA_BUFFER
                        0x2000'0845    0x1  Data  Gb  ir_receive_psy.o [1]
IR_RECEIVE_TEMP_DATA_SIZE
                        0x2000'0844    0x1  Data  Gb  ir_receive_psy.o [1]
IR_RECEIVE_TIMER_ENABLE()
                         0x800'0669   0x20  Code  Gb  ir_receive_psy.o [1]
IR_RECEIVE_TIMER_INIT()
                         0x800'063f   0x2a  Code  Gb  ir_receive_psy.o [1]
IR_TRANSMIT_INIT()       0x800'0817   0x10  Code  Gb  ir_transmit_psy.o [1]
IR_TRANSMIT_MODULATION_TIMER_ENABLE()
                         0x800'07c1   0x20  Code  Gb  ir_transmit_psy.o [1]
IR_TRANSMIT_MODULATION_TIMER_INIT()
                         0x800'0797   0x2a  Code  Gb  ir_transmit_psy.o [1]
IR_TRANSMIT_PORT_INIT()
                         0x800'07e1   0x36  Code  Gb  ir_transmit_psy.o [1]
IR_TRANSMIT_SEND_BYTE(unsigned char)
                         0x800'08f9   0x2a  Code  Gb  ir_transmit_psy.o [1]
IR_TRANSMIT_SEND_FRAME(IR_FRAME *)
                         0x800'0923   0x34  Code  Gb  ir_transmit_psy.o [1]
IR_TRANSMIT_SIGNAL_ONE()
                         0x800'0827   0x56  Code  Gb  ir_transmit_psy.o [1]
IR_TRANSMIT_SIGNAL_ZERO()
                         0x800'087d   0x64  Code  Gb  ir_transmit_psy.o [1]
IR_TRANSMIT_TRANSMITTER_COUNTER
                        0x2000'0840    0x4  Data  Gb  ir_transmit_psy.o [1]
IR_TRANSMIT_TRANSMITTER_FLAG
                        0x2000'0846    0x1  Data  Gb  ir_transmit_psy.o [1]
RCC                     0x2000'0010    0x4  Data  Gb  rcc.o [1]
RCC_INIT()               0x800'0a87   0xb0  Code  Gb  main.o [1]
Region$$Table$$Base      0x800'0bd0          --   Gb  - Linker created -
Region$$Table$$Limit     0x800'0bf4          --   Gb  - Linker created -
TIM2                    0x2000'0014    0x4  Data  Gb  tim.o [1]
TIM2_IRQHandler          0x800'0779   0x1e  Code  Gb  ir_transmit_psy.o [1]
TIM3                    0x2000'0018    0x4  Data  Gb  tim.o [1]
TIM3_IRQHandler          0x800'0519   0x12  Code  Gb  ir_receive_psy.o [1]
TIM4                    0x2000'001c    0x4  Data  Gb  tim.o [1]
TIM4_IRQHandler          0x800'0991   0x1e  Code  Gb  delay.o [1]
USART2                  0x2000'0020    0x4  Data  Gb  usart.o [1]
USART2_INIT()            0x800'0135   0x4e  Code  Gb  printf.o [1]
__cmain                  0x800'0bf5         Code  Gb  cmain.o [3]
__exit                   0x800'0c29   0x14  Code  Gb  exit.o [4]
__iar_copy_init3         0x800'0b55   0x2e  Code  Gb  copy_init3.o [3]
__iar_data_init3         0x800'0b85   0x28  Code  Gb  data_init.o [3]
__iar_debug_exceptions   0x800'0b82    0x1  Data  Gb  unwind_debug.o [4]
__iar_program_start      0x800'0c3d         Code  Gb  cstartup_M.o [3]
__iar_zero_init3         0x800'0957   0x3a  Code  Gb  zero_init3.o [3]
__low_level_init         0x800'0c13    0x4  Code  Gb  low_level_init.o [2]
__vector_table           0x800'0000         Data  Gb  startup_stm32f10x_hd_vl.o [1]
_call_main               0x800'0c01         Code  Gb  cmain.o [3]
_exit                    0x800'0c1d         Code  Gb  cexit.o [3]
_main                    0x800'0c0b         Code  Gb  cmain.o [3]
delay_ms(unsigned int)   0x800'09f9   0x10  Code  Gb  delay.o [1]
exit                     0x800'0c17    0x4  Code  Gb  exit.o [2]
main                     0x800'0a25   0x62  Code  Gb  main.o [1]
print(_USART volatile *, char **, int *)
                         0x800'0357  0x18a  Code  Gb  printf.o [1]
printchar(_USART volatile *, char **, int)
                         0x800'01e3   0x1a  Code  Gb  printf.o [1]
printf(char const *, ...)
                         0x800'04e3   0x26  Code  Gb  printf.o [1]
printi(_USART volatile *, char **, int, int, int, int, int, int)
                         0x800'028b   0xcc  Code  Gb  printf.o [1]
prints(_USART volatile *, char **, char const *, int, int)
                         0x800'01fd   0x8e  Code  Gb  printf.o [1]
putc(_USART volatile *, int)
                         0x800'0183   0x42  Code  Gb  printf.o [1]
puts(_USART volatile *, char const *)
                         0x800'01c5   0x1e  Code  Gb  printf.o [1]


[1] = H:\대학\3학년\2학기\University.3rd.Class.Capston_Design\Source codes\ARM\Debug\Obj
[2] = dl7M_tln.a
[3] = rt7M_tl.a
[4] = shb_l.a

  3'343 bytes of readonly  code memory
     81 bytes of readonly  data memory
  4'167 bytes of readwrite data memory

Errors: 2
Warnings: none
