\subsection{arch Architecture Reference}
\label{classtst__top_1_1arch}\index{arch@{arch}}


Collaboration diagram for arch\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=166pt]{d9/d9e/classtst__top_1_1arch__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf my\+\_\+sig\+\_\+name} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
{\bf clock\+\_\+test\+\_\+inst0}  {\bfseries entity clock\+\_\+test}   
\item 
{\bf ddr2\+\_\+tester\+\_\+inst2}  {\bfseries entity ddr2\+\_\+tester}   
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 62} of file {\bf tst\+\_\+top.\+vhd}.



\subsubsection{Member Data Documentation}
\index{tst\+\_\+top\+::arch@{tst\+\_\+top\+::arch}!clock\+\_\+test\+\_\+inst0@{clock\+\_\+test\+\_\+inst0}}
\index{clock\+\_\+test\+\_\+inst0@{clock\+\_\+test\+\_\+inst0}!tst\+\_\+top\+::arch@{tst\+\_\+top\+::arch}}
\paragraph[{clock\+\_\+test\+\_\+inst0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clock\+\_\+test\+\_\+inst0} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{clock\+\_\+test}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classtst__top_1_1arch_a6d57a6038ca9596a5dc06ce7ba532a3e}


Definition at line {\bf 100} of file {\bf tst\+\_\+top.\+vhd}.

\index{tst\+\_\+top\+::arch@{tst\+\_\+top\+::arch}!ddr2\+\_\+tester\+\_\+inst2@{ddr2\+\_\+tester\+\_\+inst2}}
\index{ddr2\+\_\+tester\+\_\+inst2@{ddr2\+\_\+tester\+\_\+inst2}!tst\+\_\+top\+::arch@{tst\+\_\+top\+::arch}}
\paragraph[{ddr2\+\_\+tester\+\_\+inst2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ddr2\+\_\+tester\+\_\+inst2} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ddr2\+\_\+tester}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classtst__top_1_1arch_a4de2544866df40f5702da2313d9393e0}


Definition at line {\bf 132} of file {\bf tst\+\_\+top.\+vhd}.

\index{tst\+\_\+top\+::arch@{tst\+\_\+top\+::arch}!my\+\_\+sig\+\_\+name@{my\+\_\+sig\+\_\+name}}
\index{my\+\_\+sig\+\_\+name@{my\+\_\+sig\+\_\+name}!tst\+\_\+top\+::arch@{tst\+\_\+top\+::arch}}
\paragraph[{my\+\_\+sig\+\_\+name}]{\setlength{\rightskip}{0pt plus 5cm}{\bf my\+\_\+sig\+\_\+name} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtst__top_1_1arch_a492cbcfcb7826219bab98e0519497def}


Definition at line {\bf 64} of file {\bf tst\+\_\+top.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/self\+\_\+test/{\bf tst\+\_\+top.\+vhd}\end{DoxyCompactItemize}
