{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1491500228115 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1491500228123 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 06 13:37:07 2017 " "Processing started: Thu Apr 06 13:37:07 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1491500228123 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491500228123 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Counter -c Counter " "Command: quartus_map --read_settings_files=on --write_settings_files=off Counter -c Counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491500228123 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1491500228819 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1491500228819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-behavioral " "Found design unit 1: register_file-behavioral" {  } { { "register_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/register_file.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491500249782 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/register_file.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491500249782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491500249782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-Behavioral " "Found design unit 1: Counter-Behavioral" {  } { { "Counter.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/Counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491500249784 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/Counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491500249784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491500249784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "file2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file file2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 file2-SYN " "Found design unit 1: file2-SYN" {  } { { "file2.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/file2.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491500249787 ""} { "Info" "ISGN_ENTITY_NAME" "1 file2 " "Found entity 1: file2" {  } { { "file2.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/file2.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491500249787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491500249787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_control-Behavioral " "Found design unit 1: mips_control-Behavioral" {  } { { "mips_control.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_control.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491500249790 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips_control " "Found entity 1: mips_control" {  } { { "mips_control.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491500249790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491500249790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_register_file-arch " "Found design unit 1: mips_register_file-arch" {  } { { "mips_register_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_register_file.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491500249791 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips_register_file " "Found entity 1: mips_register_file" {  } { { "mips_register_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_register_file.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491500249791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491500249791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_alu-arch " "Found design unit 1: mips_alu-arch" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491500249794 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips_alu " "Found entity 1: mips_alu" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491500249794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491500249794 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips_alu " "Elaborating entity \"mips_alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1491500249848 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputA mips_alu.vhd(24) " "VHDL Process Statement warning at mips_alu.vhd(24): signal \"inputA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491500249855 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputB mips_alu.vhd(24) " "VHDL Process Statement warning at mips_alu.vhd(24): signal \"inputB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491500249857 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputA mips_alu.vhd(26) " "VHDL Process Statement warning at mips_alu.vhd(26): signal \"inputA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491500249857 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputB mips_alu.vhd(26) " "VHDL Process Statement warning at mips_alu.vhd(26): signal \"inputB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491500249857 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputA mips_alu.vhd(34) " "VHDL Process Statement warning at mips_alu.vhd(34): signal \"inputA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491500249857 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputB mips_alu.vhd(34) " "VHDL Process Statement warning at mips_alu.vhd(34): signal \"inputB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491500249857 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputA mips_alu.vhd(41) " "VHDL Process Statement warning at mips_alu.vhd(41): signal \"inputA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491500249857 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputB mips_alu.vhd(41) " "VHDL Process Statement warning at mips_alu.vhd(41): signal \"inputB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491500249857 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputA mips_alu.vhd(46) " "VHDL Process Statement warning at mips_alu.vhd(46): signal \"inputA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491500249857 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputB mips_alu.vhd(46) " "VHDL Process Statement warning at mips_alu.vhd(46): signal \"inputB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491500249857 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputA mips_alu.vhd(49) " "VHDL Process Statement warning at mips_alu.vhd(49): signal \"inputA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491500249861 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputB mips_alu.vhd(49) " "VHDL Process Statement warning at mips_alu.vhd(49): signal \"inputB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491500249861 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputA mips_alu.vhd(58) " "VHDL Process Statement warning at mips_alu.vhd(58): signal \"inputA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491500249861 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputB mips_alu.vhd(58) " "VHDL Process Statement warning at mips_alu.vhd(58): signal \"inputB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491500249861 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputA mips_alu.vhd(60) " "VHDL Process Statement warning at mips_alu.vhd(60): signal \"inputA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491500249861 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputB mips_alu.vhd(60) " "VHDL Process Statement warning at mips_alu.vhd(60): signal \"inputB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491500249862 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputA mips_alu.vhd(70) " "VHDL Process Statement warning at mips_alu.vhd(70): signal \"inputA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491500249862 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputB mips_alu.vhd(70) " "VHDL Process Statement warning at mips_alu.vhd(70): signal \"inputB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491500249862 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputB mips_alu.vhd(83) " "VHDL Process Statement warning at mips_alu.vhd(83): signal \"inputB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491500249862 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shamt mips_alu.vhd(83) " "VHDL Process Statement warning at mips_alu.vhd(83): signal \"shamt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491500249862 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputB mips_alu.vhd(85) " "VHDL Process Statement warning at mips_alu.vhd(85): signal \"inputB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491500249862 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shamt mips_alu.vhd(85) " "VHDL Process Statement warning at mips_alu.vhd(85): signal \"shamt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491500249863 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputB mips_alu.vhd(94) " "VHDL Process Statement warning at mips_alu.vhd(94): signal \"inputB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491500249863 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shamt mips_alu.vhd(94) " "VHDL Process Statement warning at mips_alu.vhd(94): signal \"shamt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491500249863 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputB mips_alu.vhd(96) " "VHDL Process Statement warning at mips_alu.vhd(96): signal \"inputB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491500249863 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shamt mips_alu.vhd(96) " "VHDL Process Statement warning at mips_alu.vhd(96): signal \"shamt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491500249863 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputB mips_alu.vhd(105) " "VHDL Process Statement warning at mips_alu.vhd(105): signal \"inputB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491500249863 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shamt mips_alu.vhd(105) " "VHDL Process Statement warning at mips_alu.vhd(105): signal \"shamt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491500249863 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputB mips_alu.vhd(107) " "VHDL Process Statement warning at mips_alu.vhd(107): signal \"inputB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491500249863 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shamt mips_alu.vhd(107) " "VHDL Process Statement warning at mips_alu.vhd(107): signal \"shamt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491500249863 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputB mips_alu.vhd(116) " "VHDL Process Statement warning at mips_alu.vhd(116): signal \"inputB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491500249864 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shamt mips_alu.vhd(116) " "VHDL Process Statement warning at mips_alu.vhd(116): signal \"shamt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491500249864 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputB mips_alu.vhd(118) " "VHDL Process Statement warning at mips_alu.vhd(118): signal \"inputB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491500249864 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shamt mips_alu.vhd(118) " "VHDL Process Statement warning at mips_alu.vhd(118): signal \"shamt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491500249864 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputA mips_alu.vhd(127) " "VHDL Process Statement warning at mips_alu.vhd(127): signal \"inputA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491500249864 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputB mips_alu.vhd(127) " "VHDL Process Statement warning at mips_alu.vhd(127): signal \"inputB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491500249864 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputA mips_alu.vhd(129) " "VHDL Process Statement warning at mips_alu.vhd(129): signal \"inputA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491500249864 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputB mips_alu.vhd(129) " "VHDL Process Statement warning at mips_alu.vhd(129): signal \"inputB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491500249864 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputB mips_alu.vhd(137) " "VHDL Process Statement warning at mips_alu.vhd(137): signal \"inputB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491500249864 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputB mips_alu.vhd(139) " "VHDL Process Statement warning at mips_alu.vhd(139): signal \"inputB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491500249864 "|mips_alu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_Result mips_alu.vhd(19) " "VHDL Process Statement warning at mips_alu.vhd(19): inferring latch(es) for signal or variable \"ALU_Result\", which holds its previous value in one or more paths through the process" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1491500249865 "|mips_alu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Zero mips_alu.vhd(19) " "VHDL Process Statement warning at mips_alu.vhd(19): inferring latch(es) for signal or variable \"Zero\", which holds its previous value in one or more paths through the process" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1491500249865 "|mips_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zero mips_alu.vhd(19) " "Inferred latch for \"Zero\" at mips_alu.vhd(19)" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491500249865 "|mips_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[0\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[0\]\" at mips_alu.vhd(19)" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491500249865 "|mips_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[1\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[1\]\" at mips_alu.vhd(19)" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491500249865 "|mips_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[2\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[2\]\" at mips_alu.vhd(19)" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491500249865 "|mips_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[3\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[3\]\" at mips_alu.vhd(19)" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491500249865 "|mips_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[4\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[4\]\" at mips_alu.vhd(19)" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491500249865 "|mips_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[5\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[5\]\" at mips_alu.vhd(19)" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491500249865 "|mips_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[6\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[6\]\" at mips_alu.vhd(19)" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491500249865 "|mips_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[7\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[7\]\" at mips_alu.vhd(19)" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491500249865 "|mips_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[8\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[8\]\" at mips_alu.vhd(19)" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491500249865 "|mips_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[9\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[9\]\" at mips_alu.vhd(19)" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491500249868 "|mips_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[10\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[10\]\" at mips_alu.vhd(19)" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491500249868 "|mips_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[11\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[11\]\" at mips_alu.vhd(19)" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491500249868 "|mips_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[12\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[12\]\" at mips_alu.vhd(19)" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491500249868 "|mips_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[13\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[13\]\" at mips_alu.vhd(19)" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491500249868 "|mips_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[14\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[14\]\" at mips_alu.vhd(19)" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491500249868 "|mips_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[15\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[15\]\" at mips_alu.vhd(19)" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491500249868 "|mips_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[16\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[16\]\" at mips_alu.vhd(19)" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491500249868 "|mips_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[17\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[17\]\" at mips_alu.vhd(19)" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491500249868 "|mips_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[18\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[18\]\" at mips_alu.vhd(19)" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491500249869 "|mips_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[19\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[19\]\" at mips_alu.vhd(19)" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491500249869 "|mips_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[20\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[20\]\" at mips_alu.vhd(19)" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491500249869 "|mips_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[21\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[21\]\" at mips_alu.vhd(19)" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491500249869 "|mips_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[22\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[22\]\" at mips_alu.vhd(19)" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491500249869 "|mips_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[23\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[23\]\" at mips_alu.vhd(19)" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491500249869 "|mips_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[24\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[24\]\" at mips_alu.vhd(19)" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491500249869 "|mips_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[25\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[25\]\" at mips_alu.vhd(19)" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491500249869 "|mips_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[26\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[26\]\" at mips_alu.vhd(19)" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491500249869 "|mips_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[27\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[27\]\" at mips_alu.vhd(19)" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491500249869 "|mips_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[28\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[28\]\" at mips_alu.vhd(19)" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491500249869 "|mips_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[29\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[29\]\" at mips_alu.vhd(19)" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491500249869 "|mips_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[30\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[30\]\" at mips_alu.vhd(19)" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491500249869 "|mips_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[31\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[31\]\" at mips_alu.vhd(19)" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491500249869 "|mips_alu"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Zero\$latch " "Latch Zero\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[3\]" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491500251324 ""}  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491500251324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Result\[0\]\$latch " "Latch ALU_Result\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[0\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[0\]" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491500251324 ""}  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491500251324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Result\[1\]\$latch " "Latch ALU_Result\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[2\]" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491500251324 ""}  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491500251324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Result\[2\]\$latch " "Latch ALU_Result\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[2\]" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491500251325 ""}  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491500251325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Result\[3\]\$latch " "Latch ALU_Result\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[2\]" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491500251325 ""}  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491500251325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Result\[4\]\$latch " "Latch ALU_Result\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[2\]" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491500251325 ""}  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491500251325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Result\[5\]\$latch " "Latch ALU_Result\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[2\]" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491500251325 ""}  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491500251325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Result\[6\]\$latch " "Latch ALU_Result\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[2\]" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491500251326 ""}  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491500251326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Result\[7\]\$latch " "Latch ALU_Result\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[2\]" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491500251326 ""}  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491500251326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Result\[8\]\$latch " "Latch ALU_Result\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[2\]" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491500251328 ""}  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491500251328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Result\[9\]\$latch " "Latch ALU_Result\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[2\]" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491500251328 ""}  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491500251328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Result\[10\]\$latch " "Latch ALU_Result\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[2\]" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491500251328 ""}  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491500251328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Result\[11\]\$latch " "Latch ALU_Result\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[2\]" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491500251328 ""}  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491500251328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Result\[12\]\$latch " "Latch ALU_Result\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[2\]" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491500251329 ""}  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491500251329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Result\[13\]\$latch " "Latch ALU_Result\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[2\]" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491500251329 ""}  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491500251329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Result\[14\]\$latch " "Latch ALU_Result\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[2\]" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491500251329 ""}  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491500251329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Result\[15\]\$latch " "Latch ALU_Result\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[2\]" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491500251329 ""}  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491500251329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Result\[16\]\$latch " "Latch ALU_Result\[16\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[3\]" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491500251329 ""}  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491500251329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Result\[17\]\$latch " "Latch ALU_Result\[17\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[3\]" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491500251329 ""}  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491500251329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Result\[18\]\$latch " "Latch ALU_Result\[18\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[3\]" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491500251330 ""}  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491500251330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Result\[19\]\$latch " "Latch ALU_Result\[19\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[3\]" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491500251330 ""}  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491500251330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Result\[20\]\$latch " "Latch ALU_Result\[20\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[3\]" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491500251330 ""}  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491500251330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Result\[21\]\$latch " "Latch ALU_Result\[21\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[3\]" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491500251330 ""}  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491500251330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Result\[22\]\$latch " "Latch ALU_Result\[22\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[3\]" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491500251330 ""}  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491500251330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Result\[23\]\$latch " "Latch ALU_Result\[23\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[3\]" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491500251330 ""}  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491500251330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Result\[24\]\$latch " "Latch ALU_Result\[24\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[3\]" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491500251331 ""}  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491500251331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Result\[25\]\$latch " "Latch ALU_Result\[25\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[3\]" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491500251331 ""}  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491500251331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Result\[26\]\$latch " "Latch ALU_Result\[26\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[3\]" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491500251331 ""}  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491500251331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Result\[27\]\$latch " "Latch ALU_Result\[27\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[3\]" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491500251331 ""}  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491500251331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Result\[28\]\$latch " "Latch ALU_Result\[28\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[3\]" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491500251331 ""}  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491500251331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Result\[29\]\$latch " "Latch ALU_Result\[29\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[3\]" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491500251331 ""}  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491500251331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Result\[30\]\$latch " "Latch ALU_Result\[30\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[3\]" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491500251331 ""}  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491500251331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Result\[31\]\$latch " "Latch ALU_Result\[31\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[3\]" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491500251332 ""}  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491500251332 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1491500252853 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1491500254047 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491500254047 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "627 " "Implemented 627 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "73 " "Implemented 73 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1491500254219 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1491500254219 ""} { "Info" "ICUT_CUT_TM_LCELLS" "521 " "Implemented 521 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1491500254219 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1491500254219 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 109 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 109 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "742 " "Peak virtual memory: 742 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1491500254278 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 06 13:37:34 2017 " "Processing ended: Thu Apr 06 13:37:34 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1491500254278 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1491500254278 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1491500254278 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1491500254278 ""}
