{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1631499244377 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1631499244384 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 12 19:14:04 2021 " "Processing started: Sun Sep 12 19:14:04 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1631499244384 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499244384 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off play_gif -c play_gif " "Command: quartus_map --read_settings_files=on --write_settings_files=off play_gif -c play_gif" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499244384 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1631499245446 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1631499245446 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "system.qsys " "Elaborating Platform Designer system entity \"system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499252742 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.12.19:14:15 Progress: Loading qsys/system.qsys " "2021.09.12.19:14:15 Progress: Loading qsys/system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499255997 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.12.19:14:16 Progress: Reading input file " "2021.09.12.19:14:16 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499256515 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.12.19:14:16 Progress: Adding altpll_0 \[altpll 18.1\] " "2021.09.12.19:14:16 Progress: Adding altpll_0 \[altpll 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499256587 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.12.19:14:17 Progress: Parameterizing module altpll_0 " "2021.09.12.19:14:17 Progress: Parameterizing module altpll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499257519 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.12.19:14:17 Progress: Adding bridge_0 \[altera_up_external_bus_to_avalon_bridge 18.0\] " "2021.09.12.19:14:17 Progress: Adding bridge_0 \[altera_up_external_bus_to_avalon_bridge 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499257524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.12.19:14:17 Progress: Parameterizing module bridge_0 " "2021.09.12.19:14:17 Progress: Parameterizing module bridge_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499257549 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.12.19:14:17 Progress: Adding clk_0 \[clock_source 18.1\] " "2021.09.12.19:14:17 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499257549 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.12.19:14:17 Progress: Parameterizing module clk_0 " "2021.09.12.19:14:17 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499257669 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.12.19:14:17 Progress: Adding clock_bridge \[altera_clock_bridge 18.1\] " "2021.09.12.19:14:17 Progress: Adding clock_bridge \[altera_clock_bridge 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499257670 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.12.19:14:17 Progress: Parameterizing module clock_bridge " "2021.09.12.19:14:17 Progress: Parameterizing module clock_bridge" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499257684 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.12.19:14:17 Progress: Adding framecount \[altera_avalon_pio 18.1\] " "2021.09.12.19:14:17 Progress: Adding framecount \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499257685 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.12.19:14:17 Progress: Parameterizing module framecount " "2021.09.12.19:14:17 Progress: Parameterizing module framecount" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499257706 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.12.19:14:17 Progress: Adding imagecount \[altera_avalon_pio 18.1\] " "2021.09.12.19:14:17 Progress: Adding imagecount \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499257707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.12.19:14:17 Progress: Parameterizing module imagecount " "2021.09.12.19:14:17 Progress: Parameterizing module imagecount" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499257708 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.12.19:14:17 Progress: Adding jtag_master \[altera_jtag_avalon_master 18.1\] " "2021.09.12.19:14:17 Progress: Adding jtag_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499257711 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.12.19:14:17 Progress: Parameterizing module jtag_master " "2021.09.12.19:14:17 Progress: Parameterizing module jtag_master" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499257724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.12.19:14:17 Progress: Adding sdram_controller \[altera_avalon_new_sdram_controller 18.1\] " "2021.09.12.19:14:17 Progress: Adding sdram_controller \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499257725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.12.19:14:17 Progress: Parameterizing module sdram_controller " "2021.09.12.19:14:17 Progress: Parameterizing module sdram_controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499257744 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.12.19:14:17 Progress: Building connections " "2021.09.12.19:14:17 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499257745 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.12.19:14:17 Progress: Parameterizing connections " "2021.09.12.19:14:17 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499257777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.12.19:14:17 Progress: Validating " "2021.09.12.19:14:17 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499257778 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.12.19:14:18 Progress: Done reading input file " "2021.09.12.19:14:18 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499258838 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System.sdram_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "System.sdram_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499259608 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System: Generating system \"system\" for QUARTUS_SYNTH " "System: Generating system \"system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499260170 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src2 and cmd_mux_002.sink0 " "Inserting clock-crossing logic between cmd_demux_001.src2 and cmd_mux_002.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499261670 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src3 and cmd_mux_003.sink0 " "Inserting clock-crossing logic between cmd_demux_001.src3 and cmd_mux_003.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499261681 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux_001.sink2 " "Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux_001.sink2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499261683 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux_001.sink3 " "Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux_001.sink3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499261688 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between jtag_master_master_to_sdram_controller_s1_cmd_width_adapter.src and cmd_mux.sink1 " "Inserting clock-crossing logic between jtag_master_master_to_sdram_controller_s1_cmd_width_adapter.src and cmd_mux.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499261691 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between sdram_controller_s1_to_jtag_master_master_rsp_width_adapter.src and rsp_mux_001.sink0 " "Inserting clock-crossing logic between sdram_controller_s1_to_jtag_master_master_rsp_width_adapter.src and rsp_mux_001.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499261694 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll_0: \"system\" instantiated altpll \"altpll_0\" " "Altpll_0: \"system\" instantiated altpll \"altpll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499264593 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bridge_0: Starting Generation of External Bus to Avalon Bridge " "Bridge_0: Starting Generation of External Bus to Avalon Bridge" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499264594 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bridge_0: \"system\" instantiated altera_up_external_bus_to_avalon_bridge \"bridge_0\" " "Bridge_0: \"system\" instantiated altera_up_external_bus_to_avalon_bridge \"bridge_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499264629 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Framecount: Starting RTL generation for module 'system_framecount' " "Framecount: Starting RTL generation for module 'system_framecount'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499264651 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Framecount:   Generation command is \[exec D:/apps/intelfpga/quartus/bin64/perl/bin/perl.exe -I D:/apps/intelfpga/quartus/bin64/perl/lib -I D:/apps/intelfpga/quartus/sopc_builder/bin/europa -I D:/apps/intelfpga/quartus/sopc_builder/bin/perl_lib -I D:/apps/intelfpga/quartus/sopc_builder/bin -I D:/apps/intelfpga/quartus/../ip/altera/sopc_builder_ip/common -I D:/apps/intelfpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/apps/intelfpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_framecount --dir=C:/Users/zzyzz/AppData/Local/Temp/alt8883_4699045256631688709.dir/0005_framecount_gen/ --quartus_dir=D:/apps/intelfpga/quartus --verilog --config=C:/Users/zzyzz/AppData/Local/Temp/alt8883_4699045256631688709.dir/0005_framecount_gen//system_framecount_component_configuration.pl  --do_build_sim=0  \] " "Framecount:   Generation command is \[exec D:/apps/intelfpga/quartus/bin64/perl/bin/perl.exe -I D:/apps/intelfpga/quartus/bin64/perl/lib -I D:/apps/intelfpga/quartus/sopc_builder/bin/europa -I D:/apps/intelfpga/quartus/sopc_builder/bin/perl_lib -I D:/apps/intelfpga/quartus/sopc_builder/bin -I D:/apps/intelfpga/quartus/../ip/altera/sopc_builder_ip/common -I D:/apps/intelfpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/apps/intelfpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_framecount --dir=C:/Users/zzyzz/AppData/Local/Temp/alt8883_4699045256631688709.dir/0005_framecount_gen/ --quartus_dir=D:/apps/intelfpga/quartus --verilog --config=C:/Users/zzyzz/AppData/Local/Temp/alt8883_4699045256631688709.dir/0005_framecount_gen//system_framecount_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499264651 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Framecount: Done RTL generation for module 'system_framecount' " "Framecount: Done RTL generation for module 'system_framecount'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499264842 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Framecount: \"system\" instantiated altera_avalon_pio \"framecount\" " "Framecount: \"system\" instantiated altera_avalon_pio \"framecount\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499264846 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_master: \"system\" instantiated altera_jtag_avalon_master \"jtag_master\" " "Jtag_master: \"system\" instantiated altera_jtag_avalon_master \"jtag_master\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499265494 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller: Starting RTL generation for module 'system_sdram_controller' " "Sdram_controller: Starting RTL generation for module 'system_sdram_controller'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499265501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller:   Generation command is \[exec D:/apps/intelfpga/quartus/bin64/perl/bin/perl.exe -I D:/apps/intelfpga/quartus/bin64/perl/lib -I D:/apps/intelfpga/quartus/sopc_builder/bin/europa -I D:/apps/intelfpga/quartus/sopc_builder/bin/perl_lib -I D:/apps/intelfpga/quartus/sopc_builder/bin -I D:/apps/intelfpga/quartus/../ip/altera/sopc_builder_ip/common -I D:/apps/intelfpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/apps/intelfpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=system_sdram_controller --dir=C:/Users/zzyzz/AppData/Local/Temp/alt8883_4699045256631688709.dir/0006_sdram_controller_gen/ --quartus_dir=D:/apps/intelfpga/quartus --verilog --config=C:/Users/zzyzz/AppData/Local/Temp/alt8883_4699045256631688709.dir/0006_sdram_controller_gen//system_sdram_controller_component_configuration.pl  --do_build_sim=0  \] " "Sdram_controller:   Generation command is \[exec D:/apps/intelfpga/quartus/bin64/perl/bin/perl.exe -I D:/apps/intelfpga/quartus/bin64/perl/lib -I D:/apps/intelfpga/quartus/sopc_builder/bin/europa -I D:/apps/intelfpga/quartus/sopc_builder/bin/perl_lib -I D:/apps/intelfpga/quartus/sopc_builder/bin -I D:/apps/intelfpga/quartus/../ip/altera/sopc_builder_ip/common -I D:/apps/intelfpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/apps/intelfpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=system_sdram_controller --dir=C:/Users/zzyzz/AppData/Local/Temp/alt8883_4699045256631688709.dir/0006_sdram_controller_gen/ --quartus_dir=D:/apps/intelfpga/quartus --verilog --config=C:/Users/zzyzz/AppData/Local/Temp/alt8883_4699045256631688709.dir/0006_sdram_controller_gen//system_sdram_controller_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499265501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller: Done RTL generation for module 'system_sdram_controller' " "Sdram_controller: Done RTL generation for module 'system_sdram_controller'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499265876 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller: \"system\" instantiated altera_avalon_new_sdram_controller \"sdram_controller\" " "Sdram_controller: \"system\" instantiated altera_avalon_new_sdram_controller \"sdram_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499265879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499268351 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499268638 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499268921 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499269197 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"system\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499270689 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499270693 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_phy_embedded_in_jtag_master: \"jtag_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\" " "Jtag_phy_embedded_in_jtag_master: \"jtag_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499270697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timing_adt: \"jtag_master\" instantiated timing_adapter \"timing_adt\" " "Timing_adt: \"jtag_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499270704 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo: \"jtag_master\" instantiated altera_avalon_sc_fifo \"fifo\" " "Fifo: \"jtag_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499270706 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p: \"jtag_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\" " "B2p: \"jtag_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499270707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b: \"jtag_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\" " "P2b: \"jtag_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499270709 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Transacto: \"jtag_master\" instantiated altera_avalon_packets_to_master \"transacto\" " "Transacto: \"jtag_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499270711 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p_adapter: \"jtag_master\" instantiated channel_adapter \"b2p_adapter\" " "B2p_adapter: \"jtag_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499270714 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b_adapter: \"jtag_master\" instantiated channel_adapter \"p2b_adapter\" " "P2b_adapter: \"jtag_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499270716 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bridge_0_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"bridge_0_avalon_master_translator\" " "Bridge_0_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"bridge_0_avalon_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499270717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"sdram_controller_s1_translator\" " "Sdram_controller_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"sdram_controller_s1_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499270720 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bridge_0_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"bridge_0_avalon_master_agent\" " "Bridge_0_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"bridge_0_avalon_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499270722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"sdram_controller_s1_agent\" " "Sdram_controller_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"sdram_controller_s1_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499270724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499270732 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499270738 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499270746 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499270752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_master_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"jtag_master_master_limiter\" " "Jtag_master_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"jtag_master_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499270755 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_avalon_sc_fifo.v " "Reusing file D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499270757 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499270757 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_controller_s1_burst_adapter\" " "Sdram_controller_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_controller_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499270761 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_avalon_st_pipeline_stage.sv " "Reusing file D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499270763 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499270764 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499270769 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499270774 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499270782 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499270791 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499270792 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499270797 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499270804 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499270808 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499270818 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499270819 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499270830 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499270831 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bridge_0_avalon_master_to_sdram_controller_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"bridge_0_avalon_master_to_sdram_controller_s1_cmd_width_adapter\" " "Bridge_0_avalon_master_to_sdram_controller_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"bridge_0_avalon_master_to_sdram_controller_s1_cmd_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499270835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_merlin_address_alignment.sv " "Reusing file D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499270835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499270836 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499270839 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_avalon_st_clock_crosser.v " "Reusing file D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_avalon_st_clock_crosser.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499270841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499270841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_std_synchronizer_nocut.v " "Reusing file D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_std_synchronizer_nocut.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499270841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499271374 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499271902 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499271906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499271909 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System: Done \"system\" with 41 modules, 65 files " "System: Done \"system\" with 41 modules, 65 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499271910 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "system.qsys " "Finished elaborating Platform Designer system entity \"system.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499272755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_ram8.v 1 1 " "Found 1 design units, including 1 entities, in source file img_ram8.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_ram8 " "Found entity 1: img_ram8" {  } { { "img_ram8.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/img_ram8.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499272893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499272893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/de10lite-hdl-master/projects/play_gif/hdl/uint_to_float.sv 1 1 " "Found 1 design units, including 1 entities, in source file /de10lite-hdl-master/projects/play_gif/hdl/uint_to_float.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uint_to_float " "Found entity 1: uint_to_float" {  } { { "../hdl/uint_to_float.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/uint_to_float.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499272896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499272896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fall_edge_trigger.v 1 1 " "Found 1 design units, including 1 entities, in source file fall_edge_trigger.v" { { "Info" "ISGN_ENTITY_NAME" "1 rise_edge_trigger " "Found entity 1: rise_edge_trigger" {  } { { "fall_edge_trigger.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fall_edge_trigger.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499272898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499272898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/clock_divider.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499272899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499272899 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "fp_mac.sv(1338) " "Verilog HDL Module Instantiation warning at fp_mac.sv(1338): ignored dangling comma in List of Port Connections" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 1338 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1631499272902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_mac/synthesis/fp_mac.sv 1 1 " "Found 1 design units, including 1 entities, in source file fp_mac/synthesis/fp_mac.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_mac " "Found entity 1: fp_mac" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499272903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499272903 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "fp_mac/synthesis/fp_mac.v " "Can't analyze file -- file fp_mac/synthesis/fp_mac.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1631499272906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_mac/synthesis/submodules/fpoint2_multi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fp_mac/synthesis/submodules/fpoint2_multi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpoint2_multi-fpmulti " "Found design unit 1: fpoint2_multi-fpmulti" {  } { { "fp_mac/synthesis/submodules/fpoint2_multi.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/fpoint2_multi.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273214 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpoint2_multi " "Found entity 1: fpoint2_multi" {  } { { "fp_mac/synthesis/submodules/fpoint2_multi.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/fpoint2_multi.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_mac/synthesis/submodules/fpoint2_multi_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fp_mac/synthesis/submodules/fpoint2_multi_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpoint2_multi_datapath-fp_data_path " "Found design unit 1: fpoint2_multi_datapath-fp_data_path" {  } { { "fp_mac/synthesis/submodules/fpoint2_multi_datapath.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/fpoint2_multi_datapath.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273216 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpoint2_multi_datapath " "Found entity 1: fpoint2_multi_datapath" {  } { { "fp_mac/synthesis/submodules/fpoint2_multi_datapath.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/fpoint2_multi_datapath.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_mac/synthesis/submodules/fpoint2_multi_dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fp_mac/synthesis/submodules/fpoint2_multi_dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpoint2_multi_dspba_library_package (fp_mac) " "Found design unit 1: fpoint2_multi_dspba_library_package (fp_mac)" {  } { { "fp_mac/synthesis/submodules/fpoint2_multi_dspba_library_package.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/fpoint2_multi_dspba_library_package.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_mac/synthesis/submodules/fpoint2_multi_dspba_library.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fp_mac/synthesis/submodules/fpoint2_multi_dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpoint2_multi_dspba_delay-delay " "Found design unit 1: fpoint2_multi_dspba_delay-delay" {  } { { "fp_mac/synthesis/submodules/fpoint2_multi_dspba_library.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/fpoint2_multi_dspba_library.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273219 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpoint2_multi_dspba_delay " "Found entity 1: fpoint2_multi_dspba_delay" {  } { { "fp_mac/synthesis/submodules/fpoint2_multi_dspba_library.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/fpoint2_multi_dspba_library.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_mac/synthesis/submodules/fpaddsub/fpaddsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fp_mac/synthesis/submodules/fpaddsub/fpaddsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPAddSub-normal " "Found design unit 1: FPAddSub-normal" {  } { { "fp_mac/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPAddSub/FPAddSub.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273224 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPAddSub " "Found entity 1: FPAddSub" {  } { { "fp_mac/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPAddSub/FPAddSub.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_mac/synthesis/submodules/fpdiv/fpdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fp_mac/synthesis/submodules/fpdiv/fpdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPDiv-beh " "Found design unit 1: FPDiv-beh" {  } { { "fp_mac/synthesis/submodules/FPDiv/FPDiv.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPDiv/FPDiv.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273226 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPDiv " "Found entity 1: FPDiv" {  } { { "fp_mac/synthesis/submodules/FPDiv/FPDiv.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPDiv/FPDiv.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_mac/synthesis/submodules/fpmult/fpmult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fp_mac/synthesis/submodules/fpmult/fpmult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPMult-normal " "Found design unit 1: FPMult-normal" {  } { { "fp_mac/synthesis/submodules/FPMult/FPMult.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPMult/FPMult.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273229 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPMult " "Found entity 1: FPMult" {  } { { "fp_mac/synthesis/submodules/FPMult/FPMult.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPMult/FPMult.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_mac/synthesis/submodules/inttofloat/inttofloat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fp_mac/synthesis/submodules/inttofloat/inttofloat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IntToFloat-normal " "Found design unit 1: IntToFloat-normal" {  } { { "fp_mac/synthesis/submodules/IntToFloat/IntToFloat.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/IntToFloat/IntToFloat.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273231 ""} { "Info" "ISGN_ENTITY_NAME" "1 IntToFloat " "Found entity 1: IntToFloat" {  } { { "fp_mac/synthesis/submodules/IntToFloat/IntToFloat.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/IntToFloat/IntToFloat.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_mac/synthesis/submodules/floattoint/floattoint.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fp_mac/synthesis/submodules/floattoint/floattoint.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FloatToInt-normal " "Found design unit 1: FloatToInt-normal" {  } { { "fp_mac/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FloatToInt/FloatToInt.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273233 ""} { "Info" "ISGN_ENTITY_NAME" "1 FloatToInt " "Found entity 1: FloatToInt" {  } { { "fp_mac/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FloatToInt/FloatToInt.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_mac/synthesis/submodules/fpsqrt/fpsqrt_safe_path.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fp_mac/synthesis/submodules/fpsqrt/fpsqrt_safe_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPSqrt_safe_path (fp_mac) " "Found design unit 1: FPSqrt_safe_path (fp_mac)" {  } { { "fp_mac/synthesis/submodules/FPSqrt/FPSqrt_safe_path.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPSqrt/FPSqrt_safe_path.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273235 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 FPSqrt_safe_path-body " "Found design unit 2: FPSqrt_safe_path-body" {  } { { "fp_mac/synthesis/submodules/FPSqrt/FPSqrt_safe_path.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPSqrt/FPSqrt_safe_path.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_mac/synthesis/submodules/fpsqrt/fpsqrt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fp_mac/synthesis/submodules/fpsqrt/fpsqrt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPSqrt-normal " "Found design unit 1: FPSqrt-normal" {  } { { "fp_mac/synthesis/submodules/FPSqrt/FPSqrt.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPSqrt/FPSqrt.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273237 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPSqrt " "Found entity 1: FPSqrt" {  } { { "fp_mac/synthesis/submodules/FPSqrt/FPSqrt.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPSqrt/FPSqrt.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273237 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "play_gif2.sv(208) " "Verilog HDL information at play_gif2.sv(208): always construct contains both blocking and non-blocking assignments" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 208 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1631499273239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 play_gif2 " "Found entity 1: play_gif2" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/de10lite-hdl-master/projects/play_gif/hdl/display_output.v 1 1 " "Found 1 design units, including 1 entities, in source file /de10lite-hdl-master/projects/play_gif/hdl/display_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_output " "Found entity 1: display_output" {  } { { "../hdl/display_output.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/display_output.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273243 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../hdl/play_gif.sv " "Can't analyze file -- file ../hdl/play_gif.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1631499273245 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "retry RETRY sdram_reader.sv(100) " "Verilog HDL Declaration information at sdram_reader.sv(100): object \"retry\" differs only in case from object \"RETRY\" in the same scope" {  } { { "../hdl/sdram_reader.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/sdram_reader.sv" 100 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1631499273246 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "read_img_start READ_IMG_START sdram_reader.sv(31) " "Verilog HDL Declaration information at sdram_reader.sv(31): object \"read_img_start\" differs only in case from object \"READ_IMG_START\" in the same scope" {  } { { "../hdl/sdram_reader.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/sdram_reader.sv" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1631499273246 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "read_done READ_DONE sdram_reader.sv(37) " "Verilog HDL Declaration information at sdram_reader.sv(37): object \"read_done\" differs only in case from object \"READ_DONE\" in the same scope" {  } { { "../hdl/sdram_reader.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/sdram_reader.sv" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1631499273246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/de10lite-hdl-master/projects/play_gif/hdl/sdram_reader.sv 1 1 " "Found 1 design units, including 1 entities, in source file /de10lite-hdl-master/projects/play_gif/hdl/sdram_reader.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_reader " "Found entity 1: sdram_reader" {  } { { "../hdl/sdram_reader.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/sdram_reader.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273247 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "out OUT simple_mlp.sv(29) " "Verilog HDL Declaration information at simple_mlp.sv(29): object \"out\" differs only in case from object \"OUT\" in the same scope" {  } { { "../hdl/simple_mlp.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/simple_mlp.sv" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1631499273248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/de10lite-hdl-master/projects/play_gif/hdl/simple_mlp.sv 1 1 " "Found 1 design units, including 1 entities, in source file /de10lite-hdl-master/projects/play_gif/hdl/simple_mlp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_mlp " "Found entity 1: simple_mlp" {  } { { "../hdl/simple_mlp.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/simple_mlp.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalonbridge_pipe_stage_buffered.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalonbridge_pipe_stage_buffered.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalonbridge_pipe_stage_buffered " "Found entity 1: avalonbridge_pipe_stage_buffered" {  } { { "avalonbridge_pipe_stage_buffered.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/avalonbridge_pipe_stage_buffered.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hidden_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file hidden_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hidden_ram " "Found entity 1: hidden_ram" {  } { { "hidden_ram.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/hidden_ram.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_i_multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_i_multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_i_multiplier " "Found entity 1: fifo_i_multiplier" {  } { { "fifo_i_multiplier.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fifo_i_multiplier.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "macacc.v 1 1 " "Found 1 design units, including 1 entities, in source file macacc.v" { { "Info" "ISGN_ENTITY_NAME" "1 macacc " "Found entity 1: macacc" {  } { { "macacc.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/macacc.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "macacc/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file macacc/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (macacc) " "Found design unit 1: dspba_library_package (macacc)" {  } { { "macacc/dspba_library_package.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/macacc/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "macacc/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file macacc/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "macacc/dspba_library.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/macacc/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273260 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "macacc/dspba_library.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/macacc/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273260 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "macacc/dspba_library.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/macacc/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273260 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "macacc/dspba_library.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/macacc/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273260 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "macacc/dspba_library.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/macacc/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273260 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "macacc/dspba_library.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/macacc/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "macacc/macacc_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file macacc/macacc_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 macacc_0002-normal " "Found design unit 1: macacc_0002-normal" {  } { { "macacc/macacc_0002.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/macacc/macacc_0002.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273263 ""} { "Info" "ISGN_ENTITY_NAME" "1 macacc_0002 " "Found entity 1: macacc_0002" {  } { { "macacc/macacc_0002.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/macacc/macacc_0002.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273263 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "img_ram_test.sv " "Can't analyze file -- file img_ram_test.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1631499273265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hid_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file hid_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hid_ram " "Found entity 1: hid_ram" {  } { { "hid_ram.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/hid_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file output_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 output_ram " "Found entity 1: output_ram" {  } { { "output_ram.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/output_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fptest.v 1 1 " "Found 1 design units, including 1 entities, in source file fptest.v" { { "Info" "ISGN_ENTITY_NAME" "1 fptest " "Found entity 1: fptest" {  } { { "fptest.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fptest.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fptest/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fptest/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (fptest) " "Found design unit 1: dspba_library_package (fptest)" {  } { { "fptest/dspba_library_package.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fptest/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fptest/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file fptest/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "fptest/dspba_library.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fptest/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273275 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "fptest/dspba_library.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fptest/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273275 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "fptest/dspba_library.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fptest/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273275 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "fptest/dspba_library.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fptest/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273275 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "fptest/dspba_library.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fptest/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273275 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "fptest/dspba_library.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fptest/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fptest/fptest_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fptest/fptest_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fptest_0002-normal " "Found design unit 1: fptest_0002-normal" {  } { { "fptest/fptest_0002.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fptest/fptest_0002.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273277 ""} { "Info" "ISGN_ENTITY_NAME" "1 fptest_0002 " "Found entity 1: fptest_0002" {  } { { "fptest/fptest_0002.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fptest/fptest_0002.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "obs.sv 1 1 " "Found 1 design units, including 1 entities, in source file obs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 obs " "Found entity 1: obs" {  } { { "obs.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/obs.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_max.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_max.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_max " "Found entity 1: fp_max" {  } { { "fp_max.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_max.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_max/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fp_max/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (fp_max) " "Found design unit 1: dspba_library_package (fp_max)" {  } { { "fp_max/dspba_library_package.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_max/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_max/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file fp_max/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "fp_max/dspba_library.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_max/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273284 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "fp_max/dspba_library.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_max/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273284 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "fp_max/dspba_library.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_max/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273284 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "fp_max/dspba_library.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_max/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273284 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "fp_max/dspba_library.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_max/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273284 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "fp_max/dspba_library.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_max/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_max/fp_max_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fp_max/fp_max_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_max_0002-normal " "Found design unit 1: fp_max_0002-normal" {  } { { "fp_max/fp_max_0002.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_max/fp_max_0002.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273286 ""} { "Info" "ISGN_ENTITY_NAME" "1 fp_max_0002 " "Found entity 1: fp_max_0002" {  } { { "fp_max/fp_max_0002.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_max/fp_max_0002.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/system/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "db/ip/system/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273291 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "db/ip/system/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273291 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "db/ip/system/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273291 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "db/ip/system/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273291 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "db/ip/system/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273291 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "db/ip/system/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273291 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "db/ip/system/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/system/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "db/ip/system/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/system/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "db/ip/system/submodules/altera_avalon_st_idle_inserter.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "db/ip/system/submodules/altera_avalon_st_idle_remover.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "db/ip/system/submodules/altera_avalon_st_jtag_interface.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "db/ip/system/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/system/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/system/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/system/submodules/altera_default_burst_converter.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/system/submodules/altera_incr_burst_converter.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/system/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "db/ip/system/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273317 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "db/ip/system/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273317 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "db/ip/system/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "db/ip/system/submodules/altera_jtag_sld_node.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "db/ip/system/submodules/altera_jtag_streaming.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/system/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/system/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273326 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/system/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273333 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273333 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273333 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273333 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273333 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1631499273337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/system/submodules/altera_merlin_master_agent.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/system/submodules/altera_merlin_master_translator.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/system/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273348 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/system/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/system/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/system/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/system/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/system/submodules/altera_reset_controller.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/system/submodules/altera_reset_synchronizer.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/system/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273364 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/system/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1631499273365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/system/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/system/submodules/system_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_altpll_0_dffpipe_l2c " "Found entity 1: system_altpll_0_dffpipe_l2c" {  } { { "db/ip/system/submodules/system_altpll_0.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273370 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_altpll_0_stdsync_sv6 " "Found entity 2: system_altpll_0_stdsync_sv6" {  } { { "db/ip/system/submodules/system_altpll_0.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273370 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_altpll_0_altpll_82g2 " "Found entity 3: system_altpll_0_altpll_82g2" {  } { { "db/ip/system/submodules/system_altpll_0.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273370 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_altpll_0 " "Found entity 4: system_altpll_0" {  } { { "db/ip/system/submodules/system_altpll_0.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_altpll_0.v" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_bridge_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_bridge_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_bridge_0 " "Found entity 1: system_bridge_0" {  } { { "db/ip/system/submodules/system_bridge_0.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_bridge_0.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_framecount.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_framecount.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_framecount " "Found entity 1: system_framecount" {  } { { "db/ip/system/submodules/system_framecount.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_framecount.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_jtag_master.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_jtag_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_jtag_master " "Found entity 1: system_jtag_master" {  } { { "db/ip/system/submodules/system_jtag_master.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_jtag_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_jtag_master_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_jtag_master_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_jtag_master_b2p_adapter " "Found entity 1: system_jtag_master_b2p_adapter" {  } { { "db/ip/system/submodules/system_jtag_master_b2p_adapter.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_jtag_master_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_jtag_master_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_jtag_master_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_jtag_master_p2b_adapter " "Found entity 1: system_jtag_master_p2b_adapter" {  } { { "db/ip/system/submodules/system_jtag_master_p2b_adapter.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_jtag_master_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_jtag_master_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_jtag_master_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_jtag_master_timing_adt " "Found entity 1: system_jtag_master_timing_adt" {  } { { "db/ip/system/submodules/system_jtag_master_timing_adt.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_jtag_master_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0 " "Found entity 1: system_mm_interconnect_0" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: system_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: system_mm_interconnect_0_avalon_st_adapter_001" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_demux " "Found entity 1: system_mm_interconnect_0_cmd_demux" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: system_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_mux " "Found entity 1: system_mm_interconnect_0_cmd_mux" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_mux_001 " "Found entity 1: system_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273403 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1631499273404 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1631499273404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_default_decode " "Found entity 1: system_mm_interconnect_0_router_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273406 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router " "Found entity 2: system_mm_interconnect_0_router" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273406 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1631499273407 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1631499273407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_001_default_decode " "Found entity 1: system_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273408 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_001 " "Found entity 2: system_mm_interconnect_0_router_001" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273408 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1631499273410 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1631499273410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_002_default_decode " "Found entity 1: system_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273412 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_002 " "Found entity 2: system_mm_interconnect_0_router_002" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273412 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1631499273413 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1631499273413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_003_default_decode " "Found entity 1: system_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273414 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_003 " "Found entity 2: system_mm_interconnect_0_router_003" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_demux " "Found entity 1: system_mm_interconnect_0_rsp_demux" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_demux_001 " "Found entity 1: system_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_001.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_demux_002 " "Found entity 1: system_mm_interconnect_0_rsp_demux_002" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_002.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_mux " "Found entity 1: system_mm_interconnect_0_rsp_mux" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: system_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_sdram_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_sdram_controller_input_efifo_module " "Found entity 1: system_sdram_controller_input_efifo_module" {  } { { "db/ip/system/submodules/system_sdram_controller.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_sdram_controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273427 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_sdram_controller " "Found entity 2: system_sdram_controller" {  } { { "db/ip/system/submodules/system_sdram_controller.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_sdram_controller.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273427 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "system_sdram_controller_test_component.v(236) " "Verilog HDL warning at system_sdram_controller_test_component.v(236): extended using \"x\" or \"z\"" {  } { { "db/ip/system/submodules/system_sdram_controller_test_component.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_sdram_controller_test_component.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1631499273429 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "system_sdram_controller_test_component.v(237) " "Verilog HDL warning at system_sdram_controller_test_component.v(237): extended using \"x\" or \"z\"" {  } { { "db/ip/system/submodules/system_sdram_controller_test_component.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_sdram_controller_test_component.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1631499273429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_sdram_controller_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_sdram_controller_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_sdram_controller_test_component_ram_module " "Found entity 1: system_sdram_controller_test_component_ram_module" {  } { { "db/ip/system/submodules/system_sdram_controller_test_component.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_sdram_controller_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273431 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_sdram_controller_test_component " "Found entity 2: system_sdram_controller_test_component" {  } { { "db/ip/system/submodules/system_sdram_controller_test_component.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_sdram_controller_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/system.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/system.v" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "db/ip/system/system.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499273433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499273433 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "count_ho_ob fp_mac.sv(57) " "Verilog HDL Implicit Net warning at fp_mac.sv(57): created implicit net for \"count_ho_ob\"" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499273464 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "edge_det_READ fp_mac.sv(129) " "Verilog HDL Implicit Net warning at fp_mac.sv(129): created implicit net for \"edge_det_READ\"" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 129 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499273464 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "start_add fp_mac.sv(1225) " "Verilog HDL Implicit Net warning at fp_mac.sv(1225): created implicit net for \"start_add\"" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 1225 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499273465 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "done_add1 fp_mac.sv(1226) " "Verilog HDL Implicit Net warning at fp_mac.sv(1226): created implicit net for \"done_add1\"" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 1226 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499273465 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "done_add2 fp_mac.sv(1243) " "Verilog HDL Implicit Net warning at fp_mac.sv(1243): created implicit net for \"done_add2\"" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 1243 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499273465 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "done_add3 fp_mac.sv(1260) " "Verilog HDL Implicit Net warning at fp_mac.sv(1260): created implicit net for \"done_add3\"" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 1260 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499273465 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "done_add4 fp_mac.sv(1277) " "Verilog HDL Implicit Net warning at fp_mac.sv(1277): created implicit net for \"done_add4\"" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 1277 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499273465 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "max_frame_count play_gif2.sv(290) " "Verilog HDL Implicit Net warning at play_gif2.sv(290): created implicit net for \"max_frame_count\"" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 290 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499273465 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "max_image_count play_gif2.sv(291) " "Verilog HDL Implicit Net warning at play_gif2.sv(291): created implicit net for \"max_image_count\"" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 291 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499273465 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "usedw play_gif2.sv(410) " "Verilog HDL Implicit Net warning at play_gif2.sv(410): created implicit net for \"usedw\"" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 410 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499273465 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_reader sdram_reader.sv(79) " "Verilog HDL Parameter Declaration warning at sdram_reader.sv(79): Parameter Declaration in module \"sdram_reader\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../hdl/sdram_reader.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/sdram_reader.sv" 79 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1631499273470 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_reader sdram_reader.sv(80) " "Verilog HDL Parameter Declaration warning at sdram_reader.sv(80): Parameter Declaration in module \"sdram_reader\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../hdl/sdram_reader.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/sdram_reader.sv" 80 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1631499273470 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_reader sdram_reader.sv(81) " "Verilog HDL Parameter Declaration warning at sdram_reader.sv(81): Parameter Declaration in module \"sdram_reader\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../hdl/sdram_reader.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/sdram_reader.sv" 81 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1631499273470 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_reader sdram_reader.sv(82) " "Verilog HDL Parameter Declaration warning at sdram_reader.sv(82): Parameter Declaration in module \"sdram_reader\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../hdl/sdram_reader.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/sdram_reader.sv" 82 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1631499273470 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_reader sdram_reader.sv(83) " "Verilog HDL Parameter Declaration warning at sdram_reader.sv(83): Parameter Declaration in module \"sdram_reader\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../hdl/sdram_reader.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/sdram_reader.sv" 83 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1631499273470 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_reader sdram_reader.sv(84) " "Verilog HDL Parameter Declaration warning at sdram_reader.sv(84): Parameter Declaration in module \"sdram_reader\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../hdl/sdram_reader.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/sdram_reader.sv" 84 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1631499273470 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_reader sdram_reader.sv(85) " "Verilog HDL Parameter Declaration warning at sdram_reader.sv(85): Parameter Declaration in module \"sdram_reader\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../hdl/sdram_reader.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/sdram_reader.sv" 85 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1631499273470 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_reader sdram_reader.sv(86) " "Verilog HDL Parameter Declaration warning at sdram_reader.sv(86): Parameter Declaration in module \"sdram_reader\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../hdl/sdram_reader.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/sdram_reader.sv" 86 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1631499273470 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_reader sdram_reader.sv(88) " "Verilog HDL Parameter Declaration warning at sdram_reader.sv(88): Parameter Declaration in module \"sdram_reader\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../hdl/sdram_reader.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/sdram_reader.sv" 88 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1631499273470 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_reader sdram_reader.sv(89) " "Verilog HDL Parameter Declaration warning at sdram_reader.sv(89): Parameter Declaration in module \"sdram_reader\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../hdl/sdram_reader.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/sdram_reader.sv" 89 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1631499273470 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_reader sdram_reader.sv(90) " "Verilog HDL Parameter Declaration warning at sdram_reader.sv(90): Parameter Declaration in module \"sdram_reader\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../hdl/sdram_reader.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/sdram_reader.sv" 90 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1631499273470 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_reader sdram_reader.sv(92) " "Verilog HDL Parameter Declaration warning at sdram_reader.sv(92): Parameter Declaration in module \"sdram_reader\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../hdl/sdram_reader.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/sdram_reader.sv" 92 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1631499273470 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_reader sdram_reader.sv(93) " "Verilog HDL Parameter Declaration warning at sdram_reader.sv(93): Parameter Declaration in module \"sdram_reader\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../hdl/sdram_reader.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/sdram_reader.sv" 93 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1631499273470 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_reader sdram_reader.sv(94) " "Verilog HDL Parameter Declaration warning at sdram_reader.sv(94): Parameter Declaration in module \"sdram_reader\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../hdl/sdram_reader.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/sdram_reader.sv" 94 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1631499273470 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_reader sdram_reader.sv(101) " "Verilog HDL Parameter Declaration warning at sdram_reader.sv(101): Parameter Declaration in module \"sdram_reader\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../hdl/sdram_reader.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/sdram_reader.sv" 101 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1631499273470 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "simple_mlp simple_mlp.sv(35) " "Verilog HDL Parameter Declaration warning at simple_mlp.sv(35): Parameter Declaration in module \"simple_mlp\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../hdl/simple_mlp.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/simple_mlp.sv" 35 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1631499273471 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "simple_mlp simple_mlp.sv(36) " "Verilog HDL Parameter Declaration warning at simple_mlp.sv(36): Parameter Declaration in module \"simple_mlp\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../hdl/simple_mlp.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/simple_mlp.sv" 36 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1631499273471 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_sdram_controller.v(318) " "Verilog HDL or VHDL warning at system_sdram_controller.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/system/submodules/system_sdram_controller.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_sdram_controller.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1631499273507 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_sdram_controller.v(328) " "Verilog HDL or VHDL warning at system_sdram_controller.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/system/submodules/system_sdram_controller.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_sdram_controller.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1631499273507 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_sdram_controller.v(338) " "Verilog HDL or VHDL warning at system_sdram_controller.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/system/submodules/system_sdram_controller.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_sdram_controller.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1631499273507 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_sdram_controller.v(682) " "Verilog HDL or VHDL warning at system_sdram_controller.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/system/submodules/system_sdram_controller.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_sdram_controller.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1631499273508 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "play_gif2 " "Elaborating entity \"play_gif2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1631499273695 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "din_fp play_gif2.sv(144) " "Verilog HDL or VHDL warning at play_gif2.sv(144): object \"din_fp\" assigned a value but never read" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631499273696 "|play_gif2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_bias play_gif2.sv(160) " "Verilog HDL or VHDL warning at play_gif2.sv(160): object \"address_bias\" assigned a value but never read" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631499273696 "|play_gif2"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "address_bias_next play_gif2.sv(160) " "Verilog HDL warning at play_gif2.sv(160): object address_bias_next used but never assigned" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 160 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1631499273696 "|play_gif2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_ff play_gif2.sv(169) " "Verilog HDL or VHDL warning at play_gif2.sv(169): object \"read_ff\" assigned a value but never read" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 169 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631499273696 "|play_gif2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "next_img play_gif2.sv(169) " "Verilog HDL or VHDL warning at play_gif2.sv(169): object \"next_img\" assigned a value but never read" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 169 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631499273696 "|play_gif2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_ram play_gif2.sv(198) " "Verilog HDL or VHDL warning at play_gif2.sv(198): object \"read_ram\" assigned a value but never read" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631499273696 "|play_gif2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_store play_gif2.sv(200) " "Verilog HDL or VHDL warning at play_gif2.sv(200): object \"data_store\" assigned a value but never read" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 200 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631499273696 "|play_gif2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 play_gif2.sv(186) " "Verilog HDL assignment warning at play_gif2.sv(186): truncated value with size 32 to match size of target (1)" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631499273697 "|play_gif2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 play_gif2.sv(192) " "Verilog HDL assignment warning at play_gif2.sv(192): truncated value with size 32 to match size of target (4)" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631499273697 "|play_gif2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 play_gif2.sv(211) " "Verilog HDL assignment warning at play_gif2.sv(211): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631499273697 "|play_gif2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B play_gif2.sv(33) " "Output port \"VGA_B\" at play_gif2.sv(33) has no driver" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1631499273702 "|play_gif2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G play_gif2.sv(34) " "Output port \"VGA_G\" at play_gif2.sv(34) has no driver" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1631499273702 "|play_gif2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R play_gif2.sv(36) " "Output port \"VGA_R\" at play_gif2.sv(36) has no driver" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1631499273702 "|play_gif2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data play_gif2.sv(41) " "Output port \"data\" at play_gif2.sv(41) has no driver" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1631499273702 "|play_gif2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS play_gif2.sv(35) " "Output port \"VGA_HS\" at play_gif2.sv(35) has no driver" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1631499273702 "|play_gif2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS play_gif2.sv(37) " "Output port \"VGA_VS\" at play_gif2.sv(37) has no driver" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1631499273702 "|play_gif2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "intf_read play_gif2.sv(44) " "Output port \"intf_read\" at play_gif2.sv(44) has no driver" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1631499273702 "|play_gif2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system system:u0 " "Elaborating entity \"system\" for hierarchy \"system:u0\"" {  } { { "../hdl/play_gif2.sv" "u0" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499273716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_altpll_0 system:u0\|system_altpll_0:altpll_0 " "Elaborating entity \"system_altpll_0\" for hierarchy \"system:u0\|system_altpll_0:altpll_0\"" {  } { { "db/ip/system/system.v" "altpll_0" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/system.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499273739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_altpll_0_stdsync_sv6 system:u0\|system_altpll_0:altpll_0\|system_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"system_altpll_0_stdsync_sv6\" for hierarchy \"system:u0\|system_altpll_0:altpll_0\|system_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "db/ip/system/submodules/system_altpll_0.v" "stdsync2" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_altpll_0.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499273747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_altpll_0_dffpipe_l2c system:u0\|system_altpll_0:altpll_0\|system_altpll_0_stdsync_sv6:stdsync2\|system_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"system_altpll_0_dffpipe_l2c\" for hierarchy \"system:u0\|system_altpll_0:altpll_0\|system_altpll_0_stdsync_sv6:stdsync2\|system_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/system/submodules/system_altpll_0.v" "dffpipe3" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_altpll_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499273751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_altpll_0_altpll_82g2 system:u0\|system_altpll_0:altpll_0\|system_altpll_0_altpll_82g2:sd1 " "Elaborating entity \"system_altpll_0_altpll_82g2\" for hierarchy \"system:u0\|system_altpll_0:altpll_0\|system_altpll_0_altpll_82g2:sd1\"" {  } { { "db/ip/system/submodules/system_altpll_0.v" "sd1" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_altpll_0.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499273758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bridge_0 system:u0\|system_bridge_0:bridge_0 " "Elaborating entity \"system_bridge_0\" for hierarchy \"system:u0\|system_bridge_0:bridge_0\"" {  } { { "db/ip/system/system.v" "bridge_0" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/system.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499273766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_framecount system:u0\|system_framecount:framecount " "Elaborating entity \"system_framecount\" for hierarchy \"system:u0\|system_framecount:framecount\"" {  } { { "db/ip/system/system.v" "framecount" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/system.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499273774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_jtag_master system:u0\|system_jtag_master:jtag_master " "Elaborating entity \"system_jtag_master\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\"" {  } { { "db/ip/system/system.v" "jtag_master" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/system.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499273783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "db/ip/system/submodules/system_jtag_master.v" "jtag_phy_embedded_in_jtag_master" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_jtag_master.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499273796 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mgmt_channel\[0\] altera_avalon_st_jtag_interface.v(68) " "Output port \"mgmt_channel\[0\]\" at altera_avalon_st_jtag_interface.v(68) has no driver" {  } { { "db/ip/system/submodules/altera_avalon_st_jtag_interface.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_avalon_st_jtag_interface.v" 68 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1631499273796 "|play_gif2|system:u0|system_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "debug_reset altera_avalon_st_jtag_interface.v(66) " "Output port \"debug_reset\" at altera_avalon_st_jtag_interface.v(66) has no driver" {  } { { "db/ip/system/submodules/altera_avalon_st_jtag_interface.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_avalon_st_jtag_interface.v" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1631499273797 "|play_gif2|system:u0|system_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mgmt_valid altera_avalon_st_jtag_interface.v(67) " "Output port \"mgmt_valid\" at altera_avalon_st_jtag_interface.v(67) has no driver" {  } { { "db/ip/system/submodules/altera_avalon_st_jtag_interface.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_avalon_st_jtag_interface.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1631499273797 "|play_gif2|system:u0|system_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mgmt_data altera_avalon_st_jtag_interface.v(70) " "Output port \"mgmt_data\" at altera_avalon_st_jtag_interface.v(70) has no driver" {  } { { "db/ip/system/submodules/altera_avalon_st_jtag_interface.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_avalon_st_jtag_interface.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1631499273797 "|play_gif2|system:u0|system_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "db/ip/system/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499273802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "db/ip/system/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499273825 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "db/ip/system/submodules/altera_jtag_sld_node.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499273830 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499273830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499273830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499273830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499273830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499273830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499273830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499273830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499273830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499273830 ""}  } { { "db/ip/system/submodules/altera_jtag_sld_node.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631499273830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/apps/intelfpga/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499273833 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/apps/intelfpga/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/system/submodules/altera_jtag_sld_node.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499273838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/apps/intelfpga/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499273937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/apps/intelfpga/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499274087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\"" {  } { { "db/ip/system/submodules/altera_avalon_st_jtag_interface.v" "pli_mode.jtag_dc_streaming" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_avalon_st_jtag_interface.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499274146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "db/ip/system/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499274172 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "db/ip/system/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499274178 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499274178 ""}  } { { "db/ip/system/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631499274178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "db/ip/system/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499274182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "db/ip/system/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499274228 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "db/ip/system/submodules/altera_jtag_streaming.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499274234 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499274234 ""}  } { { "db/ip/system/submodules/altera_jtag_streaming.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631499274234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "db/ip/system/submodules/altera_jtag_streaming.v" "idle_remover" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499274237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "db/ip/system/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499274243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "db/ip/system/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499274251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/system/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499274260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "db/ip/system/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499274268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "db/ip/system/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499274275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "db/ip/system/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499274283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "db/ip/system/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499274291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_jtag_master_timing_adt system:u0\|system_jtag_master:jtag_master\|system_jtag_master_timing_adt:timing_adt " "Elaborating entity \"system_jtag_master_timing_adt\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|system_jtag_master_timing_adt:timing_adt\"" {  } { { "db/ip/system/submodules/system_jtag_master.v" "timing_adt" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_jtag_master.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499274302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:u0\|system_jtag_master:jtag_master\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_sc_fifo:fifo\"" {  } { { "db/ip/system/submodules/system_jtag_master.v" "fifo" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_jtag_master.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499274307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "db/ip/system/submodules/system_jtag_master.v" "b2p" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_jtag_master.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499274323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "db/ip/system/submodules/system_jtag_master.v" "p2b" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_jtag_master.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499274332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master system:u0\|system_jtag_master:jtag_master\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_packets_to_master:transacto\"" {  } { { "db/ip/system/submodules/system_jtag_master.v" "transacto" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_jtag_master.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499274345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master system:u0\|system_jtag_master:jtag_master\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "db/ip/system/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499274353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_jtag_master_b2p_adapter system:u0\|system_jtag_master:jtag_master\|system_jtag_master_b2p_adapter:b2p_adapter " "Elaborating entity \"system_jtag_master_b2p_adapter\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|system_jtag_master_b2p_adapter:b2p_adapter\"" {  } { { "db/ip/system/submodules/system_jtag_master.v" "b2p_adapter" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_jtag_master.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499274391 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel system_jtag_master_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at system_jtag_master_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "db/ip/system/submodules/system_jtag_master_b2p_adapter.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_jtag_master_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631499274392 "|play_gif2|system:u0|system_jtag_master:jtag_master|system_jtag_master_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 system_jtag_master_b2p_adapter.sv(90) " "Verilog HDL assignment warning at system_jtag_master_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "db/ip/system/submodules/system_jtag_master_b2p_adapter.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_jtag_master_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631499274392 "|play_gif2|system:u0|system_jtag_master:jtag_master|system_jtag_master_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_jtag_master_p2b_adapter system:u0\|system_jtag_master:jtag_master\|system_jtag_master_p2b_adapter:p2b_adapter " "Elaborating entity \"system_jtag_master_p2b_adapter\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|system_jtag_master_p2b_adapter:p2b_adapter\"" {  } { { "db/ip/system/submodules/system_jtag_master.v" "p2b_adapter" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_jtag_master.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499274398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system:u0\|system_jtag_master:jtag_master\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/system/submodules/system_jtag_master.v" "rst_controller" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_jtag_master.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499274403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer system:u0\|system_jtag_master:jtag_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/system/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499274410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer system:u0\|system_jtag_master:jtag_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/system/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499274416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_sdram_controller system:u0\|system_sdram_controller:sdram_controller " "Elaborating entity \"system_sdram_controller\" for hierarchy \"system:u0\|system_sdram_controller:sdram_controller\"" {  } { { "db/ip/system/system.v" "sdram_controller" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/system.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499274424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_sdram_controller_input_efifo_module system:u0\|system_sdram_controller:sdram_controller\|system_sdram_controller_input_efifo_module:the_system_sdram_controller_input_efifo_module " "Elaborating entity \"system_sdram_controller_input_efifo_module\" for hierarchy \"system:u0\|system_sdram_controller:sdram_controller\|system_sdram_controller_input_efifo_module:the_system_sdram_controller_input_efifo_module\"" {  } { { "db/ip/system/submodules/system_sdram_controller.v" "the_system_sdram_controller_input_efifo_module" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_sdram_controller.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499274468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0 system:u0\|system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"system_mm_interconnect_0\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/system/system.v" "mm_interconnect_0" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/system.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499274481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:bridge_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:bridge_0_avalon_master_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "bridge_0_avalon_master_translator" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0.v" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499274674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:jtag_master_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:jtag_master_master_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "jtag_master_master_translator" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0.v" 562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499274691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_s1_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "sdram_controller_s1_translator" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0.v" 626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499274702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "altpll_0_pll_slave_translator" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0.v" 690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499274714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:framecount_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:framecount_s1_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "framecount_s1_translator" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0.v" 754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499274726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:bridge_0_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:bridge_0_avalon_master_agent\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "bridge_0_avalon_master_agent" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0.v" 899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499274745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:jtag_master_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:jtag_master_master_agent\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "jtag_master_master_agent" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0.v" 980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499274760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "sdram_controller_s1_agent" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0.v" 1064 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499274771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499274785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "sdram_controller_s1_agent_rsp_fifo" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0.v" 1105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499274803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "sdram_controller_s1_agent_rdata_fifo" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0.v" 1146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499274863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:altpll_0_pll_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:altpll_0_pll_slave_agent\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "altpll_0_pll_slave_agent" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0.v" 1230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499274876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:altpll_0_pll_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:altpll_0_pll_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499274892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "altpll_0_pll_slave_agent_rsp_fifo" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0.v" 1271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499274906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "altpll_0_pll_slave_agent_rdata_fifo" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0.v" 1312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499274932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router:router " "Elaborating entity \"system_mm_interconnect_0_router\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router:router\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0.v" 1660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499274962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_default_decode system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router:router\|system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_default_decode\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router:router\|system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499274982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_001 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"system_mm_interconnect_0_router_001\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router_001" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0.v" 1676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499274989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_001_default_decode system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_001:router_001\|system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_001:router_001\|system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499275006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_002 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"system_mm_interconnect_0_router_002\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router_002" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0.v" 1692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499275013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_002_default_decode system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_002:router_002\|system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_002:router_002\|system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499275021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_003 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"system_mm_interconnect_0_router_003\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router_003" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0.v" 1708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499275027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_003_default_decode system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_003:router_003\|system_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_003_default_decode\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_003:router_003\|system_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499275035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:jtag_master_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:jtag_master_master_limiter\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "jtag_master_master_limiter" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0.v" 1790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499275049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "sdram_controller_s1_burst_adapter" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0.v" 1840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499275064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499275072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_demux system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"system_mm_interconnect_0_cmd_demux\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cmd_demux" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0.v" 1857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499275080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_demux_001 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0.v" 1892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499275092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_mux system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"system_mm_interconnect_0_cmd_mux\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cmd_mux" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0.v" 1915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499275103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499275115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499275120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_mux_001 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"system_mm_interconnect_0_cmd_mux_001\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cmd_mux_001" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0.v" 1932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499275127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_demux system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"system_mm_interconnect_0_rsp_demux\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "rsp_demux" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499275139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_demux_001 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"system_mm_interconnect_0_rsp_demux_001\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "rsp_demux_001" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0.v" 2006 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499275149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_demux_002 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"system_mm_interconnect_0_rsp_demux_002\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "rsp_demux_002" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0.v" 2023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499275157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_mux system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"system_mm_interconnect_0_rsp_mux\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "rsp_mux" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0.v" 2057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499275168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_mux_001 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499275177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499275196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499275202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:bridge_0_avalon_master_to_sdram_controller_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:bridge_0_avalon_master_to_sdram_controller_s1_cmd_width_adapter\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "bridge_0_avalon_master_to_sdram_controller_s1_cmd_width_adapter" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0.v" 2158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499275209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:jtag_master_master_to_sdram_controller_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:jtag_master_master_to_sdram_controller_s1_cmd_width_adapter\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "jtag_master_master_to_sdram_controller_s1_cmd_width_adapter" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0.v" 2224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499275247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_to_bridge_0_avalon_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_to_bridge_0_avalon_master_rsp_width_adapter\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "sdram_controller_s1_to_bridge_0_avalon_master_rsp_width_adapter" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0.v" 2290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499275272 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/system/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631499275279 "|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_bridge_0_avalon_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/system/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631499275281 "|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_bridge_0_avalon_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/system/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631499275281 "|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_bridge_0_avalon_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_to_jtag_master_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_to_jtag_master_master_rsp_width_adapter\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "sdram_controller_s1_to_jtag_master_master_rsp_width_adapter" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0.v" 2356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499275327 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/system/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631499275334 "|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_jtag_master_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/system/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631499275335 "|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_jtag_master_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/system/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631499275335 "|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_jtag_master_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "crosser" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0.v" 2390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499275364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499275373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/system/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499275417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_004 " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_004\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "crosser_004" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0.v" 2526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499275448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_004\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_004\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499275457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_avalon_st_adapter system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0.v" 2589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499275509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499275515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_avalon_st_adapter_001 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"system_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0.v" 2618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499275522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499275529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_reader sdram_reader:u2 " "Elaborating entity \"sdram_reader\" for hierarchy \"sdram_reader:u2\"" {  } { { "../hdl/play_gif2.sv" "u2" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499275562 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_ram sdram_reader.sv(62) " "Verilog HDL or VHDL warning at sdram_reader.sv(62): object \"read_ram\" assigned a value but never read" {  } { { "../hdl/sdram_reader.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/sdram_reader.sv" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631499275563 "|play_gif2|sdram_reader:u2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fifo_full_test sdram_reader.sv(67) " "Verilog HDL or VHDL warning at sdram_reader.sv(67): object \"fifo_full_test\" assigned a value but never read" {  } { { "../hdl/sdram_reader.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/sdram_reader.sv" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631499275563 "|play_gif2|sdram_reader:u2"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "data_weight sdram_reader.sv(97) " "Verilog HDL warning at sdram_reader.sv(97): object data_weight used but never assigned" {  } { { "../hdl/sdram_reader.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/sdram_reader.sv" 97 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1631499275563 "|play_gif2|sdram_reader:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sdram_reader.sv(107) " "Verilog HDL assignment warning at sdram_reader.sv(107): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/sdram_reader.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/sdram_reader.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631499275564 "|play_gif2|sdram_reader:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sdram_reader.sv(153) " "Verilog HDL assignment warning at sdram_reader.sv(153): truncated value with size 32 to match size of target (1)" {  } { { "../hdl/sdram_reader.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/sdram_reader.sv" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631499275564 "|play_gif2|sdram_reader:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sdram_reader.sv(154) " "Verilog HDL assignment warning at sdram_reader.sv(154): truncated value with size 32 to match size of target (1)" {  } { { "../hdl/sdram_reader.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/sdram_reader.sv" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631499275564 "|play_gif2|sdram_reader:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sdram_reader.sv(155) " "Verilog HDL assignment warning at sdram_reader.sv(155): truncated value with size 32 to match size of target (1)" {  } { { "../hdl/sdram_reader.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/sdram_reader.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631499275564 "|play_gif2|sdram_reader:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sdram_reader.sv(166) " "Verilog HDL assignment warning at sdram_reader.sv(166): truncated value with size 32 to match size of target (1)" {  } { { "../hdl/sdram_reader.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/sdram_reader.sv" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631499275564 "|play_gif2|sdram_reader:u2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_reader.sv(169) " "Verilog HDL Case Statement information at sdram_reader.sv(169): all case item expressions in this case statement are onehot" {  } { { "../hdl/sdram_reader.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/sdram_reader.sv" 169 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1631499275565 "|play_gif2|sdram_reader:u2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "sdram_reader.sv(184) " "Verilog HDL Case Statement warning at sdram_reader.sv(184): incomplete case statement has no default case item" {  } { { "../hdl/sdram_reader.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/sdram_reader.sv" 184 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1631499275565 "|play_gif2|sdram_reader:u2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_reader.sv(184) " "Verilog HDL Case Statement information at sdram_reader.sv(184): all case item expressions in this case statement are onehot" {  } { { "../hdl/sdram_reader.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/sdram_reader.sv" 184 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1631499275565 "|play_gif2|sdram_reader:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 sdram_reader.sv(225) " "Verilog HDL assignment warning at sdram_reader.sv(225): truncated value with size 32 to match size of target (26)" {  } { { "../hdl/sdram_reader.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/sdram_reader.sv" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631499275565 "|play_gif2|sdram_reader:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 sdram_reader.sv(229) " "Verilog HDL assignment warning at sdram_reader.sv(229): truncated value with size 32 to match size of target (26)" {  } { { "../hdl/sdram_reader.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/sdram_reader.sv" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631499275565 "|play_gif2|sdram_reader:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 sdram_reader.sv(238) " "Verilog HDL assignment warning at sdram_reader.sv(238): truncated value with size 32 to match size of target (26)" {  } { { "../hdl/sdram_reader.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/sdram_reader.sv" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631499275565 "|play_gif2|sdram_reader:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 sdram_reader.sv(251) " "Verilog HDL assignment warning at sdram_reader.sv(251): truncated value with size 32 to match size of target (26)" {  } { { "../hdl/sdram_reader.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/sdram_reader.sv" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631499275566 "|play_gif2|sdram_reader:u2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_reader.sv(224) " "Verilog HDL Case Statement information at sdram_reader.sv(224): all case item expressions in this case statement are onehot" {  } { { "../hdl/sdram_reader.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/sdram_reader.sv" 224 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1631499275566 "|play_gif2|sdram_reader:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sdram_reader.sv(268) " "Verilog HDL assignment warning at sdram_reader.sv(268): truncated value with size 32 to match size of target (4)" {  } { { "../hdl/sdram_reader.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/sdram_reader.sv" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631499275566 "|play_gif2|sdram_reader:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sdram_reader.sv(273) " "Verilog HDL assignment warning at sdram_reader.sv(273): truncated value with size 32 to match size of target (4)" {  } { { "../hdl/sdram_reader.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/sdram_reader.sv" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631499275566 "|play_gif2|sdram_reader:u2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "sdram_reader.sv(281) " "Verilog HDL Case Statement warning at sdram_reader.sv(281): incomplete case statement has no default case item" {  } { { "../hdl/sdram_reader.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/sdram_reader.sv" 281 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1631499275567 "|play_gif2|sdram_reader:u2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_reader.sv(281) " "Verilog HDL Case Statement information at sdram_reader.sv(281): all case item expressions in this case statement are onehot" {  } { { "../hdl/sdram_reader.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/sdram_reader.sv" 281 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1631499275567 "|play_gif2|sdram_reader:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sdram_reader.sv(297) " "Verilog HDL assignment warning at sdram_reader.sv(297): truncated value with size 32 to match size of target (10)" {  } { { "../hdl/sdram_reader.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/sdram_reader.sv" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631499275567 "|play_gif2|sdram_reader:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sdram_reader.sv(324) " "Verilog HDL assignment warning at sdram_reader.sv(324): truncated value with size 32 to match size of target (10)" {  } { { "../hdl/sdram_reader.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/sdram_reader.sv" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631499275568 "|play_gif2|sdram_reader:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sdram_reader.sv(410) " "Verilog HDL assignment warning at sdram_reader.sv(410): truncated value with size 32 to match size of target (1)" {  } { { "../hdl/sdram_reader.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/sdram_reader.sv" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631499275568 "|play_gif2|sdram_reader:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sdram_reader.sv(412) " "Verilog HDL assignment warning at sdram_reader.sv(412): truncated value with size 32 to match size of target (1)" {  } { { "../hdl/sdram_reader.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/sdram_reader.sv" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631499275568 "|play_gif2|sdram_reader:u2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "sdram_reader.sv(417) " "Verilog HDL Case Statement warning at sdram_reader.sv(417): incomplete case statement has no default case item" {  } { { "../hdl/sdram_reader.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/sdram_reader.sv" 417 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1631499275568 "|play_gif2|sdram_reader:u2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_reader.sv(417) " "Verilog HDL Case Statement information at sdram_reader.sv(417): all case item expressions in this case statement are onehot" {  } { { "../hdl/sdram_reader.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/sdram_reader.sv" 417 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1631499275568 "|play_gif2|sdram_reader:u2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "sdram_reader.sv(427) " "Verilog HDL Case Statement warning at sdram_reader.sv(427): incomplete case statement has no default case item" {  } { { "../hdl/sdram_reader.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/sdram_reader.sv" 427 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1631499275568 "|play_gif2|sdram_reader:u2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data_weight 0 sdram_reader.sv(97) " "Net \"data_weight\" at sdram_reader.sv(97) has no driver or initial value, using a default initial value '0'" {  } { { "../hdl/sdram_reader.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/sdram_reader.sv" 97 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1631499275570 "|play_gif2|sdram_reader:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acknowledge_flag sdram_reader.sv(169) " "Inferred latch for \"acknowledge_flag\" at sdram_reader.sv(169)" {  } { { "../hdl/sdram_reader.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/sdram_reader.sv" 169 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499275573 "|play_gif2|sdram_reader:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rise_edge_trigger sdram_reader:u2\|rise_edge_trigger:rr1 " "Elaborating entity \"rise_edge_trigger\" for hierarchy \"sdram_reader:u2\|rise_edge_trigger:rr1\"" {  } { { "../hdl/sdram_reader.sv" "rr1" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/sdram_reader.sv" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499275593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalonbridge_pipe_stage_buffered sdram_reader:u2\|avalonbridge_pipe_stage_buffered:u1 " "Elaborating entity \"avalonbridge_pipe_stage_buffered\" for hierarchy \"sdram_reader:u2\|avalonbridge_pipe_stage_buffered:u1\"" {  } { { "../hdl/sdram_reader.sv" "u1" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/sdram_reader.sv" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499275596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "img_ram8 sdram_reader:u2\|img_ram8:u3 " "Elaborating entity \"img_ram8\" for hierarchy \"sdram_reader:u2\|img_ram8:u3\"" {  } { { "../hdl/sdram_reader.sv" "u3" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/sdram_reader.sv" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499275626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sdram_reader:u2\|img_ram8:u3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sdram_reader:u2\|img_ram8:u3\|altsyncram:altsyncram_component\"" {  } { { "img_ram8.v" "altsyncram_component" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/img_ram8.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499275700 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_reader:u2\|img_ram8:u3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sdram_reader:u2\|img_ram8:u3\|altsyncram:altsyncram_component\"" {  } { { "img_ram8.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/img_ram8.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499275719 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_reader:u2\|img_ram8:u3\|altsyncram:altsyncram_component " "Instantiated megafunction \"sdram_reader:u2\|img_ram8:u3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499275720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499275720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499275720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499275720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499275720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499275720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499275720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499275720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499275720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499275720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499275720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499275720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499275720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499275720 ""}  } { { "img_ram8.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/img_ram8.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631499275720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rre1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rre1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rre1 " "Found entity 1: altsyncram_rre1" {  } { { "db/altsyncram_rre1.tdf" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/altsyncram_rre1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499275777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499275777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rre1 sdram_reader:u2\|img_ram8:u3\|altsyncram:altsyncram_component\|altsyncram_rre1:auto_generated " "Elaborating entity \"altsyncram_rre1\" for hierarchy \"sdram_reader:u2\|img_ram8:u3\|altsyncram:altsyncram_component\|altsyncram_rre1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/apps/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499275779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_mlp simple_mlp:u3 " "Elaborating entity \"simple_mlp\" for hierarchy \"simple_mlp:u3\"" {  } { { "../hdl/play_gif2.sv" "u3" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499275798 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "simple_mlp.sv(67) " "Verilog HDL Case Statement warning at simple_mlp.sv(67): incomplete case statement has no default case item" {  } { { "../hdl/simple_mlp.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/simple_mlp.sv" 67 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1631499275799 "|play_gif2|simple_mlp:u3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o1 simple_mlp.sv(65) " "Verilog HDL Always Construct warning at simple_mlp.sv(65): inferring latch(es) for variable \"o1\", which holds its previous value in one or more paths through the always construct" {  } { { "../hdl/simple_mlp.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/simple_mlp.sv" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1631499275799 "|play_gif2|simple_mlp:u3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o2 simple_mlp.sv(65) " "Verilog HDL Always Construct warning at simple_mlp.sv(65): inferring latch(es) for variable \"o2\", which holds its previous value in one or more paths through the always construct" {  } { { "../hdl/simple_mlp.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/simple_mlp.sv" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1631499275799 "|play_gif2|simple_mlp:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o2\[0\] simple_mlp.sv(65) " "Inferred latch for \"o2\[0\]\" at simple_mlp.sv(65)" {  } { { "../hdl/simple_mlp.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/simple_mlp.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499275800 "|play_gif2|simple_mlp:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o2\[1\] simple_mlp.sv(65) " "Inferred latch for \"o2\[1\]\" at simple_mlp.sv(65)" {  } { { "../hdl/simple_mlp.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/simple_mlp.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499275800 "|play_gif2|simple_mlp:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o2\[2\] simple_mlp.sv(65) " "Inferred latch for \"o2\[2\]\" at simple_mlp.sv(65)" {  } { { "../hdl/simple_mlp.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/simple_mlp.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499275800 "|play_gif2|simple_mlp:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o2\[3\] simple_mlp.sv(65) " "Inferred latch for \"o2\[3\]\" at simple_mlp.sv(65)" {  } { { "../hdl/simple_mlp.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/simple_mlp.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499275800 "|play_gif2|simple_mlp:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o2\[4\] simple_mlp.sv(65) " "Inferred latch for \"o2\[4\]\" at simple_mlp.sv(65)" {  } { { "../hdl/simple_mlp.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/simple_mlp.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499275800 "|play_gif2|simple_mlp:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o2\[5\] simple_mlp.sv(65) " "Inferred latch for \"o2\[5\]\" at simple_mlp.sv(65)" {  } { { "../hdl/simple_mlp.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/simple_mlp.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499275800 "|play_gif2|simple_mlp:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o2\[6\] simple_mlp.sv(65) " "Inferred latch for \"o2\[6\]\" at simple_mlp.sv(65)" {  } { { "../hdl/simple_mlp.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/simple_mlp.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499275800 "|play_gif2|simple_mlp:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o2\[7\] simple_mlp.sv(65) " "Inferred latch for \"o2\[7\]\" at simple_mlp.sv(65)" {  } { { "../hdl/simple_mlp.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/simple_mlp.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499275800 "|play_gif2|simple_mlp:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o1\[0\] simple_mlp.sv(65) " "Inferred latch for \"o1\[0\]\" at simple_mlp.sv(65)" {  } { { "../hdl/simple_mlp.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/simple_mlp.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499275800 "|play_gif2|simple_mlp:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o1\[1\] simple_mlp.sv(65) " "Inferred latch for \"o1\[1\]\" at simple_mlp.sv(65)" {  } { { "../hdl/simple_mlp.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/simple_mlp.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499275800 "|play_gif2|simple_mlp:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o1\[2\] simple_mlp.sv(65) " "Inferred latch for \"o1\[2\]\" at simple_mlp.sv(65)" {  } { { "../hdl/simple_mlp.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/simple_mlp.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499275800 "|play_gif2|simple_mlp:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o1\[3\] simple_mlp.sv(65) " "Inferred latch for \"o1\[3\]\" at simple_mlp.sv(65)" {  } { { "../hdl/simple_mlp.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/simple_mlp.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499275800 "|play_gif2|simple_mlp:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o1\[4\] simple_mlp.sv(65) " "Inferred latch for \"o1\[4\]\" at simple_mlp.sv(65)" {  } { { "../hdl/simple_mlp.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/simple_mlp.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499275801 "|play_gif2|simple_mlp:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o1\[5\] simple_mlp.sv(65) " "Inferred latch for \"o1\[5\]\" at simple_mlp.sv(65)" {  } { { "../hdl/simple_mlp.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/simple_mlp.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499275801 "|play_gif2|simple_mlp:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o1\[6\] simple_mlp.sv(65) " "Inferred latch for \"o1\[6\]\" at simple_mlp.sv(65)" {  } { { "../hdl/simple_mlp.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/simple_mlp.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499275801 "|play_gif2|simple_mlp:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o1\[7\] simple_mlp.sv(65) " "Inferred latch for \"o1\[7\]\" at simple_mlp.sv(65)" {  } { { "../hdl/simple_mlp.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/simple_mlp.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499275801 "|play_gif2|simple_mlp:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_mac fp_mac:u4 " "Elaborating entity \"fp_mac\" for hierarchy \"fp_mac:u4\"" {  } { { "../hdl/play_gif2.sv" "u4" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499275809 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count_ho_ob fp_mac.sv(57) " "Verilog HDL or VHDL warning at fp_mac.sv(57): object \"count_ho_ob\" assigned a value but never read" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631499275811 "|play_gif2|fp_mac:u4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "edge_det_READ fp_mac.sv(129) " "Verilog HDL or VHDL warning at fp_mac.sv(129): object \"edge_det_READ\" assigned a value but never read" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631499275811 "|play_gif2|fp_mac:u4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x0 fp_mac.sv(109) " "Verilog HDL or VHDL warning at fp_mac.sv(109): object \"x0\" assigned a value but never read" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631499275812 "|play_gif2|fp_mac:u4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x1 fp_mac.sv(109) " "Verilog HDL or VHDL warning at fp_mac.sv(109): object \"x1\" assigned a value but never read" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631499275812 "|play_gif2|fp_mac:u4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x2 fp_mac.sv(109) " "Verilog HDL or VHDL warning at fp_mac.sv(109): object \"x2\" assigned a value but never read" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631499275812 "|play_gif2|fp_mac:u4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x3 fp_mac.sv(109) " "Verilog HDL or VHDL warning at fp_mac.sv(109): object \"x3\" assigned a value but never read" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631499275812 "|play_gif2|fp_mac:u4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_hidden_read fp_mac.sv(121) " "Verilog HDL or VHDL warning at fp_mac.sv(121): object \"address_hidden_read\" assigned a value but never read" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631499275813 "|play_gif2|fp_mac:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 1 fp_mac.sv(57) " "Verilog HDL assignment warning at fp_mac.sv(57): truncated value with size 6 to match size of target (1)" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631499275813 "|play_gif2|fp_mac:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fp_mac.sv(129) " "Verilog HDL assignment warning at fp_mac.sv(129): truncated value with size 32 to match size of target (1)" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631499275814 "|play_gif2|fp_mac:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fp_mac.sv(130) " "Verilog HDL assignment warning at fp_mac.sv(130): truncated value with size 32 to match size of target (1)" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631499275814 "|play_gif2|fp_mac:u4"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fp_mac.sv(167) " "Verilog HDL Case Statement information at fp_mac.sv(167): all case item expressions in this case statement are onehot" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 167 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1631499275814 "|play_gif2|fp_mac:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fp_mac.sv(203) " "Verilog HDL assignment warning at fp_mac.sv(203): truncated value with size 32 to match size of target (4)" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631499275814 "|play_gif2|fp_mac:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fp_mac.sv(209) " "Verilog HDL assignment warning at fp_mac.sv(209): truncated value with size 32 to match size of target (4)" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631499275814 "|play_gif2|fp_mac:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fp_mac.sv(215) " "Verilog HDL assignment warning at fp_mac.sv(215): truncated value with size 32 to match size of target (4)" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631499275815 "|play_gif2|fp_mac:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fp_mac.sv(219) " "Verilog HDL assignment warning at fp_mac.sv(219): truncated value with size 32 to match size of target (4)" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631499275815 "|play_gif2|fp_mac:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fp_mac.sv(225) " "Verilog HDL assignment warning at fp_mac.sv(225): truncated value with size 32 to match size of target (4)" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631499275815 "|play_gif2|fp_mac:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fp_mac.sv(230) " "Verilog HDL assignment warning at fp_mac.sv(230): truncated value with size 32 to match size of target (4)" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631499275815 "|play_gif2|fp_mac:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fp_mac.sv(236) " "Verilog HDL assignment warning at fp_mac.sv(236): truncated value with size 32 to match size of target (4)" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631499275815 "|play_gif2|fp_mac:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fp_mac.sv(239) " "Verilog HDL assignment warning at fp_mac.sv(239): truncated value with size 32 to match size of target (4)" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631499275815 "|play_gif2|fp_mac:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fp_mac.sv(244) " "Verilog HDL assignment warning at fp_mac.sv(244): truncated value with size 32 to match size of target (4)" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631499275815 "|play_gif2|fp_mac:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fp_mac.sv(250) " "Verilog HDL assignment warning at fp_mac.sv(250): truncated value with size 32 to match size of target (4)" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631499275815 "|play_gif2|fp_mac:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fp_mac.sv(256) " "Verilog HDL assignment warning at fp_mac.sv(256): truncated value with size 32 to match size of target (4)" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631499275816 "|play_gif2|fp_mac:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fp_mac.sv(261) " "Verilog HDL assignment warning at fp_mac.sv(261): truncated value with size 32 to match size of target (4)" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631499275816 "|play_gif2|fp_mac:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fp_mac.sv(267) " "Verilog HDL assignment warning at fp_mac.sv(267): truncated value with size 32 to match size of target (4)" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631499275816 "|play_gif2|fp_mac:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fp_mac.sv(271) " "Verilog HDL assignment warning at fp_mac.sv(271): truncated value with size 32 to match size of target (4)" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631499275816 "|play_gif2|fp_mac:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fp_mac.sv(277) " "Verilog HDL assignment warning at fp_mac.sv(277): truncated value with size 32 to match size of target (4)" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631499275816 "|play_gif2|fp_mac:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fp_mac.sv(282) " "Verilog HDL assignment warning at fp_mac.sv(282): truncated value with size 32 to match size of target (4)" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631499275816 "|play_gif2|fp_mac:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fp_mac.sv(287) " "Verilog HDL assignment warning at fp_mac.sv(287): truncated value with size 32 to match size of target (4)" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631499275817 "|play_gif2|fp_mac:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fp_mac.sv(292) " "Verilog HDL assignment warning at fp_mac.sv(292): truncated value with size 32 to match size of target (4)" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631499275817 "|play_gif2|fp_mac:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fp_mac.sv(298) " "Verilog HDL assignment warning at fp_mac.sv(298): truncated value with size 32 to match size of target (4)" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631499275817 "|play_gif2|fp_mac:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fp_mac.sv(301) " "Verilog HDL assignment warning at fp_mac.sv(301): truncated value with size 32 to match size of target (4)" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631499275817 "|play_gif2|fp_mac:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fp_mac.sv(307) " "Verilog HDL assignment warning at fp_mac.sv(307): truncated value with size 32 to match size of target (4)" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631499275817 "|play_gif2|fp_mac:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fp_mac.sv(310) " "Verilog HDL assignment warning at fp_mac.sv(310): truncated value with size 32 to match size of target (4)" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631499275817 "|play_gif2|fp_mac:u4"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "fp_mac.sv(350) " "Verilog HDL Case Statement warning at fp_mac.sv(350): incomplete case statement has no default case item" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 350 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1631499275818 "|play_gif2|fp_mac:u4"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fp_mac.sv(350) " "Verilog HDL Case Statement information at fp_mac.sv(350): all case item expressions in this case statement are onehot" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 350 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1631499275818 "|play_gif2|fp_mac:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fp_mac.sv(473) " "Verilog HDL assignment warning at fp_mac.sv(473): truncated value with size 32 to match size of target (4)" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631499275819 "|play_gif2|fp_mac:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fp_mac.sv(477) " "Verilog HDL assignment warning at fp_mac.sv(477): truncated value with size 32 to match size of target (4)" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 477 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631499275819 "|play_gif2|fp_mac:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fp_mac.sv(482) " "Verilog HDL assignment warning at fp_mac.sv(482): truncated value with size 32 to match size of target (4)" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631499275819 "|play_gif2|fp_mac:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fp_mac.sv(486) " "Verilog HDL assignment warning at fp_mac.sv(486): truncated value with size 32 to match size of target (4)" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631499275819 "|play_gif2|fp_mac:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fp_mac.sv(507) " "Verilog HDL assignment warning at fp_mac.sv(507): truncated value with size 32 to match size of target (1)" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631499275819 "|play_gif2|fp_mac:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fp_mac.sv(508) " "Verilog HDL assignment warning at fp_mac.sv(508): truncated value with size 32 to match size of target (1)" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631499275819 "|play_gif2|fp_mac:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fp_mac.sv(532) " "Verilog HDL assignment warning at fp_mac.sv(532): truncated value with size 32 to match size of target (4)" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631499275820 "|play_gif2|fp_mac:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fp_mac.sv(537) " "Verilog HDL assignment warning at fp_mac.sv(537): truncated value with size 32 to match size of target (4)" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631499275820 "|play_gif2|fp_mac:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fp_mac.sv(542) " "Verilog HDL assignment warning at fp_mac.sv(542): truncated value with size 32 to match size of target (4)" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631499275820 "|play_gif2|fp_mac:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fp_mac.sv(546) " "Verilog HDL assignment warning at fp_mac.sv(546): truncated value with size 32 to match size of target (4)" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 546 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631499275820 "|play_gif2|fp_mac:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fp_mac.sv(552) " "Verilog HDL assignment warning at fp_mac.sv(552): truncated value with size 32 to match size of target (4)" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631499275820 "|play_gif2|fp_mac:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fp_mac.sv(557) " "Verilog HDL assignment warning at fp_mac.sv(557): truncated value with size 32 to match size of target (4)" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631499275820 "|play_gif2|fp_mac:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fp_mac.sv(562) " "Verilog HDL assignment warning at fp_mac.sv(562): truncated value with size 32 to match size of target (4)" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631499275820 "|play_gif2|fp_mac:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fp_mac.sv(568) " "Verilog HDL assignment warning at fp_mac.sv(568): truncated value with size 32 to match size of target (4)" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 568 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631499275820 "|play_gif2|fp_mac:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fp_mac.sv(575) " "Verilog HDL assignment warning at fp_mac.sv(575): truncated value with size 32 to match size of target (4)" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631499275821 "|play_gif2|fp_mac:u4"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "fp_mac.sv(526) " "Verilog HDL Case Statement warning at fp_mac.sv(526): incomplete case statement has no default case item" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 526 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1631499275821 "|play_gif2|fp_mac:u4"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fp_mac.sv(526) " "Verilog HDL Case Statement information at fp_mac.sv(526): all case item expressions in this case statement are onehot" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 526 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1631499275821 "|play_gif2|fp_mac:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 fp_mac.sv(619) " "Verilog HDL assignment warning at fp_mac.sv(619): truncated value with size 32 to match size of target (6)" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 619 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631499275821 "|play_gif2|fp_mac:u4"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "fp_mac.sv(653) " "Verilog HDL Case Statement warning at fp_mac.sv(653): incomplete case statement has no default case item" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 653 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1631499275822 "|play_gif2|fp_mac:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fp_mac.sv(677) " "Verilog HDL assignment warning at fp_mac.sv(677): truncated value with size 32 to match size of target (4)" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 677 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631499275822 "|play_gif2|fp_mac:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fp_mac.sv(678) " "Verilog HDL assignment warning at fp_mac.sv(678): truncated value with size 32 to match size of target (4)" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 678 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631499275822 "|play_gif2|fp_mac:u4"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "fp_mac.sv(675) " "Verilog HDL Case Statement warning at fp_mac.sv(675): incomplete case statement has no default case item" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 675 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1631499275822 "|play_gif2|fp_mac:u4"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "fp_mac.sv(732) " "Verilog HDL Case Statement warning at fp_mac.sv(732): incomplete case statement has no default case item" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 732 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1631499275823 "|play_gif2|fp_mac:u4"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fp_mac.sv(732) " "Verilog HDL Case Statement information at fp_mac.sv(732): all case item expressions in this case statement are onehot" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 732 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1631499275823 "|play_gif2|fp_mac:u4"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "fp_mac.sv(758) " "Verilog HDL Case Statement warning at fp_mac.sv(758): incomplete case statement has no default case item" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 758 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1631499275824 "|play_gif2|fp_mac:u4"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fp_mac.sv(758) " "Verilog HDL Case Statement information at fp_mac.sv(758): all case item expressions in this case statement are onehot" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 758 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1631499275824 "|play_gif2|fp_mac:u4"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fp_mac.sv(847) " "Verilog HDL Case Statement information at fp_mac.sv(847): all case item expressions in this case statement are onehot" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 847 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1631499275827 "|play_gif2|fp_mac:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fp_mac.sv(918) " "Verilog HDL assignment warning at fp_mac.sv(918): truncated value with size 32 to match size of target (5)" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 918 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631499275828 "|play_gif2|fp_mac:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fp_mac.sv(919) " "Verilog HDL assignment warning at fp_mac.sv(919): truncated value with size 32 to match size of target (5)" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 919 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631499275828 "|play_gif2|fp_mac:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fp_mac.sv(920) " "Verilog HDL assignment warning at fp_mac.sv(920): truncated value with size 32 to match size of target (5)" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 920 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631499275828 "|play_gif2|fp_mac:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fp_mac.sv(921) " "Verilog HDL assignment warning at fp_mac.sv(921): truncated value with size 32 to match size of target (5)" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 921 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631499275828 "|play_gif2|fp_mac:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fp_mac.sv(922) " "Verilog HDL assignment warning at fp_mac.sv(922): truncated value with size 32 to match size of target (5)" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 922 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631499275828 "|play_gif2|fp_mac:u4"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "fp_mac.sv(886) " "Verilog HDL Case Statement warning at fp_mac.sv(886): incomplete case statement has no default case item" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 886 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1631499275828 "|play_gif2|fp_mac:u4"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fp_mac.sv(886) " "Verilog HDL Case Statement information at fp_mac.sv(886): all case item expressions in this case statement are onehot" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 886 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1631499275828 "|play_gif2|fp_mac:u4"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "fp_mac.sv(935) " "Verilog HDL Case Statement warning at fp_mac.sv(935): incomplete case statement has no default case item" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 935 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1631499275830 "|play_gif2|fp_mac:u4"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fp_mac.sv(935) " "Verilog HDL Case Statement information at fp_mac.sv(935): all case item expressions in this case statement are onehot" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 935 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1631499275830 "|play_gif2|fp_mac:u4"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "fp_mac.sv(991) " "Verilog HDL Case Statement warning at fp_mac.sv(991): incomplete case statement has no default case item" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 991 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1631499275831 "|play_gif2|fp_mac:u4"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fp_mac.sv(991) " "Verilog HDL Case Statement information at fp_mac.sv(991): all case item expressions in this case statement are onehot" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 991 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1631499275831 "|play_gif2|fp_mac:u4"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "fp_mac.sv(1028) " "Verilog HDL Case Statement warning at fp_mac.sv(1028): incomplete case statement has no default case item" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 1028 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1631499275833 "|play_gif2|fp_mac:u4"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fp_mac.sv(1028) " "Verilog HDL Case Statement information at fp_mac.sv(1028): all case item expressions in this case statement are onehot" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 1028 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1631499275833 "|play_gif2|fp_mac:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fp_mac.sv(1152) " "Verilog HDL assignment warning at fp_mac.sv(1152): truncated value with size 32 to match size of target (10)" {  } { { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 1152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631499275836 "|play_gif2|fp_mac:u4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fptest fp_mac:u4\|fptest:fp1 " "Elaborating entity \"fptest\" for hierarchy \"fp_mac:u4\|fptest:fp1\"" {  } { { "fp_mac/synthesis/fp_mac.sv" "fp1" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 1180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499276034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fptest_0002 fp_mac:u4\|fptest:fp1\|fptest_0002:fptest_inst " "Elaborating entity \"fptest_0002\" for hierarchy \"fp_mac:u4\|fptest:fp1\|fptest_0002:fptest_inst\"" {  } { { "fptest.v" "fptest_inst" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fptest.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499276039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay fp_mac:u4\|fptest:fp1\|fptest_0002:fptest_inst\|dspba_delay:fracXIsZero_uid17_fpMulTest_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"fp_mac:u4\|fptest:fp1\|fptest_0002:fptest_inst\|dspba_delay:fracXIsZero_uid17_fpMulTest_delay\"" {  } { { "fptest/fptest_0002.vhd" "fracXIsZero_uid17_fpMulTest_delay" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fptest/fptest_0002.vhd" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499276073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay fp_mac:u4\|fptest:fp1\|fptest_0002:fptest_inst\|dspba_delay:redist8_fracXIsZero_uid17_fpMulTest_q_4 " "Elaborating entity \"dspba_delay\" for hierarchy \"fp_mac:u4\|fptest:fp1\|fptest_0002:fptest_inst\|dspba_delay:redist8_fracXIsZero_uid17_fpMulTest_q_4\"" {  } { { "fptest/fptest_0002.vhd" "redist8_fracXIsZero_uid17_fpMulTest_q_4" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fptest/fptest_0002.vhd" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499276078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT fp_mac:u4\|fptest:fp1\|fptest_0002:fptest_inst\|LPM_MULT:sm1_uid164_prod_uid47_fpMulTest_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"fp_mac:u4\|fptest:fp1\|fptest_0002:fptest_inst\|LPM_MULT:sm1_uid164_prod_uid47_fpMulTest_component\"" {  } { { "fptest/fptest_0002.vhd" "sm1_uid164_prod_uid47_fpMulTest_component" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fptest/fptest_0002.vhd" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499276147 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp_mac:u4\|fptest:fp1\|fptest_0002:fptest_inst\|LPM_MULT:sm1_uid164_prod_uid47_fpMulTest_component " "Elaborated megafunction instantiation \"fp_mac:u4\|fptest:fp1\|fptest_0002:fptest_inst\|LPM_MULT:sm1_uid164_prod_uid47_fpMulTest_component\"" {  } { { "fptest/fptest_0002.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fptest/fptest_0002.vhd" 422 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499276159 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp_mac:u4\|fptest:fp1\|fptest_0002:fptest_inst\|LPM_MULT:sm1_uid164_prod_uid47_fpMulTest_component " "Instantiated megafunction \"fp_mac:u4\|fptest:fp1\|fptest_0002:fptest_inst\|LPM_MULT:sm1_uid164_prod_uid47_fpMulTest_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 2 " "Parameter \"LPM_WIDTHA\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499276159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 2 " "Parameter \"LPM_WIDTHB\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499276159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499276159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 4 " "Parameter \"LPM_WIDTHP\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499276159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499276159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499276159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499276159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=NO, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=NO, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499276159 ""}  } { { "fptest/fptest_0002.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fptest/fptest_0002.vhd" 422 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631499276159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multcore fp_mac:u4\|fptest:fp1\|fptest_0002:fptest_inst\|LPM_MULT:sm1_uid164_prod_uid47_fpMulTest_component\|multcore:mult_core " "Elaborating entity \"multcore\" for hierarchy \"fp_mac:u4\|fptest:fp1\|fptest_0002:fptest_inst\|LPM_MULT:sm1_uid164_prod_uid47_fpMulTest_component\|multcore:mult_core\"" {  } { { "lpm_mult.tdf" "mult_core" { Text "d:/apps/intelfpga/quartus/libraries/megafunctions/lpm_mult.tdf" 323 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499276231 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fp_mac:u4\|fptest:fp1\|fptest_0002:fptest_inst\|LPM_MULT:sm1_uid164_prod_uid47_fpMulTest_component\|multcore:mult_core fp_mac:u4\|fptest:fp1\|fptest_0002:fptest_inst\|LPM_MULT:sm1_uid164_prod_uid47_fpMulTest_component " "Elaborated megafunction instantiation \"fp_mac:u4\|fptest:fp1\|fptest_0002:fptest_inst\|LPM_MULT:sm1_uid164_prod_uid47_fpMulTest_component\|multcore:mult_core\", which is child of megafunction instantiation \"fp_mac:u4\|fptest:fp1\|fptest_0002:fptest_inst\|LPM_MULT:sm1_uid164_prod_uid47_fpMulTest_component\"" {  } { { "lpm_mult.tdf" "" { Text "d:/apps/intelfpga/quartus/libraries/megafunctions/lpm_mult.tdf" 323 5 0 } } { "fptest/fptest_0002.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fptest/fptest_0002.vhd" 422 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499276241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift fp_mac:u4\|fptest:fp1\|fptest_0002:fptest_inst\|LPM_MULT:sm1_uid164_prod_uid47_fpMulTest_component\|altshift:external_latency_ffs " "Elaborating entity \"altshift\" for hierarchy \"fp_mac:u4\|fptest:fp1\|fptest_0002:fptest_inst\|LPM_MULT:sm1_uid164_prod_uid47_fpMulTest_component\|altshift:external_latency_ffs\"" {  } { { "lpm_mult.tdf" "external_latency_ffs" { Text "d:/apps/intelfpga/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499276283 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fp_mac:u4\|fptest:fp1\|fptest_0002:fptest_inst\|LPM_MULT:sm1_uid164_prod_uid47_fpMulTest_component\|altshift:external_latency_ffs fp_mac:u4\|fptest:fp1\|fptest_0002:fptest_inst\|LPM_MULT:sm1_uid164_prod_uid47_fpMulTest_component " "Elaborated megafunction instantiation \"fp_mac:u4\|fptest:fp1\|fptest_0002:fptest_inst\|LPM_MULT:sm1_uid164_prod_uid47_fpMulTest_component\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"fp_mac:u4\|fptest:fp1\|fptest_0002:fptest_inst\|LPM_MULT:sm1_uid164_prod_uid47_fpMulTest_component\"" {  } { { "lpm_mult.tdf" "" { Text "d:/apps/intelfpga/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "fptest/fptest_0002.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fptest/fptest_0002.vhd" 422 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499276286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay fp_mac:u4\|fptest:fp1\|fptest_0002:fptest_inst\|dspba_delay:redist0_sm1_uid164_prod_uid47_fpMulTest_q_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"fp_mac:u4\|fptest:fp1\|fptest_0002:fptest_inst\|dspba_delay:redist0_sm1_uid164_prod_uid47_fpMulTest_q_1\"" {  } { { "fptest/fptest_0002.vhd" "redist0_sm1_uid164_prod_uid47_fpMulTest_q_1" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fptest/fptest_0002.vhd" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499276297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT fp_mac:u4\|fptest:fp1\|fptest_0002:fptest_inst\|LPM_MULT:sm1_uid162_prod_uid47_fpMulTest_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"fp_mac:u4\|fptest:fp1\|fptest_0002:fptest_inst\|LPM_MULT:sm1_uid162_prod_uid47_fpMulTest_component\"" {  } { { "fptest/fptest_0002.vhd" "sm1_uid162_prod_uid47_fpMulTest_component" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fptest/fptest_0002.vhd" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499276341 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp_mac:u4\|fptest:fp1\|fptest_0002:fptest_inst\|LPM_MULT:sm1_uid162_prod_uid47_fpMulTest_component " "Elaborated megafunction instantiation \"fp_mac:u4\|fptest:fp1\|fptest_0002:fptest_inst\|LPM_MULT:sm1_uid162_prod_uid47_fpMulTest_component\"" {  } { { "fptest/fptest_0002.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fptest/fptest_0002.vhd" 528 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499276348 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp_mac:u4\|fptest:fp1\|fptest_0002:fptest_inst\|LPM_MULT:sm1_uid162_prod_uid47_fpMulTest_component " "Instantiated megafunction \"fp_mac:u4\|fptest:fp1\|fptest_0002:fptest_inst\|LPM_MULT:sm1_uid162_prod_uid47_fpMulTest_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499276348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499276348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499276348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499276348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499276348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499276348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499276348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499276348 ""}  } { { "fptest/fptest_0002.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fptest/fptest_0002.vhd" 528 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631499276348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jeu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jeu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jeu " "Found entity 1: mult_jeu" {  } { { "db/mult_jeu.tdf" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/mult_jeu.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499276388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499276388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_jeu fp_mac:u4\|fptest:fp1\|fptest_0002:fptest_inst\|LPM_MULT:sm1_uid162_prod_uid47_fpMulTest_component\|mult_jeu:auto_generated " "Elaborating entity \"mult_jeu\" for hierarchy \"fp_mac:u4\|fptest:fp1\|fptest_0002:fptest_inst\|LPM_MULT:sm1_uid162_prod_uid47_fpMulTest_component\|mult_jeu:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/apps/intelfpga/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499276390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT fp_mac:u4\|fptest:fp1\|fptest_0002:fptest_inst\|LPM_MULT:sm0_uid161_prod_uid47_fpMulTest_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"fp_mac:u4\|fptest:fp1\|fptest_0002:fptest_inst\|LPM_MULT:sm0_uid161_prod_uid47_fpMulTest_component\"" {  } { { "fptest/fptest_0002.vhd" "sm0_uid161_prod_uid47_fpMulTest_component" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fptest/fptest_0002.vhd" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499276406 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp_mac:u4\|fptest:fp1\|fptest_0002:fptest_inst\|LPM_MULT:sm0_uid161_prod_uid47_fpMulTest_component " "Elaborated megafunction instantiation \"fp_mac:u4\|fptest:fp1\|fptest_0002:fptest_inst\|LPM_MULT:sm0_uid161_prod_uid47_fpMulTest_component\"" {  } { { "fptest/fptest_0002.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fptest/fptest_0002.vhd" 570 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499276411 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp_mac:u4\|fptest:fp1\|fptest_0002:fptest_inst\|LPM_MULT:sm0_uid161_prod_uid47_fpMulTest_component " "Instantiated megafunction \"fp_mac:u4\|fptest:fp1\|fptest_0002:fptest_inst\|LPM_MULT:sm0_uid161_prod_uid47_fpMulTest_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499276411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499276411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499276411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499276411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499276411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499276411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499276411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499276411 ""}  } { { "fptest/fptest_0002.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fptest/fptest_0002.vhd" 570 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631499276411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT fp_mac:u4\|fptest:fp1\|fptest_0002:fptest_inst\|LPM_MULT:sm0_uid160_prod_uid47_fpMulTest_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"fp_mac:u4\|fptest:fp1\|fptest_0002:fptest_inst\|LPM_MULT:sm0_uid160_prod_uid47_fpMulTest_component\"" {  } { { "fptest/fptest_0002.vhd" "sm0_uid160_prod_uid47_fpMulTest_component" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fptest/fptest_0002.vhd" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499276430 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp_mac:u4\|fptest:fp1\|fptest_0002:fptest_inst\|LPM_MULT:sm0_uid160_prod_uid47_fpMulTest_component " "Elaborated megafunction instantiation \"fp_mac:u4\|fptest:fp1\|fptest_0002:fptest_inst\|LPM_MULT:sm0_uid160_prod_uid47_fpMulTest_component\"" {  } { { "fptest/fptest_0002.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fptest/fptest_0002.vhd" 601 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499276437 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp_mac:u4\|fptest:fp1\|fptest_0002:fptest_inst\|LPM_MULT:sm0_uid160_prod_uid47_fpMulTest_component " "Instantiated megafunction \"fp_mac:u4\|fptest:fp1\|fptest_0002:fptest_inst\|LPM_MULT:sm0_uid160_prod_uid47_fpMulTest_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499276437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499276437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499276437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499276437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499276437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499276437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499276437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499276437 ""}  } { { "fptest/fptest_0002.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fptest/fptest_0002.vhd" 601 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631499276437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jhu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jhu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jhu " "Found entity 1: mult_jhu" {  } { { "db/mult_jhu.tdf" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/mult_jhu.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499276479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499276479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_jhu fp_mac:u4\|fptest:fp1\|fptest_0002:fptest_inst\|LPM_MULT:sm0_uid160_prod_uid47_fpMulTest_component\|mult_jhu:auto_generated " "Elaborating entity \"mult_jhu\" for hierarchy \"fp_mac:u4\|fptest:fp1\|fptest_0002:fptest_inst\|LPM_MULT:sm0_uid160_prod_uid47_fpMulTest_component\|mult_jhu:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/apps/intelfpga/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499276480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay fp_mac:u4\|fptest:fp1\|fptest_0002:fptest_inst\|dspba_delay:redist4_expSum_uid44_fpMulTest_q_3 " "Elaborating entity \"dspba_delay\" for hierarchy \"fp_mac:u4\|fptest:fp1\|fptest_0002:fptest_inst\|dspba_delay:redist4_expSum_uid44_fpMulTest_q_3\"" {  } { { "fptest/fptest_0002.vhd" "redist4_expSum_uid44_fpMulTest_q_3" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fptest/fptest_0002.vhd" 682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499276492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay fp_mac:u4\|fptest:fp1\|fptest_0002:fptest_inst\|dspba_delay:redist1_expRPreExc_uid61_fpMulTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"fp_mac:u4\|fptest:fp1\|fptest_0002:fptest_inst\|dspba_delay:redist1_expRPreExc_uid61_fpMulTest_b_1\"" {  } { { "fptest/fptest_0002.vhd" "redist1_expRPreExc_uid61_fpMulTest_b_1" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fptest/fptest_0002.vhd" 728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499276499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay fp_mac:u4\|fptest:fp1\|fptest_0002:fptest_inst\|dspba_delay:redist2_fracRPreExc_uid59_fpMulTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"fp_mac:u4\|fptest:fp1\|fptest_0002:fptest_inst\|dspba_delay:redist2_fracRPreExc_uid59_fpMulTest_b_1\"" {  } { { "fptest/fptest_0002.vhd" "redist2_fracRPreExc_uid59_fpMulTest_b_1" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fptest/fptest_0002.vhd" 853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499276505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1 " "Elaborating entity \"fpoint2_multi\" for hierarchy \"fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\"" {  } { { "fp_mac/synthesis/fp_mac.sv" "nios_custom_instr_floating_point_2_multi_1" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 1228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499276879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_datapath fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath " "Elaborating entity \"fpoint2_multi_datapath\" for hierarchy \"fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\"" {  } { { "fp_mac/synthesis/submodules/fpoint2_multi.vhd" "datapath" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/fpoint2_multi.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499276886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPDiv fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPDiv:\\ARITH_GEN:div " "Elaborating entity \"FPDiv\" for hierarchy \"fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPDiv:\\ARITH_GEN:div\"" {  } { { "fp_mac/synthesis/submodules/fpoint2_multi_datapath.vhd" "\\ARITH_GEN:div" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/fpoint2_multi_datapath.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499276897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPMult fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply " "Elaborating entity \"FPMult\" for hierarchy \"fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\"" {  } { { "fp_mac/synthesis/submodules/fpoint2_multi_datapath.vhd" "\\ARITH_GEN:multiply" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/fpoint2_multi_datapath.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499276917 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cstAllZWE_uid16_fpMulTest_q FPMult.vhd(840) " "VHDL Process Statement warning at FPMult.vhd(840): signal \"cstAllZWE_uid16_fpMulTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fp_mac/synthesis/submodules/FPMult/FPMult.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPMult/FPMult.vhd" 840 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1631499276928 "|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cstAllOWE_uid14_fpMulTest_q FPMult.vhd(842) " "VHDL Process Statement warning at FPMult.vhd(842): signal \"cstAllOWE_uid14_fpMulTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fp_mac/synthesis/submodules/FPMult/FPMult.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPMult/FPMult.vhd" 842 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1631499276928 "|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cstAllOWE_uid14_fpMulTest_q FPMult.vhd(843) " "VHDL Process Statement warning at FPMult.vhd(843): signal \"cstAllOWE_uid14_fpMulTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fp_mac/synthesis/submodules/FPMult/FPMult.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPMult/FPMult.vhd" 843 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1631499276928 "|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cstAllZWF_uid15_fpMulTest_q FPMult.vhd(861) " "VHDL Process Statement warning at FPMult.vhd(861): signal \"cstAllZWF_uid15_fpMulTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fp_mac/synthesis/submodules/FPMult/FPMult.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPMult/FPMult.vhd" 861 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1631499276928 "|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cstAllZWF_uid15_fpMulTest_q FPMult.vhd(863) " "VHDL Process Statement warning at FPMult.vhd(863): signal \"cstAllZWF_uid15_fpMulTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fp_mac/synthesis/submodules/FPMult/FPMult.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPMult/FPMult.vhd" 863 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1631499276928 "|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "oneFracRPostExc2_uid81_fpMulTest_q FPMult.vhd(864) " "VHDL Process Statement warning at FPMult.vhd(864): signal \"oneFracRPostExc2_uid81_fpMulTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fp_mac/synthesis/submodules/FPMult/FPMult.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPMult/FPMult.vhd" 864 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1631499276928 "|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c\"" {  } { { "fp_mac/synthesis/submodules/FPMult/FPMult.vhd" "ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPMult/FPMult.vhd" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499276946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component\"" {  } { { "fp_mac/synthesis/submodules/FPMult/FPMult.vhd" "sm1_uid102_prod_uid49_fpMulTest_component" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPMult/FPMult.vhd" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499276956 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component " "Elaborated megafunction instantiation \"fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component\"" {  } { { "fp_mac/synthesis/submodules/FPMult/FPMult.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPMult/FPMult.vhd" 458 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499276962 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component " "Instantiated megafunction \"fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499276962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499276962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499276962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499276962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499276962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499276962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499276962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499276962 ""}  } { { "fp_mac/synthesis/submodules/FPMult/FPMult.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPMult/FPMult.vhd" 458 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631499276962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_vst.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_vst.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_vst " "Found entity 1: mult_vst" {  } { { "db/mult_vst.tdf" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/mult_vst.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499277002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499277002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_vst fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component\|mult_vst:auto_generated " "Elaborating entity \"mult_vst\" for hierarchy \"fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component\|mult_vst:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/apps/intelfpga/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499277003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component\"" {  } { { "fp_mac/synthesis/submodules/FPMult/FPMult.vhd" "sm0_uid99_prod_uid49_fpMulTest_component" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPMult/FPMult.vhd" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499277019 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component " "Elaborated megafunction instantiation \"fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component\"" {  } { { "fp_mac/synthesis/submodules/FPMult/FPMult.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPMult/FPMult.vhd" 492 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499277024 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component " "Instantiated megafunction \"fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277024 ""}  } { { "fp_mac/synthesis/submodules/FPMult/FPMult.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPMult/FPMult.vhd" 492 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631499277024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_0tt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_0tt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_0tt " "Found entity 1: mult_0tt" {  } { { "db/mult_0tt.tdf" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/mult_0tt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499277064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499277064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_0tt fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component\|mult_0tt:auto_generated " "Elaborating entity \"mult_0tt\" for hierarchy \"fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component\|mult_0tt:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/apps/intelfpga/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499277065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component\"" {  } { { "fp_mac/synthesis/submodules/FPMult/FPMult.vhd" "topProd_uid96_prod_uid49_fpMulTest_component" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPMult/FPMult.vhd" 533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499277080 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component " "Elaborated megafunction instantiation \"fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component\"" {  } { { "fp_mac/synthesis/submodules/FPMult/FPMult.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPMult/FPMult.vhd" 533 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499277086 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component " "Instantiated megafunction \"fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277086 ""}  } { { "fp_mac/synthesis/submodules/FPMult/FPMult.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPMult/FPMult.vhd" 533 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631499277086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_50u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_50u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_50u " "Found entity 1: mult_50u" {  } { { "db/mult_50u.tdf" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/mult_50u.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499277127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499277127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_50u fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component\|mult_50u:auto_generated " "Elaborating entity \"mult_50u\" for hierarchy \"fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component\|mult_50u:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/apps/intelfpga/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499277128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|fpoint2_multi_dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|fpoint2_multi_dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c\"" {  } { { "fp_mac/synthesis/submodules/FPMult/FPMult.vhd" "ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPMult/FPMult.vhd" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499277140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a\"" {  } { { "fp_mac/synthesis/submodules/FPMult/FPMult.vhd" "ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPMult/FPMult.vhd" 599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499277143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPAddSub fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub " "Elaborating entity \"FPAddSub\" for hierarchy \"fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\"" {  } { { "fp_mac/synthesis/submodules/fpoint2_multi_datapath.vhd" "\\ARITH_GEN:addsub" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/fpoint2_multi_datapath.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499277153 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cstAllZWF_uid21_fpAddSubTest_ieeeAdd_q FPAddSub.vhd(657) " "VHDL Process Statement warning at FPAddSub.vhd(657): signal \"cstAllZWF_uid21_fpAddSubTest_ieeeAdd_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fp_mac/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPAddSub/FPAddSub.vhd" 657 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1631499277161 "|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VCC_q FPAddSub.vhd(676) " "VHDL Process Statement warning at FPAddSub.vhd(676): signal \"VCC_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fp_mac/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPAddSub/FPAddSub.vhd" 676 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1631499277161 "|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shiftOutConst_uid90_fpAddSubTest_ieeeAdd_q FPAddSub.vhd(1281) " "VHDL Process Statement warning at FPAddSub.vhd(1281): signal \"shiftOutConst_uid90_fpAddSubTest_ieeeAdd_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fp_mac/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1281 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1631499277170 "|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "countValue_farPath00_uid105_fpAddSubTest_ieeeAdd_q FPAddSub.vhd(1372) " "VHDL Process Statement warning at FPAddSub.vhd(1372): signal \"countValue_farPath00_uid105_fpAddSubTest_ieeeAdd_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fp_mac/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1372 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1631499277172 "|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "countValue_farPath01_uid104_fpAddSubTest_ieeeAdd_q FPAddSub.vhd(1373) " "VHDL Process Statement warning at FPAddSub.vhd(1373): signal \"countValue_farPath01_uid104_fpAddSubTest_ieeeAdd_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fp_mac/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1373 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1631499277172 "|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "countValue_farPath11_uid102_fpAddSubTest_ieeeAdd_q FPAddSub.vhd(1374) " "VHDL Process Statement warning at FPAddSub.vhd(1374): signal \"countValue_farPath11_uid102_fpAddSubTest_ieeeAdd_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fp_mac/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1374 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1631499277172 "|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "countValue_farPath11_uid102_fpAddSubTest_ieeeAdd_q FPAddSub.vhd(1375) " "VHDL Process Statement warning at FPAddSub.vhd(1375): signal \"countValue_farPath11_uid102_fpAddSubTest_ieeeAdd_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fp_mac/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1375 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1631499277172 "|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "leftShiftStage0Idx7_uid200_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_q FPAddSub.vhd(1548) " "VHDL Process Statement warning at FPAddSub.vhd(1548): signal \"leftShiftStage0Idx7_uid200_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fp_mac/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1548 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1631499277175 "|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "fracPostNorm_farPath11_uid97_fpAddSubTest_ieeeAdd_b FPAddSub.vhd(1590) " "VHDL warning at FPAddSub.vhd(1590): sensitivity list already contains fracPostNorm_farPath11_uid97_fpAddSubTest_ieeeAdd_b" {  } { { "fp_mac/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1590 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499277176 "|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VCC_q FPAddSub.vhd(1645) " "VHDL Process Statement warning at FPAddSub.vhd(1645): signal \"VCC_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fp_mac/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1645 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1631499277177 "|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cstAllZWE_uid22_fpAddSubTest_ieeeAdd_q FPAddSub.vhd(1891) " "VHDL Process Statement warning at FPAddSub.vhd(1891): signal \"cstAllZWE_uid22_fpAddSubTest_ieeeAdd_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fp_mac/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1891 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1631499277182 "|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cstAllOWE_uid20_fpAddSubTest_ieeeAdd_q FPAddSub.vhd(1893) " "VHDL Process Statement warning at FPAddSub.vhd(1893): signal \"cstAllOWE_uid20_fpAddSubTest_ieeeAdd_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fp_mac/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1893 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1631499277182 "|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cstAllOWE_uid20_fpAddSubTest_ieeeAdd_q FPAddSub.vhd(1894) " "VHDL Process Statement warning at FPAddSub.vhd(1894): signal \"cstAllOWE_uid20_fpAddSubTest_ieeeAdd_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fp_mac/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1894 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1631499277182 "|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cstAllZWF_uid21_fpAddSubTest_ieeeAdd_q FPAddSub.vhd(1917) " "VHDL Process Statement warning at FPAddSub.vhd(1917): signal \"cstAllZWF_uid21_fpAddSubTest_ieeeAdd_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fp_mac/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1917 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1631499277183 "|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cstAllZWF_uid21_fpAddSubTest_ieeeAdd_q FPAddSub.vhd(1919) " "VHDL Process Statement warning at FPAddSub.vhd(1919): signal \"cstAllZWF_uid21_fpAddSubTest_ieeeAdd_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fp_mac/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1919 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1631499277183 "|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "oneFracRPostExc2_uid140_fpAddSubTest_ieeeAdd_q FPAddSub.vhd(1920) " "VHDL Process Statement warning at FPAddSub.vhd(1920): signal \"oneFracRPostExc2_uid140_fpAddSubTest_ieeeAdd_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fp_mac/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1920 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1631499277183 "|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a\"" {  } { { "fp_mac/synthesis/submodules/FPAddSub/FPAddSub.vhd" "ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPAddSub/FPAddSub.vhd" 742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499277236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d\"" {  } { { "fp_mac/synthesis/submodules/FPAddSub/FPAddSub.vhd" "ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPAddSub/FPAddSub.vhd" 827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499277242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b\"" {  } { { "fp_mac/synthesis/submodules/FPAddSub/FPAddSub.vhd" "ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499277252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b\"" {  } { { "fp_mac/synthesis/submodules/FPAddSub/FPAddSub.vhd" "ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499277256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a\"" {  } { { "fp_mac/synthesis/submodules/FPAddSub/FPAddSub.vhd" "ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499277262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b\"" {  } { { "fp_mac/synthesis/submodules/FPAddSub/FPAddSub.vhd" "ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499277267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b\"" {  } { { "fp_mac/synthesis/submodules/FPAddSub/FPAddSub.vhd" "ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499277273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b\"" {  } { { "fp_mac/synthesis/submodules/FPAddSub/FPAddSub.vhd" "ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499277278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b\"" {  } { { "fp_mac/synthesis/submodules/FPAddSub/FPAddSub.vhd" "ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499277287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c\"" {  } { { "fp_mac/synthesis/submodules/FPAddSub/FPAddSub.vhd" "ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499277295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c\"" {  } { { "fp_mac/synthesis/submodules/FPAddSub/FPAddSub.vhd" "ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499277302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IntToFloat fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|IntToFloat:\\CON_GEN:int2float " "Elaborating entity \"IntToFloat\" for hierarchy \"fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|IntToFloat:\\CON_GEN:int2float\"" {  } { { "fp_mac/synthesis/submodules/fpoint2_multi_datapath.vhd" "\\CON_GEN:int2float" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/fpoint2_multi_datapath.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499277315 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zs_uid36_lzcShifterZ1_uid10_fxpToFPTest_q IntToFloat.vhd(264) " "VHDL Process Statement warning at IntToFloat.vhd(264): signal \"zs_uid36_lzcShifterZ1_uid10_fxpToFPTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fp_mac/synthesis/submodules/IntToFloat/IntToFloat.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/IntToFloat/IntToFloat.vhd" 264 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1631499277320 "|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "maxCount_uid11_fxpToFPTest_q IntToFloat.vhd(443) " "VHDL Process Statement warning at IntToFloat.vhd(443): signal \"maxCount_uid11_fxpToFPTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fp_mac/synthesis/submodules/IntToFloat/IntToFloat.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/IntToFloat/IntToFloat.vhd" 443 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1631499277324 "|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "expZ_uid30_fxpToFPTest_q IntToFloat.vhd(551) " "VHDL Process Statement warning at IntToFloat.vhd(551): signal \"expZ_uid30_fxpToFPTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fp_mac/synthesis/submodules/IntToFloat/IntToFloat.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/IntToFloat/IntToFloat.vhd" 551 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1631499277326 "|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "expInf_uid21_fxpToFPTest_q IntToFloat.vhd(552) " "VHDL Process Statement warning at IntToFloat.vhd(552): signal \"expInf_uid21_fxpToFPTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fp_mac/synthesis/submodules/IntToFloat/IntToFloat.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/IntToFloat/IntToFloat.vhd" 552 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1631499277326 "|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "expInf_uid21_fxpToFPTest_q IntToFloat.vhd(553) " "VHDL Process Statement warning at IntToFloat.vhd(553): signal \"expInf_uid21_fxpToFPTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fp_mac/synthesis/submodules/IntToFloat/IntToFloat.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/IntToFloat/IntToFloat.vhd" 553 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1631499277326 "|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fracZ_uid24_fxpToFPTest_q IntToFloat.vhd(577) " "VHDL Process Statement warning at IntToFloat.vhd(577): signal \"fracZ_uid24_fxpToFPTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fp_mac/synthesis/submodules/IntToFloat/IntToFloat.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/IntToFloat/IntToFloat.vhd" 577 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1631499277326 "|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|IntToFloat:\\CON_GEN:int2float\|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|IntToFloat:\\CON_GEN:int2float\|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b\"" {  } { { "fp_mac/synthesis/submodules/IntToFloat/IntToFloat.vhd" "ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/IntToFloat/IntToFloat.vhd" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499277345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|IntToFloat:\\CON_GEN:int2float\|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|IntToFloat:\\CON_GEN:int2float\|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c\"" {  } { { "fp_mac/synthesis/submodules/IntToFloat/IntToFloat.vhd" "ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/IntToFloat/IntToFloat.vhd" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499277350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FloatToInt fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FloatToInt:\\CON_GEN:Float2Int " "Elaborating entity \"FloatToInt\" for hierarchy \"fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FloatToInt:\\CON_GEN:Float2Int\"" {  } { { "fp_mac/synthesis/submodules/fpoint2_multi_datapath.vhd" "\\CON_GEN:Float2Int" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/fpoint2_multi_datapath.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499277357 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d0_uid29_fpToFxPTest_q FloatToInt.vhd(165) " "VHDL Process Statement warning at FloatToInt.vhd(165): signal \"d0_uid29_fpToFxPTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fp_mac/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FloatToInt/FloatToInt.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1631499277359 "|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d1_uid28_fpToFxPTest_q FloatToInt.vhd(166) " "VHDL Process Statement warning at FloatToInt.vhd(166): signal \"d1_uid28_fpToFxPTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fp_mac/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FloatToInt/FloatToInt.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1631499277359 "|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d3_uid26_fpToFxPTest_q FloatToInt.vhd(167) " "VHDL Process Statement warning at FloatToInt.vhd(167): signal \"d3_uid26_fpToFxPTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fp_mac/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FloatToInt/FloatToInt.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1631499277359 "|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d3_uid26_fpToFxPTest_q FloatToInt.vhd(168) " "VHDL Process Statement warning at FloatToInt.vhd(168): signal \"d3_uid26_fpToFxPTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fp_mac/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FloatToInt/FloatToInt.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1631499277359 "|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "maxPosValueS_uid36_fpToFxPTest_q FloatToInt.vhd(327) " "VHDL Process Statement warning at FloatToInt.vhd(327): signal \"maxPosValueS_uid36_fpToFxPTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fp_mac/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FloatToInt/FloatToInt.vhd" 327 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1631499277361 "|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "maxNegValueS_uid37_fpToFxPTest_q FloatToInt.vhd(328) " "VHDL Process Statement warning at FloatToInt.vhd(328): signal \"maxNegValueS_uid37_fpToFxPTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fp_mac/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FloatToInt/FloatToInt.vhd" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1631499277361 "|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "maxNegValueU_uid41_fpToFxPTest_q FloatToInt.vhd(329) " "VHDL Process Statement warning at FloatToInt.vhd(329): signal \"maxNegValueU_uid41_fpToFxPTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fp_mac/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FloatToInt/FloatToInt.vhd" 329 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1631499277361 "|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPSqrt fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt " "Elaborating entity \"FPSqrt\" for hierarchy \"fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\"" {  } { { "fp_mac/synthesis/submodules/fpoint2_multi_datapath.vhd" "\\FPSQRT_GEN:sqrt" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/fpoint2_multi_datapath.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499277374 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "FPSqrt.vhd(758) " "VHDL warning at FPSqrt.vhd(758): ignored assignment of value to null range" {  } { { "fp_mac/synthesis/submodules/FPSqrt/FPSqrt.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPSqrt/FPSqrt.vhd" 758 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1631499277386 "|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:negZero_uid59_fpSqrtTest_delay " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:negZero_uid59_fpSqrtTest_delay\"" {  } { { "fp_mac/synthesis/submodules/FPSqrt/FPSqrt.vhd" "negZero_uid59_fpSqrtTest_delay" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPSqrt/FPSqrt.vhd" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499277415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:redist0 " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:redist0\"" {  } { { "fp_mac/synthesis/submodules/FPSqrt/FPSqrt.vhd" "redist0" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPSqrt/FPSqrt.vhd" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499277419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem " "Elaborating entity \"altsyncram\" for hierarchy \"fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem\"" {  } { { "fp_mac/synthesis/submodules/FPSqrt/FPSqrt.vhd" "memoryC2_uid66_sqrtTableGenerator_lutmem_dmem" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPSqrt/FPSqrt.vhd" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499277431 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem " "Elaborated megafunction instantiation \"fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem\"" {  } { { "fp_mac/synthesis/submodules/FPSqrt/FPSqrt.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPSqrt/FPSqrt.vhd" 347 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499277439 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem " "Instantiated megafunction \"fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./FPSqrt_memoryC2_uid61_sqrtTableGenerator_lutmem.hex " "Parameter \"init_file\" = \"./FPSqrt_memoryC2_uid61_sqrtTableGenerator_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_B " "Parameter \"init_file_layout\" = \"PORT_B\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 12 " "Parameter \"width_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277440 ""}  } { { "fp_mac/synthesis/submodules/FPSqrt/FPSqrt.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPSqrt/FPSqrt.vhd" 347 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631499277440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1kt3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1kt3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1kt3 " "Found entity 1: altsyncram_1kt3" {  } { { "db/altsyncram_1kt3.tdf" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/altsyncram_1kt3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499277483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499277483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1kt3 fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem\|altsyncram_1kt3:auto_generated " "Elaborating entity \"altsyncram_1kt3\" for hierarchy \"fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem\|altsyncram_1kt3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/apps/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499277485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:redist2 " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:redist2\"" {  } { { "fp_mac/synthesis/submodules/FPSqrt/FPSqrt.vhd" "redist2" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPSqrt/FPSqrt.vhd" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499277540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay\"" {  } { { "fp_mac/synthesis/submodules/FPSqrt/FPSqrt.vhd" "prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPSqrt/FPSqrt.vhd" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499277546 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fpoint2_multi_dspba_library.vhd(51) " "VHDL Subtype or Type Declaration warning at fpoint2_multi_dspba_library.vhd(51): subtype or type has null range" {  } { { "fp_mac/synthesis/submodules/fpoint2_multi_dspba_library.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/fpoint2_multi_dspba_library.vhd" 51 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1631499277546 "|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:redist4 " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:redist4\"" {  } { { "fp_mac/synthesis/submodules/FPSqrt/FPSqrt.vhd" "redist4" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPSqrt/FPSqrt.vhd" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499277550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem " "Elaborating entity \"altsyncram\" for hierarchy \"fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem\"" {  } { { "fp_mac/synthesis/submodules/FPSqrt/FPSqrt.vhd" "memoryC1_uid64_sqrtTableGenerator_lutmem_dmem" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPSqrt/FPSqrt.vhd" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499277561 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem " "Elaborated megafunction instantiation \"fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem\"" {  } { { "fp_mac/synthesis/submodules/FPSqrt/FPSqrt.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPSqrt/FPSqrt.vhd" 444 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499277570 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem " "Instantiated megafunction \"fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./FPSqrt_memoryC1_uid60_sqrtTableGenerator_lutmem.hex " "Parameter \"init_file\" = \"./FPSqrt_memoryC1_uid60_sqrtTableGenerator_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_B " "Parameter \"init_file_layout\" = \"PORT_B\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 21 " "Parameter \"width_a\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 21 " "Parameter \"width_b\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277570 ""}  } { { "fp_mac/synthesis/submodules/FPSqrt/FPSqrt.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPSqrt/FPSqrt.vhd" 444 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631499277570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vjt3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vjt3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vjt3 " "Found entity 1: altsyncram_vjt3" {  } { { "db/altsyncram_vjt3.tdf" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/altsyncram_vjt3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499277617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499277617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vjt3 fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem\|altsyncram_vjt3:auto_generated " "Elaborating entity \"altsyncram_vjt3\" for hierarchy \"fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem\|altsyncram_vjt3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/apps/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499277618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay\"" {  } { { "fp_mac/synthesis/submodules/FPSqrt/FPSqrt.vhd" "prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPSqrt/FPSqrt.vhd" 527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499277698 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fpoint2_multi_dspba_library.vhd(51) " "VHDL Subtype or Type Declaration warning at fpoint2_multi_dspba_library.vhd(51): subtype or type has null range" {  } { { "fp_mac/synthesis/submodules/fpoint2_multi_dspba_library.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/fpoint2_multi_dspba_library.vhd" 51 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1631499277698 "|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem " "Elaborating entity \"altsyncram\" for hierarchy \"fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem\"" {  } { { "fp_mac/synthesis/submodules/FPSqrt/FPSqrt.vhd" "memoryC0_uid62_sqrtTableGenerator_lutmem_dmem" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPSqrt/FPSqrt.vhd" 549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499277710 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem " "Elaborated megafunction instantiation \"fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem\"" {  } { { "fp_mac/synthesis/submodules/FPSqrt/FPSqrt.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPSqrt/FPSqrt.vhd" 549 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499277719 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem " "Instantiated megafunction \"fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./FPSqrt_memoryC0_uid59_sqrtTableGenerator_lutmem.hex " "Parameter \"init_file\" = \"./FPSqrt_memoryC0_uid59_sqrtTableGenerator_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_B " "Parameter \"init_file_layout\" = \"PORT_B\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 29 " "Parameter \"width_a\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 29 " "Parameter \"width_b\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277719 ""}  } { { "fp_mac/synthesis/submodules/FPSqrt/FPSqrt.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPSqrt/FPSqrt.vhd" 549 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631499277719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mkt3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mkt3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mkt3 " "Found entity 1: altsyncram_mkt3" {  } { { "db/altsyncram_mkt3.tdf" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/altsyncram_mkt3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499277764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499277764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mkt3 fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem\|altsyncram_mkt3:auto_generated " "Elaborating entity \"altsyncram_mkt3\" for hierarchy \"fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem\|altsyncram_mkt3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/apps/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499277766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:redist6_mem_dmem " "Elaborating entity \"altsyncram\" for hierarchy \"fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:redist6_mem_dmem\"" {  } { { "fp_mac/synthesis/submodules/FPSqrt/FPSqrt.vhd" "redist6_mem_dmem" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPSqrt/FPSqrt.vhd" 735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499277877 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:redist6_mem_dmem " "Elaborated megafunction instantiation \"fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:redist6_mem_dmem\"" {  } { { "fp_mac/synthesis/submodules/FPSqrt/FPSqrt.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPSqrt/FPSqrt.vhd" 735 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499277888 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:redist6_mem_dmem " "Instantiated megafunction \"fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:redist6_mem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family  " "Parameter \"intended_device_family\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499277888 ""}  } { { "fp_mac/synthesis/submodules/FPSqrt/FPSqrt.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPSqrt/FPSqrt.vhd" 735 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631499277888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bto3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bto3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bto3 " "Found entity 1: altsyncram_bto3" {  } { { "db/altsyncram_bto3.tdf" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/altsyncram_bto3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499277933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499277933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bto3 fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:redist6_mem_dmem\|altsyncram_bto3:auto_generated " "Elaborating entity \"altsyncram_bto3\" for hierarchy \"fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:redist6_mem_dmem\|altsyncram_bto3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/apps/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499277934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:redist1 " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"fp_mac:u4\|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:redist1\"" {  } { { "fp_mac/synthesis/submodules/FPSqrt/FPSqrt.vhd" "redist1" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/FPSqrt/FPSqrt.vhd" 893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499277950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hid_ram fp_mac:u4\|hid_ram:ramh " "Elaborating entity \"hid_ram\" for hierarchy \"fp_mac:u4\|hid_ram:ramh\"" {  } { { "fp_mac/synthesis/fp_mac.sv" "ramh" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 1295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499278452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fp_mac:u4\|hid_ram:ramh\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"fp_mac:u4\|hid_ram:ramh\|altsyncram:altsyncram_component\"" {  } { { "hid_ram.v" "altsyncram_component" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/hid_ram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499278465 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp_mac:u4\|hid_ram:ramh\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"fp_mac:u4\|hid_ram:ramh\|altsyncram:altsyncram_component\"" {  } { { "hid_ram.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/hid_ram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499278475 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp_mac:u4\|hid_ram:ramh\|altsyncram:altsyncram_component " "Instantiated megafunction \"fp_mac:u4\|hid_ram:ramh\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499278475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499278475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499278475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499278475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499278475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499278475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499278475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499278475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499278475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499278475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499278475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499278475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 128 " "Parameter \"width_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499278475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499278475 ""}  } { { "hid_ram.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/hid_ram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631499278475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gqe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gqe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gqe1 " "Found entity 1: altsyncram_gqe1" {  } { { "db/altsyncram_gqe1.tdf" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/altsyncram_gqe1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499278529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499278529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gqe1 fp_mac:u4\|hid_ram:ramh\|altsyncram:altsyncram_component\|altsyncram_gqe1:auto_generated " "Elaborating entity \"altsyncram_gqe1\" for hierarchy \"fp_mac:u4\|hid_ram:ramh\|altsyncram:altsyncram_component\|altsyncram_gqe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/apps/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499278530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_ram fp_mac:u4\|output_ram:ramo " "Elaborating entity \"output_ram\" for hierarchy \"fp_mac:u4\|output_ram:ramo\"" {  } { { "fp_mac/synthesis/fp_mac.sv" "ramo" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 1303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499278571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fp_mac:u4\|output_ram:ramo\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"fp_mac:u4\|output_ram:ramo\|altsyncram:altsyncram_component\"" {  } { { "output_ram.v" "altsyncram_component" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/output_ram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499278583 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp_mac:u4\|output_ram:ramo\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"fp_mac:u4\|output_ram:ramo\|altsyncram:altsyncram_component\"" {  } { { "output_ram.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/output_ram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499278591 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp_mac:u4\|output_ram:ramo\|altsyncram:altsyncram_component " "Instantiated megafunction \"fp_mac:u4\|output_ram:ramo\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499278591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499278591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499278591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499278591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499278591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499278591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499278591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499278591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499278591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499278591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499278591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499278591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499278591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499278591 ""}  } { { "output_ram.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/output_ram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631499278591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voe1 " "Found entity 1: altsyncram_voe1" {  } { { "db/altsyncram_voe1.tdf" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/altsyncram_voe1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499278640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499278640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voe1 fp_mac:u4\|output_ram:ramo\|altsyncram:altsyncram_component\|altsyncram_voe1:auto_generated " "Elaborating entity \"altsyncram_voe1\" for hierarchy \"fp_mac:u4\|output_ram:ramo\|altsyncram:altsyncram_component\|altsyncram_voe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/apps/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499278641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_max fp_mac:u4\|fp_max:max " "Elaborating entity \"fp_max\" for hierarchy \"fp_mac:u4\|fp_max:max\"" {  } { { "fp_mac/synthesis/fp_mac.sv" "max" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 1313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499278667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_max_0002 fp_mac:u4\|fp_max:max\|fp_max_0002:fp_max_inst " "Elaborating entity \"fp_max_0002\" for hierarchy \"fp_mac:u4\|fp_max:max\|fp_max_0002:fp_max_inst\"" {  } { { "fp_max.v" "fp_max_inst" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_max.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499278674 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VCC_q fp_max_0002.vhd(50) " "Verilog HDL or VHDL warning at fp_max_0002.vhd(50): object \"VCC_q\" assigned a value but never read" {  } { { "fp_max/fp_max_0002.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_max/fp_max_0002.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631499278675 "|play_gif2|fp_mac:u4|fp_max:max|fp_max_0002:fp_max_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "obs fp_mac:u4\|obs:o1 " "Elaborating entity \"obs\" for hierarchy \"fp_mac:u4\|obs:o1\"" {  } { { "fp_mac/synthesis/fp_mac.sv" "o1" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 1338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499278685 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "obs " "Entity \"obs\" contains only dangling pins" {  } { { "fp_mac/synthesis/fp_mac.sv" "o1" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 1338 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1631499278687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:u5 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:u5\"" {  } { { "../hdl/play_gif2.sv" "u5" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499278691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uint_to_float uint_to_float:u7 " "Elaborating entity \"uint_to_float\" for hierarchy \"uint_to_float:u7\"" {  } { { "../hdl/play_gif2.sv" "u7" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499278696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_i_multiplier fifo_i_multiplier:C_FIFO_I_MULTIPLIER " "Elaborating entity \"fifo_i_multiplier\" for hierarchy \"fifo_i_multiplier:C_FIFO_I_MULTIPLIER\"" {  } { { "../hdl/play_gif2.sv" "C_FIFO_I_MULTIPLIER" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499278709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fifo_i_multiplier:C_FIFO_I_MULTIPLIER\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"fifo_i_multiplier:C_FIFO_I_MULTIPLIER\|scfifo:scfifo_component\"" {  } { { "fifo_i_multiplier.v" "scfifo_component" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fifo_i_multiplier.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499278876 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_i_multiplier:C_FIFO_I_MULTIPLIER\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"fifo_i_multiplier:C_FIFO_I_MULTIPLIER\|scfifo:scfifo_component\"" {  } { { "fifo_i_multiplier.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fifo_i_multiplier.v" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499278882 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_i_multiplier:C_FIFO_I_MULTIPLIER\|scfifo:scfifo_component " "Instantiated megafunction \"fifo_i_multiplier:C_FIFO_I_MULTIPLIER\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499278882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499278882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499278882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499278882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499278882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 128 " "Parameter \"lpm_width\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499278882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499278882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499278882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499278882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499278882 ""}  } { { "fifo_i_multiplier.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fifo_i_multiplier.v" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631499278882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_se21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_se21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_se21 " "Found entity 1: scfifo_se21" {  } { { "db/scfifo_se21.tdf" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/scfifo_se21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499278924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499278924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_se21 fifo_i_multiplier:C_FIFO_I_MULTIPLIER\|scfifo:scfifo_component\|scfifo_se21:auto_generated " "Elaborating entity \"scfifo_se21\" for hierarchy \"fifo_i_multiplier:C_FIFO_I_MULTIPLIER\|scfifo:scfifo_component\|scfifo_se21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/apps/intelfpga/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499278925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3l21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3l21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3l21 " "Found entity 1: a_dpfifo_3l21" {  } { { "db/a_dpfifo_3l21.tdf" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/a_dpfifo_3l21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499278942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499278942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3l21 fifo_i_multiplier:C_FIFO_I_MULTIPLIER\|scfifo:scfifo_component\|scfifo_se21:auto_generated\|a_dpfifo_3l21:dpfifo " "Elaborating entity \"a_dpfifo_3l21\" for hierarchy \"fifo_i_multiplier:C_FIFO_I_MULTIPLIER\|scfifo:scfifo_component\|scfifo_se21:auto_generated\|a_dpfifo_3l21:dpfifo\"" {  } { { "db/scfifo_se21.tdf" "dpfifo" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/scfifo_se21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499278944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_08f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_08f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_08f " "Found entity 1: a_fefifo_08f" {  } { { "db/a_fefifo_08f.tdf" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/a_fefifo_08f.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499278961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499278961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_08f fifo_i_multiplier:C_FIFO_I_MULTIPLIER\|scfifo:scfifo_component\|scfifo_se21:auto_generated\|a_dpfifo_3l21:dpfifo\|a_fefifo_08f:fifo_state " "Elaborating entity \"a_fefifo_08f\" for hierarchy \"fifo_i_multiplier:C_FIFO_I_MULTIPLIER\|scfifo:scfifo_component\|scfifo_se21:auto_generated\|a_dpfifo_3l21:dpfifo\|a_fefifo_08f:fifo_state\"" {  } { { "db/a_dpfifo_3l21.tdf" "fifo_state" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/a_dpfifo_3l21.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499278964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_537.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_537.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_537 " "Found entity 1: cntr_537" {  } { { "db/cntr_537.tdf" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/cntr_537.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499279002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499279002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_537 fifo_i_multiplier:C_FIFO_I_MULTIPLIER\|scfifo:scfifo_component\|scfifo_se21:auto_generated\|a_dpfifo_3l21:dpfifo\|a_fefifo_08f:fifo_state\|cntr_537:count_usedw " "Elaborating entity \"cntr_537\" for hierarchy \"fifo_i_multiplier:C_FIFO_I_MULTIPLIER\|scfifo:scfifo_component\|scfifo_se21:auto_generated\|a_dpfifo_3l21:dpfifo\|a_fefifo_08f:fifo_state\|cntr_537:count_usedw\"" {  } { { "db/a_fefifo_08f.tdf" "count_usedw" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/a_fefifo_08f.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499279006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o5m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o5m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o5m1 " "Found entity 1: altsyncram_o5m1" {  } { { "db/altsyncram_o5m1.tdf" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/altsyncram_o5m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499279058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499279058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o5m1 fifo_i_multiplier:C_FIFO_I_MULTIPLIER\|scfifo:scfifo_component\|scfifo_se21:auto_generated\|a_dpfifo_3l21:dpfifo\|altsyncram_o5m1:FIFOram " "Elaborating entity \"altsyncram_o5m1\" for hierarchy \"fifo_i_multiplier:C_FIFO_I_MULTIPLIER\|scfifo:scfifo_component\|scfifo_se21:auto_generated\|a_dpfifo_3l21:dpfifo\|altsyncram_o5m1:FIFOram\"" {  } { { "db/a_dpfifo_3l21.tdf" "FIFOram" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/a_dpfifo_3l21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499279062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p2b " "Found entity 1: cntr_p2b" {  } { { "db/cntr_p2b.tdf" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/cntr_p2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499279134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499279134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_p2b fifo_i_multiplier:C_FIFO_I_MULTIPLIER\|scfifo:scfifo_component\|scfifo_se21:auto_generated\|a_dpfifo_3l21:dpfifo\|cntr_p2b:rd_ptr_count " "Elaborating entity \"cntr_p2b\" for hierarchy \"fifo_i_multiplier:C_FIFO_I_MULTIPLIER\|scfifo:scfifo_component\|scfifo_se21:auto_generated\|a_dpfifo_3l21:dpfifo\|cntr_p2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_3l21.tdf" "rd_ptr_count" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/a_dpfifo_3l21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499279137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_output display_output:display0 " "Elaborating entity \"display_output\" for hierarchy \"display_output:display0\"" {  } { { "../hdl/play_gif2.sv" "display0" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499279156 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fp_mac:u4\|reset_req " "Net \"fp_mac:u4\|reset_req\" is missing source, defaulting to GND" {  } { { "fp_mac/synthesis/fp_mac.sv" "reset_req" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 119 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1631499280029 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1631499280029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_km14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_km14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_km14 " "Found entity 1: altsyncram_km14" {  } { { "db/altsyncram_km14.tdf" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/altsyncram_km14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499305418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499305418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_i7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_i7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_i7c " "Found entity 1: mux_i7c" {  } { { "db/mux_i7c.tdf" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/mux_i7c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499306211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499306211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3af " "Found entity 1: decode_3af" {  } { { "db/decode_3af.tdf" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/decode_3af.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499306319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499306319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_00i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_00i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_00i " "Found entity 1: cntr_00i" {  } { { "db/cntr_00i.tdf" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/cntr_00i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499306525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499306525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_usb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_usb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_usb " "Found entity 1: cmpr_usb" {  } { { "db/cmpr_usb.tdf" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/cmpr_usb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499306571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499306571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8hi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8hi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8hi " "Found entity 1: cntr_8hi" {  } { { "db/cntr_8hi.tdf" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/cntr_8hi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499306663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499306663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4rh " "Found entity 1: cntr_4rh" {  } { { "db/cntr_4rh.tdf" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/cntr_4rh.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499306899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499306899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_grb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_grb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_grb " "Found entity 1: cmpr_grb" {  } { { "db/cmpr_grb.tdf" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/cmpr_grb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499306943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499306943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_odi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_odi " "Found entity 1: cntr_odi" {  } { { "db/cntr_odi.tdf" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/cntr_odi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499307029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499307029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_drb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_drb " "Found entity 1: cmpr_drb" {  } { { "db/cmpr_drb.tdf" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/cmpr_drb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499307074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499307074 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499308295 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1631499308697 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.09.12.19:15:11 Progress: Loading sld91f8a9a6/alt_sld_fab_wrapper_hw.tcl " "2021.09.12.19:15:11 Progress: Loading sld91f8a9a6/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499311757 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499314004 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499314149 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499316535 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499316669 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499316802 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499316936 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499316941 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499316941 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1631499317608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld91f8a9a6/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld91f8a9a6/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld91f8a9a6/alt_sld_fab.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/sld91f8a9a6/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499317807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499317807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld91f8a9a6/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld91f8a9a6/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld91f8a9a6/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/sld91f8a9a6/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499317887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499317887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld91f8a9a6/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld91f8a9a6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld91f8a9a6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/sld91f8a9a6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499317892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499317892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld91f8a9a6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld91f8a9a6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld91f8a9a6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/sld91f8a9a6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499317967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499317967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld91f8a9a6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld91f8a9a6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld91f8a9a6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/sld91f8a9a6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499318059 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld91f8a9a6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/sld91f8a9a6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499318059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499318059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld91f8a9a6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld91f8a9a6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld91f8a9a6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/sld91f8a9a6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499318138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499318138 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "uint_to_float:u7\|Ram0 " "RAM logic \"uint_to_float:u7\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "../hdl/uint_to_float.sv" "Ram0" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/uint_to_float.sv" 14 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1631499324145 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|mem " "RAM logic \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/system/submodules/altera_avalon_sc_fifo.v" "mem" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1631499324145 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1631499324145 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:u0\|system_jtag_master:jtag_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631499327953 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631499327953 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631499327953 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631499327953 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631499327953 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631499327953 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631499327953 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631499327953 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631499327953 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631499327953 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631499327953 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631499327953 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631499327953 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631499327953 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1631499327953 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1631499327953 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1631499327953 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_jtag_master:jtag_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499327982 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_jtag_master:jtag_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499327983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499327983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499327983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499327983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499327983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499327983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499327983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499327983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499327983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499327983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499327983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499327983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499327983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499327983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631499327983 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631499327983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m4g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m4g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m4g1 " "Found entity 1: altsyncram_m4g1" {  } { { "db/altsyncram_m4g1.tdf" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/altsyncram_m4g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631499328027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499328027 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1631499328844 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/system/submodules/system_sdram_controller.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_sdram_controller.v" 442 -1 0 } } { "fp_mac/synthesis/submodules/fpoint2_multi.vhd" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/submodules/fpoint2_multi.vhd" 87 -1 0 } } { "db/ip/system/submodules/system_sdram_controller.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_sdram_controller.v" 356 -1 0 } } { "db/ip/system/submodules/altera_reset_synchronizer.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/system/submodules/altera_merlin_master_agent.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "db/ip/system/submodules/system_sdram_controller.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_sdram_controller.v" 306 -1 0 } } { "db/ip/system/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/system/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "db/ip/system/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_avalon_st_packets_to_bytes.v" 178 -1 0 } } { "db/ip/system/submodules/system_altpll_0.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_altpll_0.v" 276 -1 0 } } { "db/ip/system/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1631499329118 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1631499329118 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[0\] GND " "Pin \"data\[0\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[1\] GND " "Pin \"data\[1\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[2\] GND " "Pin \"data\[2\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[3\] GND " "Pin \"data\[3\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[4\] GND " "Pin \"data\[4\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[5\] GND " "Pin \"data\[5\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[6\] GND " "Pin \"data\[6\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[7\] GND " "Pin \"data\[7\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[8\] GND " "Pin \"data\[8\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|data[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[9\] GND " "Pin \"data\[9\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|data[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[10\] GND " "Pin \"data\[10\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|data[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[11\] GND " "Pin \"data\[11\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|data[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[12\] GND " "Pin \"data\[12\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|data[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[13\] GND " "Pin \"data\[13\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|data[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[14\] GND " "Pin \"data\[14\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|data[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[15\] GND " "Pin \"data\[15\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|data[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[16\] GND " "Pin \"data\[16\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|data[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[17\] GND " "Pin \"data\[17\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|data[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[18\] GND " "Pin \"data\[18\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|data[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[19\] GND " "Pin \"data\[19\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|data[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[20\] GND " "Pin \"data\[20\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|data[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[21\] GND " "Pin \"data\[21\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|data[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[22\] GND " "Pin \"data\[22\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|data[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[23\] GND " "Pin \"data\[23\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|data[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[24\] GND " "Pin \"data\[24\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|data[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[25\] GND " "Pin \"data\[25\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|data[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[26\] GND " "Pin \"data\[26\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|data[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[27\] GND " "Pin \"data\[27\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|data[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[28\] GND " "Pin \"data\[28\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|data[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[29\] GND " "Pin \"data\[29\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|data[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[30\] GND " "Pin \"data\[30\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|data[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[31\] GND " "Pin \"data\[31\]\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|data[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "intf_read GND " "Pin \"intf_read\" is stuck at GND" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631499333150 "|play_gif2|intf_read"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1631499333150 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499333644 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2442 " "2442 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1631499338743 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "fp_mac:u4\|output_ram:ramo\|altsyncram:altsyncram_component\|altsyncram_voe1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"fp_mac:u4\|output_ram:ramo\|altsyncram:altsyncram_component\|altsyncram_voe1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_voe1.tdf" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/altsyncram_voe1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "d:/apps/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "output_ram.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/output_ram.v" 85 0 0 } } { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 1303 0 0 } } { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 365 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499338781 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "fp_mac:u4\|hid_ram:ramh\|altsyncram:altsyncram_component\|altsyncram_gqe1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"fp_mac:u4\|hid_ram:ramh\|altsyncram:altsyncram_component\|altsyncram_gqe1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_gqe1.tdf" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/altsyncram_gqe1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "d:/apps/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "hid_ram.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/hid_ram.v" 85 0 0 } } { "fp_mac/synthesis/fp_mac.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/fp_mac/synthesis/fp_mac.sv" 1295 0 0 } } { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 365 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499338782 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "macacc 16 " "Ignored 16 assignments for entity \"macacc\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_acc_custom -entity macacc -sip macacc.sip -library lib_macacc " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_acc_custom -entity macacc -sip macacc.sip -library lib_macacc was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1631499339065 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity macacc -sip macacc.sip -library lib_macacc " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity macacc -sip macacc.sip -library lib_macacc was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1631499339065 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity macacc -sip macacc.sip -library lib_macacc " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity macacc -sip macacc.sip -library lib_macacc was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1631499339065 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1631499339065 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "macacc_0002 19 " "Ignored 19 assignments for entity \"macacc_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1631499339065 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/de10lite-hdl-master/projects/play_gif/synthesis/play_gif.map.smsg " "Generated suppressed messages file D:/de10lite-hdl-master/projects/play_gif/synthesis/play_gif.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499339511 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 3997 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 3997 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1631499343361 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1631499344030 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631499344030 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "system:u0\|system_altpll_0:altpll_0\|system_altpll_0_altpll_82g2:sd1\|pll7 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"system:u0\|system_altpll_0:altpll_0\|system_altpll_0_altpll_82g2:sd1\|pll7\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/ip/system/submodules/system_altpll_0.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_altpll_0.v" 150 -1 0 } } { "db/ip/system/submodules/system_altpll_0.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/submodules/system_altpll_0.v" 298 0 0 } } { "db/ip/system/system.v" "" { Text "D:/de10lite-hdl-master/projects/play_gif/synthesis/db/ip/system/system.v" 101 0 0 } } { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 292 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1631499345590 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1631499346905 "|play_gif2|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1631499346905 "|play_gif2|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../hdl/play_gif2.sv" "" { Text "D:/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1631499346905 "|play_gif2|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1631499346905 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "39434 " "Implemented 39434 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1631499346906 ""} { "Info" "ICUT_CUT_TM_OPINS" "130 " "Implemented 130 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1631499346906 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1631499346906 ""} { "Info" "ICUT_CUT_TM_LCELLS" "36944 " "Implemented 36944 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1631499346906 ""} { "Info" "ICUT_CUT_TM_RAMS" "2318 " "Implemented 2318 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1631499346906 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1631499346906 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "16 " "Implemented 16 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1631499346906 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1631499346906 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 307 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 307 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5302 " "Peak virtual memory: 5302 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1631499347111 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 12 19:15:47 2021 " "Processing ended: Sun Sep 12 19:15:47 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1631499347111 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:43 " "Elapsed time: 00:01:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1631499347111 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:39 " "Total CPU time (on all processors): 00:02:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1631499347111 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1631499347111 ""}
