Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Tue Sep  8 20:51:01 2020
| Host         : FilipPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file TETRIS_Main_timing_summary_routed.rpt -warn_on_violation -rpx TETRIS_Main_timing_summary_routed.rpx
| Design       : TETRIS_Main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 768 register/latch pins with no clock driven by root clock pin: btnC (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: Keyboard_Receiver/db_clk/O_reg/Q (HIGH)

 There are 384 register/latch pins with no clock driven by root clock pin: tetris_logic/row_to_clear_reg[0]/Q (HIGH)

 There are 384 register/latch pins with no clock driven by root clock pin: tetris_logic/row_to_clear_reg[1]/Q (HIGH)

 There are 384 register/latch pins with no clock driven by root clock pin: tetris_logic/row_to_clear_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tetris_logic/row_to_clear_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tetris_logic/row_to_clear_reg[3]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tetris_logic/row_to_clear_reg[3]_rep__0/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tetris_logic/row_to_clear_reg[3]_rep__1/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tetris_logic/row_to_clear_reg[3]_rep__2/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: tetris_logic/row_to_clear_reg[4]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tetris_logic/row_to_clear_reg[4]_rep/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tetris_logic/row_to_clear_reg[4]_rep__0/Q (HIGH)

 There are 112 register/latch pins with no clock driven by root clock pin: tetris_logic/row_to_clear_reg[4]_rep__1/Q (HIGH)

 There are 384 register/latch pins with no clock driven by root clock pin: tetris_logic/row_to_clear_reg[5]/Q (HIGH)

 There are 768 register/latch pins with no clock driven by root clock pin: tetris_logic/state_reg[0]_rep__1/Q (HIGH)

 There are 768 register/latch pins with no clock driven by root clock pin: tetris_logic/state_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 789 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.421     -113.513                     60                  417        0.091        0.000                      0                  417        3.000        0.000                       0                  1106  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)       Period(ns)      Frequency(MHz)
-----                      ------------       ----------      --------------
clk                        {0.000 5.000}      10.000          100.000         
  clk50MHz_IP_CLK_DIVIDER  {0.000 10.000}     20.000          50.000          
  clk65MHz_IP_CLK_DIVIDER  {0.000 7.692}      15.385          65.000          
  clk_rand_IP_CLK_DIVIDER  {0.000 13.333}     26.667          37.500          
  clkfbout_IP_CLK_DIVIDER  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                          3.000        0.000                       0                     1  
  clk50MHz_IP_CLK_DIVIDER       15.096        0.000                      0                   85        0.131        0.000                      0                   85        9.500        0.000                       0                    70  
  clk65MHz_IP_CLK_DIVIDER        4.289        0.000                      0                  320        0.091        0.000                      0                  320        6.712        0.000                       0                  1018  
  clk_rand_IP_CLK_DIVIDER       24.871        0.000                      0                   11        0.122        0.000                      0                   11       12.833        0.000                       0                    14  
  clkfbout_IP_CLK_DIVIDER                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk50MHz_IP_CLK_DIVIDER  clk65MHz_IP_CLK_DIVIDER       -2.421     -112.508                     60                   60        0.118        0.000                      0                   60  
clk_rand_IP_CLK_DIVIDER  clk65MHz_IP_CLK_DIVIDER       -2.057       -5.740                      3                    3        0.141        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLK_GENERATOR/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  CLK_GENERATOR/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK_GENERATOR/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK_GENERATOR/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk50MHz_IP_CLK_DIVIDER
  To Clock:  clk50MHz_IP_CLK_DIVIDER

Setup :            0  Failing Endpoints,  Worst Slack       15.096ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.096ns  (required time - arrival time)
  Source:                 clk1HZ_generator/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk50MHz_IP_CLK_DIVIDER  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk1HZ_generator/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk50MHz_IP_CLK_DIVIDER  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50MHz_IP_CLK_DIVIDER
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50MHz_IP_CLK_DIVIDER rise@20.000ns - clk50MHz_IP_CLK_DIVIDER rise@0.000ns)
  Data Path Delay:        4.825ns  (logic 1.076ns (22.299%)  route 3.749ns (77.701%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 18.436 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50MHz_IP_CLK_DIVIDER rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GENERATOR/inst/pclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_GENERATOR/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK_GENERATOR/inst/pclk_IP_CLK_DIVIDER
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK_GENERATOR/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    CLK_GENERATOR/inst/clk50MHz_IP_CLK_DIVIDER
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  CLK_GENERATOR/inst/clkout1_buf/O
                         net (fo=59, routed)          1.550    -0.962    clk1HZ_generator/clk50MHz
    SLICE_X28Y62         FDRE                                         r  clk1HZ_generator/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.506 f  clk1HZ_generator/counter_reg[20]/Q
                         net (fo=2, routed)           0.873     0.367    clk1HZ_generator/counter[20]
    SLICE_X28Y62         LUT4 (Prop_lut4_I0_O)        0.124     0.491 r  clk1HZ_generator/counter[26]_i_7/O
                         net (fo=1, routed)           0.280     0.771    clk1HZ_generator/counter[26]_i_7_n_0
    SLICE_X28Y62         LUT5 (Prop_lut5_I4_O)        0.124     0.895 r  clk1HZ_generator/counter[26]_i_6/O
                         net (fo=1, routed)           1.023     1.917    clk1HZ_generator/counter[26]_i_6_n_0
    SLICE_X28Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.041 r  clk1HZ_generator/counter[26]_i_3/O
                         net (fo=1, routed)           0.430     2.471    clk1HZ_generator/counter[26]_i_3_n_0
    SLICE_X28Y59         LUT6 (Prop_lut6_I0_O)        0.124     2.595 r  clk1HZ_generator/counter[26]_i_2/O
                         net (fo=28, routed)          1.144     3.739    clk1HZ_generator/counter[26]_i_2_n_0
    SLICE_X28Y63         LUT3 (Prop_lut3_I0_O)        0.124     3.863 r  clk1HZ_generator/counter[23]_i_1/O
                         net (fo=1, routed)           0.000     3.863    clk1HZ_generator/counter_0[23]
    SLICE_X28Y63         FDRE                                         r  clk1HZ_generator/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50MHz_IP_CLK_DIVIDER rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    CLK_GENERATOR/inst/pclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_GENERATOR/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    CLK_GENERATOR/inst/pclk_IP_CLK_DIVIDER
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  CLK_GENERATOR/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    16.914    CLK_GENERATOR/inst/clk50MHz_IP_CLK_DIVIDER
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.005 r  CLK_GENERATOR/inst/clkout1_buf/O
                         net (fo=59, routed)          1.432    18.436    clk1HZ_generator/clk50MHz
    SLICE_X28Y63         FDRE                                         r  clk1HZ_generator/counter_reg[23]/C
                         clock pessimism              0.576    19.012    
                         clock uncertainty           -0.083    18.929    
    SLICE_X28Y63         FDRE (Setup_fdre_C_D)        0.031    18.960    clk1HZ_generator/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         18.960    
                         arrival time                          -3.863    
  -------------------------------------------------------------------
                         slack                                 15.096    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Keyboard_Receiver/db_data/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk50MHz_IP_CLK_DIVIDER  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Keyboard_Receiver/db_data/O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk50MHz_IP_CLK_DIVIDER  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50MHz_IP_CLK_DIVIDER
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50MHz_IP_CLK_DIVIDER rise@0.000ns - clk50MHz_IP_CLK_DIVIDER rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.371%)  route 0.078ns (29.629%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50MHz_IP_CLK_DIVIDER rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GENERATOR/inst/pclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_GENERATOR/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_GENERATOR/inst/pclk_IP_CLK_DIVIDER
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_GENERATOR/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    CLK_GENERATOR/inst/clk50MHz_IP_CLK_DIVIDER
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  CLK_GENERATOR/inst/clkout1_buf/O
                         net (fo=59, routed)          0.559    -0.622    Keyboard_Receiver/db_data/CLK
    SLICE_X31Y61         FDRE                                         r  Keyboard_Receiver/db_data/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Keyboard_Receiver/db_data/count_reg[3]/Q
                         net (fo=4, routed)           0.078    -0.403    Keyboard_Receiver/db_data/count_reg__0[3]
    SLICE_X30Y61         LUT6 (Prop_lut6_I0_O)        0.045    -0.358 r  Keyboard_Receiver/db_data/O_i_1__0/O
                         net (fo=1, routed)           0.000    -0.358    Keyboard_Receiver/db_data/O_i_1__0_n_0
    SLICE_X30Y61         FDRE                                         r  Keyboard_Receiver/db_data/O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50MHz_IP_CLK_DIVIDER rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GENERATOR/inst/pclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_GENERATOR/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK_GENERATOR/inst/pclk_IP_CLK_DIVIDER
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK_GENERATOR/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    CLK_GENERATOR/inst/clk50MHz_IP_CLK_DIVIDER
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  CLK_GENERATOR/inst/clkout1_buf/O
                         net (fo=59, routed)          0.827    -0.862    Keyboard_Receiver/db_data/CLK
    SLICE_X30Y61         FDRE                                         r  Keyboard_Receiver/db_data/O_reg/C
                         clock pessimism              0.253    -0.609    
    SLICE_X30Y61         FDRE (Hold_fdre_C_D)         0.120    -0.489    Keyboard_Receiver/db_data/O_reg
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk50MHz_IP_CLK_DIVIDER
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK_GENERATOR/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    CLK_GENERATOR/inst/clkout1_buf/I0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  CLK_GENERATOR/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y69     Keyboard_Receiver/db_clk/Iv_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X43Y63     Keyboard_Receiver/pflag_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk65MHz_IP_CLK_DIVIDER
  To Clock:  clk65MHz_IP_CLK_DIVIDER

Setup :            0  Failing Endpoints,  Worst Slack        4.289ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.289ns  (required time - arrival time)
  Source:                 vga_timing_source/hcountinside_nxt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk65MHz_IP_CLK_DIVIDER  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            tetris_logic/ingame_graphics/VGARed_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk65MHz_IP_CLK_DIVIDER  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65MHz_IP_CLK_DIVIDER
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk65MHz_IP_CLK_DIVIDER rise@15.385ns - clk65MHz_IP_CLK_DIVIDER rise@0.000ns)
  Data Path Delay:        10.943ns  (logic 2.733ns (24.974%)  route 8.210ns (75.026%))
  Logic Levels:           10  (LUT2=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 13.838 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65MHz_IP_CLK_DIVIDER rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GENERATOR/inst/pclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_GENERATOR/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK_GENERATOR/inst/pclk_IP_CLK_DIVIDER
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  CLK_GENERATOR/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    CLK_GENERATOR/inst/clk65MHz_IP_CLK_DIVIDER
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  CLK_GENERATOR/inst/clkout2_buf/O
                         net (fo=1007, routed)        1.553    -0.959    vga_timing_source/clk65MHz
    SLICE_X30Y53         FDRE                                         r  vga_timing_source/hcountinside_nxt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  vga_timing_source/hcountinside_nxt_reg[5]/Q
                         net (fo=1, routed)           0.454     0.013    vga_timing_source/hcountinside_nxt[5]
    SLICE_X31Y53         LUT2 (Prop_lut2_I0_O)        0.119     0.132 r  vga_timing_source/hcountinside_nxt[9]_i_3/O
                         net (fo=205, routed)         3.394     3.527    tetris_logic/ingame_graphics/hcount[0]
    SLICE_X56Y25         LUT6 (Prop_lut6_I4_O)        0.332     3.859 r  tetris_logic/ingame_graphics/VGARed_out[3]_i_283/O
                         net (fo=1, routed)           0.000     3.859    tetris_logic/ingame_graphics/VGARed_out[3]_i_283_n_0
    SLICE_X56Y25         MUXF7 (Prop_muxf7_I1_O)      0.214     4.073 r  tetris_logic/ingame_graphics/VGARed_out_reg[3]_i_145/O
                         net (fo=1, routed)           0.000     4.073    tetris_logic/ingame_graphics/VGARed_out_reg[3]_i_145_n_0
    SLICE_X56Y25         MUXF8 (Prop_muxf8_I1_O)      0.088     4.161 r  tetris_logic/ingame_graphics/VGARed_out_reg[3]_i_76/O
                         net (fo=1, routed)           1.519     5.679    tetris_logic/ingame_graphics/VGARed_out_reg[3]_i_76_n_0
    SLICE_X51Y39         LUT6 (Prop_lut6_I0_O)        0.319     5.998 r  tetris_logic/ingame_graphics/VGARed_out[3]_i_49/O
                         net (fo=1, routed)           0.000     5.998    tetris_logic/ingame_graphics/VGARed_out[3]_i_49_n_0
    SLICE_X51Y39         MUXF7 (Prop_muxf7_I1_O)      0.245     6.243 r  tetris_logic/ingame_graphics/VGARed_out_reg[3]_i_16/O
                         net (fo=1, routed)           0.000     6.243    tetris_logic/ingame_graphics/VGARed_out_reg[3]_i_16_n_0
    SLICE_X51Y39         MUXF8 (Prop_muxf8_I0_O)      0.104     6.347 r  tetris_logic/ingame_graphics/VGARed_out_reg[3]_i_6/O
                         net (fo=1, routed)           0.952     7.300    tetris_logic/ingame_graphics/VGARed_out_reg[3]_i_6_n_0
    SLICE_X34Y44         LUT5 (Prop_lut5_I1_O)        0.316     7.616 r  tetris_logic/ingame_graphics/VGARed_out[3]_i_3/O
                         net (fo=6, routed)           1.349     8.965    tetris_logic/current_piece/vcountinside_nxt_reg[10]
    SLICE_X30Y49         LUT5 (Prop_lut5_I4_O)        0.150     9.115 r  tetris_logic/current_piece/VGABlue_out[1]_i_2/O
                         net (fo=4, routed)           0.542     9.657    tetris_logic/current_piece/VGABlue_out[1]_i_2_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I1_O)        0.328     9.985 r  tetris_logic/current_piece/VGARed_out[0]_i_1__0/O
                         net (fo=1, routed)           0.000     9.985    tetris_logic/ingame_graphics/blk_code_reg[2]
    SLICE_X29Y48         FDRE                                         r  tetris_logic/ingame_graphics/VGARed_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_IP_CLK_DIVIDER rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    CLK_GENERATOR/inst/pclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  CLK_GENERATOR/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    CLK_GENERATOR/inst/pclk_IP_CLK_DIVIDER
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  CLK_GENERATOR/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    12.298    CLK_GENERATOR/inst/clk65MHz_IP_CLK_DIVIDER
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.389 r  CLK_GENERATOR/inst/clkout2_buf/O
                         net (fo=1007, routed)        1.448    13.838    tetris_logic/ingame_graphics/clk65MHz
    SLICE_X29Y48         FDRE                                         r  tetris_logic/ingame_graphics/VGARed_out_reg[0]/C
                         clock pessimism              0.484    14.321    
                         clock uncertainty           -0.079    14.242    
    SLICE_X29Y48         FDRE (Setup_fdre_C_D)        0.032    14.274    tetris_logic/ingame_graphics/VGARed_out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.274    
                         arrival time                          -9.985    
  -------------------------------------------------------------------
                         slack                                  4.289    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 vga_timing_source/hcountinside_nxt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk65MHz_IP_CLK_DIVIDER  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            tetris_logic/hcount_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk65MHz_IP_CLK_DIVIDER  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65MHz_IP_CLK_DIVIDER
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65MHz_IP_CLK_DIVIDER rise@0.000ns - clk65MHz_IP_CLK_DIVIDER rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.164ns (37.420%)  route 0.274ns (62.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65MHz_IP_CLK_DIVIDER rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GENERATOR/inst/pclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_GENERATOR/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_GENERATOR/inst/pclk_IP_CLK_DIVIDER
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  CLK_GENERATOR/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    CLK_GENERATOR/inst/clk65MHz_IP_CLK_DIVIDER
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  CLK_GENERATOR/inst/clkout2_buf/O
                         net (fo=1007, routed)        0.562    -0.619    vga_timing_source/clk65MHz
    SLICE_X30Y52         FDRE                                         r  vga_timing_source/hcountinside_nxt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  vga_timing_source/hcountinside_nxt_reg[6]/Q
                         net (fo=5, routed)           0.274    -0.181    tetris_logic/hcountinside_nxt[0]
    SLICE_X29Y48         FDRE                                         r  tetris_logic/hcount_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_IP_CLK_DIVIDER rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GENERATOR/inst/pclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_GENERATOR/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK_GENERATOR/inst/pclk_IP_CLK_DIVIDER
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  CLK_GENERATOR/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    CLK_GENERATOR/inst/clk65MHz_IP_CLK_DIVIDER
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  CLK_GENERATOR/inst/clkout2_buf/O
                         net (fo=1007, routed)        0.834    -0.856    tetris_logic/clk65MHz
    SLICE_X29Y48         FDRE                                         r  tetris_logic/hcount_out_reg[6]/C
                         clock pessimism              0.508    -0.347    
    SLICE_X29Y48         FDRE (Hold_fdre_C_D)         0.075    -0.272    tetris_logic/hcount_out_reg[6]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk65MHz_IP_CLK_DIVIDER
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { CLK_GENERATOR/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         15.385      13.229     BUFGCTRL_X0Y0    CLK_GENERATOR/inst/clkout2_buf/I0
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y0  CLK_GENERATOR/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X14Y41     FRAME_VIDEO_CONTROLL/hsync_out_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X14Y41     FRAME_VIDEO_CONTROLL/hsync_out_reg_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_rand_IP_CLK_DIVIDER
  To Clock:  clk_rand_IP_CLK_DIVIDER

Setup :            0  Failing Endpoints,  Worst Slack       24.871ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.871ns  (required time - arrival time)
  Source:                 CLK_GENERATOR/inst/seq_reg3_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_rand_IP_CLK_DIVIDER  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            CLK_GENERATOR/inst/clkout3_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_rand_IP_CLK_DIVIDER  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             clk_rand_IP_CLK_DIVIDER
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.667ns  (clk_rand_IP_CLK_DIVIDER rise@26.667ns - clk_rand_IP_CLK_DIVIDER rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.456ns (45.188%)  route 0.553ns (54.812%))
  Logic Levels:           0  
  Clock Path Skew:        -0.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.086ns = ( 23.580 - 26.667 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rand_IP_CLK_DIVIDER rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GENERATOR/inst/pclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_GENERATOR/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK_GENERATOR/inst/pclk_IP_CLK_DIVIDER
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  CLK_GENERATOR/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.040    CLK_GENERATOR/inst/clk_rand_IP_CLK_DIVIDER
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -2.913 r  CLK_GENERATOR/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.765    -2.148    CLK_GENERATOR/inst/clk_rand_IP_CLK_DIVIDER_en_clk
    SLICE_X33Y45         FDCE                                         r  CLK_GENERATOR/inst/seq_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDCE (Prop_fdce_C_Q)         0.456    -1.692 r  CLK_GENERATOR/inst/seq_reg3_reg[7]/Q
                         net (fo=1, routed)           0.553    -1.139    CLK_GENERATOR/inst/seq_reg3[7]
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  CLK_GENERATOR/inst/clkout3_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_rand_IP_CLK_DIVIDER rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  clk (IN)
                         net (fo=0)                   0.000    26.667    CLK_GENERATOR/inst/pclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.055 r  CLK_GENERATOR/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.217    CLK_GENERATOR/inst/pclk_IP_CLK_DIVIDER
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    21.999 r  CLK_GENERATOR/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581    23.580    CLK_GENERATOR/inst/clk_rand_IP_CLK_DIVIDER
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  CLK_GENERATOR/inst/clkout3_buf/I0
                         clock pessimism              0.398    23.978    
                         clock uncertainty           -0.088    23.891    
    BUFGCTRL_X0Y3        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    23.732    CLK_GENERATOR/inst/clkout3_buf
  -------------------------------------------------------------------
                         required time                         23.732    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                 24.871    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 CLK_GENERATOR/inst/seq_reg3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_rand_IP_CLK_DIVIDER  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            CLK_GENERATOR/inst/seq_reg3_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_rand_IP_CLK_DIVIDER  {rise@0.000ns fall@13.333ns period=26.667ns})
  Path Group:             clk_rand_IP_CLK_DIVIDER
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rand_IP_CLK_DIVIDER rise@0.000ns - clk_rand_IP_CLK_DIVIDER rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.300ns
    Source Clock Delay      (SCD):    -1.034ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rand_IP_CLK_DIVIDER rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GENERATOR/inst/pclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_GENERATOR/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_GENERATOR/inst/pclk_IP_CLK_DIVIDER
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  CLK_GENERATOR/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.327    CLK_GENERATOR/inst/clk_rand_IP_CLK_DIVIDER
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  CLK_GENERATOR/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.273    -1.034    CLK_GENERATOR/inst/clk_rand_IP_CLK_DIVIDER_en_clk
    SLICE_X33Y45         FDCE                                         r  CLK_GENERATOR/inst/seq_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.893 r  CLK_GENERATOR/inst/seq_reg3_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.837    CLK_GENERATOR/inst/seq_reg3[0]
    SLICE_X33Y45         FDCE                                         r  CLK_GENERATOR/inst/seq_reg3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rand_IP_CLK_DIVIDER rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GENERATOR/inst/pclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_GENERATOR/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK_GENERATOR/inst/pclk_IP_CLK_DIVIDER
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  CLK_GENERATOR/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.407    -1.841    CLK_GENERATOR/inst/clk_rand_IP_CLK_DIVIDER
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  CLK_GENERATOR/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.498    -1.300    CLK_GENERATOR/inst/clk_rand_IP_CLK_DIVIDER_en_clk
    SLICE_X33Y45         FDCE                                         r  CLK_GENERATOR/inst/seq_reg3_reg[1]/C
                         clock pessimism              0.266    -1.034    
    SLICE_X33Y45         FDCE (Hold_fdce_C_D)         0.075    -0.959    CLK_GENERATOR/inst/seq_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.959    
                         arrival time                          -0.837    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_rand_IP_CLK_DIVIDER
Waveform(ns):       { 0.000 13.333 }
Period(ns):         26.667
Sources:            { CLK_GENERATOR/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         26.667      24.511     BUFGCTRL_X0Y3    CLK_GENERATOR/inst/clkout3_buf/I0
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       26.667      186.693    MMCME2_ADV_X1Y0  CLK_GENERATOR/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.333      12.833     SLICE_X47Y60     random_blocks/rand_count_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.333      12.833     SLICE_X33Y45     CLK_GENERATOR/inst/seq_reg3_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_IP_CLK_DIVIDER
  To Clock:  clkfbout_IP_CLK_DIVIDER

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_IP_CLK_DIVIDER
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GENERATOR/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    CLK_GENERATOR/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  CLK_GENERATOR/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk50MHz_IP_CLK_DIVIDER
  To Clock:  clk65MHz_IP_CLK_DIVIDER

Setup :           60  Failing Endpoints,  Worst Slack       -2.421ns,  Total Violation     -112.508ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.421ns  (required time - arrival time)
  Source:                 Keyboard_Receiver/keycode_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk50MHz_IP_CLK_DIVIDER  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tetris_logic/x_pos_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk65MHz_IP_CLK_DIVIDER  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65MHz_IP_CLK_DIVIDER
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk65MHz_IP_CLK_DIVIDER rise@61.538ns - clk50MHz_IP_CLK_DIVIDER rise@60.000ns)
  Data Path Delay:        3.349ns  (logic 1.076ns (32.130%)  route 2.273ns (67.870%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 59.978 - 61.538 ) 
    Source Clock Delay      (SCD):    -0.960ns = ( 59.040 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50MHz_IP_CLK_DIVIDER rise edge)
                                                     60.000    60.000 r  
    W5                                                0.000    60.000 r  clk (IN)
                         net (fo=0)                   0.000    60.000    CLK_GENERATOR/inst/pclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    61.458 r  CLK_GENERATOR/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    62.691    CLK_GENERATOR/inst/pclk_IP_CLK_DIVIDER
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    55.731 r  CLK_GENERATOR/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    57.392    CLK_GENERATOR/inst/clk50MHz_IP_CLK_DIVIDER
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    57.488 r  CLK_GENERATOR/inst/clkout1_buf/O
                         net (fo=59, routed)          1.552    59.040    Keyboard_Receiver/CLK
    SLICE_X43Y60         FDRE                                         r  Keyboard_Receiver/keycode_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456    59.496 r  Keyboard_Receiver/keycode_reg[5]/Q
                         net (fo=23, routed)          0.663    60.159    Keyboard_Receiver/keycode_reg[13]_0[2]
    SLICE_X40Y60         LUT3 (Prop_lut3_I1_O)        0.124    60.283 f  Keyboard_Receiver/blk_code[2]_i_6/O
                         net (fo=3, routed)           0.173    60.457    Keyboard_Receiver/blk_code[2]_i_6_n_0
    SLICE_X40Y60         LUT5 (Prop_lut5_I1_O)        0.124    60.581 f  Keyboard_Receiver/x_pos[5]_i_14/O
                         net (fo=1, routed)           0.411    60.992    tetris_logic/current_piece/keycode_reg[0]
    SLICE_X43Y61         LUT6 (Prop_lut6_I4_O)        0.124    61.116 f  tetris_logic/current_piece/x_pos[5]_i_9/O
                         net (fo=1, routed)           0.263    61.379    Keyboard_Receiver/x_pos_reg[4]
    SLICE_X43Y61         LUT6 (Prop_lut6_I4_O)        0.124    61.503 f  Keyboard_Receiver/x_pos[5]_i_3/O
                         net (fo=1, routed)           0.427    61.930    Keyboard_Receiver/x_pos[5]_i_3_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I2_O)        0.124    62.054 r  Keyboard_Receiver/x_pos[5]_i_1/O
                         net (fo=6, routed)           0.335    62.389    tetris_logic/state_reg[3]_2[0]
    SLICE_X47Y61         FDRE                                         r  tetris_logic/x_pos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_IP_CLK_DIVIDER rise edge)
                                                     61.538    61.538 r  
    W5                                                0.000    61.538 r  clk (IN)
                         net (fo=0)                   0.000    61.538    CLK_GENERATOR/inst/pclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    62.926 r  CLK_GENERATOR/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    64.088    CLK_GENERATOR/inst/pclk_IP_CLK_DIVIDER
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    56.871 r  CLK_GENERATOR/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    58.452    CLK_GENERATOR/inst/clk65MHz_IP_CLK_DIVIDER
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    58.543 r  CLK_GENERATOR/inst/clkout2_buf/O
                         net (fo=1007, routed)        1.435    59.978    tetris_logic/clk65MHz
    SLICE_X47Y61         FDRE                                         r  tetris_logic/x_pos_reg[0]/C
                         clock pessimism              0.398    60.376    
                         clock uncertainty           -0.203    60.173    
    SLICE_X47Y61         FDRE (Setup_fdre_C_CE)      -0.205    59.968    tetris_logic/x_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         59.968    
                         arrival time                         -62.389    
  -------------------------------------------------------------------
                         slack                                 -2.421    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 clk1HZ_generator/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50MHz_IP_CLK_DIVIDER  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blink_reg/D
                            (rising edge-triggered cell FDRE clocked by clk65MHz_IP_CLK_DIVIDER  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65MHz_IP_CLK_DIVIDER
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65MHz_IP_CLK_DIVIDER rise@0.000ns - clk50MHz_IP_CLK_DIVIDER rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.141ns (20.293%)  route 0.554ns (79.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50MHz_IP_CLK_DIVIDER rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GENERATOR/inst/pclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_GENERATOR/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_GENERATOR/inst/pclk_IP_CLK_DIVIDER
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_GENERATOR/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    CLK_GENERATOR/inst/clk50MHz_IP_CLK_DIVIDER
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  CLK_GENERATOR/inst/clkout1_buf/O
                         net (fo=59, routed)          0.561    -0.620    clk1HZ_generator/clk50MHz
    SLICE_X44Y59         FDRE                                         r  clk1HZ_generator/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  clk1HZ_generator/clk_out_reg/Q
                         net (fo=34, routed)          0.554     0.075    clk1Hz
    SLICE_X34Y56         FDRE                                         r  blink_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_IP_CLK_DIVIDER rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GENERATOR/inst/pclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_GENERATOR/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK_GENERATOR/inst/pclk_IP_CLK_DIVIDER
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  CLK_GENERATOR/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    CLK_GENERATOR/inst/clk65MHz_IP_CLK_DIVIDER
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  CLK_GENERATOR/inst/clkout2_buf/O
                         net (fo=1007, routed)        0.828    -0.861    clk65MHz
    SLICE_X34Y56         FDRE                                         r  blink_reg/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.203    -0.103    
    SLICE_X34Y56         FDRE (Hold_fdre_C_D)         0.059    -0.044    blink_reg
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  0.118    





---------------------------------------------------------------------------------------------------
From Clock:  clk_rand_IP_CLK_DIVIDER
  To Clock:  clk65MHz_IP_CLK_DIVIDER

Setup :            3  Failing Endpoints,  Worst Slack       -2.057ns,  Total Violation       -5.740ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.057ns  (required time - arrival time)
  Source:                 random_blocks/rand_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_rand_IP_CLK_DIVIDER  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            tetris_logic/blk_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk65MHz_IP_CLK_DIVIDER  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65MHz_IP_CLK_DIVIDER
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.026ns  (clk65MHz_IP_CLK_DIVIDER rise@107.692ns - clk_rand_IP_CLK_DIVIDER rise@106.667ns)
  Data Path Delay:        2.701ns  (logic 0.704ns (26.061%)  route 1.997ns (73.939%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 106.131 - 107.692 ) 
    Source Clock Delay      (SCD):    -0.959ns = ( 105.708 - 106.667 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rand_IP_CLK_DIVIDER rise edge)
                                                    106.667   106.667 r  
    W5                                                0.000   106.667 r  clk (IN)
                         net (fo=0)                   0.000   106.667    CLK_GENERATOR/inst/pclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458   108.125 r  CLK_GENERATOR/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   109.358    CLK_GENERATOR/inst/pclk_IP_CLK_DIVIDER
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961   102.397 r  CLK_GENERATOR/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661   104.059    CLK_GENERATOR/inst/clk_rand_IP_CLK_DIVIDER
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   104.155 r  CLK_GENERATOR/inst/clkout3_buf/O
                         net (fo=3, routed)           1.553   105.708    random_blocks/clk_rand
    SLICE_X47Y60         FDRE                                         r  random_blocks/rand_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.456   106.164 r  random_blocks/rand_count_reg[0]/Q
                         net (fo=6, routed)           0.919   107.083    random_blocks/rand_count_reg[2]_0[0]
    SLICE_X46Y60         LUT3 (Prop_lut3_I0_O)        0.124   107.207 r  random_blocks/blk_code[1]_i_2/O
                         net (fo=1, routed)           1.078   108.285    tetris_logic/rand_count_reg[0][0]
    SLICE_X41Y61         LUT6 (Prop_lut6_I0_O)        0.124   108.409 r  tetris_logic/blk_code[1]_i_1/O
                         net (fo=1, routed)           0.000   108.409    tetris_logic/blk_code[1]_i_1_n_0
    SLICE_X41Y61         FDRE                                         r  tetris_logic/blk_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_IP_CLK_DIVIDER rise edge)
                                                    107.692   107.692 r  
    W5                                                0.000   107.692 r  clk (IN)
                         net (fo=0)                   0.000   107.692    CLK_GENERATOR/inst/pclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.080 r  CLK_GENERATOR/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.242    CLK_GENERATOR/inst/pclk_IP_CLK_DIVIDER
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   103.025 r  CLK_GENERATOR/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581   104.606    CLK_GENERATOR/inst/clk65MHz_IP_CLK_DIVIDER
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.697 r  CLK_GENERATOR/inst/clkout2_buf/O
                         net (fo=1007, routed)        1.434   106.131    tetris_logic/clk65MHz
    SLICE_X41Y61         FDRE                                         r  tetris_logic/blk_code_reg[1]/C
                         clock pessimism              0.398   106.529    
                         clock uncertainty           -0.208   106.321    
    SLICE_X41Y61         FDRE (Setup_fdre_C_D)        0.031   106.352    tetris_logic/blk_code_reg[1]
  -------------------------------------------------------------------
                         required time                        106.352    
                         arrival time                        -108.409    
  -------------------------------------------------------------------
                         slack                                 -2.057    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 random_blocks/rand_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_rand_IP_CLK_DIVIDER  {rise@0.000ns fall@13.333ns period=26.667ns})
  Destination:            tetris_logic/blk_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk65MHz_IP_CLK_DIVIDER  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65MHz_IP_CLK_DIVIDER
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65MHz_IP_CLK_DIVIDER rise@0.000ns - clk_rand_IP_CLK_DIVIDER rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.231ns (30.538%)  route 0.525ns (69.462%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rand_IP_CLK_DIVIDER rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GENERATOR/inst/pclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_GENERATOR/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_GENERATOR/inst/pclk_IP_CLK_DIVIDER
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  CLK_GENERATOR/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    CLK_GENERATOR/inst/clk_rand_IP_CLK_DIVIDER
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  CLK_GENERATOR/inst/clkout3_buf/O
                         net (fo=3, routed)           0.560    -0.621    random_blocks/clk_rand
    SLICE_X47Y60         FDRE                                         r  random_blocks/rand_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  random_blocks/rand_count_reg[1]/Q
                         net (fo=4, routed)           0.163    -0.317    random_blocks/random_block[1]
    SLICE_X46Y60         LUT3 (Prop_lut3_I1_O)        0.045    -0.272 r  random_blocks/blk_code[1]_i_2/O
                         net (fo=1, routed)           0.362     0.090    tetris_logic/rand_count_reg[0][0]
    SLICE_X41Y61         LUT6 (Prop_lut6_I0_O)        0.045     0.135 r  tetris_logic/blk_code[1]_i_1/O
                         net (fo=1, routed)           0.000     0.135    tetris_logic/blk_code[1]_i_1_n_0
    SLICE_X41Y61         FDRE                                         r  tetris_logic/blk_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_IP_CLK_DIVIDER rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_GENERATOR/inst/pclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_GENERATOR/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK_GENERATOR/inst/pclk_IP_CLK_DIVIDER
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  CLK_GENERATOR/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    CLK_GENERATOR/inst/clk65MHz_IP_CLK_DIVIDER
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  CLK_GENERATOR/inst/clkout2_buf/O
                         net (fo=1007, routed)        0.829    -0.861    tetris_logic/clk65MHz
    SLICE_X41Y61         FDRE                                         r  tetris_logic/blk_code_reg[1]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.208    -0.098    
    SLICE_X41Y61         FDRE (Hold_fdre_C_D)         0.092    -0.006    tetris_logic/blk_code_reg[1]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                  0.141    





