`include <components.rule>
`include <logic.rule>

/* Simulation sample using digital components */
/* Clock divider-by-four using flip-flops */

div4 :=
{
	V1.CV       ( @vcc,  @gnd, 5 ); 
	V2.VSQR     ( @clk,  @gnd, 5/2, 10000 );
	FF0.FFC   	( @in0,  @clk, @out0, @vcc,  @gnd );
	FF1.FFC   	( @in1,  @out0,@out1, @vcc,  @gnd );
	NOT0.NOTC	( @out0, @in0, @vcc,  @gnd );
	NOT1.NOTC	( @out1, @in1, @vcc,  @gnd )
};

CIRCUIT := SOLVE_TRANS( div4 )
