

================================================================
== Vivado HLS Report for 'myproject_axi'
================================================================
* Date:           Wed Apr 10 15:59:03 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-2LV-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.355 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+--------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |   max  |   Type   |
    +---------+---------+----------+----------+-------+--------+----------+
    |   462949|   462950| 2.315 ms | 2.315 ms |  57346|  462850| dataflow |
    +---------+---------+----------+----------+-------+--------+----------+

    + Detail: 
        * Instance: 
        +------------------------------------+---------------------------------+---------+---------+-----------+-----------+-------+--------+----------+
        |                                    |                                 |  Latency (cycles) |   Latency (absolute)  |    Interval    | Pipeline |
        |              Instance              |              Module             |   min   |   max   |    min    |    max    |  min  |   max  |   Type   |
        +------------------------------------+---------------------------------+---------+---------+-----------+-----------+-------+--------+----------+
        |myproject_U0                        |myproject                        |   462947|   462948|  2.315 ms |  2.315 ms |  12290|  462850| dataflow |
        |Loop_1_proc290_U0                   |Loop_1_proc290                   |    57345|    57345|  0.287 ms |  0.287 ms |  57345|   57345|   none   |
        |Loop_2_proc_U0                      |Loop_2_proc                      |       17|       17| 85.000 ns | 85.000 ns |     17|      17|   none   |
        |Block_myproject_axi_exit44_proc_U0  |Block_myproject_axi_exit44_proc  |        0|        0|    0 ns   |    0 ns   |      0|       0|   none   |
        +------------------------------------+---------------------------------+---------+---------+-----------+-----------+-------+--------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      20|    -|
|FIFO             |       12|      -|     318|     933|    -|
|Instance         |       45|     19|   45403|   59956|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      36|    -|
|Register         |        -|      -|       4|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       57|     19|   45725|   60945|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |       19|      1|      19|      52|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+---------------------------------+---------+-------+-------+-------+-----+
    |              Instance              |              Module             | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +------------------------------------+---------------------------------+---------+-------+-------+-------+-----+
    |Block_myproject_axi_exit44_proc_U0  |Block_myproject_axi_exit44_proc  |        0|      0|     66|     85|    0|
    |Loop_1_proc290_U0                   |Loop_1_proc290                   |        0|      0|    301|   1705|    0|
    |Loop_2_proc_U0                      |Loop_2_proc                      |        0|      0|    145|    992|    0|
    |myproject_U0                        |myproject                        |       45|     19|  44891|  57174|    0|
    +------------------------------------+---------------------------------+---------+-------+-------+-------+-----+
    |Total                               |                                 |       45|     19|  45403|  59956|    0|
    +------------------------------------+---------------------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +---------------------------+---------+----+----+-----+------+-----+---------+
    |            Name           | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +---------------------------+---------+----+----+-----+------+-----+---------+
    |in_local_V_data_0_V_U      |        4|  91|   0|    -|  4096|   16|    65536|
    |in_local_V_data_1_V_U      |        4|  91|   0|    -|  4096|   16|    65536|
    |in_local_V_data_2_V_U      |        4|  91|   0|    -|  4096|   16|    65536|
    |is_last_0_i_loc_channel_U  |        0|   5|   0|    -|     2|    1|        2|
    |out_local_V_data_0_V_U     |        0|   5|   0|    -|     1|   16|       16|
    |out_local_V_data_1_V_U     |        0|   5|   0|    -|     1|   16|       16|
    |out_local_V_data_2_V_U     |        0|   5|   0|    -|     1|   16|       16|
    |out_local_V_data_3_V_U     |        0|   5|   0|    -|     1|   16|       16|
    |tmp_data_V_0_U             |        0|   5|   0|    -|     2|   16|       32|
    |tmp_data_V_1_U             |        0|   5|   0|    -|     2|   16|       32|
    |tmp_data_V_2_U             |        0|   5|   0|    -|     2|   16|       32|
    |tmp_data_V_3_U             |        0|   5|   0|    -|     2|   16|       32|
    +---------------------------+---------+----+----+-----+------+-----+---------+
    |Total                      |       12| 318|   0|    0| 12302|  177|   196802|
    +---------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +------------------------------------------------+----------+-------+---+----+------------+------------+
    |                  Variable Name                 | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------+----------+-------+---+----+------------+------------+
    |Block_myproject_axi_exit44_proc_U0_ap_continue  |    and   |      0|  0|   2|           1|           1|
    |Loop_2_proc_U0_ap_start                         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_tmp_data_V_0                    |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_tmp_data_V_1                    |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_tmp_data_V_2                    |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_tmp_data_V_3                    |    and   |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp_data_V_0              |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp_data_V_1              |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp_data_V_2              |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp_data_V_3              |    or    |      0|  0|   2|           1|           1|
    +------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                           |          |      0|  0|  20|          10|          10|
    +------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_tmp_data_V_0  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_tmp_data_V_1  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_tmp_data_V_2  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_tmp_data_V_3  |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  36|          8|    4|          8|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+---+----+-----+-----------+
    |                  Name                  | FF| LUT| Bits| Const Bits|
    +----------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_tmp_data_V_0  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_tmp_data_V_1  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_tmp_data_V_2  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_tmp_data_V_3  |  1|   0|    1|          0|
    +----------------------------------------+---+----+-----+-----------+
    |Total                                   |  4|   0|    4|          0|
    +----------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+--------------+---------------+--------------+
|   RTL Ports  | Dir | Bits|   Protocol   | Source Object |    C Type    |
+--------------+-----+-----+--------------+---------------+--------------+
|in_r_TDATA    |  in |   32|     axis     |    in_data    |    pointer   |
|in_r_TVALID   |  in |    1|     axis     |    in_data    |    pointer   |
|in_r_TREADY   | out |    1|     axis     |    in_data    |    pointer   |
|in_r_TLAST    |  in |    1|     axis     |   in_last_V   |    pointer   |
|out_r_TDATA   | out |   32|     axis     |    out_data   |    pointer   |
|out_r_TLAST   | out |    1|     axis     |   out_last_V  |    pointer   |
|out_r_TVALID  | out |    1|     axis     |   out_last_V  |    pointer   |
|out_r_TREADY  |  in |    1|     axis     |   out_last_V  |    pointer   |
|ap_clk        |  in |    1| ap_ctrl_none | myproject_axi | return value |
|ap_rst_n      |  in |    1| ap_ctrl_none | myproject_axi | return value |
+--------------+-----+-----+--------------+---------------+--------------+

