platform=xilinx_u2_gen3x4_xdma_gc_2_202110_1

[advanced]
param=compiler.userPostSysLinkOverlayTcl=xclbin/modify_dram.tcl

[connectivity]
sp=krnl_dram_rw_1.dummy:plram
sp=krnl_dram_rw_1.data_o:bank0
