/******************************************************************************
 *                                                                            *
 * Copyright 2020 Lukas JÃ¼nger                                                *
 *                                                                            *
 * This software is licensed under the MIT license found in the               *
 * LICENSE file at the root directory of this source tree.                    *
 *                                                                            *
 ******************************************************************************/

#ifndef AVP64_SYSTEM_H
#define AVP64_SYSTEM_H

#include "avp64/common.h"
#include "avp64/arm64_cpu.h"

namespace avp64 {

    class system: public vcml::system {
    public:
        // properties
        vcml::property<std::string> type;

        vcml::property<sc_core::sc_time> duration;
        vcml::property<sc_core::sc_time> quantum;

        vcml::property<unsigned short> session;
        vcml::property<bool> vspdebug;
        vcml::property<unsigned int> nrcpu;
        vcml::property<unsigned int> clock;

        vcml::property<vcml::range> addr_ram;
        vcml::property<vcml::range> addr_gic_cpuif;
        vcml::property<vcml::range> addr_gic_distif;
        vcml::property<vcml::range> addr_gic_vifctrl;
        vcml::property<vcml::range> addr_gic_vcpuif;
        vcml::property<vcml::range> addr_uart0;
        vcml::property<vcml::range> addr_uart1;
        vcml::property<vcml::range> addr_uart2;
        vcml::property<vcml::range> addr_uart3;
        vcml::property<vcml::range> addr_ethoc;
        vcml::property<vcml::range> addr_sdhci;
        vcml::property<vcml::range> addr_simdev;
        vcml::property<vcml::range> addr_hwrng;

        vcml::property<int> irq_uart0;
        vcml::property<int> irq_uart1;
        vcml::property<int> irq_uart2;
        vcml::property<int> irq_uart3;
        vcml::property<int> irq_ethoc;
        vcml::property<int> irq_sdhci;
        vcml::property<int> irq_gt_hyp;
        vcml::property<int> irq_gt_virt;
        vcml::property<int> irq_gt_ns;
        vcml::property<int> irq_gt_s;

        system(const sc_core::sc_module_name &name);
        system() = delete;
        system(const system &) = delete;
        virtual ~system();

        int run();

        virtual void end_of_elaboration() override;

    private:
        std::vector<std::shared_ptr<arm64_cpu>> m_cpus;

        vcml::generic::clock    m_clock;
        vcml::generic::reset    m_reset;

        vcml::generic::bus      m_bus;
        vcml::generic::memory   m_ram;
        vcml::arm::gic400       m_gic;
        vcml::arm::pl011uart    m_uart0;
        vcml::arm::pl011uart    m_uart1;
        vcml::arm::pl011uart    m_uart2;
        vcml::arm::pl011uart    m_uart3;
        vcml::opencores::ethoc  m_ethoc;
        vcml::generic::sdcard   m_sdcard;
        vcml::generic::sdhci    m_sdhci;
        vcml::generic::simdev   m_simdev;
        vcml::generic::hwrng    m_hwrng;

        sc_core::sc_signal<bool> m_irq_uart0;
        sc_core::sc_signal<bool> m_irq_uart1;
        sc_core::sc_signal<bool> m_irq_uart2;
        sc_core::sc_signal<bool> m_irq_uart3;
        sc_core::sc_signal<bool> m_irq_ethoc;
        sc_core::sc_signal<bool> m_irq_sdhci;

        sc_core::sc_signal<clock_t> m_sig_clock;
        sc_core::sc_signal<bool> m_sig_reset;

        std::vector<sc_core::sc_signal<bool> *> m_irq_percpu;
        std::vector<sc_core::sc_signal<bool> *> m_fiq_percpu;
        std::vector<sc_core::sc_signal<bool> *> m_virq_percpu;
        std::vector<sc_core::sc_signal<bool> *> m_vfiq_percpu;
        std::vector<sc_core::sc_signal<bool> *> m_irq_gt_hyp_percpu;
        std::vector<sc_core::sc_signal<bool> *> m_irq_gt_virt_percpu;
        std::vector<sc_core::sc_signal<bool> *> m_irq_gt_ns_percpu;
        std::vector<sc_core::sc_signal<bool> *> m_irq_gt_s_percpu;

        void construct_system_arm64();
    };
}

#endif //AVP64_SYSTEM_H
