// Seed: 3798736100
module module_0 ();
  reg id_1 = 1 - id_1;
  assign module_1.id_14 = 0;
  wire id_2;
  wire id_4 = id_4;
  always @(1) begin : LABEL_0
    id_1 <= 1;
  end
endmodule
module module_1 (
    output tri0 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input supply0 id_3,
    input wor id_4,
    output wor id_5,
    input supply1 id_6,
    output tri1 id_7,
    output tri id_8,
    output wire id_9
    , id_25,
    output supply1 id_10,
    input supply1 id_11,
    input supply0 id_12,
    input supply0 id_13,
    output wor id_14,
    output wor id_15,
    input wire id_16,
    input supply0 id_17,
    input uwire id_18,
    input wor id_19,
    input wor id_20,
    input tri1 id_21,
    input tri1 id_22,
    output supply1 id_23
);
  wire id_26;
  module_0 modCall_1 ();
  wire id_27;
  assign id_27 = id_18;
endmodule
