Information: Updating design information... (UID-85)
Warning: Design 'NYQ' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 5
Design : NYQ
Version: M-2016.12
Date   : Mon Nov 25 17:13:58 2019
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TYPICAL   Library: saed90nm_typ
Wire Load Model Mode: enclosed

  Startpoint: counter_1/Cnt_Out_DO_reg[1]
              (rising edge-triggered flip-flop clocked by Clk_CI)
  Endpoint: FF_4/Q_DO_reg[23]
            (rising edge-triggered flip-flop clocked by Clk_CI)
  Path Group: Clk_CI
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NYQ                140000                saed90nm_typ
  MAC_WIDTH24_0      35000                 saed90nm_typ
  FF_DATA_WIDTH24_0  8000                  saed90nm_typ

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Clk_CI (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_1/Cnt_Out_DO_reg[1]/CLK (DFFASX1)               0.00 #     0.00 r
  counter_1/Cnt_Out_DO_reg[1]/Q (DFFASX1)                 0.25       0.25 r
  counter_1/Cnt_Out_DO[1] (counter)                       0.00       0.25 r
  U1345/Q (AND2X1)                                        1.16       1.41 r
  U1348/QN (NAND2X0)                                      0.44       1.85 f
  U1413/ZN (INVX1)                                        1.24       3.09 r
  U1429/Q (AO22X1)                                        4.07       7.16 r
  U1358/Q (OR4X1)                                         0.91       8.08 r
  MAC_4/In0_DI[2] (MAC_WIDTH24_0)                         0.00       8.08 r
  MAC_4/intadd_25/U48/CO (FADDX1)                        16.46      24.54 r
  MAC_4/intadd_25/U47/CO (FADDX1)                         0.28      24.82 r
  MAC_4/intadd_25/U46/CO (FADDX1)                         0.28      25.09 r
  MAC_4/intadd_25/U45/CO (FADDX1)                         0.28      25.37 r
  MAC_4/intadd_25/U44/CO (FADDX1)                         0.28      25.64 r
  MAC_4/intadd_25/U43/CO (FADDX1)                         0.28      25.92 r
  MAC_4/intadd_25/U42/CO (FADDX1)                         0.28      26.19 r
  MAC_4/intadd_25/U41/CO (FADDX1)                         0.28      26.47 r
  MAC_4/intadd_25/U40/CO (FADDX1)                         0.28      26.75 r
  MAC_4/intadd_25/U39/CO (FADDX1)                         0.28      27.02 r
  MAC_4/intadd_25/U38/CO (FADDX1)                         0.28      27.30 r
  MAC_4/intadd_25/U37/CO (FADDX1)                         0.28      27.57 r
  MAC_4/intadd_25/U36/CO (FADDX1)                         0.28      27.85 r
  MAC_4/intadd_25/U35/CO (FADDX1)                         0.28      28.12 r
  MAC_4/intadd_25/U34/CO (FADDX1)                         0.28      28.40 r
  MAC_4/intadd_25/U33/CO (FADDX1)                         0.28      28.67 r
  MAC_4/intadd_25/U32/CO (FADDX1)                         0.28      28.95 r
  MAC_4/intadd_25/U31/CO (FADDX1)                         0.28      29.22 r
  MAC_4/intadd_25/U30/CO (FADDX1)                         0.28      29.50 r
  MAC_4/intadd_25/U29/CO (FADDX1)                         0.28      29.78 r
  MAC_4/intadd_25/U28/CO (FADDX1)                         0.28      30.05 r
  MAC_4/intadd_25/U27/CO (FADDX1)                         0.28      30.33 r
  MAC_4/intadd_25/U26/CO (FADDX1)                         0.28      30.60 r
  MAC_4/intadd_25/U25/CO (FADDX1)                         0.28      30.88 r
  MAC_4/intadd_25/U24/S (FADDX1)                          0.27      31.15 r
  MAC_4/Out_DO[1] (MAC_WIDTH24_0)                         0.00      31.15 r
  intadd_0/U23/CO (FADDX1)                                2.94      34.09 r
  intadd_0/U22/CO (FADDX1)                                1.87      35.96 r
  intadd_0/U21/CO (FADDX1)                                1.87      37.84 r
  intadd_0/U20/CO (FADDX1)                                1.87      39.71 r
  intadd_0/U19/CO (FADDX1)                                1.87      41.58 r
  intadd_0/U18/CO (FADDX1)                                1.87      43.45 r
  intadd_0/U17/CO (FADDX1)                                1.87      45.33 r
  intadd_0/U16/CO (FADDX1)                                1.87      47.20 r
  intadd_0/U15/CO (FADDX1)                                1.87      49.07 r
  intadd_0/U14/CO (FADDX1)                                1.87      50.95 r
  intadd_0/U13/CO (FADDX1)                                1.87      52.82 r
  intadd_0/U12/CO (FADDX1)                                1.87      54.69 r
  intadd_0/U11/CO (FADDX1)                                1.87      56.56 r
  intadd_0/U10/CO (FADDX1)                                1.87      58.44 r
  intadd_0/U9/CO (FADDX1)                                 1.87      60.31 r
  intadd_0/U8/CO (FADDX1)                                 1.87      62.18 r
  intadd_0/U7/CO (FADDX1)                                 1.87      64.05 r
  intadd_0/U6/CO (FADDX1)                                 1.87      65.93 r
  intadd_0/U5/CO (FADDX1)                                 1.87      67.80 r
  intadd_0/U4/CO (FADDX1)                                 1.87      69.67 r
  intadd_0/U3/CO (FADDX1)                                 1.87      71.54 r
  intadd_0/U2/CO (FADDX1)                                 1.86      73.41 r
  U1556/Q (XOR3X1)                                        0.80      74.21 r
  FF_4/D_DI[23] (FF_DATA_WIDTH24_0)                       0.00      74.21 r
  FF_4/U2/Q (MUX21X1)                                     0.64      74.85 r
  FF_4/Q_DO_reg[23]/D (DFFARX1)                           0.04      74.88 r
  data arrival time                                                 74.88

  clock Clk_CI (rise edge)                               80.00      80.00
  clock network delay (ideal)                             0.00      80.00
  FF_4/Q_DO_reg[23]/CLK (DFFARX1)                         0.00      80.00 r
  library setup time                                     -0.06      79.94
  data required time                                                79.94
  --------------------------------------------------------------------------
  data required time                                                79.94
  data arrival time                                                -74.88
  --------------------------------------------------------------------------
  slack (MET)                                                        5.05


  Startpoint: counter_1/Cnt_Out_DO_reg[1]
              (rising edge-triggered flip-flop clocked by Clk_CI)
  Endpoint: FF_4/Q_DO_reg[22]
            (rising edge-triggered flip-flop clocked by Clk_CI)
  Path Group: Clk_CI
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NYQ                140000                saed90nm_typ
  MAC_WIDTH24_0      35000                 saed90nm_typ
  FF_DATA_WIDTH24_0  8000                  saed90nm_typ

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Clk_CI (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_1/Cnt_Out_DO_reg[1]/CLK (DFFASX1)               0.00 #     0.00 r
  counter_1/Cnt_Out_DO_reg[1]/Q (DFFASX1)                 0.25       0.25 r
  counter_1/Cnt_Out_DO[1] (counter)                       0.00       0.25 r
  U1345/Q (AND2X1)                                        1.16       1.41 r
  U1348/QN (NAND2X0)                                      0.44       1.85 f
  U1413/ZN (INVX1)                                        1.24       3.09 r
  U1429/Q (AO22X1)                                        4.07       7.16 r
  U1358/Q (OR4X1)                                         0.91       8.08 r
  MAC_4/In0_DI[2] (MAC_WIDTH24_0)                         0.00       8.08 r
  MAC_4/intadd_25/U48/CO (FADDX1)                        16.46      24.54 r
  MAC_4/intadd_25/U47/CO (FADDX1)                         0.28      24.82 r
  MAC_4/intadd_25/U46/CO (FADDX1)                         0.28      25.09 r
  MAC_4/intadd_25/U45/CO (FADDX1)                         0.28      25.37 r
  MAC_4/intadd_25/U44/CO (FADDX1)                         0.28      25.64 r
  MAC_4/intadd_25/U43/CO (FADDX1)                         0.28      25.92 r
  MAC_4/intadd_25/U42/CO (FADDX1)                         0.28      26.19 r
  MAC_4/intadd_25/U41/CO (FADDX1)                         0.28      26.47 r
  MAC_4/intadd_25/U40/CO (FADDX1)                         0.28      26.75 r
  MAC_4/intadd_25/U39/CO (FADDX1)                         0.28      27.02 r
  MAC_4/intadd_25/U38/CO (FADDX1)                         0.28      27.30 r
  MAC_4/intadd_25/U37/CO (FADDX1)                         0.28      27.57 r
  MAC_4/intadd_25/U36/CO (FADDX1)                         0.28      27.85 r
  MAC_4/intadd_25/U35/CO (FADDX1)                         0.28      28.12 r
  MAC_4/intadd_25/U34/CO (FADDX1)                         0.28      28.40 r
  MAC_4/intadd_25/U33/CO (FADDX1)                         0.28      28.67 r
  MAC_4/intadd_25/U32/CO (FADDX1)                         0.28      28.95 r
  MAC_4/intadd_25/U31/CO (FADDX1)                         0.28      29.22 r
  MAC_4/intadd_25/U30/CO (FADDX1)                         0.28      29.50 r
  MAC_4/intadd_25/U29/CO (FADDX1)                         0.28      29.78 r
  MAC_4/intadd_25/U28/CO (FADDX1)                         0.28      30.05 r
  MAC_4/intadd_25/U27/CO (FADDX1)                         0.28      30.33 r
  MAC_4/intadd_25/U26/CO (FADDX1)                         0.28      30.60 r
  MAC_4/intadd_25/U25/CO (FADDX1)                         0.28      30.88 r
  MAC_4/intadd_25/U24/S (FADDX1)                          0.27      31.15 r
  MAC_4/Out_DO[1] (MAC_WIDTH24_0)                         0.00      31.15 r
  intadd_0/U23/CO (FADDX1)                                2.94      34.09 r
  intadd_0/U22/CO (FADDX1)                                1.87      35.96 r
  intadd_0/U21/CO (FADDX1)                                1.87      37.84 r
  intadd_0/U20/CO (FADDX1)                                1.87      39.71 r
  intadd_0/U19/CO (FADDX1)                                1.87      41.58 r
  intadd_0/U18/CO (FADDX1)                                1.87      43.45 r
  intadd_0/U17/CO (FADDX1)                                1.87      45.33 r
  intadd_0/U16/CO (FADDX1)                                1.87      47.20 r
  intadd_0/U15/CO (FADDX1)                                1.87      49.07 r
  intadd_0/U14/CO (FADDX1)                                1.87      50.95 r
  intadd_0/U13/CO (FADDX1)                                1.87      52.82 r
  intadd_0/U12/CO (FADDX1)                                1.87      54.69 r
  intadd_0/U11/CO (FADDX1)                                1.87      56.56 r
  intadd_0/U10/CO (FADDX1)                                1.87      58.44 r
  intadd_0/U9/CO (FADDX1)                                 1.87      60.31 r
  intadd_0/U8/CO (FADDX1)                                 1.87      62.18 r
  intadd_0/U7/CO (FADDX1)                                 1.87      64.05 r
  intadd_0/U6/CO (FADDX1)                                 1.87      65.93 r
  intadd_0/U5/CO (FADDX1)                                 1.87      67.80 r
  intadd_0/U4/CO (FADDX1)                                 1.87      69.67 r
  intadd_0/U3/CO (FADDX1)                                 1.87      71.54 r
  intadd_0/U2/S (FADDX1)                                  1.91      73.46 f
  FF_4/D_DI[22] (FF_DATA_WIDTH24_0)                       0.00      73.46 f
  FF_4/U3/Q (MUX21X1)                                     0.61      74.07 f
  FF_4/Q_DO_reg[22]/D (DFFARX1)                           0.04      74.11 f
  data arrival time                                                 74.11

  clock Clk_CI (rise edge)                               80.00      80.00
  clock network delay (ideal)                             0.00      80.00
  FF_4/Q_DO_reg[22]/CLK (DFFARX1)                         0.00      80.00 r
  library setup time                                     -0.03      79.97
  data required time                                                79.97
  --------------------------------------------------------------------------
  data required time                                                79.97
  data arrival time                                                -74.11
  --------------------------------------------------------------------------
  slack (MET)                                                        5.86


  Startpoint: counter_1/Cnt_Out_DO_reg[1]
              (rising edge-triggered flip-flop clocked by Clk_CI)
  Endpoint: FF_2/Q_DO_reg[23]
            (rising edge-triggered flip-flop clocked by Clk_CI)
  Path Group: Clk_CI
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NYQ                140000                saed90nm_typ
  MAC_WIDTH24_2      35000                 saed90nm_typ
  FF_DATA_WIDTH24_2  8000                  saed90nm_typ

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Clk_CI (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_1/Cnt_Out_DO_reg[1]/CLK (DFFASX1)               0.00 #     0.00 r
  counter_1/Cnt_Out_DO_reg[1]/Q (DFFASX1)                 0.25       0.25 r
  counter_1/Cnt_Out_DO[1] (counter)                       0.00       0.25 r
  U1345/Q (AND2X1)                                        1.16       1.41 r
  U1348/QN (NAND2X0)                                      0.44       1.85 f
  U1413/ZN (INVX1)                                        1.24       3.09 r
  U1503/Q (AO22X1)                                        4.07       7.16 r
  U1504/Q (OR4X1)                                         0.92       8.08 r
  MAC_2/In0_DI[2] (MAC_WIDTH24_2)                         0.00       8.08 r
  MAC_2/intadd_69/U48/CO (FADDX1)                        16.46      24.54 r
  MAC_2/intadd_69/U47/CO (FADDX1)                         0.28      24.82 r
  MAC_2/intadd_69/U46/CO (FADDX1)                         0.28      25.09 r
  MAC_2/intadd_69/U45/CO (FADDX1)                         0.28      25.37 r
  MAC_2/intadd_69/U44/CO (FADDX1)                         0.28      25.64 r
  MAC_2/intadd_69/U43/CO (FADDX1)                         0.28      25.92 r
  MAC_2/intadd_69/U42/CO (FADDX1)                         0.28      26.20 r
  MAC_2/intadd_69/U41/CO (FADDX1)                         0.28      26.47 r
  MAC_2/intadd_69/U40/CO (FADDX1)                         0.28      26.75 r
  MAC_2/intadd_69/U39/CO (FADDX1)                         0.28      27.02 r
  MAC_2/intadd_69/U38/CO (FADDX1)                         0.28      27.30 r
  MAC_2/intadd_69/U37/CO (FADDX1)                         0.28      27.57 r
  MAC_2/intadd_69/U36/CO (FADDX1)                         0.28      27.85 r
  MAC_2/intadd_69/U35/CO (FADDX1)                         0.28      28.12 r
  MAC_2/intadd_69/U34/CO (FADDX1)                         0.28      28.40 r
  MAC_2/intadd_69/U33/CO (FADDX1)                         0.28      28.67 r
  MAC_2/intadd_69/U32/CO (FADDX1)                         0.28      28.95 r
  MAC_2/intadd_69/U31/CO (FADDX1)                         0.28      29.23 r
  MAC_2/intadd_69/U30/CO (FADDX1)                         0.28      29.50 r
  MAC_2/intadd_69/U29/CO (FADDX1)                         0.28      29.78 r
  MAC_2/intadd_69/U28/CO (FADDX1)                         0.28      30.05 r
  MAC_2/intadd_69/U27/CO (FADDX1)                         0.28      30.33 r
  MAC_2/intadd_69/U26/CO (FADDX1)                         0.28      30.60 r
  MAC_2/intadd_69/U25/CO (FADDX1)                         0.28      30.88 r
  MAC_2/intadd_69/U24/S (FADDX1)                          0.27      31.15 r
  MAC_2/Out_DO[1] (MAC_WIDTH24_2)                         0.00      31.15 r
  intadd_2/U23/CO (FADDX1)                                2.94      34.09 r
  intadd_2/U22/CO (FADDX1)                                1.87      35.96 r
  intadd_2/U21/CO (FADDX1)                                1.87      37.84 r
  intadd_2/U20/CO (FADDX1)                                1.87      39.71 r
  intadd_2/U19/CO (FADDX1)                                1.87      41.58 r
  intadd_2/U18/CO (FADDX1)                                1.87      43.46 r
  intadd_2/U17/CO (FADDX1)                                1.87      45.33 r
  intadd_2/U16/CO (FADDX1)                                1.87      47.20 r
  intadd_2/U15/CO (FADDX1)                                1.87      49.07 r
  intadd_2/U14/CO (FADDX1)                                1.87      50.95 r
  intadd_2/U13/CO (FADDX1)                                1.87      52.82 r
  intadd_2/U12/CO (FADDX1)                                1.87      54.69 r
  intadd_2/U11/CO (FADDX1)                                1.87      56.56 r
  intadd_2/U10/CO (FADDX1)                                1.87      58.43 r
  U1373/Q (AO22X1)                                        0.56      58.99 r
  U1375/Q (AO22X1)                                        0.57      59.56 r
  intadd_2/U7/CO (FADDX1)                                 1.87      61.43 r
  intadd_2/U6/CO (FADDX1)                                 1.87      63.30 r
  intadd_2/U5/CO (FADDX1)                                 1.87      65.17 r
  intadd_2/U4/CO (FADDX1)                                 1.87      67.05 r
  intadd_2/U3/CO (FADDX1)                                 1.87      68.92 r
  intadd_2/U2/CO (FADDX1)                                 1.86      70.78 r
  U1548/Q (XOR3X1)                                        0.80      71.58 r
  FF_2/D_DI[23] (FF_DATA_WIDTH24_2)                       0.00      71.58 r
  FF_2/U2/Q (MUX21X1)                                     0.64      72.22 r
  FF_2/Q_DO_reg[23]/D (DFFARX1)                           0.04      72.26 r
  data arrival time                                                 72.26

  clock Clk_CI (rise edge)                               80.00      80.00
  clock network delay (ideal)                             0.00      80.00
  FF_2/Q_DO_reg[23]/CLK (DFFARX1)                         0.00      80.00 r
  library setup time                                     -0.06      79.94
  data required time                                                79.94
  --------------------------------------------------------------------------
  data required time                                                79.94
  data arrival time                                                -72.26
  --------------------------------------------------------------------------
  slack (MET)                                                        7.68


  Startpoint: counter_1/Cnt_Out_DO_reg[1]
              (rising edge-triggered flip-flop clocked by Clk_CI)
  Endpoint: FF_4/Q_DO_reg[21]
            (rising edge-triggered flip-flop clocked by Clk_CI)
  Path Group: Clk_CI
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NYQ                140000                saed90nm_typ
  MAC_WIDTH24_0      35000                 saed90nm_typ
  FF_DATA_WIDTH24_0  8000                  saed90nm_typ

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Clk_CI (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_1/Cnt_Out_DO_reg[1]/CLK (DFFASX1)               0.00 #     0.00 r
  counter_1/Cnt_Out_DO_reg[1]/Q (DFFASX1)                 0.25       0.25 r
  counter_1/Cnt_Out_DO[1] (counter)                       0.00       0.25 r
  U1345/Q (AND2X1)                                        1.16       1.41 r
  U1348/QN (NAND2X0)                                      0.44       1.85 f
  U1413/ZN (INVX1)                                        1.24       3.09 r
  U1429/Q (AO22X1)                                        4.07       7.16 r
  U1358/Q (OR4X1)                                         0.91       8.08 r
  MAC_4/In0_DI[2] (MAC_WIDTH24_0)                         0.00       8.08 r
  MAC_4/intadd_25/U48/CO (FADDX1)                        16.46      24.54 r
  MAC_4/intadd_25/U47/CO (FADDX1)                         0.28      24.82 r
  MAC_4/intadd_25/U46/CO (FADDX1)                         0.28      25.09 r
  MAC_4/intadd_25/U45/CO (FADDX1)                         0.28      25.37 r
  MAC_4/intadd_25/U44/CO (FADDX1)                         0.28      25.64 r
  MAC_4/intadd_25/U43/CO (FADDX1)                         0.28      25.92 r
  MAC_4/intadd_25/U42/CO (FADDX1)                         0.28      26.19 r
  MAC_4/intadd_25/U41/CO (FADDX1)                         0.28      26.47 r
  MAC_4/intadd_25/U40/CO (FADDX1)                         0.28      26.75 r
  MAC_4/intadd_25/U39/CO (FADDX1)                         0.28      27.02 r
  MAC_4/intadd_25/U38/CO (FADDX1)                         0.28      27.30 r
  MAC_4/intadd_25/U37/CO (FADDX1)                         0.28      27.57 r
  MAC_4/intadd_25/U36/CO (FADDX1)                         0.28      27.85 r
  MAC_4/intadd_25/U35/CO (FADDX1)                         0.28      28.12 r
  MAC_4/intadd_25/U34/CO (FADDX1)                         0.28      28.40 r
  MAC_4/intadd_25/U33/CO (FADDX1)                         0.28      28.67 r
  MAC_4/intadd_25/U32/CO (FADDX1)                         0.28      28.95 r
  MAC_4/intadd_25/U31/CO (FADDX1)                         0.28      29.22 r
  MAC_4/intadd_25/U30/CO (FADDX1)                         0.28      29.50 r
  MAC_4/intadd_25/U29/CO (FADDX1)                         0.28      29.78 r
  MAC_4/intadd_25/U28/CO (FADDX1)                         0.28      30.05 r
  MAC_4/intadd_25/U27/CO (FADDX1)                         0.28      30.33 r
  MAC_4/intadd_25/U26/CO (FADDX1)                         0.28      30.60 r
  MAC_4/intadd_25/U25/CO (FADDX1)                         0.28      30.88 r
  MAC_4/intadd_25/U24/S (FADDX1)                          0.27      31.15 r
  MAC_4/Out_DO[1] (MAC_WIDTH24_0)                         0.00      31.15 r
  intadd_0/U23/CO (FADDX1)                                2.94      34.09 r
  intadd_0/U22/CO (FADDX1)                                1.87      35.96 r
  intadd_0/U21/CO (FADDX1)                                1.87      37.84 r
  intadd_0/U20/CO (FADDX1)                                1.87      39.71 r
  intadd_0/U19/CO (FADDX1)                                1.87      41.58 r
  intadd_0/U18/CO (FADDX1)                                1.87      43.45 r
  intadd_0/U17/CO (FADDX1)                                1.87      45.33 r
  intadd_0/U16/CO (FADDX1)                                1.87      47.20 r
  intadd_0/U15/CO (FADDX1)                                1.87      49.07 r
  intadd_0/U14/CO (FADDX1)                                1.87      50.95 r
  intadd_0/U13/CO (FADDX1)                                1.87      52.82 r
  intadd_0/U12/CO (FADDX1)                                1.87      54.69 r
  intadd_0/U11/CO (FADDX1)                                1.87      56.56 r
  intadd_0/U10/CO (FADDX1)                                1.87      58.44 r
  intadd_0/U9/CO (FADDX1)                                 1.87      60.31 r
  intadd_0/U8/CO (FADDX1)                                 1.87      62.18 r
  intadd_0/U7/CO (FADDX1)                                 1.87      64.05 r
  intadd_0/U6/CO (FADDX1)                                 1.87      65.93 r
  intadd_0/U5/CO (FADDX1)                                 1.87      67.80 r
  intadd_0/U4/CO (FADDX1)                                 1.87      69.67 r
  intadd_0/U3/S (FADDX1)                                  1.91      71.59 f
  FF_4/D_DI[21] (FF_DATA_WIDTH24_0)                       0.00      71.59 f
  FF_4/U4/Q (MUX21X1)                                     0.61      72.20 f
  FF_4/Q_DO_reg[21]/D (DFFARX1)                           0.04      72.23 f
  data arrival time                                                 72.23

  clock Clk_CI (rise edge)                               80.00      80.00
  clock network delay (ideal)                             0.00      80.00
  FF_4/Q_DO_reg[21]/CLK (DFFARX1)                         0.00      80.00 r
  library setup time                                     -0.03      79.97
  data required time                                                79.97
  --------------------------------------------------------------------------
  data required time                                                79.97
  data arrival time                                                -72.23
  --------------------------------------------------------------------------
  slack (MET)                                                        7.74


  Startpoint: counter_1/Cnt_Out_DO_reg[1]
              (rising edge-triggered flip-flop clocked by Clk_CI)
  Endpoint: FF_2/Q_DO_reg[22]
            (rising edge-triggered flip-flop clocked by Clk_CI)
  Path Group: Clk_CI
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NYQ                140000                saed90nm_typ
  MAC_WIDTH24_2      35000                 saed90nm_typ
  FF_DATA_WIDTH24_2  8000                  saed90nm_typ

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Clk_CI (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_1/Cnt_Out_DO_reg[1]/CLK (DFFASX1)               0.00 #     0.00 r
  counter_1/Cnt_Out_DO_reg[1]/Q (DFFASX1)                 0.25       0.25 r
  counter_1/Cnt_Out_DO[1] (counter)                       0.00       0.25 r
  U1345/Q (AND2X1)                                        1.16       1.41 r
  U1348/QN (NAND2X0)                                      0.44       1.85 f
  U1413/ZN (INVX1)                                        1.24       3.09 r
  U1503/Q (AO22X1)                                        4.07       7.16 r
  U1504/Q (OR4X1)                                         0.92       8.08 r
  MAC_2/In0_DI[2] (MAC_WIDTH24_2)                         0.00       8.08 r
  MAC_2/intadd_69/U48/CO (FADDX1)                        16.46      24.54 r
  MAC_2/intadd_69/U47/CO (FADDX1)                         0.28      24.82 r
  MAC_2/intadd_69/U46/CO (FADDX1)                         0.28      25.09 r
  MAC_2/intadd_69/U45/CO (FADDX1)                         0.28      25.37 r
  MAC_2/intadd_69/U44/CO (FADDX1)                         0.28      25.64 r
  MAC_2/intadd_69/U43/CO (FADDX1)                         0.28      25.92 r
  MAC_2/intadd_69/U42/CO (FADDX1)                         0.28      26.20 r
  MAC_2/intadd_69/U41/CO (FADDX1)                         0.28      26.47 r
  MAC_2/intadd_69/U40/CO (FADDX1)                         0.28      26.75 r
  MAC_2/intadd_69/U39/CO (FADDX1)                         0.28      27.02 r
  MAC_2/intadd_69/U38/CO (FADDX1)                         0.28      27.30 r
  MAC_2/intadd_69/U37/CO (FADDX1)                         0.28      27.57 r
  MAC_2/intadd_69/U36/CO (FADDX1)                         0.28      27.85 r
  MAC_2/intadd_69/U35/CO (FADDX1)                         0.28      28.12 r
  MAC_2/intadd_69/U34/CO (FADDX1)                         0.28      28.40 r
  MAC_2/intadd_69/U33/CO (FADDX1)                         0.28      28.67 r
  MAC_2/intadd_69/U32/CO (FADDX1)                         0.28      28.95 r
  MAC_2/intadd_69/U31/CO (FADDX1)                         0.28      29.23 r
  MAC_2/intadd_69/U30/CO (FADDX1)                         0.28      29.50 r
  MAC_2/intadd_69/U29/CO (FADDX1)                         0.28      29.78 r
  MAC_2/intadd_69/U28/CO (FADDX1)                         0.28      30.05 r
  MAC_2/intadd_69/U27/CO (FADDX1)                         0.28      30.33 r
  MAC_2/intadd_69/U26/CO (FADDX1)                         0.28      30.60 r
  MAC_2/intadd_69/U25/CO (FADDX1)                         0.28      30.88 r
  MAC_2/intadd_69/U24/S (FADDX1)                          0.27      31.15 r
  MAC_2/Out_DO[1] (MAC_WIDTH24_2)                         0.00      31.15 r
  intadd_2/U23/CO (FADDX1)                                2.94      34.09 r
  intadd_2/U22/CO (FADDX1)                                1.87      35.96 r
  intadd_2/U21/CO (FADDX1)                                1.87      37.84 r
  intadd_2/U20/CO (FADDX1)                                1.87      39.71 r
  intadd_2/U19/CO (FADDX1)                                1.87      41.58 r
  intadd_2/U18/CO (FADDX1)                                1.87      43.46 r
  intadd_2/U17/CO (FADDX1)                                1.87      45.33 r
  intadd_2/U16/CO (FADDX1)                                1.87      47.20 r
  intadd_2/U15/CO (FADDX1)                                1.87      49.07 r
  intadd_2/U14/CO (FADDX1)                                1.87      50.95 r
  intadd_2/U13/CO (FADDX1)                                1.87      52.82 r
  intadd_2/U12/CO (FADDX1)                                1.87      54.69 r
  intadd_2/U11/CO (FADDX1)                                1.87      56.56 r
  intadd_2/U10/CO (FADDX1)                                1.87      58.43 r
  U1373/Q (AO22X1)                                        0.56      58.99 r
  U1375/Q (AO22X1)                                        0.57      59.56 r
  intadd_2/U7/CO (FADDX1)                                 1.87      61.43 r
  intadd_2/U6/CO (FADDX1)                                 1.87      63.30 r
  intadd_2/U5/CO (FADDX1)                                 1.87      65.17 r
  intadd_2/U4/CO (FADDX1)                                 1.87      67.05 r
  intadd_2/U3/CO (FADDX1)                                 1.87      68.92 r
  intadd_2/U2/S (FADDX1)                                  1.91      70.83 f
  FF_2/D_DI[22] (FF_DATA_WIDTH24_2)                       0.00      70.83 f
  FF_2/U3/Q (MUX21X1)                                     0.61      71.45 f
  FF_2/Q_DO_reg[22]/D (DFFARX1)                           0.04      71.48 f
  data arrival time                                                 71.48

  clock Clk_CI (rise edge)                               80.00      80.00
  clock network delay (ideal)                             0.00      80.00
  FF_2/Q_DO_reg[22]/CLK (DFFARX1)                         0.00      80.00 r
  library setup time                                     -0.03      79.97
  data required time                                                79.97
  --------------------------------------------------------------------------
  data required time                                                79.97
  data arrival time                                                -71.48
  --------------------------------------------------------------------------
  slack (MET)                                                        8.49


1
