<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="altera_emif_mem_model_core_ddr4_191/sim/altera_emif_ddrx_model.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_mem_model_core_ddr4_191" />
 <file
   path="altera_emif_mem_model_core_ddr4_191/sim/altera_emif_ddrx_model_per_ping_pong.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_mem_model_core_ddr4_191" />
 <file
   path="altera_emif_mem_model_core_ddr4_191/sim/altera_emif_ddrx_model_per_device.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_mem_model_core_ddr4_191" />
 <file
   path="altera_emif_mem_model_core_ddr4_191/sim/altera_emif_ddrx_model_rank.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_mem_model_core_ddr4_191" />
 <file
   path="altera_emif_mem_model_core_ddr4_191/sim/altera_emif_ddr4_model_rcd_chip.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_mem_model_core_ddr4_191" />
 <file
   path="altera_emif_mem_model_core_ddr4_191/sim/altera_emif_ddr4_model_db_chip.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_mem_model_core_ddr4_191" />
 <file
   path="altera_emif_mem_model_core_ddr4_191/sim/altera_emif_ddrx_model_bidir_delay.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_mem_model_core_ddr4_191" />
 <file
   path="altera_emif_mem_model_191/sim/ed_sim_mem_altera_emif_mem_model_191_bu2wx3i.vhd"
   type="VHDL"
   library="altera_emif_mem_model_191"
   hasInlineConfiguration="true" />
 <file
   path="sim/ed_sim_mem.vhd"
   type="VHDL"
   library="ed_sim_mem"
   hasInlineConfiguration="true" />
 <topLevel name="ed_sim_mem.ed_sim_mem" />
 <deviceFamily name="agilex" />
 <device name="AGFB014R24B2E2V" />
</simPackage>
