

================================================================
== Vitis HLS Report for 'huff_make_dhuff_tb_2_Pipeline_VITIS_LOOP_638_2'
================================================================
* Date:           Tue Jun 18 12:24:17 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        jpeg_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.199 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      257|  10.000 ns|  1.285 us|    2|  257|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_638_2  |        0|      255|         1|          1|          1|  0 ~ 255|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 4 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p = alloca i32 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 5 'alloca' 'p' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %i"   --->   Operation 6 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%add_ln638_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %add_ln638"   --->   Operation 7 'read' 'add_ln638_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln638_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln638"   --->   Operation 8 'read' 'sext_ln638_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln638_cast = sext i32 %sext_ln638_read"   --->   Operation 9 'sext' 'sext_ln638_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.46ns)   --->   "%store_ln628 = store i33 %sext_ln638_cast, i33 %p" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 10 'store' 'store_ln628' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 11 [1/1] (0.46ns)   --->   "%store_ln628 = store i9 1, i9 %j" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 11 'store' 'store_ln628' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.19>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%j_2 = load i9 %j" [benchmarks/chstone/jpeg/src/jpeg_decode.c:638]   --->   Operation 13 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.90ns)   --->   "%icmp_ln638 = icmp_eq  i9 %j_2, i9 %add_ln638_read" [benchmarks/chstone/jpeg/src/jpeg_decode.c:638]   --->   Operation 14 'icmp' 'icmp_ln638' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 255, i64 0"   --->   Operation 15 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln638 = br i1 %icmp_ln638, void %for.inc.split, void %for.inc7.loopexit.exitStub" [benchmarks/chstone/jpeg/src/jpeg_decode.c:638]   --->   Operation 16 'br' 'br_ln638' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%p_load = load i33 %p" [benchmarks/chstone/jpeg/src/jpeg_decode.c:639]   --->   Operation 17 'load' 'p_load' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln638 = zext i33 %p_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:638]   --->   Operation 18 'zext' 'zext_ln638' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln628 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 19 'specpipeline' 'specpipeline_ln628' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln638 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [benchmarks/chstone/jpeg/src/jpeg_decode.c:638]   --->   Operation 20 'specloopname' 'specloopname_ln638' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.14ns)   --->   "%add_ln639 = add i33 %p_load, i33 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:639]   --->   Operation 21 'add' 'add_ln639' <Predicate = (!icmp_ln638)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%huffsize_addr = getelementptr i5 %huffsize, i64 0, i64 %zext_ln638" [benchmarks/chstone/jpeg/src/jpeg_decode.c:639]   --->   Operation 22 'getelementptr' 'huffsize_addr' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.29ns)   --->   "%store_ln639 = store i5 %i_read, i9 %huffsize_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:639]   --->   Operation 23 'store' 'store_ln639' <Predicate = (!icmp_ln638)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 257> <RAM>
ST_2 : Operation 24 [1/1] (0.90ns)   --->   "%j_3 = add i9 %j_2, i9 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:638]   --->   Operation 24 'add' 'j_3' <Predicate = (!icmp_ln638)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.46ns)   --->   "%store_ln628 = store i33 %add_ln639, i33 %p" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 25 'store' 'store_ln628' <Predicate = (!icmp_ln638)> <Delay = 0.46>
ST_2 : Operation 26 [1/1] (0.46ns)   --->   "%store_ln628 = store i9 %j_3, i9 %j" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 26 'store' 'store_ln628' <Predicate = (!icmp_ln638)> <Delay = 0.46>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln638 = br void %for.inc" [benchmarks/chstone/jpeg/src/jpeg_decode.c:638]   --->   Operation 27 'br' 'br_ln638' <Predicate = (!icmp_ln638)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 28 'ret' 'ret_ln0' <Predicate = (icmp_ln638)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sext_ln638]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln638]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ huffsize]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 011]
p                     (alloca           ) [ 011]
i_read                (read             ) [ 011]
add_ln638_read        (read             ) [ 011]
sext_ln638_read       (read             ) [ 000]
sext_ln638_cast       (sext             ) [ 000]
store_ln628           (store            ) [ 000]
store_ln628           (store            ) [ 000]
br_ln0                (br               ) [ 000]
j_2                   (load             ) [ 000]
icmp_ln638            (icmp             ) [ 011]
speclooptripcount_ln0 (speclooptripcount) [ 000]
br_ln638              (br               ) [ 000]
p_load                (load             ) [ 000]
zext_ln638            (zext             ) [ 000]
specpipeline_ln628    (specpipeline     ) [ 000]
specloopname_ln638    (specloopname     ) [ 000]
add_ln639             (add              ) [ 000]
huffsize_addr         (getelementptr    ) [ 000]
store_ln639           (store            ) [ 000]
j_3                   (add              ) [ 000]
store_ln628           (store            ) [ 000]
store_ln628           (store            ) [ 000]
br_ln638              (br               ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sext_ln638">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln638"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="add_ln638">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln638"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="huffsize">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="huffsize"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="i">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="j_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="p_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="i_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="5" slack="0"/>
<pin id="48" dir="0" index="1" bw="5" slack="0"/>
<pin id="49" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="add_ln638_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="9" slack="0"/>
<pin id="54" dir="0" index="1" bw="9" slack="0"/>
<pin id="55" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln638_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="sext_ln638_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln638_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="huffsize_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="5" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="33" slack="0"/>
<pin id="68" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="huffsize_addr/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="store_ln639_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="9" slack="0"/>
<pin id="73" dir="0" index="1" bw="5" slack="1"/>
<pin id="74" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln639/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="sext_ln638_cast_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln638_cast/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="store_ln628_store_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="0" index="1" bw="33" slack="0"/>
<pin id="84" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln628/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="store_ln628_store_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="9" slack="0"/>
<pin id="89" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln628/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="j_2_load_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="9" slack="1"/>
<pin id="93" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_2/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="icmp_ln638_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="9" slack="0"/>
<pin id="96" dir="0" index="1" bw="9" slack="1"/>
<pin id="97" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln638/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="p_load_load_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="33" slack="1"/>
<pin id="101" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="zext_ln638_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="33" slack="0"/>
<pin id="104" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln638/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="add_ln639_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="33" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln639/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="j_3_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="9" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="store_ln628_store_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="33" slack="0"/>
<pin id="121" dir="0" index="1" bw="33" slack="1"/>
<pin id="122" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln628/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln628_store_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="9" slack="0"/>
<pin id="126" dir="0" index="1" bw="9" slack="1"/>
<pin id="127" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln628/2 "/>
</bind>
</comp>

<comp id="129" class="1005" name="j_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="9" slack="0"/>
<pin id="131" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="136" class="1005" name="p_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="33" slack="0"/>
<pin id="138" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opset="p "/>
</bind>
</comp>

<comp id="143" class="1005" name="i_read_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="5" slack="1"/>
<pin id="145" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_read "/>
</bind>
</comp>

<comp id="148" class="1005" name="add_ln638_read_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="9" slack="1"/>
<pin id="150" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln638_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="8" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="8" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="50"><net_src comp="10" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="12" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="14" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="20" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="80"><net_src comp="58" pin="2"/><net_sink comp="77" pin=0"/></net>

<net id="85"><net_src comp="77" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="90"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="98"><net_src comp="91" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="105"><net_src comp="99" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="111"><net_src comp="99" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="36" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="117"><net_src comp="91" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="16" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="123"><net_src comp="107" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="128"><net_src comp="113" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="38" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="134"><net_src comp="129" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="135"><net_src comp="129" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="139"><net_src comp="42" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="141"><net_src comp="136" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="142"><net_src comp="136" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="146"><net_src comp="46" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="71" pin=1"/></net>

<net id="151"><net_src comp="52" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="94" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: huffsize | {2 }
 - Input state : 
	Port: huff_make_dhuff_tb.2_Pipeline_VITIS_LOOP_638_2 : sext_ln638 | {1 }
	Port: huff_make_dhuff_tb.2_Pipeline_VITIS_LOOP_638_2 : add_ln638 | {1 }
	Port: huff_make_dhuff_tb.2_Pipeline_VITIS_LOOP_638_2 : i | {1 }
  - Chain level:
	State 1
		store_ln628 : 1
		store_ln628 : 1
	State 2
		icmp_ln638 : 1
		br_ln638 : 2
		zext_ln638 : 1
		add_ln639 : 1
		huffsize_addr : 2
		store_ln639 : 3
		j_3 : 1
		store_ln628 : 2
		store_ln628 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    add   |      add_ln639_fu_107      |    0    |    40   |
|          |         j_3_fu_113         |    0    |    16   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln638_fu_94      |    0    |    16   |
|----------|----------------------------|---------|---------|
|          |      i_read_read_fu_46     |    0    |    0    |
|   read   |  add_ln638_read_read_fu_52 |    0    |    0    |
|          | sext_ln638_read_read_fu_58 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |    sext_ln638_cast_fu_77   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |      zext_ln638_fu_102     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    72   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|add_ln638_read_reg_148|    9   |
|    i_read_reg_143    |    5   |
|       j_reg_129      |    9   |
|       p_reg_136      |   33   |
+----------------------+--------+
|         Total        |   56   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   72   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   56   |    -   |
+-----------+--------+--------+
|   Total   |   56   |   72   |
+-----------+--------+--------+
