
---------- Begin Simulation Statistics ----------
final_tick                                37343923000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 184753                       # Simulator instruction rate (inst/s)
host_mem_usage                                4425532                       # Number of bytes of host memory used
host_op_rate                                   347181                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    73.99                       # Real time elapsed on the host
host_tick_rate                              504693513                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13670493                       # Number of instructions simulated
sim_ops                                      25689071                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.037344                       # Number of seconds simulated
sim_ticks                                 37343923000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               67                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             21                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              21                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     67                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    3670493                       # Number of instructions committed
system.cpu0.committedOps                      6772691                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             20.348146                       # CPI: cycles per instruction
system.cpu0.discardedOps                      2169067                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                     599180                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2008                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    3256030                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                        12280                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       63522068                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.049145                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    1394486                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          175                       # TLB misses on write requests
system.cpu0.numCycles                        74687727                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               2098      0.03%      0.03% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                3309320     48.86%     48.89% # Class of committed instruction
system.cpu0.op_class_0::IntMult                   641      0.01%     48.90% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1317      0.02%     48.92% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  189      0.00%     48.93% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     48.93% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                   96      0.00%     48.93% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     48.93% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     48.93% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     48.93% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     48.93% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     48.93% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   916      0.01%     48.94% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     48.94% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   943      0.01%     48.95% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     48.95% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1230      0.02%     48.97% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  843      0.01%     48.98% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     48.98% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     48.98% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 388      0.01%     48.99% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     48.99% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     48.99% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     48.99% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     48.99% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     48.99% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     48.99% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     48.99% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     48.99% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     48.99% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     48.99% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     48.99% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     48.99% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     48.99% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     48.99% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     48.99% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     48.99% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     48.99% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     48.99% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     48.99% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     48.99% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     48.99% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     48.99% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     48.99% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     48.99% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     48.99% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     48.99% # Class of committed instruction
system.cpu0.op_class_0::MemRead                199681      2.95%     51.94% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               133412      1.97%     53.91% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead             1610      0.02%     53.93% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         3120007     46.07%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                 6772691                       # Class of committed instruction
system.cpu0.tickCycles                       11165659                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   30                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               39                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               80                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     80                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     18916380                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              7.468785                       # CPI: cycles per instruction
system.cpu1.discardedOps                      3497978                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    2501867                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        32855                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1828767                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         1219                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       42233757                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.133891                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    3353985                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          189                       # TLB misses on write requests
system.cpu1.numCycles                        74687846                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              38775      0.20%      0.20% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               14860976     78.56%     78.77% # Class of committed instruction
system.cpu1.op_class_0::IntMult                 41062      0.22%     78.98% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1365      0.01%     78.99% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                24884      0.13%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  160      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   946      0.01%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1027      0.01%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                 27378      0.14%     79.28% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc               112708      0.60%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 446      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::MemRead               2046688     10.82%     90.70% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1656607      8.76%     99.45% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            64978      0.34%     99.80% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           38368      0.20%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                18916380                       # Class of committed instruction
system.cpu1.tickCycles                       32454089                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   39                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       496158                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        993358                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2682834                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          112                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5365733                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            112                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              70404                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       437129                       # Transaction distribution
system.membus.trans_dist::CleanEvict            59029                       # Transaction distribution
system.membus.trans_dist::ReadExReq            426796                       # Transaction distribution
system.membus.trans_dist::ReadExResp           426796                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         70404                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1490558                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1490558                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1490558                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     59797056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     59797056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                59797056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            497200                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  497200    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              497200                       # Request fanout histogram
system.membus.reqLayer4.occupancy          2936958000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               7.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2634307000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  37343923000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      1385550                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1385550                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1385550                       # number of overall hits
system.cpu0.icache.overall_hits::total        1385550                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst         8893                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          8893                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst         8893                       # number of overall misses
system.cpu0.icache.overall_misses::total         8893                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    232918500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    232918500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    232918500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    232918500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      1394443                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1394443                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      1394443                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1394443                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006377                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006377                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006377                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006377                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 26191.217812                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 26191.217812                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 26191.217812                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 26191.217812                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks         8877                       # number of writebacks
system.cpu0.icache.writebacks::total             8877                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst         8893                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         8893                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst         8893                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         8893                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    224025500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    224025500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    224025500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    224025500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.006377                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.006377                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.006377                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.006377                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 25191.217812                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 25191.217812                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 25191.217812                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 25191.217812                       # average overall mshr miss latency
system.cpu0.icache.replacements                  8877                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1385550                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1385550                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst         8893                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         8893                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    232918500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    232918500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      1394443                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1394443                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006377                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006377                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 26191.217812                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 26191.217812                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst         8893                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         8893                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    224025500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    224025500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.006377                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.006377                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 25191.217812                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 25191.217812                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  37343923000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999634                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1394443                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             8893                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           156.802316                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999634                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999977                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         11164437                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        11164437                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37343923000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37343923000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  37343923000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37343923000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  37343923000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37343923000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      3035164                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3035164                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      3035164                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3035164                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       808804                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        808804                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       808804                       # number of overall misses
system.cpu0.dcache.overall_misses::total       808804                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  66073685500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  66073685500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  66073685500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  66073685500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      3843968                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      3843968                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      3843968                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      3843968                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.210409                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.210409                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.210409                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.210409                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 81693.074589                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 81693.074589                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 81693.074589                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 81693.074589                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       399954                       # number of writebacks
system.cpu0.dcache.writebacks::total           399954                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       395189                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       395189                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       395189                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       395189                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       413615                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       413615                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       413615                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       413615                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  32861269000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  32861269000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  32861269000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  32861269000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.107601                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.107601                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.107601                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.107601                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 79448.929560                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 79448.929560                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 79448.929560                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 79448.929560                       # average overall mshr miss latency
system.cpu0.dcache.replacements                413598                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       580247                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         580247                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data        16399                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16399                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    419229000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    419229000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       596646                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       596646                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.027485                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.027485                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 25564.302701                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25564.302701                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          304                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          304                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data        16095                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        16095                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    389886500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    389886500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.026976                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.026976                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 24224.075800                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 24224.075800                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2454917                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2454917                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       792405                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       792405                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  65654456500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  65654456500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      3247322                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3247322                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.244018                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.244018                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 82854.672169                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 82854.672169                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       394885                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       394885                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       397520                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       397520                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  32471382500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  32471382500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.122415                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.122415                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 81684.902646                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 81684.902646                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  37343923000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999657                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            3448778                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           413614                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.338156                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999657                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999979                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999979                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         31165358                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        31165358                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37343923000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  37343923000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37343923000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1730863                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1730863                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1730863                       # number of overall hits
system.cpu1.icache.overall_hits::total        1730863                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      1623069                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1623069                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      1623069                       # number of overall misses
system.cpu1.icache.overall_misses::total      1623069                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  25266362500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  25266362500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  25266362500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  25266362500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3353932                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3353932                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3353932                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3353932                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.483930                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.483930                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.483930                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.483930                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 15567.029190                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 15567.029190                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 15567.029190                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 15567.029190                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      1623053                       # number of writebacks
system.cpu1.icache.writebacks::total          1623053                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      1623069                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      1623069                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      1623069                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      1623069                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst  23643293500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  23643293500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst  23643293500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  23643293500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.483930                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.483930                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.483930                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.483930                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 14567.029190                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 14567.029190                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 14567.029190                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 14567.029190                       # average overall mshr miss latency
system.cpu1.icache.replacements               1623053                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1730863                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1730863                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      1623069                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1623069                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  25266362500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  25266362500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3353932                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3353932                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.483930                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.483930                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 15567.029190                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 15567.029190                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      1623069                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      1623069                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst  23643293500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  23643293500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.483930                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.483930                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 14567.029190                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 14567.029190                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  37343923000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999618                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3353932                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1623069                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             2.066414                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999618                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999976                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         28454525                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        28454525                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37343923000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37343923000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  37343923000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37343923000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  37343923000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37343923000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      3401921                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3401921                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      3401921                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3401921                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       722769                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        722769                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       722769                       # number of overall misses
system.cpu1.dcache.overall_misses::total       722769                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  14834608000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14834608000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  14834608000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14834608000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      4124690                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      4124690                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      4124690                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      4124690                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.175230                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.175230                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.175230                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.175230                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 20524.687694                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 20524.687694                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 20524.687694                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 20524.687694                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       414004                       # number of writebacks
system.cpu1.dcache.writebacks::total           414004                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        85447                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        85447                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        85447                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        85447                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       637322                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       637322                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       637322                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       637322                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  11693814000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  11693814000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  11693814000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  11693814000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.154514                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.154514                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.154514                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.154514                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 18348.360797                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18348.360797                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 18348.360797                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18348.360797                       # average overall mshr miss latency
system.cpu1.dcache.replacements                637306                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1963547                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1963547                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       466758                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       466758                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   7392070500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7392070500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      2430305                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2430305                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.192057                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.192057                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 15837.051534                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 15837.051534                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data        18090                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        18090                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       448668                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       448668                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   6669980500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6669980500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.184614                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.184614                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 14866.182790                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14866.182790                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1438374                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1438374                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       256011                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       256011                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   7442537500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   7442537500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.151094                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.151094                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 29071.162958                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 29071.162958                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        67357                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        67357                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       188654                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       188654                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   5023833500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   5023833500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 26629.880628                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 26629.880628                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  37343923000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999643                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            4039243                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           637322                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.337837                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999643                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999978                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999978                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         33634842                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        33634842                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37343923000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  37343923000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37343923000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                7290                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               18498                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1572096                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              587815                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2185699                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               7290                       # number of overall hits
system.l2.overall_hits::.cpu0.data              18498                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1572096                       # number of overall hits
system.l2.overall_hits::.cpu1.data             587815                       # number of overall hits
system.l2.overall_hits::total                 2185699                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1603                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            395117                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             50973                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             49507                       # number of demand (read+write) misses
system.l2.demand_misses::total                 497200                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1603                       # number of overall misses
system.l2.overall_misses::.cpu0.data           395117                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            50973                       # number of overall misses
system.l2.overall_misses::.cpu1.data            49507                       # number of overall misses
system.l2.overall_misses::total                497200                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    129593000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  31949081000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   4636773500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   4265980500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      40981428000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    129593000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  31949081000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   4636773500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   4265980500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     40981428000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst            8893                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          413615                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         1623069                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          637322                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2682899                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst           8893                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         413615                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        1623069                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         637322                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2682899                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.180254                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.955277                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.031405                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.077680                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.185322                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.180254                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.955277                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.031405                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.077680                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.185322                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80844.042420                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 80859.798490                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90965.285543                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 86169.238694                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82424.432824                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80844.042420                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 80859.798490                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90965.285543                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 86169.238694                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82424.432824                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              437130                       # number of writebacks
system.l2.writebacks::total                    437130                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1603                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       395117                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        50973                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        49507                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            497200                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1603                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       395117                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        50973                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        49507                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           497200                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    113563000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  27997911000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   4127043500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   3770910500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  36009428000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    113563000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  27997911000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   4127043500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   3770910500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  36009428000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.180254                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.955277                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.031405                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.077680                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.185322                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.180254                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.955277                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.031405                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.077680                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.185322                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70844.042420                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 70859.798490                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80965.285543                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 76169.238694                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72424.432824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70844.042420                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 70859.798490                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80965.285543                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 76169.238694                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72424.432824                       # average overall mshr miss latency
system.l2.replacements                         496261                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       813958                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           813958                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       813958                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       813958                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1631930                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1631930                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1631930                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1631930                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           10                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            10                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             5134                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           154244                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                159378                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         392386                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          34410                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              426796                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  31725183000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   3103162000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   34828345000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       397520                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       188654                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            586174                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.987085                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.182397                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.728105                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 80851.974841                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 90181.981982                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81604.197321                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       392386                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        34410                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         426796                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  27801323000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2759062000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  30560385000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.987085                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.182397                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.728105                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 70851.974841                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 80181.981982                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71604.197321                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          7290                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1572096                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1579386                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1603                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        50973                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            52576                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    129593000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   4636773500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4766366500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst         8893                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      1623069                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1631962                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.180254                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.031405                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.032216                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80844.042420                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90965.285543                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90656.696972                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1603                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        50973                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        52576                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    113563000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   4127043500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4240606500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.180254                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.031405                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.032216                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70844.042420                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80965.285543                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80656.696972                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        13364                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       433571                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            446935                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         2731                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        15097                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17828                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    223898000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   1162818500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1386716500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data        16095                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       448668                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        464763                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.169680                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.033648                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.038359                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 81983.888685                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 77023.150295                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77783.065964                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         2731                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        15097                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17828                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    196588000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   1011848500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1208436500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.169680                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.033648                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.038359                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 71983.888685                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 67023.150295                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67783.065964                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  37343923000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.424894                       # Cycle average of tags in use
system.l2.tags.total_refs                     5365723                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    497285                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.790036                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.548337                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.584865                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      507.858481                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      163.081113                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      348.352098                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000535                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.003501                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.495956                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.159259                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.340188                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999438                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          433                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          248                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           84                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          147                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  43423149                       # Number of tag accesses
system.l2.tags.data_accesses                 43423149                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37343923000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        102592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      25287488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       3262272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       3168448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           31820800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       102592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      3262272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3364864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     27976256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        27976256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1603                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         395117                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          50973                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          49507                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              497200                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       437129                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             437129                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2747221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        677151353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         87357507                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         84845076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             852101157                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2747221                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     87357507                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         90104727                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      749151502                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            749151502                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      749151502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2747221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       677151353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        87357507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        84845076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1601252659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    436702.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1603.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    395101.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     50973.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     45037.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000252326750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        27217                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        27217                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1388805                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             410054                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      497200                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     437129                       # Number of write requests accepted
system.mem_ctrls.readBursts                    497200                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   437129                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   4486                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   427                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             27461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             27547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             40649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             33911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             27487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             27599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             28365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             27989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             34197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            27688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            38019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            40805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            27388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            27211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            27373                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             26897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             27025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             27301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             27065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             26899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             26924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             26967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             26952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             26904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             26700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            26749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            33036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            26807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            26858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            26722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            26864                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.94                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6303734250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2463570000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15542121750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12793.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31543.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   409698                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  382413                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.15                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.57                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                497200                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               437129                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  425814                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   61799                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4972                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  26965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  27458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  27502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  27532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  27516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  27632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  27681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  27790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  27532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  27573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  27442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  27277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  27232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  27219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       137272                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    433.299843                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   239.672858                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   413.820295                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        41710     30.38%     30.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        33211     24.19%     54.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8218      5.99%     60.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4193      3.05%     63.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3118      2.27%     65.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2621      1.91%     67.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2305      1.68%     69.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2678      1.95%     71.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        39218     28.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       137272                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        27217                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.102583                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.812151                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.182883                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          27057     99.41%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            94      0.35%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            30      0.11%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           19      0.07%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            6      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            6      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::992-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         27217                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        27217                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.044017                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.040620                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.349228                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            26747     98.27%     98.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               60      0.22%     98.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              130      0.48%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              245      0.90%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               32      0.12%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         27217                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               31533696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  287104                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                27946880                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                31820800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             27976256                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       844.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       748.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    852.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    749.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.44                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   37343859500                       # Total gap between requests
system.mem_ctrls.avgGap                      39968.64                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       102592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     25286464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      3262272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      2882368                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     27946880                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2747220.745929665864                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 677123932.587371706963                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 87357506.601542636752                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 77184392.223602220416                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 748364867.826018095016                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1603                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       395117                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        50973                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        49507                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       437129                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     47828250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  11697638000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   2024861250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   1771794250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 927066002750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29836.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     29605.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39724.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     35788.76                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2120806.45                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            532958160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            283270185                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1797180840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1151740800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2947813440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      16399602240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        529875360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        23642441025                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        633.100090                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1229157750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1246960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  34867805250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            447171060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            237677055                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1720797120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1127676600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2947813440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      15723404970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1099304640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        23303844885                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        624.033123                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2692548750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1246960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  33404414250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  37343923000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           2096725                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1251088                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1631930                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          296077                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           586174                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          586173                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1631962                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       464763                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        26663                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1240827                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      4869191                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1911950                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8048631                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1137280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     52068352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    207751808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     67284864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              328242304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          496261                       # Total snoops (count)
system.tol2bus.snoopTraffic                  27976320                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3179160                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000035                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005935                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3179048    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    112      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3179160                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5128754500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         956042880                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        2434650406                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             6.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         626280757                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          13352474                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  37343923000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
