WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2500046 heartbeat IPC: 3.99993 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 17 sec) 
Warmup finished CPU 0 instructions: 10000000 cycles: 2500047 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 17 sec) 

Warmup complete CPU 0 instructions: 10000000 cycles: 2500047 (Simulation time: 0 hr 0 min 17 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 18863486 heartbeat IPC: 0.611119 cumulative IPC: 0.611119 (Simulation time: 0 hr 1 min 24 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 34624904 heartbeat IPC: 0.634461 cumulative IPC: 0.622571 (Simulation time: 0 hr 2 min 29 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 50036604 heartbeat IPC: 0.648858 cumulative IPC: 0.631094 (Simulation time: 0 hr 3 min 34 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 63116450 heartbeat IPC: 0.764536 cumulative IPC: 0.659888 (Simulation time: 0 hr 4 min 31 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 78972555 heartbeat IPC: 0.630672 cumulative IPC: 0.65383 (Simulation time: 0 hr 5 min 37 sec) 
Simulation finished CPU 0 instructions: 50000003 cycles: 76472509 cumulative IPC: 0.65383 (Simulation time: 0 hr 5 min 37 sec) 

Simulation complete CPU 0 instructions: 50000003 cycles: 76472509 (Simulation time: 0 hr 5 min 37 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs benchmarks/603.bwaves_s-2931B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.65383 instructions: 50000003 cycles: 76472509
CPU 0 Branch Prediction Accuracy: 80.6209% MPKI: 1.6356 Average ROB Occupancy at Mispredict: 335.571
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 1.6356
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:    1072354  HIT:     388181  MISS:     684173
LLC LOAD         ACCESS:     471832  HIT:      88146  MISS:     383686
LLC RFO          ACCESS:     297772  HIT:         75  MISS:     297697
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:     297919  HIT:     295434  MISS:       2485
LLC TRANSLATION  ACCESS:       4831  HIT:       4526  MISS:        305
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 570.327 cycles
cpu0_DTLB TOTAL       ACCESS:   13850846  HIT:   13777002  MISS:      73844
cpu0_DTLB LOAD         ACCESS:   13850846  HIT:   13777002  MISS:      73844
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 41.3246 cycles
cpu0_ITLB TOTAL       ACCESS:          8  HIT:          8  MISS:          0
cpu0_ITLB LOAD         ACCESS:          8  HIT:          8  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   16922282  HIT:   14482657  MISS:    2439625
cpu0_L1D LOAD         ACCESS:    7758104  HIT:    6480568  MISS:    1277536
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    9153507  HIT:    8002068  MISS:    1151439
cpu0_L1D TRANSLATION  ACCESS:      10671  HIT:         21  MISS:      10650
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 170.367 cycles
cpu0_L1I TOTAL       ACCESS:         10  HIT:          2  MISS:          8
cpu0_L1I LOAD         ACCESS:         10  HIT:          2  MISS:          8
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 254.5 cycles
cpu0_L2C TOTAL       ACCESS:    1161380  HIT:     372349  MISS:     789031
cpu0_L2C LOAD         ACCESS:     519054  HIT:      47219  MISS:     471835
cpu0_L2C RFO          ACCESS:     314115  HIT:      16343  MISS:     297772
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     317561  HIT:     302968  MISS:      14593
cpu0_L2C TRANSLATION  ACCESS:      10650  HIT:       5819  MISS:       4831
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 515.029 cycles
cpu0_STLB TOTAL       ACCESS:      54250  HIT:      43606  MISS:      10644
cpu0_STLB LOAD         ACCESS:      54250  HIT:      43606  MISS:      10644
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 244.889 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:     430140
  ROW_BUFFER_MISS:     251543
 AVG DBUS CONGESTED CYCLE:    3.97649
 WQ ROW_BUFFER_HIT:     133103
  ROW_BUFFER_MISS:     165299  FULL:          0
