# Tiny Tapeout project information
project: 
  title:        "DDC"      # Project title
  author:       "Armaan Gomes"      # Your name
  discord:      "arghunter"      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "Converts I2S input to PDM output"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     0       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "2x2"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_ddc_arghunter"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "project.v"
    - "cic3_interpolator.v"
    - "ddc_top_level.v"
    - "i2s_rx_64x.v"
    - "lfsr.v"
    - "mod2_dsm.v"


# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "Bit Clock (3.072 Mhz)"
  ui[1]: "LR Clock (48Khz)"
  ui[2]: "PDM Input Mics 0,1"
  ui[3]: "PDM Input Mics 2,3"
  ui[4]: "PDM Input Mics 4,5"
  ui[5]: "PDM Input Mics 6,7"
  ui[6]: ""
  ui[7]: ""

  # Outputs
  uo[0]: "PCM Out Mic 0"
  uo[1]: "PCM Out Mic 1"
  uo[2]: "PCM Out Mic 2"
  uo[3]: "PCM Out Mic 3"
  uo[4]: "PCM Out Mic 4"
  uo[5]: "PCM Out Mic 5"
  uo[6]: "PCM Out Mic 6"
  uo[7]: "PCM Out Mic 7"

  # Bidirectional pins
  uio[0]: "Delay Select 0"
  uio[1]: "Delay Select 1"
  uio[2]: "Delay Select 2"
  uio[3]: "Delay Select 3"
  uio[4]: "Delay Select 4"
  uio[5]: "Beamformed PCM Output"
  uio[6]: "Mic Clock"
  uio[7]: ""

# Do not change!
yaml_version: 6
