<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="M_LcdDis.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UCF" xil_pn:name="../ip/M_DdrCtrl/user_design/par/M_DdrCtrl.ucf" xil_pn:origination="imported" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="M_LcdDis.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="M_LcdDis.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="M_LcdDis.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="M_LcdDis.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="M_LcdDis.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="M_LcdDis.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="M_LcdDis.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="M_LcdDis.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="M_LcdDis.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="M_LcdDis.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="M_LcdDis_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="M_LcdDis_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="M_LcdDis_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="M_LcdDis_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="M_LcdDis_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="M_LcdDis_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="M_LcdDis_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="M_LcdDis_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1494928039" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8193545440748675551" xil_pn:start_ts="1494928039">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1494928039" xil_pn:in_ck="-6545869791231732045" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6037540282180166165" xil_pn:start_ts="1494928039">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../ip/M_ClkPll.vhd"/>
      <outfile xil_pn:name="../ip/M_ClkPll/example_design/M_ClkPll_exdes.vhd"/>
      <outfile xil_pn:name="../ip/M_DdrCtrl/user_design/rtl/M_DdrCtrl.vhd"/>
      <outfile xil_pn:name="../ip/M_DdrCtrl/user_design/rtl/iodrp_controller.vhd"/>
      <outfile xil_pn:name="../ip/M_DdrCtrl/user_design/rtl/iodrp_mcb_controller.vhd"/>
      <outfile xil_pn:name="../ip/M_DdrCtrl/user_design/rtl/mcb_raw_wrapper.vhd"/>
      <outfile xil_pn:name="../ip/M_DdrCtrl/user_design/rtl/mcb_soft_calibration.vhd"/>
      <outfile xil_pn:name="../ip/M_DdrCtrl/user_design/rtl/mcb_soft_calibration_top.vhd"/>
      <outfile xil_pn:name="../ip/M_DdrCtrl/user_design/rtl/memc3_infrastructure.vhd"/>
      <outfile xil_pn:name="../ip/M_DdrCtrl/user_design/rtl/memc3_wrapper.vhd"/>
      <outfile xil_pn:name="../ip/M_DviRxFifo.ngc"/>
      <outfile xil_pn:name="../ip/M_DviRxFifo.vhd"/>
      <outfile xil_pn:name="../ip/M_HSelectIO.vhd"/>
      <outfile xil_pn:name="../ip/M_HSelectIO/example_design/M_HSelectIO_exdes.vhd"/>
      <outfile xil_pn:name="../ip/M_LSelectIO.vhd"/>
      <outfile xil_pn:name="../ip/M_LSelectIO/example_design/M_LSelectIO_exdes.vhd"/>
      <outfile xil_pn:name="../ip/M_LcdTxFifo.ngc"/>
      <outfile xil_pn:name="../ip/M_LcdTxFifo.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1494928039" xil_pn:in_ck="8498171559034472813" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1494928039">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1494928039" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-8793440767066634207" xil_pn:start_ts="1494928039">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1494928039" xil_pn:in_ck="8498171559034472813" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="7424531393529279708" xil_pn:start_ts="1494928039">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1494928039" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7602689612635095649" xil_pn:start_ts="1494928039">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1494928063" xil_pn:in_ck="6832743112904179673" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-2167436139944607442" xil_pn:start_ts="1494928039">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="M_LcdDis.lso"/>
      <outfile xil_pn:name="M_LcdDis.ngc"/>
      <outfile xil_pn:name="M_LcdDis.ngr"/>
      <outfile xil_pn:name="M_LcdDis.prj"/>
      <outfile xil_pn:name="M_LcdDis.stx"/>
      <outfile xil_pn:name="M_LcdDis.syr"/>
      <outfile xil_pn:name="M_LcdDis.xst"/>
      <outfile xil_pn:name="M_LcdDis_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1494928063" xil_pn:in_ck="-5639530438077717168" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5045984134325148362" xil_pn:start_ts="1494928063">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1494928071" xil_pn:in_ck="1469881729021271203" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="696002688836762272" xil_pn:start_ts="1494928063">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="M_LcdDis.bld"/>
      <outfile xil_pn:name="M_LcdDis.ngd"/>
      <outfile xil_pn:name="M_LcdDis_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1494928086" xil_pn:in_ck="1899970785262541926" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="6223693467631757350" xil_pn:start_ts="1494928071">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="M_LcdDis_map.map"/>
      <outfile xil_pn:name="M_LcdDis_map.mrp"/>
      <outfile xil_pn:name="M_LcdDis_map.ngm"/>
      <outfile xil_pn:name="M_LcdDis_map.xrpt"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
