// SPDX-License-Identifier: (GPL-2.0+ or MIT)
// Copyright (C) 2023 Andras Szemzo <szemzo.andras@gmail.com>

#include <dt-bindings/clock/sun6i-rtc.h>
#include <dt-bindings/clock/sun8i-de2.h>
#include <dt-bindings/clock/sun8i-tcon-top.h>
#include <dt-bindings/clock/sun8i-v853-r-ccu.h>
#include <dt-bindings/reset/sun8i-v853-r-ccu.h>
#include <dt-bindings/clock/sun8i-v853-ccu.h>
#include <dt-bindings/reset/sun8i-v853-ccu.h>
#include <dt-bindings/reset/sun8i-de2.h>
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/thermal/thermal.h>
#include <dt-bindings/power/allwinner,sun8i-v853-ppu.h>

/ {
	#address-cells = <1>;
	#size-cells = <1>;

	osc24M: osc24M-clk {
		compatible = "fixed-clock";
		clock-frequency = <24000000>;
		clock-output-names = "osc24M";
		#clock-cells = <0>;
	};

	rc_16M: rc16m_clk {
		#clock-cells = <0>;
		compatible = "fixed-clock";
		clock-frequency = <16000000>;
		clock-accuracy = <300000000>;
		clock-output-names = "rc-16M";
	};

	ext_32k: ext32k_clk {
		#clock-cells = <0>;
		compatible = "fixed-clock";
		clock-frequency = <32768>;
		clock-output-names = "ext-32k";
	};

        cpus {
                #address-cells = <1>;
                #size-cells = <0>;

        	cpu0: cpu@0 {
                        device_type = "cpu";
                        compatible = "arm,cortex-a7";
                        reg = <0>;
                        clocks = <&ccu CLK_CPU>;
			clock-names = "cpu";
			clock-frequency = <1200000000>;
			clock-latency = <2000000>;
			cooling-min-level = <5>;
			cooling-max-level = <0>;
			#cooling-cells = <2>; /* min followed by max */
			dynamic-power-coefficient = <142>;
                };
        };

	memory {
	    reg = <0x40000000 0x4000000>;
	};

        reserved-memory {
                #address-cells = <1>;
                #size-cells = <1>;
                ranges;
/*
                vip_reserve {
                        reg = <0x43afd000 0x400000>;
                        no-map;
                        status = "okay";
                };
*/
		riscv_vring0: riscv_vring0@43efd000 {
			no-map;
			reg = <0x43efd000 0x1000>;
		};

		riscv_vring1: riscv_vring1@43efe000 {
			no-map;
			reg = <0x43efe000 0x1000>;
		};

		vdev0buffer: riscv_buffer0@43eff000 {
			no-map;
			reg = <0x43eff000 0x1000>;
		};

                riscv_reserved: riscv0@43f00000 {
			compatible = "shared-dma-pool";
                        reg = <0x43f00000 0x100000>;
			no-map;
                };
        };

	timer {
		compatible = "arm,armv7-timer";
		interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>,
			     <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>,
			     <GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>,
			     <GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>;
		clock-frequency = <24000000>;
		interrupt-parent = <&gic>;
	};

	pmu {
		compatible = "arm,cortex-a7-pmu";
		interrupts = <GIC_SPI 172 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 173 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-parent = <&gic>;
	};

/*
	sound: sound {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "simple-audio-card";
		simple-audio-card,name = "sun8i-v853-audio";
		simple-audio-card,aux-devs = <&codec_analog>;
		simple-audio-card,routing =
				"Left DAC", "DACL",
				"Right DAC", "DACR",
				"ADCL", "Left ADC",
				"ADCR", "Right ADC";
		status = "disabled";

		simple-audio-card,dai-link@0 {
			format = "i2s";
			frame-master = <&link0_cpu>;
			bitclock-master = <&link0_cpu>;
			mclk-fs = <128>;

			link0_cpu: cpu {
				sound-dai = <&dai>;
			};

			link0_codec: codec {
				sound-dai = <&codec 0>;
			};
		};
	};
*/

	thermal-zones {
		cpu_thermal_zone {
			polling-delay-passive = <500>;
			polling-delay = <1000>;
			thermal-sensors = <&ths 2>;
			sustainable-power = <68>;

			cpu_trips: trips {
				cpu_threshold: trip-point@0 {
					temperature = <70000>;
					type = "passive";
					hysteresis = <0>;
				};

				cpu_target: trip-point@1 {
					temperature = <90000>;
					type = "passive";
					hysteresis = <0>;
				};

				cpu_crit: cpu_crit@0 {
					temperature = <110000>;
					type = "critical";
					hysteresis = <0>;
				};
			};

			cooling-maps {
				map0 {
					trip = <&cpu_target>;
					cooling-device = <&cpu0
					    THERMAL_NO_LIMIT
					    THERMAL_NO_LIMIT>;
					contribution = <1024>;
				};
			};
		};

		npu_thermal_zone {
			polling-delay-passive = <0>;
			polling-delay = <0>;
			thermal-sensors = <&ths 0>;
			trips {
				npu_temp_critical: trip-point@0 {
					temperature = <110000>;
					type = "critical";
					hysteresis = <0>;
				};
			};
		};

		ve_thermal_zone {
			polling-delay-passive = <0>;
			polling-delay = <0>;
			thermal-sensors = <&ths 1>;
			trips {
				ve_temp_critical: trip-point@0 {
					temperature = <110000>;
					type = "critical";
					hysteresis = <0>;
				};
			};
		};
	};

	de: display-engine {
		compatible = "allwinner,sun8i-v853-display-engine";
		allwinner,pipelines = <&mixer0>;
		status = "disabled";
	};

	soc {
		compatible = "simple-bus";
		ranges;
		interrupt-parent = <&gic>;
		#address-cells = <1>;
		#size-cells = <1>;
		dma-noncoherent;

/* A (B) C D E F (G) H */

		pio: pinctrl@2000000 {
			compatible = "allwinner,sun8i-v853-pinctrl";
			reg = <0x2000000 0x800>;
                        interrupts = <GIC_SPI 67 IRQ_TYPE_LEVEL_HIGH>,
                                     <GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>,
                                     <GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>,
                                     <GIC_SPI 75 IRQ_TYPE_LEVEL_HIGH>,
                                     <GIC_SPI 77 IRQ_TYPE_LEVEL_HIGH>,
                                     <GIC_SPI 79 IRQ_TYPE_LEVEL_HIGH>,
                                     <GIC_SPI 81 IRQ_TYPE_LEVEL_HIGH>,
                                     <GIC_SPI 83 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&ccu CLK_APB0>, <&osc24M>, <&rtc CLK_OSC32K>; 
 			clock-names = "apb", "hosc", "losc";
			gpio-controller;
			interrupt-controller;
			#gpio-cells = <3>;
			#interrupt-cells = <3>;

			/omit-if-no-ref/
			uart0_ph9_pins: uart0-ph9-pins {
				pins = "PH9", "PH10";
				function = "uart0";
			};

			/omit-if-no-ref/
			uart2_pe12_pins: uart2-pe12-pins {
				pins = "PE12", "PE13";
				function = "uart2";
			};

			/omit-if-no-ref/
			dsi_2lane_pins: dsi-2lane-pins {
				pins = "PD1", "PD2", "PD3", "PD4", "PD5", "PD6";
				drive-strength = <30>;
				function = "dsi";
			};

			/omit-if-no-ref/
			spi0_pins: spi0-pins {
				pins = "PC0", "PC1", "PC2", "PC3", "PC4", "PC5";
				function = "spi0";
			};

			/omit-if-no-ref/
			i2c2_ph11_pins: i2c2-ph11-pins {
				pins = "PH11", "PH12";
				function = "i2c2";
			};

			/omit-if-no-ref/
			i2c3_ph13_pins: i2c3-ph13-pins {
				pins = "PH13", "PH14";
				function = "i2c3";
			};

			/omit-if-no-ref/
			mmc0_pins: mmc0-pins {
				pins = "PF0", "PF1", "PF2", "PF3", "PF4", "PF5";
				function = "sdc0";
			};

			/omit-if-no-ref/
			mmc1_pins: mmc1-pins {
				pins = "PE0", "PE1", "PE2", "PE3", "PE4", "PE5";
				function = "sdc1";
			};

			/omit-if-no-ref/
			pwm_ph0_pin: pwm-ph0-pin {
				pins = "PH0";
				function = "pwm0";
			};

			/omit-if-no-ref/
			rmii_pe_pins: rmii-pe-pins {
				pins = "PE0", "PE1", "PE2", "PE3", "PE4",
				       "PE5", "PE6", "PE7", "PE8", "PE9";
				function = "emac";
			};

			/omit-if-no-ref/
			rmii_pd_pins: rmii-pd-pins {
				pins = "PD1", "PD2", "PD3", "PD4", "PD5",
				       "PD6", "PD7", "PD8", "PD20", "PD21";
				function = "emac";
			};
		};

		ccu: clock-controller@2001000 {
			compatible = "allwinner,sun8i-v853-ccu";
			reg = <0x2001000 0x1000>;
			clocks = <&osc24M>,
				 <&rc_16M>,
				 <&rtc CLK_OSC32K>;
			clock-names = "hosc", "iosc", "losc";
			#clock-cells = <1>;
			#reset-cells = <1>;
		};

		r_ccu: clock-controller@7010000 {
			compatible = "allwinner,sun8i-v853-r-ccu";
			reg = <0x7010000 0x230>;
			#clock-cells = <1>;
			#reset-cells = <1>;
		};

		rtc: rtc@7090000 {
			compatible = "allwinner,sun8i-v853-rtc";
			reg = <0x7090000 0x400>;
			interrupts = <GIC_SPI 138 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&r_ccu CLK_R_RTC>;
			clock-names = "ahb";
			resets = <&r_ccu RST_BUS_R_RTC>;
			#clock-cells = <1>;
		};

		iommu: iommu@2010000 {
			compatible = "allwinner,sun50i-h6-iommu";
			reg = <0x2010000 0x10000>;
			interrupts = <GIC_SPI 64 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&ccu CLK_BUS_IOMMU>;
			#iommu-cells = <1>;
		};

                ppu: power-controller@7001000 {
                        compatible = "allwinner,sun8i-v853-ppu";
                        reg = <0x7001000 0x400>;
                        clocks = <&r_ccu CLK_R_PPU>;
                        resets = <&r_ccu RST_BUS_R_PPU>;
                        #power-domain-cells = <1>;
                };
/*
                npu: npu@3050000 {
                        compatible = "allwinner,npu";
                        reg = <0x03050000 0x1000>;
			device_type = "npu";
			dev_name = "npu";
                        interrupts = <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>;
                        interrupt-names = "npu";
                        clocks = <&ccu CLK_NPU>, <&ccu CLK_PLL_NPU_4X>, <&ccu CLK_BUS_NPU>;
			clock-names = "core", "pll", "bus";
                        clock-frequency = <504000000>;
			resets = <&ccu RST_BUS_NPU>;

                        iommus = <&iommu 6>;

                        power-domains = <&ppu PD_NPU>;
                };
*/
                npu: npu@3050000 {
                        compatible = "vivante,gc";
                        reg = <0x03050000 0x1000>;
                        interrupts = <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>;
                        interrupt-names = "npu";
                        clocks = <&ccu CLK_BUS_NPU>, <&ccu CLK_NPU>, <&ccu CLK_PLL_NPU_4X>;
                        clock-names = "bus", "core", "reg";
                        clock-frequency = <504000000>;
                        resets = <&ccu RST_BUS_NPU>;
/*
                        iommus = <&iommu 6>;
*/
                        power-domains = <&ppu PD_NPU>;
                };

    		nmi_intc: intc-nmi@7010320 {
            		compatible = "allwinner,sun9i-a80-nmi";
            		interrupt-parent = <&gic>;
            		#interrupt-cells = <2>;
            		#address-cells = <0>;
            		interrupt-controller;
            		reg = <0x07010320 0xc>;
            		interrupts = <GIC_SPI 136 IRQ_TYPE_LEVEL_HIGH>;
    		};

		msgbox: mailbox@3003000 {
        		compatible = "allwinner,sun8i-h3-msgbox",
                        	     "allwinner,sun6i-a31-msgbox";
			reg = <0x03003000 0x1000>;
			interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&ccu CLK_BUS_MSGBOX0>;
			resets = <&ccu RST_BUS_MSGBOX0>;
			#mbox-cells = <1>;
			status = "okay";
		};

		hwspinlock: hwlock@3005000 {
		    compatible = "allwinner,sun6i-a31-hwspinlock";
			reg = <0x3005000 0x1000>;
			clocks = <&ccu CLK_BUS_SPINLOCK>;
			clock-names = "ahb";
			resets = <&ccu RST_BUS_SPINLOCK>;
			reset-names = "ahb";
			interrupts = <GIC_SPI 54 IRQ_TYPE_LEVEL_HIGH>;
		};

		pwm: pwm@2000c00 {
			compatible = "allwinner,sun8i-v853-pwm";
			reg = <0x2000c00 0x400>;
			interrupts = <GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&ccu CLK_BUS_PWM>, <&osc24M>;
			clock-names = "bus", "mod";
			resets = <&ccu RST_BUS_PWM>;
			status = "disabled";
			#pwm-cells = <3>;
		};

		ths: thermal-sensor@2009400 {
			compatible = "allwinner,sun8i-v853-ths";
			reg = <0x02009400 0x400>;
			interrupts = <GIC_SPI 58 IRQ_TYPE_LEVEL_HIGH>;
			resets = <&ccu RST_BUS_THS>;
			clocks = <&ccu CLK_BUS_THS>;
			clock-names = "bus";
			nvmem-cells = <&ths_calib>;
			nvmem-cell-names = "calibration";
			#thermal-sensor-cells = <1>;
		};
/*
		crypto: crypto@3040000 {
			compatible = "allwinner,sun8i-v853-crypto";
			reg = <0x3040000 0x800>;
			interrupts = <GIC_SPI 52 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&ccu CLK_BUS_CE>,
				 <&ccu CLK_CE>,
				 <&ccu CLK_MBUS_CE>,
				 <&rtc CLK_OSC32K>;
			clock-names = "bus", "mod", "ram", "trng";
			resets = <&ccu RST_BUS_CE>;
		};
*/
		timer: timer@2050000 {
			compatible = "allwinner,sun20i-d1-timer",
				     "allwinner,sun8i-a23-timer";
			reg = <0x2050000 0xa0>;
			interrupts = <GIC_SPI 59 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 60 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&osc24M>;
		};

		uart0: serial@2500000 {
			compatible = "snps,dw-apb-uart";
			reg = <0x2500000 0x400>;
			reg-io-width = <4>;
			reg-shift = <2>;
			interrupts = <GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&ccu CLK_BUS_UART0>;
			resets = <&ccu RST_BUS_UART0>;
			dmas = <&dma 14>, <&dma 14>;
			dma-names = "rx", "tx";
			status = "disabled";
		};

		uart1: serial@2500400 {
			compatible = "snps,dw-apb-uart";
			reg = <0x2500400 0x400>;
			reg-io-width = <4>;
			reg-shift = <2>;
			interrupts = <GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&ccu CLK_BUS_UART1>;
			resets = <&ccu RST_BUS_UART1>;
			dmas = <&dma 15>, <&dma 15>;
			dma-names = "rx", "tx";
			status = "disabled";
		};

		uart2: serial@2500800 {
			compatible = "snps,dw-apb-uart";
			reg = <0x2500800 0x400>;
			reg-io-width = <4>;
			reg-shift = <2>;
			interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&ccu CLK_BUS_UART2>;
			resets = <&ccu RST_BUS_UART2>;
			dmas = <&dma 16>, <&dma 16>;
			dma-names = "rx", "tx";
			status = "disabled";
		};

		uart3: serial@2500c00 {
			compatible = "snps,dw-apb-uart";
			reg = <0x2500c00 0x400>;
			reg-io-width = <4>;
			reg-shift = <2>;
			interrupts = <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&ccu CLK_BUS_UART3>;
			resets = <&ccu RST_BUS_UART3>;
			dmas = <&dma 17>, <&dma 17>;
			dma-names = "rx", "tx";
			status = "disabled";
		};

		i2c0: i2c@2502000 {
			compatible = "allwinner,sun8i-v536-i2c",
				     "allwinner,sun6i-a31-i2c";
			reg = <0x2502000 0x400>;
			interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&ccu CLK_BUS_I2C0>;
			resets = <&ccu RST_BUS_I2C0>;
			dmas = <&dma 43>, <&dma 43>;
			dma-names = "rx", "tx";
			status = "disabled";
			#address-cells = <1>;
			#size-cells = <0>;
		};

		i2c1: i2c@2502400 {
			compatible = "allwinner,sun8i-v536-i2c",
				     "allwinner,sun6i-a31-i2c";
			reg = <0x2502400 0x400>;
			interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&ccu CLK_BUS_I2C1>;
			resets = <&ccu RST_BUS_I2C1>;
			dmas = <&dma 44>, <&dma 44>;
			dma-names = "rx", "tx";
			status = "disabled";
			#address-cells = <1>;
			#size-cells = <0>;
		};

		i2c2: i2c@2502800 {
			compatible = "allwinner,sun8i-v536-i2c",
				     "allwinner,sun6i-a31-i2c";
			reg = <0x2502800 0x400>;
			interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&ccu CLK_BUS_I2C2>;
			resets = <&ccu RST_BUS_I2C2>;
			dmas = <&dma 45>, <&dma 45>;
			dma-names = "rx", "tx";
			status = "disabled";
			#address-cells = <1>;
			#size-cells = <0>;
		};

		i2c3: i2c@2502c00 {
			compatible = "allwinner,sun8i-v536-i2c",
				     "allwinner,sun6i-a31-i2c";
			reg = <0x2502c00 0x400>;
			interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&ccu CLK_BUS_I2C3>;
			resets = <&ccu RST_BUS_I2C3>;
			dmas = <&dma 46>, <&dma 46>;
			dma-names = "rx", "tx";
			status = "disabled";
			#address-cells = <1>;
			#size-cells = <0>;
		};


		i2c4: i2c@2503000 {
			compatible = "allwinner,sun8i-v536-i2c",
				     "allwinner,sun6i-a31-i2c";
			reg = <0x2503000 0x400>;
			interrupts = <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&ccu CLK_BUS_I2C4>;
			resets = <&ccu RST_BUS_I2C4>;
			dmas = <&dma 47>, <&dma 47>;
			dma-names = "rx", "tx";
			status = "disabled";
			#address-cells = <1>;
			#size-cells = <0>;
		};


		syscon: syscon@3000000 {
			compatible = "allwinner,sun8i-h3-system-control";
			reg = <0x3000000 0x1000>;
			ranges;
			#address-cells = <1>;
			#size-cells = <1>;

			sram_c: sram@20000 {
				compatible = "mmio-sram";
				reg = <0x00020000 0x210000>;
				#address-cells = <1>;
				#size-cells = <1>;
				ranges = <0 0x00020000 0x21000>;
			};
		};

		spi0: spi@4025000 {
			compatible = "allwinner,sun50i-r329-spi";
			reg = <0x4025000 0x1000>;
			interrupts = <GIC_SPI 15 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&ccu CLK_BUS_SPI0>, <&ccu CLK_SPI0>;
			clock-names = "ahb", "mod";
			resets = <&ccu RST_BUS_SPI0>;
			dmas = <&dma 22>, <&dma 22>;
			dma-names = "rx", "tx";
			num-cs = <1>;
			status = "disabled";
			#address-cells = <1>;
			#size-cells = <0>;
		};

		spi1: spi@4026000 {
			compatible = "allwinner,sun50i-r329-spi-dbi",
				     "allwinner,sun50i-r329-spi";
			reg = <0x4026000 0x1000>;
			interrupts = <GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&ccu CLK_BUS_SPI1>, <&ccu CLK_SPI1>;
			clock-names = "ahb", "mod";
			resets = <&ccu RST_BUS_SPI1>;
			dmas = <&dma 23>, <&dma 23>;
			dma-names = "rx", "tx";
			num-cs = <1>;
			status = "disabled";
			#address-cells = <1>;
			#size-cells = <0>;
		};

		spi2: spi@4027000 {
			compatible = "allwinner,sun50i-r329-spi";
			reg = <0x4027000 0x1000>;
			interrupts = <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&ccu CLK_BUS_SPI2>, <&ccu CLK_SPI2>;
			clock-names = "ahb", "mod";
			resets = <&ccu RST_BUS_SPI2>;
			dmas = <&dma 24>, <&dma 24>;
			dma-names = "rx", "tx";
			num-cs = <1>;
			status = "disabled";
			#address-cells = <1>;
			#size-cells = <0>;
		};

		spi3: spi@4028000 {
			compatible = "allwinner,sun50i-r329-spi";
			reg = <0x4028000 0x1000>;
			interrupts = <GIC_SPI 21 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&ccu CLK_BUS_SPI3>, <&ccu CLK_SPI3>;
			clock-names = "ahb", "mod";
			resets = <&ccu RST_BUS_SPI3>;
			dmas = <&dma 25>, <&dma 25>;
			dma-names = "rx", "tx";
			num-cs = <1>;
			status = "disabled";
			#address-cells = <1>;
			#size-cells = <0>;
		};

		i2s1: i2s@2033000 {
			compatible = "allwinner,sun50i-r329-i2s";
			reg = <0x2033000 0x1000>;
			interrupts = <GIC_SPI 27 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&ccu CLK_BUS_I2S>,
				 <&ccu CLK_I2S>;
			clock-names = "apb", "mod";
			resets = <&ccu RST_BUS_I2S>;
			dmas = <&dma 4>, <&dma 4>;
			dma-names = "rx", "tx";
			status = "disabled";
			#sound-dai-cells = <0>;
		};

		dma: dma-controller@3002000 {
			compatible = "allwinner,sun20i-d1-dma";
			reg = <0x3002000 0x1000>;
			interrupts = <GIC_SPI 50 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&ccu CLK_BUS_DMA>, <&ccu CLK_MBUS_DMA>;
			clock-names = "bus", "mbus";
			resets = <&ccu RST_BUS_DMA>;
			dma-channels = <16>;
			dma-requests = <48>;
			#dma-cells = <1>;
		};

		sid: efuse@3006000 {
			compatible = "allwinner,sun20i-d1-sid";
			reg = <0x3006000 0x1000>;
			#address-cells = <1>;
			#size-cells = <1>;

			ths_calib: ths-calib@14 {
				reg = <0x14 0x8>;
			};

			bg_trim: bg-trim@28 {
				reg = <0x28 0x4>;
				bits = <16 8>;
			};
		};

		mbus: dram-controller@3102000 {
			compatible = "allwinner,sun20i-d1-mbus";
			reg = <0x3102000 0x1000>,
			      <0x3103000 0x1000>;
			reg-names = "mbus", "dram";
			interrupts = <GIC_SPI 43 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&ccu CLK_MBUS>,
				 <&ccu CLK_DRAM>,
				 <&ccu CLK_BUS_DRAM>;
			clock-names = "mbus", "dram", "bus";
			dma-ranges = <0 0x40000000 0x80000000>;
			#address-cells = <1>;
			#size-cells = <1>;
			#interconnect-cells = <1>;
		};

		mmc0: mmc@4020000 {
			compatible = "allwinner,sun20i-d1-mmc";
			reg = <0x4020000 0x1000>;
			interrupts = <GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&ccu CLK_BUS_MMC0>, <&ccu CLK_MMC0>;
			clock-names = "ahb", "mmc";
			resets = <&ccu RST_BUS_MMC0>;
			reset-names = "ahb";
			no-sdio;
			no-mmc;
			cap-sd-highspeed;
			max-frequency = <150000000>;
			mmc-ddr-1_8v;
			status = "disabled";
			#address-cells = <1>;
			#size-cells = <0>;
		};

		mmc1: mmc@4021000 {
			compatible = "allwinner,sun20i-d1-mmc";
			reg = <0x4021000 0x1000>;
			interrupts = <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&ccu CLK_BUS_MMC1>, <&ccu CLK_MMC1>;
			clock-names = "ahb", "mmc";
			resets = <&ccu RST_BUS_MMC1>;
			reset-names = "ahb";
			cap-sd-highspeed;
			cap-mmc-highspeed;
			max-frequency = <150000000>;
			mmc-ddr-1_8v;
			status = "disabled";
			#address-cells = <1>;
			#size-cells = <0>;
		};

		mmc2: mmc@4022000 {
			compatible = "allwinner,sun8i-d1-mmc";
			reg = <0x4022000 0x1000>;
			interrupts = <GIC_SPI 42 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&ccu CLK_BUS_MMC2>, <&ccu CLK_MMC2>;
			clock-names = "ahb", "mmc";
			resets = <&ccu RST_BUS_MMC2>;
			reset-names = "ahb";
			no-sdio;
			no-sd;
			cap-mmc-highspeed;
			max-frequency = <150000000>;
			mmc-ddr-1_8v;
			mmc-ddr-3_3v;
			status = "disabled";
			#address-cells = <1>;
			#size-cells = <0>;
		};

		usb_otg: usb@4100000 {
			compatible = "allwinner,sun8i-a33-musb";
			reg = <0x4100000 0x400>;
			interrupts = <GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "mc";
			clocks = <&ccu CLK_BUS_OTG>;
			resets = <&ccu RST_BUS_OTG>;
			extcon = <&usbphy 0>;
			phys = <&usbphy 0>;
			phy-names = "usb";
			status = "disabled";
		};

		usbphy: phy@4100400 {
			compatible = "allwinner,sun8i-v853-usb-phy";
			reg = <0x4100400 0x100>,
			      <0x4101800 0x100>;
			reg-names = "phy_ctrl",
				    "pmu0";
			clocks = <&osc24M>;
			clock-names = "usb0_phy";
			resets = <&ccu RST_USB_PHY>;
			reset-names = "usb0_reset";
			status = "disabled";
			#phy-cells = <1>;
		};

		ehci0: usb@4101000 {
			compatible = "generic-ehci";
			reg = <0x4101000 0x100>;
			interrupts = <GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&ccu CLK_BUS_OHCI>,
				 <&ccu CLK_BUS_EHCI>,
				 <&ccu CLK_USB_OHCI>;
			resets = <&ccu RST_BUS_OHCI>,
				 <&ccu RST_BUS_EHCI>;
			phys = <&usbphy 0>;
			phy-names = "usb";
			status = "disabled";
		};

		ohci0: usb@4101400 {
			compatible = "generic-ohci";
			reg = <0x4101400 0x100>;
			interrupts = <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&ccu CLK_BUS_OHCI>,
				 <&ccu CLK_USB_OHCI>;
			resets = <&ccu RST_BUS_OHCI>;
			phys = <&usbphy 0>;
			phy-names = "usb";
			status = "disabled";
		};

		emac: ethernet@4500000 {
			compatible = "allwinner,sun20i-d1-emac",
				     "allwinner,sun50i-a64-emac";
			reg = <0x4500000 0x10000>;
			interrupts = <GIC_SPI 46 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "macirq";
			clocks = <&ccu CLK_BUS_EMAC>;
			clock-names = "stmmaceth";
			resets = <&ccu RST_BUS_EMAC>;
			reset-names = "stmmaceth";
			syscon = <&syscon>;
			status = "disabled";

			mdio: mdio {
				compatible = "snps,dwmac-mdio";
				#address-cells = <1>;
				#size-cells = <0>;
			};
		};

                wdt: watchdog@20500a0 {
                        compatible = "allwinner,sun20i-d1-wdt-reset",
                                     "allwinner,sun20i-d1-wdt";
                        reg = <0x20500a0 0x20>;
                        interrupts = <GIC_SPI 63 IRQ_TYPE_LEVEL_HIGH>;
                        clocks = <&osc24M>, <&rtc CLK_OSC32K>;
                        clock-names = "hosc", "losc";
                        status = "reserved";
                };

                gic: interrupt-controller@3021000 {
                        compatible = "arm,gic-400";
                        reg = <0x03021000 0x1000>,
                              <0x03022000 0x2000>,
                              <0x03024000 0x2000>,
                              <0x03026000 0x2000>;
                        interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_HIGH)>;
                        interrupt-controller;
                        #interrupt-cells = <3>;
                };

                gpadc: adc@2009000 {
                        compatible = "allwinner,sun20i-d1-gpadc";
                        reg = <0x2009000 0x0400>;
                        clocks = <&ccu CLK_BUS_GPADC>;
                        resets = <&ccu RST_BUS_GPADC>;
                        interrupts = <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>;
                        status = "disabled";
                        #io-channel-cells = <1>;
                };

                hstimer@3008000 {
                        compatible = "allwinner,sun7i-a20-hstimer";
                        reg = <0x03008000 0x1000>;
                        interrupts = <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>,
                                     <GIC_SPI 56 IRQ_TYPE_LEVEL_HIGH>;
                        clocks = <&ccu CLK_BUS_HSTIMER>;
                };

                remoteproc: rproc@6010000 {
                        compatible = "allwinner,sun8i-v853-rproc";
                        reg = <0x06010000 0x1000>;
			reg-names = "config";
			memory-region = <&riscv_reserved>, <&vdev0buffer>;
                        clock-frequency = <600000000>;
                        firmware-name = "v851s-riscv-firmware.elf";
                        clocks = <&ccu CLK_RISCV_CFG>, <&ccu CLK_RISCV>;
                        clock-names = "cfg", "riscv";
			resets = <&ccu RST_RISCV_DBG_BUS>, 
				 <&ccu RST_RISCV_SOFT>, 
				 <&ccu RST_RISCV_CFG>,
				 <&ccu RST_RISCV_CLK>;
			reset-names = "dbg", "soft", "cfg", "clk_gate";
/*
			iommus = <&iommu 5>;
*/
                        power-domains = <&ppu PD_RISCV>;
			mbox-names = "rx", "tx";
			mboxes = <&msgbox 0>, <&msgbox 1>;
                };

		display_clocks: clock-controller@5000000 {
			compatible = "allwinner,sun20i-d1-de2-clk",
						 "allwinner,sun50i-h5-de2-clk";
			reg = <0x5000000 0x10000>;
			clocks = <&ccu CLK_BUS_DE>,
					 <&ccu CLK_DE>;
			clock-names = "bus",
						  "mod";
			resets = <&ccu RST_BUS_DE>;
			#clock-cells = <1>;
			#reset-cells = <1>;
		};

		mixer0: mixer@5100000 {
			compatible = "allwinner,sun8i-v853-de2-mixer";
			reg = <0x5100000 0x100000>;
			clocks = <&display_clocks CLK_BUS_MIXER0>,
					 <&display_clocks CLK_MIXER0>;
			clock-names = "bus", "mod";
			resets = <&display_clocks RST_MIXER0>;
/*
			iommus = <&iommu 2>;
*/
			ports {
				#address-cells = <1>;
				#size-cells = <0>;
				mixer0_out: port@1 {
					reg = <1>;
					mixer0_out_tcon_top_mixer0: endpoint {
						remote-endpoint = <&tcon_top_mixer0_in_mixer0>;
					};
				};
			};
		};

		dsi: dsi@5450000 {
			compatible = "allwinner,sun50i-a100-mipi-dsi";
			reg = <0x5450000 0x1000>;
			interrupts = <GIC_SPI 92 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&ccu CLK_BUS_MIPI_DSI>,
				 <&ccu CLK_TCON_TOP_DSI>;
			clock-names = "bus", "mod";
			resets = <&ccu RST_BUS_MIPI_DSI>;
			phys = <&dphy>;
			phy-names = "dphy";
			status = "disabled";
			#address-cells = <1>;
			#size-cells = <0>;

			port {
				dsi_in_tcon_lcd0: endpoint {
					remote-endpoint = <&tcon_lcd0_out_dsi>;
				};
			};
		};

		dphy: phy@5451000 {
			compatible = "allwinner,sun50i-a100-mipi-dphy";
			reg = <0x5451000 0x1000>;
			interrupts = <GIC_SPI 92 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&ccu CLK_BUS_MIPI_DSI>,
					 <&ccu CLK_MIPI_DSI>;
			clock-names = "bus", "mod";
			resets = <&ccu RST_BUS_MIPI_DSI>;
			#phy-cells = <0>;
		};

		tcon_top: tcon-top@5460000 {
			compatible = "allwinner,sun20i-d1-tcon-top";
			reg = <0x5460000 0x1000>;
			clocks = <&ccu CLK_BUS_DPSS_TOP>,
					 <&ccu CLK_BUS_TCON_LCD>,
					 <&ccu CLK_TCON_LCD>;
			clock-names = "bus",
						  "tcon-tv0",
						  "dsi";
			clock-output-names = "tcon-top-tv0",
								 "tcon-top-dsi";
			resets = <&ccu RST_BUS_DPSS_TOP>;
			#clock-cells = <1>;

			ports {
				#address-cells = <1>;
				#size-cells = <0>;

				tcon_top_mixer0_in: port@0 {
					reg = <0>;
					#address-cells = <1>;
					#size-cells = <0>;

					tcon_top_mixer0_in_mixer0: endpoint@0 {
						reg = <0>;
						remote-endpoint = <&mixer0_out_tcon_top_mixer0>;
					};
				};

				tcon_top_mixer0_out: port@1 {
					reg = <1>;
					#address-cells = <1>;
					#size-cells = <0>;

					tcon_top_mixer0_out_tcon_lcd0: endpoint@0 {
						reg = <0>;
						remote-endpoint = <&tcon_lcd0_in_tcon_top_mixer0>;
					};
				};
			};
		};

		tcon_lcd0: lcd-controller@5461000 {
			compatible = "allwinner,sun20i-d1-tcon-lcd";
			reg = <0x5461000 0x1000>;
			interrupts = <GIC_SPI 90 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&ccu CLK_BUS_TCON_LCD>,
					 <&ccu CLK_TCON_LCD>;
			clock-names = "ahb", "tcon-ch0";
			clock-output-names = "tcon-pixel-clock";
			resets = <&ccu RST_BUS_TCON_LCD>;
			reset-names = "lcd";
			phys = <&dphy>;
			phy-names = "lvds0"; 
			#clock-cells = <0>;

			ports {
				#address-cells = <1>;
				#size-cells = <0>;

				tcon_lcd0_in: port@0 {
					reg = <0>;
					#address-cells = <1>;
					#size-cells = <0>;

					tcon_lcd0_in_tcon_top_mixer0: endpoint@0 {
						reg = <0>;
						remote-endpoint = <&tcon_top_mixer0_out_tcon_lcd0>;
					};
				};

				tcon_lcd0_out: port@1 {
					reg = <1>;
					#address-cells = <1>;
					#size-cells = <0>;

					tcon_lcd0_out_dsi: endpoint@1 {
						reg = <1>;
						remote-endpoint = <&dsi_in_tcon_lcd0>;
					};
				};

			};
		};
/*
		codec: codec@2030000 {
			#sound-dai-cells = <0>;
			compatible = "allwinner,sun20i-d1-codec";
			reg = <0x02030000 0x300>;
			interrupts = <GIC_SPI 25 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&ccu CLK_BUS_AUDIO>,
				 <&ccu CLK_AUDIO_ADC>,
				 <&ccu CLK_AUDIO_DAC>;
			clock-names = "apb", "adc", "dac";
			resets = <&ccu RST_BUS_AUDIO>;
			dmas = <&dma 7>, <&dma 7>;
			dma-names = "rx", "tx";
			allwinner,codec-analog-controls = <&codec_analog>;
			status = "disabled";
		};

		codec_analog: codec-analog@2030300 {
			compatible = "allwinner,sun20i-d1-codec-analog";
			reg = <0x02030300 0xd00>;
			status = "disabled";
		};
*/
                dmic: dmic@2031000 {
                        compatible = "allwinner,sun50i-h6-dmic";
                        reg = <0x2031000 0x400>;
                        interrupts = <GIC_SPI 56 IRQ_TYPE_LEVEL_HIGH>;
                        clocks = <&ccu CLK_BUS_DMIC>,
                                 <&ccu CLK_DMIC>;
                        clock-names = "bus", "mod";
                        resets = <&ccu RST_BUS_DMIC>;
                        dmas = <&dma 8>;
                        dma-names = "rx";
                        status = "disabled";
                        #sound-dai-cells = <0>;
                };
	};
};
