#
# Copyright (C) 2009-2011 Chris McClelland
#
# This program is free software: you can redistribute it and/or modify
# it under the terms of the GNU General Public License as published by
# the Free Software Foundation, either version 3 of the License, or
# (at your option) any later version.
#
# This program is distributed in the hope that it will be useful,
# but WITHOUT ANY WARRANTY; without even the implied warranty of
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
# GNU General Public License for more details.
#
# You should have received a copy of the GNU General Public License
# along with this program.  If not, see <http://www.gnu.org/licenses/>.
#
NET "reset_in"        LOC = "B18";   # BTN<3>

# FX2LP signals
NET "ifclk_in"        LOC = "T15";
NET "gotRoom_in"      LOC = "U14";   # FLAGB
NET "gotData_in"      LOC = "V16";   # FLAGC
NET "slrd_out"        LOC = "N9";
NET "slwr_out"        LOC = "V9";
#NET "flagA_in"        LOC = "V14";

# PortA
#NET "int0_in"         LOC = "U15";   # PA0
NET "sloe_out"        LOC = "V15";   # PA2
NET "fifoAddr_out<0>" LOC = "T14";   # PA4
NET "fifoAddr_out<1>" LOC = "V13";   # PA5
NET "pktEnd_out"      LOC = "V12";   # PA6

# PortB
NET "fifoData_io<0>"  LOC = "R14";   # PB0
NET "fifoData_io<1>"  LOC = "R13";   # PB1
NET "fifoData_io<2>"  LOC = "P13";   # PB2
NET "fifoData_io<3>"  LOC = "T12";   # PB3
NET "fifoData_io<4>"  LOC = "N11";   # PB4
NET "fifoData_io<5>"  LOC = "R11";   # PB5
NET "fifoData_io<6>"  LOC = "P10";   # PB6
NET "fifoData_io<7>"  LOC = "R10";   # PB7

# Cellular RAM
NET "ramOE_out"       LOC = "T2"; # Bank = 3, Pin name = IO_L24P_3, Type = I/O, Sch name = OE
NET "ramWE_out"       LOC = "N7"; # Bank = 2, Pin name = IO_L07P_2, Type = I/O, Sch name = WE
NET "ramADV_out"      LOC = "J4"; # Bank = 3, Pin name = IO_L11N_3/LHCLK1, Type = LHCLK, Sch name = MT-ADV
NET "ramCE_out"       LOC = "R6"; # Bank = 2, Pin name = IO_L05P_2, Type = I/O, Sch name = MT-CE
NET "ramClk_out"      LOC = "H5"; # Bank = 3, Pin name = IO_L08N_3, Type = I/O, Sch name = MT-CLK
NET "ramCRE_out"      LOC = "P7"; # Bank = 2, Pin name = IO_L07N_2, Type = I/O, Sch name = MT-CRE
NET "ramLB_out"       LOC = "K5"; # Bank = 3, Pin name = IO_L14N_3/LHCLK7, Type = LHCLK, Sch name = MT-LB
NET "ramUB_out"       LOC = "K4"; # Bank = 3, Pin name = IO_L13N_3/LHCLK5, Type = LHCLK, Sch name = MT-UB
NET "ramWait_in"      LOC = "F5"; # Bank = 3, Pin name = IP, Type = INPUT, Sch name = MT-WAIT
NET "ramAddr_out<0>"  LOC = "J1"; # Bank = 3, Pin name = IO_L12P_3/LHCLK2, Type = LHCLK, Sch name = ADR1
NET "ramAddr_out<1>"  LOC = "J2"; # Bank = 3, Pin name = IO_L12N_3/LHCLK3/IRDY2, Type = LHCLK, Sch name = ADR2
NET "ramAddr_out<2>"  LOC = "H4"; # Bank = 3, Pin name = IO_L09P_3, Type = I/O, Sch name = ADR3
NET "ramAddr_out<3>"  LOC = "H1"; # Bank = 3, Pin name = IO_L10N_3, Type = I/O, Sch name = ADR4
NET "ramAddr_out<4>"  LOC = "H2"; # Bank = 3, Pin name = IO_L10P_3, Type = I/O, Sch name = ADR5
NET "ramAddr_out<5>"  LOC = "J5"; # Bank = 3, Pin name = IO_L11P_3/LHCLK0, Type = LHCLK, Sch name = ADR6
NET "ramAddr_out<6>"  LOC = "H3"; # Bank = 3, Pin name = IO_L09N_3, Type = I/O, Sch name = ADR7
NET "ramAddr_out<7>"  LOC = "H6"; # Bank = 3, Pin name = IO_L08P_3, Type = I/O, Sch name = ADR8
NET "ramAddr_out<8>"  LOC = "F1"; # Bank = 3, Pin name = IO_L05P_3, Type = I/O, Sch name = ADR9
NET "ramAddr_out<9>"  LOC = "G3"; # Bank = 3, Pin name = IO_L06P_3, Type = I/O, Sch name = ADR10
NET "ramAddr_out<10>" LOC = "G6"; # Bank = 3, Pin name = IO_L07P_3, Type = I/O, Sch name = ADR11
NET "ramAddr_out<11>" LOC = "G5"; # Bank = 3, Pin name = IO_L07N_3, Type = I/O, Sch name = ADR12
NET "ramAddr_out<12>" LOC = "G4"; # Bank = 3, Pin name = IO_L06N_3/VREF_3, Type = VREF, Sch name = ADR13
NET "ramAddr_out<13>" LOC = "F2"; # Bank = 3, Pin name = IO_L05N_3, Type = I/O, Sch name = ADR14
NET "ramAddr_out<14>" LOC = "E1"; # Bank = 3, Pin name = IO_L03N_3, Type = I/O, Sch name = ADR15
NET "ramAddr_out<15>" LOC = "M5"; # Bank = 3, Pin name = IO_L19P_3, Type = I/O, Sch name = ADR16
NET "ramAddr_out<16>" LOC = "E2"; # Bank = 3, Pin name = IO_L03P_3, Type = I/O, Sch name = ADR17
NET "ramAddr_out<17>" LOC = "C2"; # Bank = 3, Pin name = IO_L01N_3, Type = I/O, Sch name = ADR18
NET "ramAddr_out<18>" LOC = "C1"; # Bank = 3, Pin name = IO_L01P_3, Type = I/O, Sch name = ADR19
NET "ramAddr_out<19>" LOC = "D2"; # Bank = 3, Pin name = IO_L02N_3/VREF_3, Type = VREF, Sch name = ADR20
NET "ramAddr_out<20>" LOC = "K3"; # Bank = 3, Pin name = IO_L13P_3/LHCLK4/TRDY2, Type = LHCLK, Sch name = ADR21
NET "ramAddr_out<21>" LOC = "D1"; # Bank = 3, Pin name = IO_L02P_3, Type = I/O, Sch name = ADR22
NET "ramAddr_out<22>" LOC = "K6"; # Bank = 3, Pin name = IO_L14P_3/LHCLK6, Type = LHCLK, Sch name = ADR23
NET "ramData_io<0>"   LOC = "L1"; # Bank = 3, Pin name = IO_L15P_3, Type = I/O, Sch name = DB0
NET "ramData_io<1>"   LOC = "L4"; # Bank = 3, Pin name = IO_L16N_3, Type = I/O, Sch name = DB1
NET "ramData_io<2>"   LOC = "L6"; # Bank = 3, Pin name = IO_L17P_3, Type = I/O, Sch name = DB2
NET "ramData_io<3>"   LOC = "M4"; # Bank = 3, Pin name = IO_L18P_3, Type = I/O, Sch name = DB3
NET "ramData_io<4>"   LOC = "N5"; # Bank = 3, Pin name = IO_L20N_3, Type = I/O, Sch name = DB4
NET "ramData_io<5>"   LOC = "P1"; # Bank = 3, Pin name = IO_L21N_3, Type = I/O, Sch name = DB5
NET "ramData_io<6>"   LOC = "P2"; # Bank = 3, Pin name = IO_L21P_3, Type = I/O, Sch name = DB6
NET "ramData_io<7>"   LOC = "R2"; # Bank = 3, Pin name = IO_L23N_3, Type = I/O, Sch name = DB7
NET "ramData_io<8>"   LOC = "L3"; # Bank = 3, Pin name = IO_L16P_3, Type = I/O, Sch name = DB8
NET "ramData_io<9>"   LOC = "L5"; # Bank = 3, Pin name = IO_L17N_3/VREF_3, Type = VREF, Sch name = DB9
NET "ramData_io<10>"  LOC = "M3"; # Bank = 3, Pin name = IO_L18N_3, Type = I/O, Sch name = DB10
NET "ramData_io<11>"  LOC = "M6"; # Bank = 3, Pin name = IO_L19N_3, Type = I/O, Sch name = DB11
NET "ramData_io<12>"  LOC = "L2"; # Bank = 3, Pin name = IO_L15N_3, Type = I/O, Sch name = DB12
NET "ramData_io<13>"  LOC = "N4"; # Bank = 3, Pin name = IO_L20P_3, Type = I/O, Sch name = DB13
NET "ramData_io<14>"  LOC = "R3"; # Bank = 3, Pin name = IO_L23P_3, Type = I/O, Sch name = DB14
NET "ramData_io<15>"  LOC = "T1"; # Bank = 3, Pin name = IO_L24N_3, Type = I/O, Sch name = DB15

# MegaDrive control signals
NET "mdReset_out"     LOC = "B4";  # Bank = 0, Pin name = IO_L24N_0, Type = I/O, Sch name = R-IO1
NET "mdBufOE_out"     LOC = "F11"; # Bank = 0, Pin name = IO_L08N_0, Type = I/O, Sch name = R-IO29
NET "mdBufDir_out"    LOC = "B16"; # Bank = 0, Pin name = IO_L01P_0, Type = I/O, Sch name = R-IO40
NET "mdOE_in"         LOC = "D11"; # Bank = 0, Pin name = IO_L09N_0, Type = I/O, Sch name = R-IO24
NET "mdLDSW_in"       LOC = "C11"; # Bank = 0, Pin name = IO_L09P_0, Type = I/O, Sch name = R-IO27
#NET "mdUDSW_in"       LOC = "E11"; # Bank = 0, Pin name = IO_L08P_0, Type = I/O, Sch name = R-IO28
#NET "mdClk_in"        LOC = "B9"; # Bank = 0, Pin name = IO_L13N/GCLK9
#NET "mdAS_in"         LOC = "B11"; # Bank = 0, Pin name = IO/VREF_0, Type = VREF, Sch name = R-IO26

# MegaDrive address bus (numbered 1-23 on the 68000)
NET "mdAddr_in<0>"    LOC = "E10"; # Bank = 0, Pin name = IO_L11N_0/GCLK5, Type = GCLK, Sch name = R-IO25
NET "mdAddr_in<1>"    LOC = "B10"; # Bank = 0, Pin name = IO_L12P_0/GCLK6, Type = GCLK, Sch name = R-IO22
NET "mdAddr_in<2>"    LOC = "D10"; # Bank = 0, Pin name = IO_L11P_0/GCLK4, Type = GCLK, Sch name = R-IO20
NET "mdAddr_in<3>"    LOC = "A8";  # Bank = 0, Pin name = IO, Type = I/O, Sch name = R-IO17
NET "mdAddr_in<4>"    LOC = "D7";  # Bank = 0, Pin name = IO_L18N_0/VREF_0, Type = VREF, Sch name = R-IO13
NET "mdAddr_in<5>"    LOC = "E7";  # Bank = 0, Pin name = IO_L19N_0/VREF_0, Type = VREF, Sch name = R-IO9
NET "mdAddr_in<6>"    LOC = "B6";  # Bank = 0, Pin name = IO_L20P_0, Type = I/O, Sch name = R-IO5
NET "mdAddr_in<7>"    LOC = "A4";  # Bank = 0, Pin name = IO_L24P_0, Type = I/O, Sch name = R-IO2
NET "mdAddr_in<8>"    LOC = "C4";  # Bank = 0, Pin name = IO, Type = I/O, Sch name = R-IO4
NET "mdAddr_in<9>"    LOC = "D5";  # Bank = 0, Pin name = IO_L23N_0/VREF_0, Type = VREF, Sch name = R-IO6
NET "mdAddr_in<10>"   LOC = "C3";  # Bank = 0, Pin name = IO_L25P_0, Type = I/O, Sch name = R-IO3
NET "mdAddr_in<11>"   LOC = "C5";  # Bank = 0, Pin name = IO_L23P_0, Type = I/O, Sch name = R-IO7
NET "mdAddr_in<12>"   LOC = "C7";  # Bank = 0, Pin name = IO_L18P_0, Type = I/O, Sch name = R-IO11
NET "mdAddr_in<13>"   LOC = "E9";  # Bank = 0, Pin name = IO_L15P_0, Type = I/O, Sch name = R-IO15
NET "mdAddr_in<14>"   LOC = "F9";  # Bank = 0, Pin name = IO_L15N_0, Type = I/O, Sch name = R-IO19
NET "mdAddr_in<15>"   LOC = "A10"; # Bank = 0, Pin name = IO_L12N_0/GCLK7, Type = GCLK, Sch name = R-IO21
NET "mdAddr_in<16>"   LOC = "A11"; # Bank = 0, Pin name = IO, Type = I/O, Sch name = R-IO23
NET "mdAddr_in<17>"   LOC = "F7";  # Bank = 0, Pin name = IO_L19P_0, Type = I/O, Sch name = R-IO8
NET "mdAddr_in<18>"   LOC = "A6";  # Bank = 0, Pin name = IO_L20N_0, Type = I/O, Sch name = R-IO10
NET "mdAddr_in<19>"   LOC = "F8";  # Bank = 0, Pin name = IO_L17N_0, Type = I/O, Sch name = R-IO12
NET "mdAddr_in<20>"   LOC = "E8";  # Bank = 0, Pin name = IO_L17P_0, Type = I/O, Sch name = R-IO14
NET "mdAddr_in<21>"   LOC = "C9";  # Bank = 0, Pin name = IO_L14P_0/GCLK10, Type = GCLK, Sch name = R-IO16
NET "mdAddr_in<22>"   LOC = "G9";  # Bank = 0, Pin name = IO, Type = I/O, Sch name = R-IO18

# MegaDrive data bus
NET "mdData_io<0>"    LOC = "F12"; # Bank = 0, Pin name = IO_L06P_0, Type = I/O, Sch name = R-IO31
NET "mdData_io<1>"    LOC = "A14"; # Bank = 0, Pin name = IO_L04N_0, Type = I/O, Sch name = R-IO35
NET "mdData_io<2>"    LOC = "H16"; # Bank = 1, Pin name = IO_L16P_1, Type = I/O, Sch name = JC4        (was jc<0>)
NET "mdData_io<3>"    LOC = "G13"; # Bank = 1, Pin name = IO_L20N_1, Type = I/O, Sch name = JC3        (was jc<1>)
NET "mdData_io<4>"    LOC = "G15"; # Bank = 1, Pin name = IO_L18P_1, Type = I/O, Sch name = JC1        (was jc<2>)
NET "mdData_io<5>"    LOC = "A16"; # Bank = 0, Pin name = IO_L01N_0, Type = I/O, Sch name = R-IO39
NET "mdData_io<6>"    LOC = "B13"; # Bank = 0, Pin name = IO_L05N_0/VREF_0, Type = VREF, Sch name = R-IO33
NET "mdData_io<7>"    LOC = "E12"; # Bank = 0, Pin name = IO_L06N_0, Type = I/O, Sch name = R-IO30
NET "mdData_io<8>"    LOC = "A13"; # Bank = 0, Pin name = IO_L05P_0, Type = I/O, Sch name = R-IO32
NET "mdData_io<9>"    LOC = "D14"; # Bank = 0, Pin name = IO_L03P_0, Type = I/O, Sch name = R-IO37
NET "mdData_io<10>"   LOC = "J12"; # Bank = 1, Pin name = IO_L15P_1/A2, Type = DUAL, Sch name = JC10  (was jc<3>)
NET "mdData_io<11>"   LOC = "G16"; # Bank = 1, Pin name = IO_L18N_1, Type = I/O, Sch name = JC9       (was jc<4>)
NET "mdData_io<12>"   LOC = "F14"; # Bank = 1, Pin name = IO_L21N_1, Type = I/O, Sch name = JC8       (was jc<5>)
NET "mdData_io<13>"   LOC = "B14"; # Bank = 0, Pin name = IO_L04P_0, Type = I/O, Sch name = R-IO38
NET "mdData_io<14>"   LOC = "C14"; # Bank = 0, Pin name = IO_L03N_0/VREF_0, Type = VREF, Sch name = R-IO36
NET "mdData_io<15>"   LOC = "E13"; # Bank = 0, Pin name = IO, Type = I/O, Sch name = R-IO34

# Debug ports
#NET "jc2_out"         LOC = "J16"; # Bank = 1, Pin name = IO_L13N_1/A5/RHCLK5, Type = RHCLK/DUAL, Sch name = JC2
#NET "jc7_out"         LOC = "H15"; # Bank = 1, Pin name = IO_L17N_1, Type = I/O, Sch name = JC7

# SD-Card connections
#NET "sdDO_in"         LOC = "L15"; # Bank = 1, Pin name = IO_L09N_1/A11, Type = DUAL, Sch name = JA1
#NET "sdClk_out"       LOC = "K12"; # Bank = 1, Pin name = IO_L11N_1/A9/RHCLK1, Type = RHCLK/DUAL, Sch name = JA2
#NET "sdDI_out"        LOC = "L17"; # Bank = 1, Pin name = IO_L10N_1/VREF_1, Type = VREF, Sch name = JA3
#NET "sdCS_out"        LOC = "M15"; # Bank = 1, Pin name = IO_L07P_1, Type = I/O, Sch name = JA4
#NET "sdCD_in"         LOC = "K13"; # Bank = 1, Pin name = IO_L11P_1/A10/RHCLK0, Type = RHCLK/DUAL, Sch name = JA7

# On-board peripheral signals
#NET "led_out<0>"      LOC = "J14";
#NET "led_out<1>"      LOC = "J15";
#NET "led_out<2>"      LOC = "K15";
#NET "led_out<3>"      LOC = "K14";
#NET "led_out<4>"      LOC = "E16";
#NET "led_out<5>"      LOC = "P16";
#NET "led_out<6>"      LOC = "E4";
#NET "led_out<7>"      LOC = "P4";

NET "sseg_out<6>"     LOC = "H14"; # segment g
NET "sseg_out<5>"     LOC = "J17"; # segment f
NET "sseg_out<4>"     LOC = "G14"; # segment e
NET "sseg_out<3>"     LOC = "D16"; # segment d
NET "sseg_out<2>"     LOC = "D17"; # segment c
NET "sseg_out<1>"     LOC = "F18"; # segment b
NET "sseg_out<0>"     LOC = "L18"; # segment a
NET "sseg_out<7>"     LOC = "C17"; # decimal point

NET "anode_out<0>"    LOC = "F17";
NET "anode_out<1>"    LOC = "H17";
NET "anode_out<2>"    LOC = "C18";
NET "anode_out<3>"    LOC = "F15";

#NET "sw_in<0>"        LOC = "G18";   # SW0
#NET "sw_in<1>"        LOC = "H18";   # SW1
#NET "sw_in<2>"        LOC = "K18";   # SW2
#NET "sw_in<3>"        LOC = "K17";   # SW3
#NET "sw_in<4>"        LOC = "L14";   # SW4
#NET "sw_in<5>"        LOC = "L13";   # SW5
#NET "sw_in<6>"        LOC = "N17";   # SW6
#NET "sw_in<7>"        LOC = "R17";   # SW7

#========================================================
# Timing constraint of 48MHz IFCLK from FX2LP
# name of the clock signal is ifclk_in
#========================================================
NET "ifclk_in" CLOCK_DEDICATED_ROUTE = FALSE;
NET "ifclk_in" TNM_NET = "ifclk_in";
TIMESPEC "TS_clk" = PERIOD "ifclk_in" 20.833333333 ns HIGH 50 %;
