Design Entry;HDL Check||(null)||Checking HDL syntax of 'I2C_slave.v'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
Implementation;Compile;RootName:top_0
Implementation;Compile||(null)||Please refer to the log file for details about 1 Info(s)||top_0_compile_log.rpt;liberoaction://open_report/file/top_0_compile_log.rpt||(null);(null)
HelpInfo,D:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,D:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:top_0
Implementation;Synthesis|| CG775 ||@W:Found Component CoreAPB3 in library COREAPB3_LIB||top_0.srr(37);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\synthesis\top_0.srr'/linenumber/37||coreapb3.v(13);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/13
Implementation;Synthesis|| CG360 ||@W:Removing wire CAPB3IlOI, as there is no assignment to it.||top_0.srr(118);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\synthesis\top_0.srr'/linenumber/118||coreapb3.v(1495);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/1495
Implementation;Synthesis|| CG133 ||@W:Object sersmb7 is declared but not assigned. Either assign a value or remove the declaration.||top_0.srr(228);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\synthesis\top_0.srr'/linenumber/228||corei2creal.v(261);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/261
Implementation;Synthesis|| CG133 ||@W:Object sersmb6 is declared but not assigned. Either assign a value or remove the declaration.||top_0.srr(229);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\synthesis\top_0.srr'/linenumber/229||corei2creal.v(262);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/262
Implementation;Synthesis|| CG133 ||@W:Object sersmb4 is declared but not assigned. Either assign a value or remove the declaration.||top_0.srr(230);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\synthesis\top_0.srr'/linenumber/230||corei2creal.v(264);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/264
Implementation;Synthesis|| CG133 ||@W:Object sersmb2 is declared but not assigned. Either assign a value or remove the declaration.||top_0.srr(231);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\synthesis\top_0.srr'/linenumber/231||corei2creal.v(266);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/266
Implementation;Synthesis|| CG133 ||@W:Object sersmb1 is declared but not assigned. Either assign a value or remove the declaration.||top_0.srr(232);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\synthesis\top_0.srr'/linenumber/232||corei2creal.v(267);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/267
Implementation;Synthesis|| CG133 ||@W:Object sersmb0 is declared but not assigned. Either assign a value or remove the declaration.||top_0.srr(233);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\synthesis\top_0.srr'/linenumber/233||corei2creal.v(268);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/268
Implementation;Synthesis|| CG133 ||@W:Object SMBSUS_NI_d is declared but not assigned. Either assign a value or remove the declaration.||top_0.srr(234);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\synthesis\top_0.srr'/linenumber/234||corei2creal.v(289);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/289
Implementation;Synthesis|| CG133 ||@W:Object SMBSUS_NI_d2 is declared but not assigned. Either assign a value or remove the declaration.||top_0.srr(235);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\synthesis\top_0.srr'/linenumber/235||corei2creal.v(289);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/289
Implementation;Synthesis|| CG133 ||@W:Object SMBALERT_NI_d is declared but not assigned. Either assign a value or remove the declaration.||top_0.srr(236);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\synthesis\top_0.srr'/linenumber/236||corei2creal.v(290);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/290
Implementation;Synthesis|| CG133 ||@W:Object SMBALERT_NI_d2 is declared but not assigned. Either assign a value or remove the declaration.||top_0.srr(237);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\synthesis\top_0.srr'/linenumber/237||corei2creal.v(290);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/290
Implementation;Synthesis|| CL169 ||@W:Pruning unused register term_cnt_3ms_reg[3:0]. Make sure that there are no unused intermediate registers.||top_0.srr(238);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\synthesis\top_0.srr'/linenumber/238||corei2creal.v(3238);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/3238
Implementation;Synthesis|| CL169 ||@W:Pruning unused register term_cnt_25ms_reg[6:0]. Make sure that there are no unused intermediate registers.||top_0.srr(239);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\synthesis\top_0.srr'/linenumber/239||corei2creal.v(3212);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/3212
Implementation;Synthesis|| CL169 ||@W:Pruning unused register term_cnt_35ms_reg[7:0]. Make sure that there are no unused intermediate registers.||top_0.srr(240);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\synthesis\top_0.srr'/linenumber/240||corei2creal.v(3181);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/3181
Implementation;Synthesis|| CL169 ||@W:Pruning unused register PCLK_count2[3:0]. Make sure that there are no unused intermediate registers.||top_0.srr(241);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\synthesis\top_0.srr'/linenumber/241||corei2creal.v(1613);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/1613
Implementation;Synthesis|| CL169 ||@W:Pruning unused register smbus_mst_reset_ff0. Make sure that there are no unused intermediate registers.||top_0.srr(242);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\synthesis\top_0.srr'/linenumber/242||corei2creal.v(1087);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/1087
Implementation;Synthesis|| CL169 ||@W:Pruning unused register smbus_mst_reset_ff1. Make sure that there are no unused intermediate registers.||top_0.srr(243);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\synthesis\top_0.srr'/linenumber/243||corei2creal.v(1087);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/1087
Implementation;Synthesis|| CL169 ||@W:Pruning unused register smbus_mst_reset_ff2. Make sure that there are no unused intermediate registers.||top_0.srr(244);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\synthesis\top_0.srr'/linenumber/244||corei2creal.v(1087);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/1087
Implementation;Synthesis|| CL169 ||@W:Pruning unused register set_int. Make sure that there are no unused intermediate registers.||top_0.srr(245);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\synthesis\top_0.srr'/linenumber/245||corei2creal.v(2603);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/2603
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit ens1_pre to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_0.srr(246);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\synthesis\top_0.srr'/linenumber/246||corei2creal.v(2603);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/2603
Implementation;Synthesis|| CL169 ||@W:Pruning unused register ens1_pre. Make sure that there are no unused intermediate registers.||top_0.srr(247);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\synthesis\top_0.srr'/linenumber/247||corei2creal.v(2603);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/2603
Implementation;Synthesis|| CG133 ||@W:Object seradr1apb is declared but not assigned. Either assign a value or remove the declaration.||top_0.srr(248);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\synthesis\top_0.srr'/linenumber/248||corei2c.v(109);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\component\work\top_0\COREI2C_0\rtl\vlog\core\corei2c.v'/linenumber/109
Implementation;Synthesis|| CL169 ||@W:Pruning unused register BCLK_ff0. Make sure that there are no unused intermediate registers.||top_0.srr(249);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\synthesis\top_0.srr'/linenumber/249||corei2c.v(143);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\component\work\top_0\COREI2C_0\rtl\vlog\core\corei2c.v'/linenumber/143
Implementation;Synthesis|| CL169 ||@W:Pruning unused register BCLK_ff. Make sure that there are no unused intermediate registers.||top_0.srr(250);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\synthesis\top_0.srr'/linenumber/250||corei2c.v(143);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\component\work\top_0\COREI2C_0\rtl\vlog\core\corei2c.v'/linenumber/143
Implementation;Synthesis|| CL169 ||@W:Pruning unused register term_cnt_215us_reg[12:0]. Make sure that there are no unused intermediate registers.||top_0.srr(251);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\synthesis\top_0.srr'/linenumber/251||corei2c.v(118);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\component\work\top_0\COREI2C_0\rtl\vlog\core\corei2c.v'/linenumber/118
Implementation;Synthesis|| CG133 ||@W:Object seradr1apb is declared but not assigned. Either assign a value or remove the declaration.||top_0.srr(274);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\synthesis\top_0.srr'/linenumber/274||corei2c.v(109);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\component\work\top_0\COREI2C_1\rtl\vlog\core\corei2c.v'/linenumber/109
Implementation;Synthesis|| CL169 ||@W:Pruning unused register BCLK_ff0. Make sure that there are no unused intermediate registers.||top_0.srr(275);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\synthesis\top_0.srr'/linenumber/275||corei2c.v(143);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\component\work\top_0\COREI2C_1\rtl\vlog\core\corei2c.v'/linenumber/143
Implementation;Synthesis|| CL169 ||@W:Pruning unused register BCLK_ff. Make sure that there are no unused intermediate registers.||top_0.srr(276);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\synthesis\top_0.srr'/linenumber/276||corei2c.v(143);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\component\work\top_0\COREI2C_1\rtl\vlog\core\corei2c.v'/linenumber/143
Implementation;Synthesis|| CL169 ||@W:Pruning unused register term_cnt_215us_reg[12:0]. Make sure that there are no unused intermediate registers.||top_0.srr(277);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\synthesis\top_0.srr'/linenumber/277||corei2c.v(118);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\component\work\top_0\COREI2C_1\rtl\vlog\core\corei2c.v'/linenumber/118
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit PADDR[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_0.srr(309);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\synthesis\top_0.srr'/linenumber/309||I2C_slave.v(160);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\hdl\I2C_slave.v'/linenumber/160
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit PADDR[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_0.srr(310);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\synthesis\top_0.srr'/linenumber/310||I2C_slave.v(160);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\hdl\I2C_slave.v'/linenumber/160
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit PADDR[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_0.srr(311);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\synthesis\top_0.srr'/linenumber/311||I2C_slave.v(160);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\hdl\I2C_slave.v'/linenumber/160
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit PADDR[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_0.srr(312);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\synthesis\top_0.srr'/linenumber/312||I2C_slave.v(160);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\hdl\I2C_slave.v'/linenumber/160
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit PADDR[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_0.srr(313);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\synthesis\top_0.srr'/linenumber/313||I2C_slave.v(160);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\hdl\I2C_slave.v'/linenumber/160
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit PADDR[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_0.srr(314);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\synthesis\top_0.srr'/linenumber/314||I2C_slave.v(160);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\hdl\I2C_slave.v'/linenumber/160
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit PADDR[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_0.srr(315);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\synthesis\top_0.srr'/linenumber/315||I2C_slave.v(160);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\hdl\I2C_slave.v'/linenumber/160
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 8 to 4 of PADDR[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top_0.srr(316);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\synthesis\top_0.srr'/linenumber/316||I2C_slave.v(160);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\hdl\I2C_slave.v'/linenumber/160
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 1 to 0 of PADDR[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top_0.srr(317);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\synthesis\top_0.srr'/linenumber/317||I2C_slave.v(160);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\hdl\I2C_slave.v'/linenumber/160
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 8 to 4 of PADDR[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top_0.srr(356);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\synthesis\top_0.srr'/linenumber/356||I2C_test.v(179);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\hdl\I2C_test.v'/linenumber/179
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of PADDR[8:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top_0.srr(357);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\synthesis\top_0.srr'/linenumber/357||I2C_test.v(179);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\hdl\I2C_test.v'/linenumber/179
Implementation;Synthesis|| CL169 ||@W:Pruning unused register PADDR[0]. Make sure that there are no unused intermediate registers.||top_0.srr(359);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\synthesis\top_0.srr'/linenumber/359||I2C_test.v(179);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\hdl\I2C_test.v'/linenumber/179
Implementation;Synthesis|| MT530 ||@W:Found inferred clock top_0|PCLK which controls 264 sequential elements including COREI2C_0.I2C_NUM_GENERATION\[0\]\.ui2c.fsmsync[7:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top_0.srr(529);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\synthesis\top_0.srr'/linenumber/529||corei2creal.v(1890);liberoaction://cross_probe/hdl/file/'d:\fpga\a3p1000_i2c\component\actel\directcore\corei2c\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/1890
Implementation;Synthesis|| MT530 ||@W:Found inferred clock COREI2C_COREI2CREAL_Z3_0|SCLO_int_inferred_clock which controls 37 sequential elements including COREI2C_0.I2C_NUM_GENERATION\[0\]\.ui2c.PCLK_count1[3:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top_0.srr(530);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\synthesis\top_0.srr'/linenumber/530||corei2creal.v(1470);liberoaction://cross_probe/hdl/file/'d:\fpga\a3p1000_i2c\component\actel\directcore\corei2c\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/1470
Implementation;Synthesis|| MT530 ||@W:Found inferred clock COREI2C_COREI2CREAL_Z3_0|sercon_inferred_clock[3] which controls 64 sequential elements including COREI2C_0.I2C_NUM_GENERATION\[0\]\.ui2c.fsmsync[7:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top_0.srr(531);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\synthesis\top_0.srr'/linenumber/531||corei2creal.v(1890);liberoaction://cross_probe/hdl/file/'d:\fpga\a3p1000_i2c\component\actel\directcore\corei2c\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/1890
Implementation;Synthesis|| MT530 ||@W:Found inferred clock COREI2C_COREI2CREAL_Z3_1|sercon_inferred_clock[3] which controls 64 sequential elements including COREI2C_1.I2C_NUM_GENERATION\[0\]\.ui2c.fsmsync[7:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top_0.srr(532);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\synthesis\top_0.srr'/linenumber/532||corei2creal.v(1890);liberoaction://cross_probe/hdl/file/'d:\fpga\a3p1000_i2c\component\actel\directcore\corei2c\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/1890
Implementation;Synthesis|| MT420 ||@W:Found inferred clock top_0|PCLK with period 10.00ns. Please declare a user-defined clock on object "p:PCLK"||top_0.srr(806);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\synthesis\top_0.srr'/linenumber/806||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock COREI2C_COREI2CREAL_Z3_1|sercon_inferred_clock[3] with period 10.00ns. Please declare a user-defined clock on object "n:COREI2C_1.I2C_NUM_GENERATION\[0\]\.ui2c.sercon[3]"||top_0.srr(807);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\synthesis\top_0.srr'/linenumber/807||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock COREI2C_COREI2CREAL_Z3_0|sercon_inferred_clock[3] with period 10.00ns. Please declare a user-defined clock on object "n:COREI2C_0.I2C_NUM_GENERATION\[0\]\.ui2c.sercon[3]"||top_0.srr(808);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\synthesis\top_0.srr'/linenumber/808||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock COREI2C_COREI2CREAL_Z3_0|SCLO_int_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:COREI2C_0.I2C_NUM_GENERATION\[0\]\.ui2c.SCLO_int"||top_0.srr(809);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\synthesis\top_0.srr'/linenumber/809||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||top_0.srr(825);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\synthesis\top_0.srr'/linenumber/825||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||top_0.srr(827);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_i2c\synthesis\top_0.srr'/linenumber/827||null;null
