
GccApplication1.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000548  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000002  00800060  00000548  000005dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000014  00800062  00800062  000005de  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000005de  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00000610  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000128  00000000  00000000  0000064c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000013f2  00000000  00000000  00000774  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000a16  00000000  00000000  00001b66  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000d5f  00000000  00000000  0000257c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000268  00000000  00000000  000032dc  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000071a  00000000  00000000  00003544  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000008ce  00000000  00000000  00003c5e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000e8  00000000  00000000  0000452c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	2e c0       	rjmp	.+92     	; 0x5e <__ctors_end>
   2:	48 c0       	rjmp	.+144    	; 0x94 <__bad_interrupt>
   4:	59 c0       	rjmp	.+178    	; 0xb8 <__vector_2>
   6:	46 c0       	rjmp	.+140    	; 0x94 <__bad_interrupt>
   8:	45 c0       	rjmp	.+138    	; 0x94 <__bad_interrupt>
   a:	44 c0       	rjmp	.+136    	; 0x94 <__bad_interrupt>
   c:	43 c0       	rjmp	.+134    	; 0x94 <__bad_interrupt>
   e:	42 c0       	rjmp	.+132    	; 0x94 <__bad_interrupt>
  10:	41 c0       	rjmp	.+130    	; 0x94 <__bad_interrupt>
  12:	40 c0       	rjmp	.+128    	; 0x94 <__bad_interrupt>
  14:	da c1       	rjmp	.+948    	; 0x3ca <__vector_10>
  16:	3e c0       	rjmp	.+124    	; 0x94 <__bad_interrupt>
  18:	3d c0       	rjmp	.+122    	; 0x94 <__bad_interrupt>
  1a:	3c c0       	rjmp	.+120    	; 0x94 <__bad_interrupt>
  1c:	37 c1       	rjmp	.+622    	; 0x28c <__vector_14>

0000001e <__trampolines_end>:
  1e:	ff ff       	.word	0xffff	; ????
  20:	ff 7f       	andi	r31, 0xFF	; 255
  22:	7f f7       	brid	.-34     	; 0x2 <__zero_reg__+0x1>
  24:	1f 0f       	add	r17, r31
  26:	0f 0f       	add	r16, r31
  28:	0f 0f       	add	r16, r31
  2a:	1f 2f       	mov	r17, r31
  2c:	f7 7f       	andi	r31, 0xF7	; 247
  2e:	80 c0       	rjmp	.+256    	; 0x130 <dht_start+0x12>
  30:	e0 f8       	bld	r14, 0
  32:	f8 f8       	.word	0xf8f8	; ????
  34:	f8 fe       	.word	0xfef8	; ????
  36:	fe fe       	.word	0xfefe	; ????
  38:	fe 7e       	andi	r31, 0xEE	; 238
  3a:	7e 7c       	andi	r23, 0xCE	; 206
  3c:	78 00       	.word	0x0078	; ????
  3e:	80 c0       	rjmp	.+256    	; 0x140 <dht_start+0x22>
  40:	e0 f8       	bld	r14, 0
  42:	f8 f8       	.word	0xf8f8	; ????
  44:	f8 fe       	.word	0xfef8	; ????
  46:	fe fe       	.word	0xfefe	; ????
  48:	fe 7e       	andi	r31, 0xEE	; 238
  4a:	7e 7c       	andi	r23, 0xCE	; 206
  4c:	78 00       	.word	0x0078	; ????
  4e:	80 c0       	rjmp	.+256    	; 0x150 <dht_response+0xc>
  50:	e0 f8       	bld	r14, 0
  52:	f8 f8       	.word	0xf8f8	; ????
  54:	f8 fe       	.word	0xfef8	; ????
  56:	fe fe       	.word	0xfefe	; ????
  58:	fe 7e       	andi	r31, 0xEE	; 238
  5a:	7e 7c       	andi	r23, 0xCE	; 206
  5c:	78 00       	.word	0x0078	; ????

0000005e <__ctors_end>:
  5e:	11 24       	eor	r1, r1
  60:	1f be       	out	0x3f, r1	; 63
  62:	cf e5       	ldi	r28, 0x5F	; 95
  64:	d2 e0       	ldi	r29, 0x02	; 2
  66:	de bf       	out	0x3e, r29	; 62
  68:	cd bf       	out	0x3d, r28	; 61

0000006a <__do_copy_data>:
  6a:	10 e0       	ldi	r17, 0x00	; 0
  6c:	a0 e6       	ldi	r26, 0x60	; 96
  6e:	b0 e0       	ldi	r27, 0x00	; 0
  70:	e8 e4       	ldi	r30, 0x48	; 72
  72:	f5 e0       	ldi	r31, 0x05	; 5
  74:	02 c0       	rjmp	.+4      	; 0x7a <__do_copy_data+0x10>
  76:	05 90       	lpm	r0, Z+
  78:	0d 92       	st	X+, r0
  7a:	a2 36       	cpi	r26, 0x62	; 98
  7c:	b1 07       	cpc	r27, r17
  7e:	d9 f7       	brne	.-10     	; 0x76 <__do_copy_data+0xc>

00000080 <__do_clear_bss>:
  80:	20 e0       	ldi	r18, 0x00	; 0
  82:	a2 e6       	ldi	r26, 0x62	; 98
  84:	b0 e0       	ldi	r27, 0x00	; 0
  86:	01 c0       	rjmp	.+2      	; 0x8a <.do_clear_bss_start>

00000088 <.do_clear_bss_loop>:
  88:	1d 92       	st	X+, r1

0000008a <.do_clear_bss_start>:
  8a:	a6 37       	cpi	r26, 0x76	; 118
  8c:	b2 07       	cpc	r27, r18
  8e:	e1 f7       	brne	.-8      	; 0x88 <.do_clear_bss_loop>
  90:	b3 d1       	rcall	.+870    	; 0x3f8 <main>
  92:	58 c2       	rjmp	.+1200   	; 0x544 <_exit>

00000094 <__bad_interrupt>:
  94:	b5 cf       	rjmp	.-150    	; 0x0 <__vectors>

00000096 <attiny_dht_init>:
	PCMSK &=~(0x01<<DHT_PIN);
	
	// General Interrupt Mask Register
	//bit 6: 0 (INT0 disabled)
	//bit 5: 1 (PCINT enabled)
	GIMSK&=~(0x01<<5);
  96:	87 b3       	in	r24, 0x17	; 23
  98:	88 60       	ori	r24, 0x08	; 8
  9a:	87 bb       	out	0x17, r24	; 23
  9c:	88 b3       	in	r24, 0x18	; 24
  9e:	88 60       	ori	r24, 0x08	; 8
  a0:	88 bb       	out	0x18, r24	; 24
  a2:	08 95       	ret

000000a4 <init_pcint>:
  a4:	8b b7       	in	r24, 0x3b	; 59
  a6:	80 62       	ori	r24, 0x20	; 32
  a8:	8b bf       	out	0x3b, r24	; 59
  aa:	85 b3       	in	r24, 0x15	; 21
  ac:	88 60       	ori	r24, 0x08	; 8
  ae:	85 bb       	out	0x15, r24	; 21
  b0:	80 e2       	ldi	r24, 0x20	; 32
  b2:	8a bf       	out	0x3a, r24	; 58
  b4:	78 94       	sei
  b6:	08 95       	ret

000000b8 <__vector_2>:
	
}


ISR(PCINT0_vect)
{
  b8:	1f 92       	push	r1
  ba:	0f 92       	push	r0
  bc:	0f b6       	in	r0, 0x3f	; 63
  be:	0f 92       	push	r0
  c0:	11 24       	eor	r1, r1
  c2:	8f 93       	push	r24
  c4:	9f 93       	push	r25
	
	//clear interrupt flag
	GIFR|=(0x01<<5);
  c6:	8a b7       	in	r24, 0x3a	; 58
  c8:	80 62       	ori	r24, 0x20	; 32
  ca:	8a bf       	out	0x3a, r24	; 58
	
	//raise flag
	f_pcint = 1;
  cc:	81 e0       	ldi	r24, 0x01	; 1
  ce:	80 93 65 00 	sts	0x0065, r24	; 0x800065 <f_pcint>
	
	
	switch(dht_state)
  d2:	80 91 62 00 	lds	r24, 0x0062	; 0x800062 <__data_end>
  d6:	82 30       	cpi	r24, 0x02	; 2
  d8:	b9 f4       	brne	.+46     	; 0x108 <__vector_2+0x50>
	{
		case dht_send_start:
			break;
		case dht_read_response:
			if(f_measuring)
  da:	80 91 64 00 	lds	r24, 0x0064	; 0x800064 <f_measuring>
  de:	88 23       	and	r24, r24
  e0:	59 f0       	breq	.+22     	; 0xf8 <__vector_2+0x40>
			{
				
				_v_dht_temporizer = TCNT1;
  e2:	8f b5       	in	r24, 0x2f	; 47
  e4:	90 e0       	ldi	r25, 0x00	; 0
  e6:	90 93 69 00 	sts	0x0069, r25	; 0x800069 <_v_dht_temporizer+0x1>
  ea:	80 93 68 00 	sts	0x0068, r24	; 0x800068 <_v_dht_temporizer>
				TCNT1 = 0;
  ee:	1f bc       	out	0x2f, r1	; 47
				f_measure_ready = 1;
  f0:	81 e0       	ldi	r24, 0x01	; 1
  f2:	80 93 63 00 	sts	0x0063, r24	; 0x800063 <f_measure_ready>
  f6:	08 c0       	rjmp	.+16     	; 0x108 <__vector_2+0x50>
			}
			else
			{
				
				TCNT1 = 0;
  f8:	1f bc       	out	0x2f, r1	; 47
				_v_dht_temporizer = 0;
  fa:	10 92 69 00 	sts	0x0069, r1	; 0x800069 <_v_dht_temporizer+0x1>
  fe:	10 92 68 00 	sts	0x0068, r1	; 0x800068 <_v_dht_temporizer>
				f_measuring = 1;
 102:	81 e0       	ldi	r24, 0x01	; 1
 104:	80 93 64 00 	sts	0x0064, r24	; 0x800064 <f_measuring>
	}
	
		
	

}
 108:	9f 91       	pop	r25
 10a:	8f 91       	pop	r24
 10c:	0f 90       	pop	r0
 10e:	0f be       	out	0x3f, r0	; 63
 110:	0f 90       	pop	r0
 112:	1f 90       	pop	r1
 114:	18 95       	reti

00000116 <timer1_init>:
		bit7:	0 (Don't clear on compare match)
		bit6:	0 (PWM Enable off)
		bit5-4: 00 (0 because we don't use the compare match)
		bit3-0:	0100 (CK/8 = 1MHz)
	*/
	TCCR1 = 0x04;
 116:	84 e0       	ldi	r24, 0x04	; 4
 118:	80 bf       	out	0x30, r24	; 48
	Bit 0: 0
	*/
	//PLLCSR = 0x02;
	 
	//set the count to 0
	TCNT1 = 0x00;
 11a:	1f bc       	out	0x2f, r1	; 47
 11c:	08 95       	ret

0000011e <dht_start>:
void dht_start()
{
	
	
	//set TIMER1 pre-scaler to 4096
	TCCR1 = 0x0E;
 11e:	8e e0       	ldi	r24, 0x0E	; 14
 120:	80 bf       	out	0x30, r24	; 48
	
	//set DHT_PIN to low
	PORTB&=~(0x01<<DHT_PIN); 
 122:	88 b3       	in	r24, 0x18	; 24
 124:	87 7f       	andi	r24, 0xF7	; 247
 126:	88 bb       	out	0x18, r24	; 24
	//set counter to 0
	TCNT1=0x00;	
 128:	1f bc       	out	0x2f, r1	; 47
	
	//wait for the 18mS
	while(TCNT1<18);
 12a:	8f b5       	in	r24, 0x2f	; 47
 12c:	82 31       	cpi	r24, 0x12	; 18
 12e:	e8 f3       	brcs	.-6      	; 0x12a <dht_start+0xc>

	//set DHT_PIN as input...
	DDRB&=~(0x01<<DHT_PIN); 
 130:	87 b3       	in	r24, 0x17	; 23
 132:	87 7f       	andi	r24, 0xF7	; 247
 134:	87 bb       	out	0x17, r24	; 23
	//and release the line
	PORTB&=~(0x01<<DHT_PIN); 
 136:	88 b3       	in	r24, 0x18	; 24
 138:	87 7f       	andi	r24, 0xF7	; 247
 13a:	88 bb       	out	0x18, r24	; 24
	
	
	//set TIMER1 pre-scaler to 8, so one tick equals 1uS
	TCCR1 = 0x04;
 13c:	84 e0       	ldi	r24, 0x04	; 4
 13e:	80 bf       	out	0x30, r24	; 48
	//set counter to 0
	TCNT1=0x00;
 140:	1f bc       	out	0x2f, r1	; 47
 142:	08 95       	ret

00000144 <dht_response>:
		

		
		//check for DHT response signal:
		//	80uS LOW, then 80uS HIGH
		if(f_measure_ready)
 144:	80 91 63 00 	lds	r24, 0x0063	; 0x800063 <f_measure_ready>
 148:	88 23       	and	r24, r24
 14a:	09 f1       	breq	.+66     	; 0x18e <dht_response+0x4a>
		{
			f_measure_ready = 0;
 14c:	10 92 63 00 	sts	0x0063, r1	; 0x800063 <f_measure_ready>
			//check if the obtained measure is between accepted time limits (time limits obtained empirically with logic analyzer)
			if( (78<=_v_dht_temporizer) && (87>=_v_dht_temporizer))
 150:	80 91 68 00 	lds	r24, 0x0068	; 0x800068 <_v_dht_temporizer>
 154:	90 91 69 00 	lds	r25, 0x0069	; 0x800069 <_v_dht_temporizer+0x1>
 158:	8e 34       	cpi	r24, 0x4E	; 78
 15a:	91 05       	cpc	r25, r1
 15c:	a8 f0       	brcs	.+42     	; 0x188 <dht_response+0x44>
 15e:	80 91 68 00 	lds	r24, 0x0068	; 0x800068 <_v_dht_temporizer>
 162:	90 91 69 00 	lds	r25, 0x0069	; 0x800069 <_v_dht_temporizer+0x1>
 166:	88 35       	cpi	r24, 0x58	; 88
 168:	91 05       	cpc	r25, r1
 16a:	70 f4       	brcc	.+28     	; 0x188 <dht_response+0x44>
			{
				//re-init temporizer
				_v_dht_temporizer = 0;
 16c:	10 92 69 00 	sts	0x0069, r1	; 0x800069 <_v_dht_temporizer+0x1>
 170:	10 92 68 00 	sts	0x0068, r1	; 0x800068 <_v_dht_temporizer>
				//we have to read to pulses, so before continuing in the state machine, we repeat for the second pulse 
				if(_v_response_pulses<2)
 174:	80 91 67 00 	lds	r24, 0x0067	; 0x800067 <_v_response_pulses>
 178:	82 30       	cpi	r24, 0x02	; 2
 17a:	48 f4       	brcc	.+18     	; 0x18e <dht_response+0x4a>
				{
					_v_response_pulses++;
 17c:	80 91 67 00 	lds	r24, 0x0067	; 0x800067 <_v_response_pulses>
 180:	8f 5f       	subi	r24, 0xFF	; 255
 182:	80 93 67 00 	sts	0x0067, r24	; 0x800067 <_v_response_pulses>
 186:	08 95       	ret
				}
				
			}
			else
			{
				f_dht_error = RESPONSE_ERROR;
 188:	82 e0       	ldi	r24, 0x02	; 2
 18a:	80 93 66 00 	sts	0x0066, r24	; 0x800066 <f_dht_error>
 18e:	08 95       	ret

00000190 <dht_read>:
*/
void dht_read()
{
	//dht_start();
	
	switch(dht_state)
 190:	80 91 62 00 	lds	r24, 0x0062	; 0x800062 <__data_end>
 194:	82 30       	cpi	r24, 0x02	; 2
 196:	01 f1       	breq	.+64     	; 0x1d8 <dht_read+0x48>
 198:	28 f4       	brcc	.+10     	; 0x1a4 <dht_read+0x14>
 19a:	88 23       	and	r24, r24
 19c:	41 f0       	breq	.+16     	; 0x1ae <dht_read+0x1e>
 19e:	81 30       	cpi	r24, 0x01	; 1
 1a0:	59 f0       	breq	.+22     	; 0x1b8 <dht_read+0x28>
 1a2:	08 95       	ret
 1a4:	84 30       	cpi	r24, 0x04	; 4
 1a6:	49 f1       	breq	.+82     	; 0x1fa <dht_read+0x6a>
 1a8:	85 30       	cpi	r24, 0x05	; 5
 1aa:	51 f1       	breq	.+84     	; 0x200 <__DATA_REGION_LENGTH__>
 1ac:	08 95       	ret
	{
		case dht_idle:
			timer1_init();
 1ae:	b3 df       	rcall	.-154    	; 0x116 <timer1_init>
			dht_state = dht_send_start;
 1b0:	81 e0       	ldi	r24, 0x01	; 1
 1b2:	80 93 62 00 	sts	0x0062, r24	; 0x800062 <__data_end>
			break;
 1b6:	08 95       	ret
			
		case dht_send_start:
			//sends start signal
			dht_start();
 1b8:	b2 df       	rcall	.-156    	; 0x11e <dht_start>
			if(f_dht_error!=NO_ERROR)
 1ba:	80 91 66 00 	lds	r24, 0x0066	; 0x800066 <f_dht_error>
 1be:	88 23       	and	r24, r24
 1c0:	21 f0       	breq	.+8      	; 0x1ca <dht_read+0x3a>
			{
				dht_state = dht_error;
 1c2:	85 e0       	ldi	r24, 0x05	; 5
 1c4:	80 93 62 00 	sts	0x0062, r24	; 0x800062 <__data_end>
 1c8:	08 95       	ret
			}
			else
			{
				while( !(PINB & (0x01 << DHT_PIN)) );
 1ca:	b3 9b       	sbis	0x16, 3	; 22
 1cc:	fe cf       	rjmp	.-4      	; 0x1ca <dht_read+0x3a>
				//inits Pin Change Interrupts
				init_pcint();
 1ce:	6a df       	rcall	.-300    	; 0xa4 <init_pcint>
				dht_state = dht_read_response;
 1d0:	82 e0       	ldi	r24, 0x02	; 2
 1d2:	80 93 62 00 	sts	0x0062, r24	; 0x800062 <__data_end>
 1d6:	08 95       	ret
			break;
		
		//reads rh and temp values
		case dht_read_response:
			
			dht_response();
 1d8:	b5 df       	rcall	.-150    	; 0x144 <dht_response>
			if(f_dht_error!=NO_ERROR)
 1da:	80 91 66 00 	lds	r24, 0x0066	; 0x800066 <f_dht_error>
 1de:	88 23       	and	r24, r24
 1e0:	21 f0       	breq	.+8      	; 0x1ea <dht_read+0x5a>
			{
				
				dht_state = dht_error;
 1e2:	85 e0       	ldi	r24, 0x05	; 5
 1e4:	80 93 62 00 	sts	0x0062, r24	; 0x800062 <__data_end>
 1e8:	08 95       	ret
			}
			else
			{
				
				if(_v_response_pulses == 2)
 1ea:	80 91 67 00 	lds	r24, 0x0067	; 0x800067 <_v_response_pulses>
 1ee:	82 30       	cpi	r24, 0x02	; 2
 1f0:	51 f4       	brne	.+20     	; 0x206 <__DATA_REGION_LENGTH__+0x6>
				{
					
					dht_state = dht_read_bits;	
 1f2:	83 e0       	ldi	r24, 0x03	; 3
 1f4:	80 93 62 00 	sts	0x0062, r24	; 0x800062 <__data_end>
 1f8:	08 95       	ret
			
			break;
		
		//check for stop signal
		case dht_stop:
			dht_state = dht_idle;
 1fa:	10 92 62 00 	sts	0x0062, r1	; 0x800062 <__data_end>
			break;
 1fe:	08 95       	ret
		
		case dht_error:
			PORTB|=(0x01<<PB4) ;
 200:	88 b3       	in	r24, 0x18	; 24
 202:	80 61       	ori	r24, 0x10	; 16
 204:	88 bb       	out	0x18, r24	; 24
 206:	08 95       	ret

00000208 <attiny_i2c_tx>:
	for(i=0;i<bytes;i++)
	{
		i2c_buff[i] = buff[i];
	}
	//start Tx
	attiny_i2c_tx();
 208:	87 b3       	in	r24, 0x17	; 23
 20a:	8e 7f       	andi	r24, 0xFE	; 254
 20c:	87 bb       	out	0x17, r24	; 23
 20e:	87 b3       	in	r24, 0x17	; 23
 210:	8b 7f       	andi	r24, 0xFB	; 251
 212:	87 bb       	out	0x17, r24	; 23
 214:	88 b3       	in	r24, 0x18	; 24
 216:	8e 7f       	andi	r24, 0xFE	; 254
 218:	88 bb       	out	0x18, r24	; 24
 21a:	88 b3       	in	r24, 0x18	; 24
 21c:	8b 7f       	andi	r24, 0xFB	; 251
 21e:	88 bb       	out	0x18, r24	; 24
 220:	87 b3       	in	r24, 0x17	; 23
 222:	81 60       	ori	r24, 0x01	; 1
 224:	87 bb       	out	0x17, r24	; 23
 226:	88 b3       	in	r24, 0x18	; 24
 228:	8e 7f       	andi	r24, 0xFE	; 254
 22a:	88 bb       	out	0x18, r24	; 24
 22c:	8d e0       	ldi	r24, 0x0D	; 13
 22e:	8a 95       	dec	r24
 230:	f1 f7       	brne	.-4      	; 0x22e <attiny_i2c_tx+0x26>
 232:	00 00       	nop
 234:	87 b3       	in	r24, 0x17	; 23
 236:	84 60       	ori	r24, 0x04	; 4
 238:	87 bb       	out	0x17, r24	; 23
 23a:	8d e0       	ldi	r24, 0x0D	; 13
 23c:	8a 95       	dec	r24
 23e:	f1 f7       	brne	.-4      	; 0x23c <attiny_i2c_tx+0x34>
 240:	00 00       	nop
 242:	88 b3       	in	r24, 0x18	; 24
 244:	81 60       	ori	r24, 0x01	; 1
 246:	88 bb       	out	0x18, r24	; 24
 248:	e0 91 6c 00 	lds	r30, 0x006C	; 0x80006c <i2c_indx>
 24c:	f0 e0       	ldi	r31, 0x00	; 0
 24e:	e1 59       	subi	r30, 0x91	; 145
 250:	ff 4f       	sbci	r31, 0xFF	; 255
 252:	80 81       	ld	r24, Z
 254:	8f b9       	out	0x0f, r24	; 15
 256:	80 91 6c 00 	lds	r24, 0x006C	; 0x80006c <i2c_indx>
 25a:	8f 5f       	subi	r24, 0xFF	; 255
 25c:	80 93 6c 00 	sts	0x006C, r24	; 0x80006c <i2c_indx>
 260:	80 ec       	ldi	r24, 0xC0	; 192
 262:	8e b9       	out	0x0e, r24	; 14
 264:	81 e0       	ldi	r24, 0x01	; 1
 266:	80 93 6d 00 	sts	0x006D, r24	; 0x80006d <usi_state>
 26a:	08 95       	ret

0000026c <attiny_i2c_send_byte>:
 26c:	90 91 6d 00 	lds	r25, 0x006D	; 0x80006d <usi_state>
 270:	91 11       	cpse	r25, r1
 272:	fc cf       	rjmp	.-8      	; 0x26c <attiny_i2c_send_byte>
 274:	10 92 6c 00 	sts	0x006C, r1	; 0x80006c <i2c_indx>
 278:	93 e0       	ldi	r25, 0x03	; 3
 27a:	90 93 6a 00 	sts	0x006A, r25	; 0x80006a <i2c_tx_bytes>
 27e:	ef e6       	ldi	r30, 0x6F	; 111
 280:	f0 e0       	ldi	r31, 0x00	; 0
 282:	80 83       	st	Z, r24
 284:	61 83       	std	Z+1, r22	; 0x01
 286:	42 83       	std	Z+2, r20	; 0x02
 288:	bf df       	rcall	.-130    	; 0x208 <attiny_i2c_tx>
 28a:	08 95       	ret

0000028c <__vector_14>:
}


ISR(USI_OVF_vect)
{
 28c:	1f 92       	push	r1
 28e:	0f 92       	push	r0
 290:	0f b6       	in	r0, 0x3f	; 63
 292:	0f 92       	push	r0
 294:	11 24       	eor	r1, r1
 296:	8f 93       	push	r24
 298:	9f 93       	push	r25
 29a:	ef 93       	push	r30
 29c:	ff 93       	push	r31

	usi_status = USISR;
 29e:	8e b1       	in	r24, 0x0e	; 14
 2a0:	80 93 6e 00 	sts	0x006E, r24	; 0x80006e <usi_status>

	//USI counter OVF
	if(((usi_status&0x40)>>6)==1)
 2a4:	80 91 6e 00 	lds	r24, 0x006E	; 0x80006e <usi_status>
 2a8:	86 ff       	sbrs	r24, 6
 2aa:	02 c0       	rjmp	.+4      	; 0x2b0 <__vector_14+0x24>
	{
		//clean USI counter OVF flag
		USISR = (1 << USIOIF);
 2ac:	80 e4       	ldi	r24, 0x40	; 64
 2ae:	8e b9       	out	0x0e, r24	; 14

	}
	
	
	//USI counter SIF
	if(((usi_status&0x80)>>7)==1)
 2b0:	80 91 6e 00 	lds	r24, 0x006E	; 0x80006e <usi_status>
 2b4:	88 23       	and	r24, r24
 2b6:	14 f4       	brge	.+4      	; 0x2bc <__vector_14+0x30>
	{
		//clean USI counter OVF flag
		USISR = (1 << USISIF);
 2b8:	80 e8       	ldi	r24, 0x80	; 128
 2ba:	8e b9       	out	0x0e, r24	; 14
	}

	//I2C FSM
	switch (usi_state)
 2bc:	80 91 6d 00 	lds	r24, 0x006D	; 0x80006d <usi_state>
 2c0:	81 30       	cpi	r24, 0x01	; 1
 2c2:	51 f0       	breq	.+20     	; 0x2d8 <__vector_14+0x4c>
 2c4:	30 f0       	brcs	.+12     	; 0x2d2 <__vector_14+0x46>
 2c6:	83 30       	cpi	r24, 0x03	; 3
 2c8:	09 f4       	brne	.+2      	; 0x2cc <__vector_14+0x40>
 2ca:	51 c0       	rjmp	.+162    	; 0x36e <__vector_14+0xe2>
 2cc:	84 30       	cpi	r24, 0x04	; 4
 2ce:	91 f0       	breq	.+36     	; 0x2f4 <__vector_14+0x68>
 2d0:	6a c0       	rjmp	.+212    	; 0x3a6 <__vector_14+0x11a>
	{
		
		//idle state: nothing to do, keep there
		case usi_idle:
		usi_state = usi_idle;
 2d2:	10 92 6d 00 	sts	0x006D, r1	; 0x80006d <usi_state>
		break;
 2d6:	69 c0       	rjmp	.+210    	; 0x3aa <__vector_14+0x11e>
		//Tx started and address+w/r sent
		case usi_byte_sent:
		
		
		//we sent the start and address, now we prepare to read de ACK
		USISR = (USISR&0xF0)|(0x0E); //set the counter at 14, to read 1 bit of ack
 2d8:	8e b1       	in	r24, 0x0e	; 14
 2da:	80 7f       	andi	r24, 0xF0	; 240
 2dc:	8e 60       	ori	r24, 0x0E	; 14
 2de:	8e b9       	out	0x0e, r24	; 14
		DDRB&=~(0x01<<SDA); //set SDA as input...
 2e0:	87 b3       	in	r24, 0x17	; 23
 2e2:	8e 7f       	andi	r24, 0xFE	; 254
 2e4:	87 bb       	out	0x17, r24	; 23
		PORTB&=~(0x01<<SDA); //an release the line
 2e6:	88 b3       	in	r24, 0x18	; 24
 2e8:	8e 7f       	andi	r24, 0xFE	; 254
 2ea:	88 bb       	out	0x18, r24	; 24
		
		
		usi_state = usi_read_ack;
 2ec:	84 e0       	ldi	r24, 0x04	; 4
 2ee:	80 93 6d 00 	sts	0x006D, r24	; 0x80006d <usi_state>
		

		break;
 2f2:	5b c0       	rjmp	.+182    	; 0x3aa <__vector_14+0x11e>

		case usi_read_ack:
		//check of ACK of the device
		if(!(USIDR&0x01))
 2f4:	78 99       	sbic	0x0f, 0	; 15
 2f6:	37 c0       	rjmp	.+110    	; 0x366 <__vector_14+0xda>
		{
			//check if there is available data in the buffer. Else, exit
			if (i2c_indx<i2c_tx_bytes)
 2f8:	90 91 6c 00 	lds	r25, 0x006C	; 0x80006c <i2c_indx>
 2fc:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <i2c_tx_bytes>
 300:	98 17       	cp	r25, r24
 302:	c0 f4       	brcc	.+48     	; 0x334 <__vector_14+0xa8>
			{
				

				//pop next data from buffer
				USIDR = i2c_buff[i2c_indx];
 304:	e0 91 6c 00 	lds	r30, 0x006C	; 0x80006c <i2c_indx>
 308:	f0 e0       	ldi	r31, 0x00	; 0
 30a:	e1 59       	subi	r30, 0x91	; 145
 30c:	ff 4f       	sbci	r31, 0xFF	; 255
 30e:	80 81       	ld	r24, Z
 310:	8f b9       	out	0x0f, r24	; 15
				//advance i2c index
				i2c_indx+=1;
 312:	80 91 6c 00 	lds	r24, 0x006C	; 0x80006c <i2c_indx>
 316:	8f 5f       	subi	r24, 0xFF	; 255
 318:	80 93 6c 00 	sts	0x006C, r24	; 0x80006c <i2c_indx>
				//ACK
				//prepare to send next byte
				PORTB |= (0x01<<SDA);
 31c:	88 b3       	in	r24, 0x18	; 24
 31e:	81 60       	ori	r24, 0x01	; 1
 320:	88 bb       	out	0x18, r24	; 24
				DDRB |= (1<<SDA); //SDA as Output
 322:	87 b3       	in	r24, 0x17	; 23
 324:	81 60       	ori	r24, 0x01	; 1
 326:	87 bb       	out	0x17, r24	; 23
				// Free SDA so the USI takes control of the line
				//DDRB &= ~(1<<SDA);
				
				//set counter to original value
				USISR = (1 << USISIF) | (1 << USIOIF) | (0x00 << USICNT3);
 328:	80 ec       	ldi	r24, 0xC0	; 192
 32a:	8e b9       	out	0x0e, r24	; 14
				
				usi_state = usi_byte_sent;
 32c:	81 e0       	ldi	r24, 0x01	; 1
 32e:	80 93 6d 00 	sts	0x006D, r24	; 0x80006d <usi_state>
 332:	3b c0       	rjmp	.+118    	; 0x3aa <__vector_14+0x11e>
			else
			{
				//if we reicived ACK and there is not another byte to Tx, then STOP sequence
				
				//SCL HIGH and SDA TRANSITIONS TO HIGH
				PORTB &= ~(0x01<<SDA);
 334:	88 b3       	in	r24, 0x18	; 24
 336:	8e 7f       	andi	r24, 0xFE	; 254
 338:	88 bb       	out	0x18, r24	; 24
				DDRB |= (1<<SDA); //SDA as Output
 33a:	87 b3       	in	r24, 0x17	; 23
 33c:	81 60       	ori	r24, 0x01	; 1
 33e:	87 bb       	out	0x17, r24	; 23
				
				//Free SCL line (goes to high)
				DDRB &= ~(0x01<<SCL);
 340:	87 b3       	in	r24, 0x17	; 23
 342:	8b 7f       	andi	r24, 0xFB	; 251
 344:	87 bb       	out	0x17, r24	; 23
				PORTB &=~(0x01<<SCL);
 346:	88 b3       	in	r24, 0x18	; 24
 348:	8b 7f       	andi	r24, 0xFB	; 251
 34a:	88 bb       	out	0x18, r24	; 24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 34c:	8d e0       	ldi	r24, 0x0D	; 13
 34e:	8a 95       	dec	r24
 350:	f1 f7       	brne	.-4      	; 0x34e <__vector_14+0xc2>
 352:	00 00       	nop
				TWI_DELAY()
				//Free SDA line (goes to high)
				DDRB &= ~(0x01<<SDA);
 354:	87 b3       	in	r24, 0x17	; 23
 356:	8e 7f       	andi	r24, 0xFE	; 254
 358:	87 bb       	out	0x17, r24	; 23
				PORTB &=~(0x01<<SDA);
 35a:	88 b3       	in	r24, 0x18	; 24
 35c:	8e 7f       	andi	r24, 0xFE	; 254
 35e:	88 bb       	out	0x18, r24	; 24
				usi_state = usi_idle;
 360:	10 92 6d 00 	sts	0x006D, r1	; 0x80006d <usi_state>
 364:	22 c0       	rjmp	.+68     	; 0x3aa <__vector_14+0x11e>

		}
		else
		{
			//NACK
			usi_state = usi_nack;
 366:	83 e0       	ldi	r24, 0x03	; 3
 368:	80 93 6d 00 	sts	0x006D, r24	; 0x80006d <usi_state>
 36c:	1e c0       	rjmp	.+60     	; 0x3aa <__vector_14+0x11e>
		}

		break;
		
		case usi_nack:
		f_nack = 1; //to be handled outside the ISR
 36e:	81 e0       	ldi	r24, 0x01	; 1
 370:	80 93 6b 00 	sts	0x006B, r24	; 0x80006b <f_nack>
		
		//STOP TX
		//SCL HIGH and SDA TRANSITIONS TO HIGH
		PORTB &= ~(0x01<<SDA);
 374:	88 b3       	in	r24, 0x18	; 24
 376:	8e 7f       	andi	r24, 0xFE	; 254
 378:	88 bb       	out	0x18, r24	; 24
		DDRB |= (1<<SDA); //SDA as Output
 37a:	87 b3       	in	r24, 0x17	; 23
 37c:	81 60       	ori	r24, 0x01	; 1
 37e:	87 bb       	out	0x17, r24	; 23
		
		//Free SCL line (goes to high)
		DDRB &= ~(0x01<<SCL);
 380:	87 b3       	in	r24, 0x17	; 23
 382:	8b 7f       	andi	r24, 0xFB	; 251
 384:	87 bb       	out	0x17, r24	; 23
		PORTB &=~(0x01<<SCL);
 386:	88 b3       	in	r24, 0x18	; 24
 388:	8b 7f       	andi	r24, 0xFB	; 251
 38a:	88 bb       	out	0x18, r24	; 24
 38c:	8d e0       	ldi	r24, 0x0D	; 13
 38e:	8a 95       	dec	r24
 390:	f1 f7       	brne	.-4      	; 0x38e <__vector_14+0x102>
 392:	00 00       	nop
		TWI_DELAY()
		//Free SDA line (goes to high)
		DDRB &= ~(0x01<<SDA);
 394:	87 b3       	in	r24, 0x17	; 23
 396:	8e 7f       	andi	r24, 0xFE	; 254
 398:	87 bb       	out	0x17, r24	; 23
		PORTB &=~(0x01<<SDA);
 39a:	88 b3       	in	r24, 0x18	; 24
 39c:	8e 7f       	andi	r24, 0xFE	; 254
 39e:	88 bb       	out	0x18, r24	; 24
		
		usi_state = usi_idle;
 3a0:	10 92 6d 00 	sts	0x006D, r1	; 0x80006d <usi_state>
		break;
 3a4:	02 c0       	rjmp	.+4      	; 0x3aa <__vector_14+0x11e>
		default:
		usi_state = usi_idle;
 3a6:	10 92 6d 00 	sts	0x006D, r1	; 0x80006d <usi_state>
		break;
	}

}
 3aa:	ff 91       	pop	r31
 3ac:	ef 91       	pop	r30
 3ae:	9f 91       	pop	r25
 3b0:	8f 91       	pop	r24
 3b2:	0f 90       	pop	r0
 3b4:	0f be       	out	0x3f, r0	; 63
 3b6:	0f 90       	pop	r0
 3b8:	1f 90       	pop	r1
 3ba:	18 95       	reti

000003bc <attiny_timer_deinit>:
	  sei();


	  //Test LED
	  DDRB |= (0x01<<LED); //LED as Out
	  PORTB&=~(0x01<<LED); //LED off
 3bc:	89 b7       	in	r24, 0x39	; 57
 3be:	8f 7e       	andi	r24, 0xEF	; 239
 3c0:	89 bf       	out	0x39, r24	; 57
 3c2:	83 b7       	in	r24, 0x33	; 51
 3c4:	88 7f       	andi	r24, 0xF8	; 248
 3c6:	83 bf       	out	0x33, r24	; 51
 3c8:	08 95       	ret

000003ca <__vector_10>:



//ISRs
ISR(TIMER0_COMPA_vect)
{
 3ca:	1f 92       	push	r1
 3cc:	0f 92       	push	r0
 3ce:	0f b6       	in	r0, 0x3f	; 63
 3d0:	0f 92       	push	r0
 3d2:	11 24       	eor	r1, r1
 3d4:	8f 93       	push	r24
	//  USICR |= (1<<USITC);
	
	//clean the interrupt flag ()
	TIFR |= (1<<OCF0A);
 3d6:	88 b7       	in	r24, 0x38	; 56
 3d8:	80 61       	ori	r24, 0x10	; 16
 3da:	88 bf       	out	0x38, r24	; 56
	
	if(usi_state!=usi_idle)
 3dc:	80 91 6d 00 	lds	r24, 0x006D	; 0x80006d <usi_state>
 3e0:	88 23       	and	r24, r24
 3e2:	19 f0       	breq	.+6      	; 0x3ea <__vector_10+0x20>
	{
		
		USICR |= (1<<USITC);   // un tick del USI
 3e4:	8d b1       	in	r24, 0x0d	; 13
 3e6:	81 60       	ori	r24, 0x01	; 1
 3e8:	8d b9       	out	0x0d, r24	; 13
	}

	//set the count to 0
	TCNT0 = 0x00;
 3ea:	12 be       	out	0x32, r1	; 50
}
 3ec:	8f 91       	pop	r24
 3ee:	0f 90       	pop	r0
 3f0:	0f be       	out	0x3f, r0	; 63
 3f2:	0f 90       	pop	r0
 3f4:	1f 90       	pop	r1
 3f6:	18 95       	reti

000003f8 <main>:


int main(void)
{
	
	DDRB |= (0x01<<LED); //LED as Out
 3f8:	87 b3       	in	r24, 0x17	; 23
 3fa:	80 61       	ori	r24, 0x10	; 16
 3fc:	87 bb       	out	0x17, r24	; 23
	DDRB |= (0x01<<PB3);
 3fe:	87 b3       	in	r24, 0x17	; 23
 400:	88 60       	ori	r24, 0x08	; 8
 402:	87 bb       	out	0x17, r24	; 23
	PORTB&=~(0x01<<LED); //LED off
 404:	88 b3       	in	r24, 0x18	; 24
 406:	8f 7e       	andi	r24, 0xEF	; 239
 408:	88 bb       	out	0x18, r24	; 24
	PORTB&=~(0x01<<PB3);
 40a:	88 b3       	in	r24, 0x18	; 24
 40c:	87 7f       	andi	r24, 0xF7	; 247
 40e:	88 bb       	out	0x18, r24	; 24
 410:	8d e0       	ldi	r24, 0x0D	; 13
 412:	8a 95       	dec	r24
 414:	f1 f7       	brne	.-4      	; 0x412 <__LOCK_REGION_LENGTH__+0x12>
 416:	00 00       	nop
 418:	8d e0       	ldi	r24, 0x0D	; 13
 41a:	8a 95       	dec	r24
 41c:	f1 f7       	brne	.-4      	; 0x41a <__LOCK_REGION_LENGTH__+0x1a>
 41e:	00 00       	nop
 420:	8d e0       	ldi	r24, 0x0D	; 13
 422:	8a 95       	dec	r24
 424:	f1 f7       	brne	.-4      	; 0x422 <__LOCK_REGION_LENGTH__+0x22>
 426:	00 00       	nop
 428:	8d e0       	ldi	r24, 0x0D	; 13
 42a:	8a 95       	dec	r24
 42c:	f1 f7       	brne	.-4      	; 0x42a <__LOCK_REGION_LENGTH__+0x2a>
 42e:	00 00       	nop
	TWI_DELAY();
	TWI_DELAY();
	TWI_DELAY();
	TWI_DELAY();
	
	attiny_dht_init();
 430:	32 de       	rcall	.-924    	; 0x96 <attiny_dht_init>
    /* Replace with your application code */
    while (1) 
    {
		if (a==0)
 432:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
 436:	81 11       	cpse	r24, r1
 438:	16 c0       	rjmp	.+44     	; 0x466 <__LOCK_REGION_LENGTH__+0x66>
		{
			//attiny_i2c_tx();
			//turn on display
			attiny_i2c_send_byte(OLED_ADDR_W,0x00,0xAF);
 43a:	4f ea       	ldi	r20, 0xAF	; 175
 43c:	60 e0       	ldi	r22, 0x00	; 0
 43e:	88 e7       	ldi	r24, 0x78	; 120
 440:	15 df       	rcall	.-470    	; 0x26c <attiny_i2c_send_byte>
			//full-on display
			attiny_i2c_send_byte(OLED_ADDR_W,0x00,0xA5);
 442:	45 ea       	ldi	r20, 0xA5	; 165
 444:	60 e0       	ldi	r22, 0x00	; 0
 446:	88 e7       	ldi	r24, 0x78	; 120
 448:	11 df       	rcall	.-478    	; 0x26c <attiny_i2c_send_byte>
			//display sleep mode
			//attiny_i2c_send_byte(OLED_ADDR_W,0x00,0xA4);
			oled_clean(standar_mode);
 44a:	80 e0       	ldi	r24, 0x00	; 0
 44c:	33 d0       	rcall	.+102    	; 0x4b4 <oled_clean>
			
			//write text
			//oled_print_text("TEMP: 0°C",2,32);
			//oled_print_text("HUM:  70%",5,32);
			oled_draw_weather(sunny,2,32);
 44e:	40 e2       	ldi	r20, 0x20	; 32
 450:	62 e0       	ldi	r22, 0x02	; 2
 452:	80 e0       	ldi	r24, 0x00	; 0
 454:	59 d0       	rcall	.+178    	; 0x508 <oled_draw_weather>
			//full-on display (using gdram)
			attiny_i2c_send_byte(OLED_ADDR_W,0x00,0xA4);
 456:	44 ea       	ldi	r20, 0xA4	; 164
 458:	60 e0       	ldi	r22, 0x00	; 0
 45a:	88 e7       	ldi	r24, 0x78	; 120
 45c:	07 df       	rcall	.-498    	; 0x26c <attiny_i2c_send_byte>
			
			attiny_timer_deinit();
 45e:	ae df       	rcall	.-164    	; 0x3bc <attiny_timer_deinit>

			a=1;
 460:	81 e0       	ldi	r24, 0x01	; 1
 462:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__DATA_REGION_ORIGIN__>
			//_delay_ms(500);
			
		
			
			//dht_start();
			dht_read();
 466:	94 de       	rcall	.-728    	; 0x190 <dht_read>
			//b=1;
		}

		
		
		if(f_nack)
 468:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <f_nack>
 46c:	88 23       	and	r24, r24
 46e:	09 f3       	breq	.-62     	; 0x432 <__LOCK_REGION_LENGTH__+0x32>
		{
			f_nack = 0;
 470:	10 92 6b 00 	sts	0x006B, r1	; 0x80006b <f_nack>
			GLED_ON;
 474:	88 b3       	in	r24, 0x18	; 24
 476:	80 61       	ori	r24, 0x10	; 16
 478:	88 bb       	out	0x18, r24	; 24
 47a:	db cf       	rjmp	.-74     	; 0x432 <__LOCK_REGION_LENGTH__+0x32>

0000047c <set_page>:
			//leave one pixel column separation
			oled_write_byte(0x00);
		}
	}
		
}
 47c:	88 30       	cpi	r24, 0x08	; 8
 47e:	30 f4       	brcc	.+12     	; 0x48c <set_page+0x10>
 480:	48 2f       	mov	r20, r24
 482:	4f 70       	andi	r20, 0x0F	; 15
 484:	40 6b       	ori	r20, 0xB0	; 176
 486:	60 e0       	ldi	r22, 0x00	; 0
 488:	88 e7       	ldi	r24, 0x78	; 120
 48a:	f0 de       	rcall	.-544    	; 0x26c <attiny_i2c_send_byte>
 48c:	08 95       	ret

0000048e <set_column>:
 48e:	cf 93       	push	r28
 490:	88 23       	and	r24, r24
 492:	74 f0       	brlt	.+28     	; 0x4b0 <set_column+0x22>
 494:	c2 e0       	ldi	r28, 0x02	; 2
 496:	c8 0f       	add	r28, r24
 498:	4c 2f       	mov	r20, r28
 49a:	4f 70       	andi	r20, 0x0F	; 15
 49c:	60 e0       	ldi	r22, 0x00	; 0
 49e:	88 e7       	ldi	r24, 0x78	; 120
 4a0:	e5 de       	rcall	.-566    	; 0x26c <attiny_i2c_send_byte>
 4a2:	4c 2f       	mov	r20, r28
 4a4:	42 95       	swap	r20
 4a6:	4f 70       	andi	r20, 0x0F	; 15
 4a8:	40 61       	ori	r20, 0x10	; 16
 4aa:	60 e0       	ldi	r22, 0x00	; 0
 4ac:	88 e7       	ldi	r24, 0x78	; 120
 4ae:	de de       	rcall	.-580    	; 0x26c <attiny_i2c_send_byte>
 4b0:	cf 91       	pop	r28
 4b2:	08 95       	ret

000004b4 <oled_clean>:
 4b4:	cf 93       	push	r28
 4b6:	df 93       	push	r29
 4b8:	d0 e0       	ldi	r29, 0x00	; 0
 4ba:	1c c0       	rjmp	.+56     	; 0x4f4 <oled_clean+0x40>
 4bc:	4d 2f       	mov	r20, r29
 4be:	4f 70       	andi	r20, 0x0F	; 15
 4c0:	40 6b       	ori	r20, 0xB0	; 176
 4c2:	60 e0       	ldi	r22, 0x00	; 0
 4c4:	88 e7       	ldi	r24, 0x78	; 120
 4c6:	d2 de       	rcall	.-604    	; 0x26c <attiny_i2c_send_byte>
 4c8:	42 e0       	ldi	r20, 0x02	; 2
 4ca:	60 e0       	ldi	r22, 0x00	; 0
 4cc:	88 e7       	ldi	r24, 0x78	; 120
 4ce:	ce de       	rcall	.-612    	; 0x26c <attiny_i2c_send_byte>
 4d0:	40 e1       	ldi	r20, 0x10	; 16
 4d2:	60 e0       	ldi	r22, 0x00	; 0
 4d4:	88 e7       	ldi	r24, 0x78	; 120
 4d6:	ca de       	rcall	.-620    	; 0x26c <attiny_i2c_send_byte>
 4d8:	c0 e0       	ldi	r28, 0x00	; 0
 4da:	05 c0       	rjmp	.+10     	; 0x4e6 <oled_clean+0x32>
 4dc:	40 e0       	ldi	r20, 0x00	; 0
 4de:	60 e4       	ldi	r22, 0x40	; 64
 4e0:	88 e7       	ldi	r24, 0x78	; 120
 4e2:	c4 de       	rcall	.-632    	; 0x26c <attiny_i2c_send_byte>
 4e4:	cf 5f       	subi	r28, 0xFF	; 255
 4e6:	cc 23       	and	r28, r28
 4e8:	cc f7       	brge	.-14     	; 0x4dc <oled_clean+0x28>
 4ea:	8d e0       	ldi	r24, 0x0D	; 13
 4ec:	8a 95       	dec	r24
 4ee:	f1 f7       	brne	.-4      	; 0x4ec <oled_clean+0x38>
 4f0:	00 00       	nop
 4f2:	df 5f       	subi	r29, 0xFF	; 255
 4f4:	d8 30       	cpi	r29, 0x08	; 8
 4f6:	10 f3       	brcs	.-60     	; 0x4bc <oled_clean+0x8>
 4f8:	df 91       	pop	r29
 4fa:	cf 91       	pop	r28
 4fc:	08 95       	ret

000004fe <oled_write_byte>:
 4fe:	48 2f       	mov	r20, r24
 500:	60 e4       	ldi	r22, 0x40	; 64
 502:	88 e7       	ldi	r24, 0x78	; 120
 504:	b3 de       	rcall	.-666    	; 0x26c <attiny_i2c_send_byte>
 506:	08 95       	ret

00000508 <oled_draw_weather>:
		page:	the page on to write the text
		column: the column on to write the text
	@return:
*/
void oled_draw_weather(uint8_t id,uint8_t page, uint8_t column)
{
 508:	cf 93       	push	r28
 50a:	df 93       	push	r29
 50c:	d8 2f       	mov	r29, r24
 50e:	86 2f       	mov	r24, r22
 510:	c4 2f       	mov	r28, r20
	uint8_t pixel_slice = 0;	//current slice of the character to be drawn
	uint8_t slice_index = 0;	//

	
	//set page
	set_page(page);
 512:	b4 df       	rcall	.-152    	; 0x47c <set_page>
	
	//set column
	set_column(column);
 514:	8c 2f       	mov	r24, r28
 516:	bb df       	rcall	.-138    	; 0x48e <set_column>
		//font_index = id * 16;
		
		
		
		//draw character
		for(slice_index=0;slice_index<16;slice_index++)
 518:	c0 e0       	ldi	r28, 0x00	; 0
 51a:	0f c0       	rjmp	.+30     	; 0x53a <oled_draw_weather+0x32>
		{
			//read the character slice from the font table in flash memory
			pixel_slice = pgm_read_byte(&weathericons[id][slice_index]);
 51c:	ed 2f       	mov	r30, r29
 51e:	f0 e0       	ldi	r31, 0x00	; 0
 520:	e2 95       	swap	r30
 522:	f2 95       	swap	r31
 524:	f0 7f       	andi	r31, 0xF0	; 240
 526:	fe 27       	eor	r31, r30
 528:	e0 7f       	andi	r30, 0xF0	; 240
 52a:	fe 27       	eor	r31, r30
 52c:	ec 0f       	add	r30, r28
 52e:	f1 1d       	adc	r31, r1
 530:	e2 5e       	subi	r30, 0xE2	; 226
 532:	ff 4f       	sbci	r31, 0xFF	; 255
 534:	84 91       	lpm	r24, Z
			oled_write_byte(pixel_slice);	
 536:	e3 df       	rcall	.-58     	; 0x4fe <oled_write_byte>
		//font_index = id * 16;
		
		
		
		//draw character
		for(slice_index=0;slice_index<16;slice_index++)
 538:	cf 5f       	subi	r28, 0xFF	; 255
 53a:	c0 31       	cpi	r28, 0x10	; 16
 53c:	78 f3       	brcs	.-34     	; 0x51c <oled_draw_weather+0x14>
			pixel_slice = pgm_read_byte(&weathericons[id][slice_index]);
			oled_write_byte(pixel_slice);	
			
		}	

 53e:	df 91       	pop	r29
 540:	cf 91       	pop	r28
 542:	08 95       	ret

00000544 <_exit>:
 544:	f8 94       	cli

00000546 <__stop_program>:
 546:	ff cf       	rjmp	.-2      	; 0x546 <__stop_program>
