<stg><name>IDCT8B32</name>


<trans_list>

<trans id="59" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3 %shift_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %shift

]]></Node>
<StgValue><ssdm name="shift_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="33" op_0_bw="32">
<![CDATA[
entry:36 %sext_ln70 = sext i32 %shift_read

]]></Node>
<StgValue><ssdm name="sext_ln70"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:37 %add_ln70 = add i33 %sext_ln70, i33 8589934591

]]></Node>
<StgValue><ssdm name="add_ln70"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry:38 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln70, i32 32

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="33">
<![CDATA[
entry:39 %trunc_ln70 = trunc i33 %add_ln70

]]></Node>
<StgValue><ssdm name="trunc_ln70"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:40 %sub_ln70 = sub i32 0, i32 %trunc_ln70

]]></Node>
<StgValue><ssdm name="sub_ln70"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:45 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shift_read, i32 31

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:0 %oMax_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %oMax

]]></Node>
<StgValue><ssdm name="oMax_read"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1 %oMin_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %oMin

]]></Node>
<StgValue><ssdm name="oMin_read"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2 %skipLine2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %skipLine2

]]></Node>
<StgValue><ssdm name="skipLine2_read"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:4 %src_31_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_31_val

]]></Node>
<StgValue><ssdm name="src_31_val_read"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:5 %src_30_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_30_val

]]></Node>
<StgValue><ssdm name="src_30_val_read"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:6 %src_29_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_29_val

]]></Node>
<StgValue><ssdm name="src_29_val_read"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:7 %src_28_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_28_val

]]></Node>
<StgValue><ssdm name="src_28_val_read"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %src_27_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_27_val

]]></Node>
<StgValue><ssdm name="src_27_val_read"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:9 %src_26_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_26_val

]]></Node>
<StgValue><ssdm name="src_26_val_read"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:10 %src_25_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_25_val

]]></Node>
<StgValue><ssdm name="src_25_val_read"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:11 %src_24_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_24_val

]]></Node>
<StgValue><ssdm name="src_24_val_read"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:12 %src_23_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_23_val

]]></Node>
<StgValue><ssdm name="src_23_val_read"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:13 %src_22_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_22_val

]]></Node>
<StgValue><ssdm name="src_22_val_read"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:14 %src_21_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_21_val

]]></Node>
<StgValue><ssdm name="src_21_val_read"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:15 %src_20_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_20_val

]]></Node>
<StgValue><ssdm name="src_20_val_read"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:16 %src_19_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_19_val

]]></Node>
<StgValue><ssdm name="src_19_val_read"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:17 %src_18_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_18_val

]]></Node>
<StgValue><ssdm name="src_18_val_read"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:18 %src_17_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_17_val

]]></Node>
<StgValue><ssdm name="src_17_val_read"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:19 %src_16_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_16_val

]]></Node>
<StgValue><ssdm name="src_16_val_read"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:20 %src_15_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_15_val

]]></Node>
<StgValue><ssdm name="src_15_val_read"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:21 %src_14_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_14_val

]]></Node>
<StgValue><ssdm name="src_14_val_read"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:22 %src_13_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_13_val

]]></Node>
<StgValue><ssdm name="src_13_val_read"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:23 %src_12_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_12_val

]]></Node>
<StgValue><ssdm name="src_12_val_read"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:24 %src_11_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_11_val

]]></Node>
<StgValue><ssdm name="src_11_val_read"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:25 %src_10_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_10_val

]]></Node>
<StgValue><ssdm name="src_10_val_read"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:26 %src_9_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_9_val

]]></Node>
<StgValue><ssdm name="src_9_val_read"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:27 %src_8_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_8_val

]]></Node>
<StgValue><ssdm name="src_8_val_read"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:28 %src_7_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_7_val

]]></Node>
<StgValue><ssdm name="src_7_val_read"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:29 %src_6_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_6_val

]]></Node>
<StgValue><ssdm name="src_6_val_read"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:30 %src_5_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_5_val

]]></Node>
<StgValue><ssdm name="src_5_val_read"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:31 %src_4_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_4_val

]]></Node>
<StgValue><ssdm name="src_4_val_read"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:32 %src_3_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_3_val

]]></Node>
<StgValue><ssdm name="src_3_val_read"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:33 %src_2_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_2_val

]]></Node>
<StgValue><ssdm name="src_2_val_read"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:34 %src_1_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_1_val

]]></Node>
<StgValue><ssdm name="src_1_val_read"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:35 %src_0_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_0_val

]]></Node>
<StgValue><ssdm name="src_0_val_read"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:41 %rndFactor = lshr i32 1, i32 %sub_ln70

]]></Node>
<StgValue><ssdm name="rndFactor"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:42 %rndFactor_3 = shl i32 1, i32 %trunc_ln70

]]></Node>
<StgValue><ssdm name="rndFactor_3"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:43 %rndFactor_4 = select i1 %tmp, i32 %rndFactor, i32 %rndFactor_3

]]></Node>
<StgValue><ssdm name="rndFactor_4"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:44 %cutoff = sub i32 32, i32 %skipLine2_read

]]></Node>
<StgValue><ssdm name="cutoff"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:46 %sub_i_i_i_i = sub i32 0, i32 %shift_read

]]></Node>
<StgValue><ssdm name="sub_i_i_i_i"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:47 %tmp_14 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %cutoff, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:48 %tmp_15 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %cutoff, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:49 %tmp_16 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %cutoff, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:50 %tmp_17 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %cutoff, i32 4, i32 31

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:51 %tmp_18 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %cutoff, i32 5, i32 31

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="1" op_69_bw="32" op_70_bw="32" op_71_bw="27" op_72_bw="32" op_73_bw="28" op_74_bw="29" op_75_bw="30" op_76_bw="31" op_77_bw="7" op_78_bw="8" op_79_bw="8" op_80_bw="8" op_81_bw="8" op_82_bw="8" op_83_bw="8" op_84_bw="8" op_85_bw="8" op_86_bw="8" op_87_bw="8" op_88_bw="8" op_89_bw="8" op_90_bw="8" op_91_bw="8" op_92_bw="8" op_93_bw="8" op_94_bw="8" op_95_bw="8" op_96_bw="8" op_97_bw="8" op_98_bw="8" op_99_bw="8" op_100_bw="8" op_101_bw="8" op_102_bw="8" op_103_bw="8" op_104_bw="8" op_105_bw="8" op_106_bw="8" op_107_bw="8" op_108_bw="8">
<![CDATA[
entry:52 %call_ln163 = call void @IDCT8B32_Pipeline_VITIS_LOOP_73_1, i32 %dst_0, i32 %dst_31, i32 %dst_30, i32 %dst_29, i32 %dst_28, i32 %dst_27, i32 %dst_26, i32 %dst_25, i32 %dst_24, i32 %dst_23, i32 %dst_22, i32 %dst_21, i32 %dst_20, i32 %dst_19, i32 %dst_18, i32 %dst_17, i32 %dst_16, i32 %dst_15, i32 %dst_14, i32 %dst_13, i32 %dst_12, i32 %dst_11, i32 %dst_10, i32 %dst_9, i32 %dst_8, i32 %dst_7, i32 %dst_6, i32 %dst_5, i32 %dst_4, i32 %dst_3, i32 %dst_2, i32 %dst_1, i32 %src_0_val_read, i32 %src_1_val_read, i32 %src_2_val_read, i32 %src_3_val_read, i32 %src_4_val_read, i32 %src_5_val_read, i32 %src_6_val_read, i32 %src_7_val_read, i32 %src_8_val_read, i32 %src_9_val_read, i32 %src_10_val_read, i32 %src_11_val_read, i32 %src_12_val_read, i32 %src_13_val_read, i32 %src_14_val_read, i32 %src_15_val_read, i32 %src_16_val_read, i32 %src_17_val_read, i32 %src_18_val_read, i32 %src_19_val_read, i32 %src_20_val_read, i32 %src_21_val_read, i32 %src_22_val_read, i32 %src_23_val_read, i32 %src_24_val_read, i32 %src_25_val_read, i32 %src_26_val_read, i32 %src_27_val_read, i32 %src_28_val_read, i32 %src_29_val_read, i32 %src_30_val_read, i32 %src_31_val_read, i32 %rndFactor_4, i32 %sub_i_i_i_i, i32 %shift_read, i1 %tmp_13, i32 %oMin_read, i32 %oMax_read, i27 %tmp_18, i32 %cutoff, i28 %tmp_17, i29 %tmp_16, i30 %tmp_15, i31 %tmp_14, i7 %p_ZL8idct8_32_0, i8 %p_ZL8idct8_32_1, i8 %p_ZL8idct8_32_2, i8 %p_ZL8idct8_32_3, i8 %p_ZL8idct8_32_4, i8 %p_ZL8idct8_32_5, i8 %p_ZL8idct8_32_6, i8 %p_ZL8idct8_32_7, i8 %p_ZL8idct8_32_8, i8 %p_ZL8idct8_32_9, i8 %p_ZL8idct8_32_10, i8 %p_ZL8idct8_32_11, i8 %p_ZL8idct8_32_12, i8 %p_ZL8idct8_32_13, i8 %p_ZL8idct8_32_14, i8 %p_ZL8idct8_32_15, i8 %p_ZL8idct8_32_16, i8 %p_ZL8idct8_32_17, i8 %p_ZL8idct8_32_18, i8 %p_ZL8idct8_32_19, i8 %p_ZL8idct8_32_20, i8 %p_ZL8idct8_32_21, i8 %p_ZL8idct8_32_22, i8 %p_ZL8idct8_32_23, i8 %p_ZL8idct8_32_24, i8 %p_ZL8idct8_32_25, i8 %p_ZL8idct8_32_26, i8 %p_ZL8idct8_32_27, i8 %p_ZL8idct8_32_28, i8 %p_ZL8idct8_32_29, i8 %p_ZL8idct8_32_30, i8 %p_ZL8idct8_32_31

]]></Node>
<StgValue><ssdm name="call_ln163"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="57" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="1" op_69_bw="32" op_70_bw="32" op_71_bw="27" op_72_bw="32" op_73_bw="28" op_74_bw="29" op_75_bw="30" op_76_bw="31" op_77_bw="7" op_78_bw="8" op_79_bw="8" op_80_bw="8" op_81_bw="8" op_82_bw="8" op_83_bw="8" op_84_bw="8" op_85_bw="8" op_86_bw="8" op_87_bw="8" op_88_bw="8" op_89_bw="8" op_90_bw="8" op_91_bw="8" op_92_bw="8" op_93_bw="8" op_94_bw="8" op_95_bw="8" op_96_bw="8" op_97_bw="8" op_98_bw="8" op_99_bw="8" op_100_bw="8" op_101_bw="8" op_102_bw="8" op_103_bw="8" op_104_bw="8" op_105_bw="8" op_106_bw="8" op_107_bw="8" op_108_bw="8">
<![CDATA[
entry:52 %call_ln163 = call void @IDCT8B32_Pipeline_VITIS_LOOP_73_1, i32 %dst_0, i32 %dst_31, i32 %dst_30, i32 %dst_29, i32 %dst_28, i32 %dst_27, i32 %dst_26, i32 %dst_25, i32 %dst_24, i32 %dst_23, i32 %dst_22, i32 %dst_21, i32 %dst_20, i32 %dst_19, i32 %dst_18, i32 %dst_17, i32 %dst_16, i32 %dst_15, i32 %dst_14, i32 %dst_13, i32 %dst_12, i32 %dst_11, i32 %dst_10, i32 %dst_9, i32 %dst_8, i32 %dst_7, i32 %dst_6, i32 %dst_5, i32 %dst_4, i32 %dst_3, i32 %dst_2, i32 %dst_1, i32 %src_0_val_read, i32 %src_1_val_read, i32 %src_2_val_read, i32 %src_3_val_read, i32 %src_4_val_read, i32 %src_5_val_read, i32 %src_6_val_read, i32 %src_7_val_read, i32 %src_8_val_read, i32 %src_9_val_read, i32 %src_10_val_read, i32 %src_11_val_read, i32 %src_12_val_read, i32 %src_13_val_read, i32 %src_14_val_read, i32 %src_15_val_read, i32 %src_16_val_read, i32 %src_17_val_read, i32 %src_18_val_read, i32 %src_19_val_read, i32 %src_20_val_read, i32 %src_21_val_read, i32 %src_22_val_read, i32 %src_23_val_read, i32 %src_24_val_read, i32 %src_25_val_read, i32 %src_26_val_read, i32 %src_27_val_read, i32 %src_28_val_read, i32 %src_29_val_read, i32 %src_30_val_read, i32 %src_31_val_read, i32 %rndFactor_4, i32 %sub_i_i_i_i, i32 %shift_read, i1 %tmp_13, i32 %oMin_read, i32 %oMax_read, i27 %tmp_18, i32 %cutoff, i28 %tmp_17, i29 %tmp_16, i30 %tmp_15, i31 %tmp_14, i7 %p_ZL8idct8_32_0, i8 %p_ZL8idct8_32_1, i8 %p_ZL8idct8_32_2, i8 %p_ZL8idct8_32_3, i8 %p_ZL8idct8_32_4, i8 %p_ZL8idct8_32_5, i8 %p_ZL8idct8_32_6, i8 %p_ZL8idct8_32_7, i8 %p_ZL8idct8_32_8, i8 %p_ZL8idct8_32_9, i8 %p_ZL8idct8_32_10, i8 %p_ZL8idct8_32_11, i8 %p_ZL8idct8_32_12, i8 %p_ZL8idct8_32_13, i8 %p_ZL8idct8_32_14, i8 %p_ZL8idct8_32_15, i8 %p_ZL8idct8_32_16, i8 %p_ZL8idct8_32_17, i8 %p_ZL8idct8_32_18, i8 %p_ZL8idct8_32_19, i8 %p_ZL8idct8_32_20, i8 %p_ZL8idct8_32_21, i8 %p_ZL8idct8_32_22, i8 %p_ZL8idct8_32_23, i8 %p_ZL8idct8_32_24, i8 %p_ZL8idct8_32_25, i8 %p_ZL8idct8_32_26, i8 %p_ZL8idct8_32_27, i8 %p_ZL8idct8_32_28, i8 %p_ZL8idct8_32_29, i8 %p_ZL8idct8_32_30, i8 %p_ZL8idct8_32_31

]]></Node>
<StgValue><ssdm name="call_ln163"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0">
<![CDATA[
entry:53 %ret_ln242 = ret

]]></Node>
<StgValue><ssdm name="ret_ln242"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
