Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Jan  1 19:04:22 2022
| Host         : DESKTOP-H1KDTUU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (64)
5. checking no_input_delay (3)
6. checking no_output_delay (1)
7. checking multiple_clock (2879)
8. checking generated_clocks (0)
9. checking loops (37)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There are 25 register/latch pins with no clock driven by root clock pin: i_spi_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (64)
-------------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (2879)
---------------------------------
 There are 2879 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (37)
----------------------
 There are 37 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     40.762        0.000                      0                 6853        0.059        0.000                      0                 6853        3.000        0.000                       0                  2885  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
i_clk_100mhz              {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0      {0.000 25.000}       50.000          20.000          
  o_clk_5mhz_clk_wiz_0    {0.000 100.000}      200.000         5.000           
sys_clk_pin               {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0_1    {0.000 25.000}       50.000          20.000          
  o_clk_5mhz_clk_wiz_0_1  {0.000 100.000}      200.000         5.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk_100mhz                                                                                                                                                                3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                       47.845        0.000                       0                     3  
  o_clk_5mhz_clk_wiz_0         40.762        0.000                      0                 6618        0.059        0.000                      0                 6618       13.360        0.000                       0                  2881  
sys_clk_pin                                                                                                                                                                 3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0_1                                                                                                                                                     47.845        0.000                       0                     3  
  o_clk_5mhz_clk_wiz_0_1       40.790        0.000                      0                 6618        0.088        0.000                      0                 6618       13.360        0.000                       0                  2881  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
o_clk_5mhz_clk_wiz_0_1  o_clk_5mhz_clk_wiz_0         40.762        0.000                      0                 6618        0.059        0.000                      0                 6618  
o_clk_5mhz_clk_wiz_0    o_clk_5mhz_clk_wiz_0_1       40.762        0.000                      0                 6618        0.059        0.000                      0                 6618  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group              From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              ----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**       o_clk_5mhz_clk_wiz_0    o_clk_5mhz_clk_wiz_0         90.733        0.000                      0                  235        1.149        0.000                      0                  235  
**async_default**       o_clk_5mhz_clk_wiz_0_1  o_clk_5mhz_clk_wiz_0         90.733        0.000                      0                  235        0.832        0.000                      0                  235  
**async_default**       o_clk_5mhz_clk_wiz_0    o_clk_5mhz_clk_wiz_0_1       90.733        0.000                      0                  235        0.832        0.000                      0                  235  
**async_default**       o_clk_5mhz_clk_wiz_0_1  o_clk_5mhz_clk_wiz_0_1       90.761        0.000                      0                  235        1.149        0.000                      0                  235  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk_100mhz
  To Clock:  i_clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       40.762ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.762ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        58.141ns  (logic 9.845ns (16.933%)  route 48.296ns (83.067%))
  Logic Levels:           56  (LUT2=6 LUT3=4 LUT4=11 LUT5=4 LUT6=31)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 198.546 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.753ns = ( 99.247 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    99.247    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X63Y26         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.459    99.706 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=147, routed)         1.941   101.647    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[2]
    SLICE_X60Y17         LUT4 (Prop_lut4_I1_O)        0.146   101.793 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_90/O
                         net (fo=9, routed)           2.271   104.065    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.328   104.393 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25/O
                         net (fo=1, routed)           0.433   104.826    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25_n_2
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.124   104.950 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19/O
                         net (fo=1, routed)           0.924   105.873    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19_n_2
    SLICE_X67Y23         LUT6 (Prop_lut6_I5_O)        0.124   105.997 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.307   106.304    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X67Y22         LUT6 (Prop_lut6_I5_O)        0.124   106.428 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.535   106.963    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X70Y27         LUT4 (Prop_lut4_I0_O)        0.124   107.087 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.467   107.554    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X64Y27         LUT5 (Prop_lut5_I4_O)        0.124   107.678 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.576   108.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X61Y28         LUT4 (Prop_lut4_I3_O)        0.124   108.378 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.652   109.030    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X61Y29         LUT6 (Prop_lut6_I1_O)        0.124   109.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.938   110.091    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y32         LUT6 (Prop_lut6_I3_O)        0.124   110.215 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.651   110.866    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.124   110.990 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.491   111.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X62Y24         LUT6 (Prop_lut6_I5_O)        0.124   111.606 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.671   112.277    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X66Y25         LUT6 (Prop_lut6_I0_O)        0.124   112.401 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.810   113.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.119   113.330 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           1.076   114.406    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.332   114.738 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.303   115.041    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.124   115.165 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         0.695   115.860    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X62Y37         LUT6 (Prop_lut6_I3_O)        0.124   115.984 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.312   116.296    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X62Y36         LUT6 (Prop_lut6_I0_O)        0.124   116.420 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.652   117.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X66Y29         LUT6 (Prop_lut6_I2_O)        0.124   117.195 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.171   117.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X66Y29         LUT5 (Prop_lut5_I2_O)        0.124   117.490 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.535   118.025    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   118.149 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.833   118.982    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X63Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.106 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.512   119.618    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X64Y33         LUT2 (Prop_lut2_I0_O)        0.124   119.742 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          1.128   120.870    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X63Y45         LUT6 (Prop_lut6_I0_O)        0.124   120.994 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.794   121.788    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124   121.912 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.056   122.968    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.118   123.086 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.732   123.817    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.352   124.169 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.879   125.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X73Y27         LUT4 (Prop_lut4_I2_O)        0.320   125.368 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.711   126.080    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X65Y27         LUT6 (Prop_lut6_I3_O)        0.353   126.433 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.871   127.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X64Y32         LUT2 (Prop_lut2_I0_O)        0.150   127.453 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.531   127.984    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.332   128.316 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.263   128.579    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.124   128.703 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.439   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X63Y36         LUT2 (Prop_lut2_I0_O)        0.124   129.266 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.909   130.175    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.124   130.299 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.043   131.342    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.124   131.466 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.064   132.530    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.150   132.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.563   133.243    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.328   133.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.660   134.230    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X70Y29         LUT6 (Prop_lut6_I3_O)        0.124   134.354 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.679   135.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X66Y28         LUT6 (Prop_lut6_I3_O)        0.124   135.157 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          0.746   135.903    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X64Y31         LUT6 (Prop_lut6_I2_O)        0.124   136.027 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.590   136.617    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124   136.741 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.949   137.691    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.124   137.815 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.575   138.389    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X66Y27         LUT2 (Prop_lut2_I1_O)        0.116   138.505 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.452   138.958    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X66Y27         LUT6 (Prop_lut6_I0_O)        0.328   139.286 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           1.037   140.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.150   140.473 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.321   141.793    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.352   142.145 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.307   142.452    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.348   142.800 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          3.182   145.982    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X56Y76         LUT5 (Prop_lut5_I4_O)        0.124   146.106 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           1.920   148.026    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X62Y44         LUT6 (Prop_lut6_I2_O)        0.124   148.150 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.652   148.802    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X62Y35         LUT6 (Prop_lut6_I0_O)        0.124   148.926 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.833   149.759    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X67Y29         LUT4 (Prop_lut4_I2_O)        0.150   149.909 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[2]_i_3__0/O
                         net (fo=2, routed)           0.971   150.879    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_2
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.326   151.205 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.736   151.941    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][0]
    SLICE_X67Y29         LUT5 (Prop_lut5_I1_O)        0.124   152.065 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.431   152.496    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[2][0]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   152.620 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_9/O
                         net (fo=3, routed)           0.727   153.347    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X58Y31         LUT6 (Prop_lut6_I0_O)        0.124   153.471 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_26/O
                         net (fo=1, routed)           0.171   153.642    debuggerTop/values/w_nes_ram_address[10]
    SLICE_X58Y31         LUT6 (Prop_lut6_I1_O)        0.124   153.766 r  debuggerTop/values/blockRam_i_7/O
                         net (fo=16, routed)          3.622   157.388    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y10         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.567   198.546    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   199.034    
                         clock uncertainty           -0.318   198.716    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.150    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.150    
                         arrival time                        -157.388    
  -------------------------------------------------------------------
                         slack                                 40.762    

Slack (MET) :             41.099ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        57.803ns  (logic 9.845ns (17.032%)  route 47.958ns (82.968%))
  Logic Levels:           56  (LUT2=6 LUT3=4 LUT4=11 LUT5=4 LUT6=31)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 198.545 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.753ns = ( 99.247 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    99.247    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X63Y26         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.459    99.706 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=147, routed)         1.941   101.647    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[2]
    SLICE_X60Y17         LUT4 (Prop_lut4_I1_O)        0.146   101.793 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_90/O
                         net (fo=9, routed)           2.271   104.065    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.328   104.393 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25/O
                         net (fo=1, routed)           0.433   104.826    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25_n_2
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.124   104.950 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19/O
                         net (fo=1, routed)           0.924   105.873    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19_n_2
    SLICE_X67Y23         LUT6 (Prop_lut6_I5_O)        0.124   105.997 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.307   106.304    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X67Y22         LUT6 (Prop_lut6_I5_O)        0.124   106.428 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.535   106.963    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X70Y27         LUT4 (Prop_lut4_I0_O)        0.124   107.087 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.467   107.554    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X64Y27         LUT5 (Prop_lut5_I4_O)        0.124   107.678 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.576   108.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X61Y28         LUT4 (Prop_lut4_I3_O)        0.124   108.378 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.652   109.030    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X61Y29         LUT6 (Prop_lut6_I1_O)        0.124   109.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.938   110.091    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y32         LUT6 (Prop_lut6_I3_O)        0.124   110.215 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.651   110.866    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.124   110.990 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.491   111.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X62Y24         LUT6 (Prop_lut6_I5_O)        0.124   111.606 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.671   112.277    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X66Y25         LUT6 (Prop_lut6_I0_O)        0.124   112.401 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.810   113.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.119   113.330 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           1.076   114.406    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.332   114.738 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.303   115.041    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.124   115.165 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         0.695   115.860    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X62Y37         LUT6 (Prop_lut6_I3_O)        0.124   115.984 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.312   116.296    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X62Y36         LUT6 (Prop_lut6_I0_O)        0.124   116.420 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.652   117.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X66Y29         LUT6 (Prop_lut6_I2_O)        0.124   117.195 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.171   117.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X66Y29         LUT5 (Prop_lut5_I2_O)        0.124   117.490 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.535   118.025    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   118.149 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.833   118.982    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X63Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.106 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.512   119.618    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X64Y33         LUT2 (Prop_lut2_I0_O)        0.124   119.742 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          1.128   120.870    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X63Y45         LUT6 (Prop_lut6_I0_O)        0.124   120.994 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.794   121.788    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124   121.912 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.056   122.968    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.118   123.086 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.732   123.817    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.352   124.169 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.879   125.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X73Y27         LUT4 (Prop_lut4_I2_O)        0.320   125.368 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.711   126.080    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X65Y27         LUT6 (Prop_lut6_I3_O)        0.353   126.433 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.871   127.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X64Y32         LUT2 (Prop_lut2_I0_O)        0.150   127.453 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.531   127.984    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.332   128.316 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.263   128.579    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.124   128.703 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.439   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X63Y36         LUT2 (Prop_lut2_I0_O)        0.124   129.266 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.909   130.175    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.124   130.299 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.043   131.342    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.124   131.466 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.064   132.530    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.150   132.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.563   133.243    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.328   133.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.660   134.230    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X70Y29         LUT6 (Prop_lut6_I3_O)        0.124   134.354 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.679   135.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X66Y28         LUT6 (Prop_lut6_I3_O)        0.124   135.157 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          0.746   135.903    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X64Y31         LUT6 (Prop_lut6_I2_O)        0.124   136.027 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.590   136.617    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124   136.741 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.949   137.691    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.124   137.815 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.575   138.389    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X66Y27         LUT2 (Prop_lut2_I1_O)        0.116   138.505 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.452   138.958    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X66Y27         LUT6 (Prop_lut6_I0_O)        0.328   139.286 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           1.037   140.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.150   140.473 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.321   141.793    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.352   142.145 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.307   142.452    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.348   142.800 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          3.182   145.982    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X56Y76         LUT5 (Prop_lut5_I4_O)        0.124   146.106 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           1.920   148.026    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X62Y44         LUT6 (Prop_lut6_I2_O)        0.124   148.150 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.652   148.802    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X62Y35         LUT6 (Prop_lut6_I0_O)        0.124   148.926 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.833   149.759    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X67Y29         LUT4 (Prop_lut4_I2_O)        0.150   149.909 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[2]_i_3__0/O
                         net (fo=2, routed)           0.971   150.879    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_2
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.326   151.205 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.736   151.941    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][0]
    SLICE_X67Y29         LUT5 (Prop_lut5_I1_O)        0.124   152.065 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.431   152.496    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[2][0]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   152.620 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_9/O
                         net (fo=3, routed)           0.727   153.347    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X58Y31         LUT6 (Prop_lut6_I0_O)        0.124   153.471 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_26/O
                         net (fo=1, routed)           0.171   153.642    debuggerTop/values/w_nes_ram_address[10]
    SLICE_X58Y31         LUT6 (Prop_lut6_I1_O)        0.124   153.766 r  debuggerTop/values/blockRam_i_7/O
                         net (fo=16, routed)          3.284   157.050    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.566   198.545    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   199.033    
                         clock uncertainty           -0.318   198.715    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.149    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.149    
                         arrival time                        -157.050    
  -------------------------------------------------------------------
                         slack                                 41.099    

Slack (MET) :             41.179ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        57.497ns  (logic 9.874ns (17.173%)  route 47.623ns (82.827%))
  Logic Levels:           56  (LUT2=6 LUT3=4 LUT4=11 LUT5=5 LUT6=30)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 198.526 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.753ns = ( 99.247 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    99.247    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X63Y26         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.459    99.706 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=147, routed)         1.941   101.647    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[2]
    SLICE_X60Y17         LUT4 (Prop_lut4_I1_O)        0.146   101.793 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_90/O
                         net (fo=9, routed)           2.271   104.065    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.328   104.393 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25/O
                         net (fo=1, routed)           0.433   104.826    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25_n_2
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.124   104.950 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19/O
                         net (fo=1, routed)           0.924   105.873    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19_n_2
    SLICE_X67Y23         LUT6 (Prop_lut6_I5_O)        0.124   105.997 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.307   106.304    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X67Y22         LUT6 (Prop_lut6_I5_O)        0.124   106.428 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.535   106.963    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X70Y27         LUT4 (Prop_lut4_I0_O)        0.124   107.087 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.467   107.554    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X64Y27         LUT5 (Prop_lut5_I4_O)        0.124   107.678 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.576   108.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X61Y28         LUT4 (Prop_lut4_I3_O)        0.124   108.378 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.652   109.030    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X61Y29         LUT6 (Prop_lut6_I1_O)        0.124   109.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.938   110.091    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y32         LUT6 (Prop_lut6_I3_O)        0.124   110.215 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.651   110.866    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.124   110.990 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.491   111.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X62Y24         LUT6 (Prop_lut6_I5_O)        0.124   111.606 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.671   112.277    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X66Y25         LUT6 (Prop_lut6_I0_O)        0.124   112.401 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.810   113.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.119   113.330 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           1.076   114.406    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.332   114.738 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.303   115.041    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.124   115.165 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         0.695   115.860    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X62Y37         LUT6 (Prop_lut6_I3_O)        0.124   115.984 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.312   116.296    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X62Y36         LUT6 (Prop_lut6_I0_O)        0.124   116.420 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.652   117.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X66Y29         LUT6 (Prop_lut6_I2_O)        0.124   117.195 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.171   117.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X66Y29         LUT5 (Prop_lut5_I2_O)        0.124   117.490 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.535   118.025    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   118.149 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.833   118.982    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X63Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.106 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.512   119.618    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X64Y33         LUT2 (Prop_lut2_I0_O)        0.124   119.742 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          1.128   120.870    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X63Y45         LUT6 (Prop_lut6_I0_O)        0.124   120.994 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.794   121.788    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124   121.912 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.056   122.968    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.118   123.086 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.732   123.817    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.352   124.169 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.879   125.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X73Y27         LUT4 (Prop_lut4_I2_O)        0.320   125.368 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.711   126.080    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X65Y27         LUT6 (Prop_lut6_I3_O)        0.353   126.433 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.871   127.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X64Y32         LUT2 (Prop_lut2_I0_O)        0.150   127.453 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.531   127.984    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.332   128.316 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.263   128.579    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.124   128.703 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.439   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X63Y36         LUT2 (Prop_lut2_I0_O)        0.124   129.266 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.909   130.175    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.124   130.299 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.043   131.342    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.124   131.466 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.064   132.530    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.150   132.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.563   133.243    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.328   133.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.660   134.230    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X70Y29         LUT6 (Prop_lut6_I3_O)        0.124   134.354 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.679   135.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X66Y28         LUT6 (Prop_lut6_I3_O)        0.124   135.157 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          0.746   135.903    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X64Y31         LUT6 (Prop_lut6_I2_O)        0.124   136.027 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.590   136.617    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124   136.741 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.949   137.691    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.124   137.815 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.575   138.389    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X66Y27         LUT2 (Prop_lut2_I1_O)        0.116   138.505 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.452   138.958    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X66Y27         LUT6 (Prop_lut6_I0_O)        0.328   139.286 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           1.037   140.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.150   140.473 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.321   141.793    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.352   142.145 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.307   142.452    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.348   142.800 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          3.182   145.982    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X56Y76         LUT5 (Prop_lut5_I4_O)        0.124   146.106 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           1.920   148.026    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X62Y44         LUT6 (Prop_lut6_I2_O)        0.124   148.150 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.652   148.802    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X62Y35         LUT6 (Prop_lut6_I0_O)        0.124   148.926 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.833   149.759    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X67Y29         LUT4 (Prop_lut4_I2_O)        0.150   149.909 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[2]_i_3__0/O
                         net (fo=2, routed)           0.971   150.879    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_2
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.326   151.205 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.736   151.941    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][0]
    SLICE_X67Y29         LUT5 (Prop_lut5_I1_O)        0.124   152.065 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.431   152.496    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[2][0]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   152.620 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_9/O
                         net (fo=3, routed)           0.776   153.397    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X58Y31         LUT6 (Prop_lut6_I4_O)        0.124   153.521 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_32__0/O
                         net (fo=1, routed)           0.590   154.110    debuggerTop/debugger/r_nes_data_reg[7]
    SLICE_X58Y32         LUT5 (Prop_lut5_I0_O)        0.153   154.263 r  debuggerTop/debugger/blockRam_i_7__0/O
                         net (fo=16, routed)          2.481   156.744    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X1Y16         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.547   198.526    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   199.014    
                         clock uncertainty           -0.318   198.696    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.773   197.923    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        197.923    
                         arrival time                        -156.745    
  -------------------------------------------------------------------
                         slack                                 41.179    

Slack (MET) :             41.204ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        57.656ns  (logic 9.874ns (17.126%)  route 47.782ns (82.874%))
  Logic Levels:           56  (LUT2=6 LUT3=4 LUT4=11 LUT5=5 LUT6=30)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 198.702 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.753ns = ( 99.247 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    99.247    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X63Y26         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.459    99.706 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=147, routed)         1.941   101.647    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[2]
    SLICE_X60Y17         LUT4 (Prop_lut4_I1_O)        0.146   101.793 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_90/O
                         net (fo=9, routed)           2.271   104.065    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.328   104.393 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25/O
                         net (fo=1, routed)           0.433   104.826    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25_n_2
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.124   104.950 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19/O
                         net (fo=1, routed)           0.924   105.873    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19_n_2
    SLICE_X67Y23         LUT6 (Prop_lut6_I5_O)        0.124   105.997 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.307   106.304    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X67Y22         LUT6 (Prop_lut6_I5_O)        0.124   106.428 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.535   106.963    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X70Y27         LUT4 (Prop_lut4_I0_O)        0.124   107.087 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.467   107.554    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X64Y27         LUT5 (Prop_lut5_I4_O)        0.124   107.678 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.576   108.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X61Y28         LUT4 (Prop_lut4_I3_O)        0.124   108.378 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.652   109.030    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X61Y29         LUT6 (Prop_lut6_I1_O)        0.124   109.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.938   110.091    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y32         LUT6 (Prop_lut6_I3_O)        0.124   110.215 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.651   110.866    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.124   110.990 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.491   111.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X62Y24         LUT6 (Prop_lut6_I5_O)        0.124   111.606 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.671   112.277    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X66Y25         LUT6 (Prop_lut6_I0_O)        0.124   112.401 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.810   113.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.119   113.330 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           1.076   114.406    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.332   114.738 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.303   115.041    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.124   115.165 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         0.695   115.860    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X62Y37         LUT6 (Prop_lut6_I3_O)        0.124   115.984 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.312   116.296    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X62Y36         LUT6 (Prop_lut6_I0_O)        0.124   116.420 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.652   117.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X66Y29         LUT6 (Prop_lut6_I2_O)        0.124   117.195 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.171   117.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X66Y29         LUT5 (Prop_lut5_I2_O)        0.124   117.490 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.535   118.025    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   118.149 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.833   118.982    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X63Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.106 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.512   119.618    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X64Y33         LUT2 (Prop_lut2_I0_O)        0.124   119.742 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          1.128   120.870    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X63Y45         LUT6 (Prop_lut6_I0_O)        0.124   120.994 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.794   121.788    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124   121.912 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.056   122.968    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.118   123.086 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.732   123.817    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.352   124.169 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.879   125.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X73Y27         LUT4 (Prop_lut4_I2_O)        0.320   125.368 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.711   126.080    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X65Y27         LUT6 (Prop_lut6_I3_O)        0.353   126.433 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.871   127.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X64Y32         LUT2 (Prop_lut2_I0_O)        0.150   127.453 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.531   127.984    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.332   128.316 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.263   128.579    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.124   128.703 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.439   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X63Y36         LUT2 (Prop_lut2_I0_O)        0.124   129.266 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.909   130.175    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.124   130.299 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.043   131.342    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.124   131.466 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.064   132.530    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.150   132.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.563   133.243    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.328   133.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.660   134.230    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X70Y29         LUT6 (Prop_lut6_I3_O)        0.124   134.354 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.679   135.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X66Y28         LUT6 (Prop_lut6_I3_O)        0.124   135.157 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          0.746   135.903    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X64Y31         LUT6 (Prop_lut6_I2_O)        0.124   136.027 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.590   136.617    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124   136.741 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.949   137.691    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.124   137.815 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.575   138.389    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X66Y27         LUT2 (Prop_lut2_I1_O)        0.116   138.505 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.452   138.958    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X66Y27         LUT6 (Prop_lut6_I0_O)        0.328   139.286 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           1.037   140.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.150   140.473 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.321   141.793    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.352   142.145 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.307   142.452    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.348   142.800 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          3.182   145.982    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X56Y76         LUT5 (Prop_lut5_I4_O)        0.124   146.106 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           1.920   148.026    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X62Y44         LUT6 (Prop_lut6_I2_O)        0.124   148.150 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.652   148.802    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X62Y35         LUT6 (Prop_lut6_I0_O)        0.124   148.926 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.833   149.759    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X67Y29         LUT4 (Prop_lut4_I2_O)        0.150   149.909 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[2]_i_3__0/O
                         net (fo=2, routed)           0.971   150.879    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_2
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.326   151.205 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.736   151.941    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][0]
    SLICE_X67Y29         LUT5 (Prop_lut5_I1_O)        0.124   152.065 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.431   152.496    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[2][0]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   152.620 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_9/O
                         net (fo=3, routed)           0.776   153.397    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X58Y31         LUT6 (Prop_lut6_I4_O)        0.124   153.521 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_32__0/O
                         net (fo=1, routed)           0.590   154.110    debuggerTop/debugger/r_nes_data_reg[7]
    SLICE_X58Y32         LUT5 (Prop_lut5_I0_O)        0.153   154.263 r  debuggerTop/debugger/blockRam_i_7__0/O
                         net (fo=16, routed)          2.640   156.903    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y5          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.722   198.702    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.496   199.198    
                         clock uncertainty           -0.318   198.880    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.773   198.107    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.107    
                         arrival time                        -156.903    
  -------------------------------------------------------------------
                         slack                                 41.204    

Slack (MET) :             41.512ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        57.159ns  (logic 9.874ns (17.275%)  route 47.285ns (82.725%))
  Logic Levels:           56  (LUT2=6 LUT3=4 LUT4=11 LUT5=5 LUT6=30)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 198.521 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.753ns = ( 99.247 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    99.247    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X63Y26         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.459    99.706 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=147, routed)         1.941   101.647    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[2]
    SLICE_X60Y17         LUT4 (Prop_lut4_I1_O)        0.146   101.793 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_90/O
                         net (fo=9, routed)           2.271   104.065    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.328   104.393 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25/O
                         net (fo=1, routed)           0.433   104.826    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25_n_2
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.124   104.950 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19/O
                         net (fo=1, routed)           0.924   105.873    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19_n_2
    SLICE_X67Y23         LUT6 (Prop_lut6_I5_O)        0.124   105.997 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.307   106.304    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X67Y22         LUT6 (Prop_lut6_I5_O)        0.124   106.428 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.535   106.963    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X70Y27         LUT4 (Prop_lut4_I0_O)        0.124   107.087 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.467   107.554    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X64Y27         LUT5 (Prop_lut5_I4_O)        0.124   107.678 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.576   108.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X61Y28         LUT4 (Prop_lut4_I3_O)        0.124   108.378 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.652   109.030    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X61Y29         LUT6 (Prop_lut6_I1_O)        0.124   109.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.938   110.091    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y32         LUT6 (Prop_lut6_I3_O)        0.124   110.215 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.651   110.866    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.124   110.990 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.491   111.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X62Y24         LUT6 (Prop_lut6_I5_O)        0.124   111.606 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.671   112.277    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X66Y25         LUT6 (Prop_lut6_I0_O)        0.124   112.401 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.810   113.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.119   113.330 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           1.076   114.406    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.332   114.738 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.303   115.041    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.124   115.165 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         0.695   115.860    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X62Y37         LUT6 (Prop_lut6_I3_O)        0.124   115.984 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.312   116.296    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X62Y36         LUT6 (Prop_lut6_I0_O)        0.124   116.420 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.652   117.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X66Y29         LUT6 (Prop_lut6_I2_O)        0.124   117.195 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.171   117.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X66Y29         LUT5 (Prop_lut5_I2_O)        0.124   117.490 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.535   118.025    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   118.149 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.833   118.982    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X63Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.106 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.512   119.618    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X64Y33         LUT2 (Prop_lut2_I0_O)        0.124   119.742 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          1.128   120.870    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X63Y45         LUT6 (Prop_lut6_I0_O)        0.124   120.994 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.794   121.788    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124   121.912 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.056   122.968    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.118   123.086 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.732   123.817    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.352   124.169 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.879   125.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X73Y27         LUT4 (Prop_lut4_I2_O)        0.320   125.368 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.711   126.080    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X65Y27         LUT6 (Prop_lut6_I3_O)        0.353   126.433 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.871   127.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X64Y32         LUT2 (Prop_lut2_I0_O)        0.150   127.453 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.531   127.984    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.332   128.316 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.263   128.579    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.124   128.703 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.439   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X63Y36         LUT2 (Prop_lut2_I0_O)        0.124   129.266 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.909   130.175    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.124   130.299 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.043   131.342    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.124   131.466 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.064   132.530    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.150   132.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.563   133.243    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.328   133.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.660   134.230    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X70Y29         LUT6 (Prop_lut6_I3_O)        0.124   134.354 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.679   135.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X66Y28         LUT6 (Prop_lut6_I3_O)        0.124   135.157 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          0.746   135.903    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X64Y31         LUT6 (Prop_lut6_I2_O)        0.124   136.027 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.590   136.617    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124   136.741 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.949   137.691    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.124   137.815 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.575   138.389    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X66Y27         LUT2 (Prop_lut2_I1_O)        0.116   138.505 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.452   138.958    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X66Y27         LUT6 (Prop_lut6_I0_O)        0.328   139.286 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           1.037   140.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.150   140.473 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.321   141.793    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.352   142.145 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.307   142.452    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.348   142.800 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          3.182   145.982    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X56Y76         LUT5 (Prop_lut5_I4_O)        0.124   146.106 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           1.920   148.026    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X62Y44         LUT6 (Prop_lut6_I2_O)        0.124   148.150 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.652   148.802    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X62Y35         LUT6 (Prop_lut6_I0_O)        0.124   148.926 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.833   149.759    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X67Y29         LUT4 (Prop_lut4_I2_O)        0.150   149.909 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[2]_i_3__0/O
                         net (fo=2, routed)           0.971   150.879    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_2
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.326   151.205 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.736   151.941    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][0]
    SLICE_X67Y29         LUT5 (Prop_lut5_I1_O)        0.124   152.065 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.431   152.496    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[2][0]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   152.620 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_9/O
                         net (fo=3, routed)           0.776   153.397    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X58Y31         LUT6 (Prop_lut6_I4_O)        0.124   153.521 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_32__0/O
                         net (fo=1, routed)           0.590   154.110    debuggerTop/debugger/r_nes_data_reg[7]
    SLICE_X58Y32         LUT5 (Prop_lut5_I0_O)        0.153   154.263 r  debuggerTop/debugger/blockRam_i_7__0/O
                         net (fo=16, routed)          2.143   156.406    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X1Y15         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.542   198.521    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   199.009    
                         clock uncertainty           -0.318   198.691    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.773   197.918    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        197.918    
                         arrival time                        -156.407    
  -------------------------------------------------------------------
                         slack                                 41.512    

Slack (MET) :             41.528ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        57.356ns  (logic 9.845ns (17.165%)  route 47.511ns (82.835%))
  Logic Levels:           56  (LUT2=6 LUT3=4 LUT4=11 LUT5=4 LUT6=31)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 198.528 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.753ns = ( 99.247 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    99.247    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X63Y26         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.459    99.706 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=147, routed)         1.941   101.647    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[2]
    SLICE_X60Y17         LUT4 (Prop_lut4_I1_O)        0.146   101.793 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_90/O
                         net (fo=9, routed)           2.271   104.065    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.328   104.393 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25/O
                         net (fo=1, routed)           0.433   104.826    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25_n_2
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.124   104.950 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19/O
                         net (fo=1, routed)           0.924   105.873    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19_n_2
    SLICE_X67Y23         LUT6 (Prop_lut6_I5_O)        0.124   105.997 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.307   106.304    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X67Y22         LUT6 (Prop_lut6_I5_O)        0.124   106.428 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.535   106.963    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X70Y27         LUT4 (Prop_lut4_I0_O)        0.124   107.087 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.467   107.554    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X64Y27         LUT5 (Prop_lut5_I4_O)        0.124   107.678 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.576   108.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X61Y28         LUT4 (Prop_lut4_I3_O)        0.124   108.378 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.652   109.030    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X61Y29         LUT6 (Prop_lut6_I1_O)        0.124   109.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.938   110.091    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y32         LUT6 (Prop_lut6_I3_O)        0.124   110.215 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.651   110.866    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.124   110.990 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.491   111.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X62Y24         LUT6 (Prop_lut6_I5_O)        0.124   111.606 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.671   112.277    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X66Y25         LUT6 (Prop_lut6_I0_O)        0.124   112.401 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.810   113.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.119   113.330 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           1.076   114.406    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.332   114.738 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.303   115.041    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.124   115.165 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         0.695   115.860    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X62Y37         LUT6 (Prop_lut6_I3_O)        0.124   115.984 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.312   116.296    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X62Y36         LUT6 (Prop_lut6_I0_O)        0.124   116.420 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.652   117.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X66Y29         LUT6 (Prop_lut6_I2_O)        0.124   117.195 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.171   117.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X66Y29         LUT5 (Prop_lut5_I2_O)        0.124   117.490 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.535   118.025    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   118.149 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.833   118.982    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X63Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.106 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.512   119.618    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X64Y33         LUT2 (Prop_lut2_I0_O)        0.124   119.742 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          1.128   120.870    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X63Y45         LUT6 (Prop_lut6_I0_O)        0.124   120.994 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.794   121.788    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124   121.912 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.056   122.968    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.118   123.086 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.732   123.817    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.352   124.169 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.879   125.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X73Y27         LUT4 (Prop_lut4_I2_O)        0.320   125.368 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.711   126.080    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X65Y27         LUT6 (Prop_lut6_I3_O)        0.353   126.433 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.871   127.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X64Y32         LUT2 (Prop_lut2_I0_O)        0.150   127.453 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.531   127.984    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.332   128.316 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.263   128.579    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.124   128.703 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.439   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X63Y36         LUT2 (Prop_lut2_I0_O)        0.124   129.266 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.909   130.175    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.124   130.299 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.043   131.342    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.124   131.466 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.064   132.530    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.150   132.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.563   133.243    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.328   133.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.660   134.230    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X70Y29         LUT6 (Prop_lut6_I3_O)        0.124   134.354 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.679   135.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X66Y28         LUT6 (Prop_lut6_I3_O)        0.124   135.157 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          0.746   135.903    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X64Y31         LUT6 (Prop_lut6_I2_O)        0.124   136.027 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.590   136.617    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124   136.741 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.949   137.691    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.124   137.815 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.575   138.389    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X66Y27         LUT2 (Prop_lut2_I1_O)        0.116   138.505 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.452   138.958    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X66Y27         LUT6 (Prop_lut6_I0_O)        0.328   139.286 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           1.037   140.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.150   140.473 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.321   141.793    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.352   142.145 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.307   142.452    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.348   142.800 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          3.182   145.982    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X56Y76         LUT5 (Prop_lut5_I4_O)        0.124   146.106 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           1.920   148.026    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X62Y44         LUT6 (Prop_lut6_I2_O)        0.124   148.150 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.652   148.802    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X62Y35         LUT6 (Prop_lut6_I0_O)        0.124   148.926 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.833   149.759    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X67Y29         LUT4 (Prop_lut4_I2_O)        0.150   149.909 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[2]_i_3__0/O
                         net (fo=2, routed)           0.971   150.879    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_2
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.326   151.205 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.736   151.941    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][0]
    SLICE_X67Y29         LUT5 (Prop_lut5_I1_O)        0.124   152.065 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.431   152.496    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[2][0]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   152.620 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_9/O
                         net (fo=3, routed)           0.727   153.347    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X58Y31         LUT6 (Prop_lut6_I0_O)        0.124   153.471 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_26/O
                         net (fo=1, routed)           0.171   153.642    debuggerTop/values/w_nes_ram_address[10]
    SLICE_X58Y31         LUT6 (Prop_lut6_I1_O)        0.124   153.766 r  debuggerTop/values/blockRam_i_7/O
                         net (fo=16, routed)          2.838   156.604    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X1Y12         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.549   198.528    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   199.016    
                         clock uncertainty           -0.318   198.698    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.132    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.132    
                         arrival time                        -156.604    
  -------------------------------------------------------------------
                         slack                                 41.528    

Slack (MET) :             41.539ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        57.318ns  (logic 9.874ns (17.227%)  route 47.444ns (82.773%))
  Logic Levels:           56  (LUT2=6 LUT3=4 LUT4=11 LUT5=5 LUT6=30)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 198.699 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.753ns = ( 99.247 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    99.247    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X63Y26         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.459    99.706 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=147, routed)         1.941   101.647    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[2]
    SLICE_X60Y17         LUT4 (Prop_lut4_I1_O)        0.146   101.793 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_90/O
                         net (fo=9, routed)           2.271   104.065    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.328   104.393 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25/O
                         net (fo=1, routed)           0.433   104.826    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25_n_2
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.124   104.950 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19/O
                         net (fo=1, routed)           0.924   105.873    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19_n_2
    SLICE_X67Y23         LUT6 (Prop_lut6_I5_O)        0.124   105.997 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.307   106.304    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X67Y22         LUT6 (Prop_lut6_I5_O)        0.124   106.428 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.535   106.963    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X70Y27         LUT4 (Prop_lut4_I0_O)        0.124   107.087 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.467   107.554    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X64Y27         LUT5 (Prop_lut5_I4_O)        0.124   107.678 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.576   108.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X61Y28         LUT4 (Prop_lut4_I3_O)        0.124   108.378 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.652   109.030    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X61Y29         LUT6 (Prop_lut6_I1_O)        0.124   109.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.938   110.091    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y32         LUT6 (Prop_lut6_I3_O)        0.124   110.215 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.651   110.866    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.124   110.990 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.491   111.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X62Y24         LUT6 (Prop_lut6_I5_O)        0.124   111.606 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.671   112.277    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X66Y25         LUT6 (Prop_lut6_I0_O)        0.124   112.401 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.810   113.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.119   113.330 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           1.076   114.406    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.332   114.738 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.303   115.041    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.124   115.165 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         0.695   115.860    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X62Y37         LUT6 (Prop_lut6_I3_O)        0.124   115.984 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.312   116.296    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X62Y36         LUT6 (Prop_lut6_I0_O)        0.124   116.420 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.652   117.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X66Y29         LUT6 (Prop_lut6_I2_O)        0.124   117.195 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.171   117.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X66Y29         LUT5 (Prop_lut5_I2_O)        0.124   117.490 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.535   118.025    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   118.149 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.833   118.982    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X63Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.106 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.512   119.618    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X64Y33         LUT2 (Prop_lut2_I0_O)        0.124   119.742 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          1.128   120.870    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X63Y45         LUT6 (Prop_lut6_I0_O)        0.124   120.994 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.794   121.788    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124   121.912 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.056   122.968    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.118   123.086 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.732   123.817    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.352   124.169 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.879   125.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X73Y27         LUT4 (Prop_lut4_I2_O)        0.320   125.368 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.711   126.080    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X65Y27         LUT6 (Prop_lut6_I3_O)        0.353   126.433 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.871   127.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X64Y32         LUT2 (Prop_lut2_I0_O)        0.150   127.453 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.531   127.984    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.332   128.316 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.263   128.579    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.124   128.703 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.439   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X63Y36         LUT2 (Prop_lut2_I0_O)        0.124   129.266 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.909   130.175    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.124   130.299 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.043   131.342    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.124   131.466 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.064   132.530    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.150   132.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.563   133.243    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.328   133.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.660   134.230    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X70Y29         LUT6 (Prop_lut6_I3_O)        0.124   134.354 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.679   135.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X66Y28         LUT6 (Prop_lut6_I3_O)        0.124   135.157 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          0.746   135.903    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X64Y31         LUT6 (Prop_lut6_I2_O)        0.124   136.027 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.590   136.617    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124   136.741 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.949   137.691    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.124   137.815 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.575   138.389    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X66Y27         LUT2 (Prop_lut2_I1_O)        0.116   138.505 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.452   138.958    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X66Y27         LUT6 (Prop_lut6_I0_O)        0.328   139.286 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           1.037   140.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.150   140.473 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.321   141.793    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.352   142.145 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.307   142.452    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.348   142.800 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          3.182   145.982    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X56Y76         LUT5 (Prop_lut5_I4_O)        0.124   146.106 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           1.920   148.026    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X62Y44         LUT6 (Prop_lut6_I2_O)        0.124   148.150 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.652   148.802    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X62Y35         LUT6 (Prop_lut6_I0_O)        0.124   148.926 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.833   149.759    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X67Y29         LUT4 (Prop_lut4_I2_O)        0.150   149.909 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[2]_i_3__0/O
                         net (fo=2, routed)           0.971   150.879    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_2
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.326   151.205 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.736   151.941    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][0]
    SLICE_X67Y29         LUT5 (Prop_lut5_I1_O)        0.124   152.065 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.431   152.496    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[2][0]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   152.620 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_9/O
                         net (fo=3, routed)           0.776   153.397    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X58Y31         LUT6 (Prop_lut6_I4_O)        0.124   153.521 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_32__0/O
                         net (fo=1, routed)           0.590   154.110    debuggerTop/debugger/r_nes_data_reg[7]
    SLICE_X58Y32         LUT5 (Prop_lut5_I0_O)        0.153   154.263 r  debuggerTop/debugger/blockRam_i_7__0/O
                         net (fo=16, routed)          2.302   156.565    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y4          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.719   198.699    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.496   199.195    
                         clock uncertainty           -0.318   198.877    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.773   198.104    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.104    
                         arrival time                        -156.565    
  -------------------------------------------------------------------
                         slack                                 41.539    

Slack (MET) :             41.617ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        57.258ns  (logic 9.845ns (17.194%)  route 47.413ns (82.806%))
  Logic Levels:           56  (LUT2=6 LUT3=4 LUT4=11 LUT5=4 LUT6=31)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 198.518 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.753ns = ( 99.247 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    99.247    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X63Y26         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.459    99.706 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=147, routed)         1.941   101.647    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[2]
    SLICE_X60Y17         LUT4 (Prop_lut4_I1_O)        0.146   101.793 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_90/O
                         net (fo=9, routed)           2.271   104.065    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.328   104.393 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25/O
                         net (fo=1, routed)           0.433   104.826    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25_n_2
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.124   104.950 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19/O
                         net (fo=1, routed)           0.924   105.873    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19_n_2
    SLICE_X67Y23         LUT6 (Prop_lut6_I5_O)        0.124   105.997 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.307   106.304    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X67Y22         LUT6 (Prop_lut6_I5_O)        0.124   106.428 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.535   106.963    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X70Y27         LUT4 (Prop_lut4_I0_O)        0.124   107.087 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.467   107.554    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X64Y27         LUT5 (Prop_lut5_I4_O)        0.124   107.678 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.576   108.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X61Y28         LUT4 (Prop_lut4_I3_O)        0.124   108.378 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.652   109.030    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X61Y29         LUT6 (Prop_lut6_I1_O)        0.124   109.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.938   110.091    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y32         LUT6 (Prop_lut6_I3_O)        0.124   110.215 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.651   110.866    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.124   110.990 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.491   111.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X62Y24         LUT6 (Prop_lut6_I5_O)        0.124   111.606 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.671   112.277    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X66Y25         LUT6 (Prop_lut6_I0_O)        0.124   112.401 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.810   113.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.119   113.330 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           1.076   114.406    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.332   114.738 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.303   115.041    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.124   115.165 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         0.695   115.860    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X62Y37         LUT6 (Prop_lut6_I3_O)        0.124   115.984 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.312   116.296    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X62Y36         LUT6 (Prop_lut6_I0_O)        0.124   116.420 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.652   117.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X66Y29         LUT6 (Prop_lut6_I2_O)        0.124   117.195 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.171   117.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X66Y29         LUT5 (Prop_lut5_I2_O)        0.124   117.490 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.535   118.025    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   118.149 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.833   118.982    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X63Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.106 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.512   119.618    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X64Y33         LUT2 (Prop_lut2_I0_O)        0.124   119.742 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          1.128   120.870    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X63Y45         LUT6 (Prop_lut6_I0_O)        0.124   120.994 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.794   121.788    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124   121.912 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.056   122.968    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.118   123.086 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.732   123.817    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.352   124.169 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.879   125.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X73Y27         LUT4 (Prop_lut4_I2_O)        0.320   125.368 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.711   126.080    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X65Y27         LUT6 (Prop_lut6_I3_O)        0.353   126.433 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.871   127.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X64Y32         LUT2 (Prop_lut2_I0_O)        0.150   127.453 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.531   127.984    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.332   128.316 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.263   128.579    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.124   128.703 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.439   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X63Y36         LUT2 (Prop_lut2_I0_O)        0.124   129.266 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.909   130.175    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.124   130.299 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.043   131.342    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.124   131.466 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.064   132.530    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.150   132.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.563   133.243    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.328   133.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.660   134.230    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X70Y29         LUT6 (Prop_lut6_I3_O)        0.124   134.354 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.679   135.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X66Y28         LUT6 (Prop_lut6_I3_O)        0.124   135.157 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          0.746   135.903    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X64Y31         LUT6 (Prop_lut6_I2_O)        0.124   136.027 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.590   136.617    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124   136.741 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.949   137.691    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.124   137.815 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.575   138.389    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X66Y27         LUT2 (Prop_lut2_I1_O)        0.116   138.505 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.452   138.958    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X66Y27         LUT6 (Prop_lut6_I0_O)        0.328   139.286 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           1.037   140.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.150   140.473 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.321   141.793    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.352   142.145 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.307   142.452    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.348   142.800 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          3.182   145.982    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X56Y76         LUT5 (Prop_lut5_I4_O)        0.124   146.106 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           1.920   148.026    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X62Y44         LUT6 (Prop_lut6_I2_O)        0.124   148.150 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.652   148.802    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X62Y35         LUT6 (Prop_lut6_I0_O)        0.124   148.926 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.833   149.759    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X67Y29         LUT4 (Prop_lut4_I2_O)        0.150   149.909 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[2]_i_3__0/O
                         net (fo=2, routed)           0.971   150.879    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_2
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.326   151.205 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.736   151.941    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][0]
    SLICE_X67Y29         LUT5 (Prop_lut5_I1_O)        0.124   152.065 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.431   152.496    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[2][0]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   152.620 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_9/O
                         net (fo=3, routed)           0.727   153.347    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X58Y31         LUT6 (Prop_lut6_I0_O)        0.124   153.471 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_26/O
                         net (fo=1, routed)           0.171   153.642    debuggerTop/values/w_nes_ram_address[10]
    SLICE_X58Y31         LUT6 (Prop_lut6_I1_O)        0.124   153.766 r  debuggerTop/values/blockRam_i_7/O
                         net (fo=16, routed)          2.740   156.505    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X1Y14         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.539   198.518    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   199.006    
                         clock uncertainty           -0.318   198.688    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.122    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.122    
                         arrival time                        -156.505    
  -------------------------------------------------------------------
                         slack                                 41.617    

Slack (MET) :             41.676ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        57.306ns  (logic 9.845ns (17.180%)  route 47.461ns (82.820%))
  Logic Levels:           56  (LUT2=6 LUT3=4 LUT4=11 LUT5=4 LUT6=31)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 198.625 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.753ns = ( 99.247 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    99.247    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X63Y26         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.459    99.706 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=147, routed)         1.941   101.647    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[2]
    SLICE_X60Y17         LUT4 (Prop_lut4_I1_O)        0.146   101.793 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_90/O
                         net (fo=9, routed)           2.271   104.065    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.328   104.393 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25/O
                         net (fo=1, routed)           0.433   104.826    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25_n_2
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.124   104.950 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19/O
                         net (fo=1, routed)           0.924   105.873    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19_n_2
    SLICE_X67Y23         LUT6 (Prop_lut6_I5_O)        0.124   105.997 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.307   106.304    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X67Y22         LUT6 (Prop_lut6_I5_O)        0.124   106.428 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.535   106.963    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X70Y27         LUT4 (Prop_lut4_I0_O)        0.124   107.087 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.467   107.554    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X64Y27         LUT5 (Prop_lut5_I4_O)        0.124   107.678 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.576   108.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X61Y28         LUT4 (Prop_lut4_I3_O)        0.124   108.378 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.652   109.030    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X61Y29         LUT6 (Prop_lut6_I1_O)        0.124   109.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.938   110.091    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y32         LUT6 (Prop_lut6_I3_O)        0.124   110.215 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.651   110.866    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.124   110.990 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.491   111.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X62Y24         LUT6 (Prop_lut6_I5_O)        0.124   111.606 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.671   112.277    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X66Y25         LUT6 (Prop_lut6_I0_O)        0.124   112.401 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.810   113.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.119   113.330 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           1.076   114.406    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.332   114.738 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.303   115.041    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.124   115.165 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         0.695   115.860    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X62Y37         LUT6 (Prop_lut6_I3_O)        0.124   115.984 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.312   116.296    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X62Y36         LUT6 (Prop_lut6_I0_O)        0.124   116.420 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.652   117.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X66Y29         LUT6 (Prop_lut6_I2_O)        0.124   117.195 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.171   117.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X66Y29         LUT5 (Prop_lut5_I2_O)        0.124   117.490 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.535   118.025    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   118.149 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.833   118.982    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X63Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.106 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.512   119.618    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X64Y33         LUT2 (Prop_lut2_I0_O)        0.124   119.742 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          1.128   120.870    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X63Y45         LUT6 (Prop_lut6_I0_O)        0.124   120.994 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.794   121.788    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124   121.912 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.056   122.968    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.118   123.086 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.732   123.817    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.352   124.169 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.879   125.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X73Y27         LUT4 (Prop_lut4_I2_O)        0.320   125.368 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.711   126.080    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X65Y27         LUT6 (Prop_lut6_I3_O)        0.353   126.433 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.871   127.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X64Y32         LUT2 (Prop_lut2_I0_O)        0.150   127.453 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.531   127.984    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.332   128.316 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.263   128.579    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.124   128.703 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.439   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X63Y36         LUT2 (Prop_lut2_I0_O)        0.124   129.266 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.909   130.175    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.124   130.299 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.043   131.342    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.124   131.466 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.064   132.530    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.150   132.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.563   133.243    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.328   133.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.660   134.230    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X70Y29         LUT6 (Prop_lut6_I3_O)        0.124   134.354 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.679   135.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X66Y28         LUT6 (Prop_lut6_I3_O)        0.124   135.157 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          0.746   135.903    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X64Y31         LUT6 (Prop_lut6_I2_O)        0.124   136.027 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.590   136.617    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124   136.741 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.949   137.691    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.124   137.815 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.575   138.389    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X66Y27         LUT2 (Prop_lut2_I1_O)        0.116   138.505 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.452   138.958    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X66Y27         LUT6 (Prop_lut6_I0_O)        0.328   139.286 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           1.037   140.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.150   140.473 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.321   141.793    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.352   142.145 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.307   142.452    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.348   142.800 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          3.182   145.982    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X56Y76         LUT5 (Prop_lut5_I4_O)        0.124   146.106 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           1.920   148.026    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X62Y44         LUT6 (Prop_lut6_I2_O)        0.124   148.150 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.652   148.802    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X62Y35         LUT6 (Prop_lut6_I0_O)        0.124   148.926 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.833   149.759    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X67Y29         LUT4 (Prop_lut4_I2_O)        0.150   149.909 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[2]_i_3__0/O
                         net (fo=2, routed)           0.971   150.879    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_2
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.326   151.205 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.736   151.941    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][0]
    SLICE_X67Y29         LUT5 (Prop_lut5_I1_O)        0.124   152.065 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.431   152.496    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[2][0]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   152.620 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_9/O
                         net (fo=3, routed)           0.727   153.347    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X58Y31         LUT6 (Prop_lut6_I0_O)        0.124   153.471 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_26/O
                         net (fo=1, routed)           0.171   153.642    debuggerTop/values/w_nes_ram_address[10]
    SLICE_X58Y31         LUT6 (Prop_lut6_I1_O)        0.124   153.766 r  debuggerTop/values/blockRam_i_7/O
                         net (fo=16, routed)          2.787   156.553    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X3Y10         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.646   198.625    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   199.113    
                         clock uncertainty           -0.318   198.795    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.229    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.229    
                         arrival time                        -156.553    
  -------------------------------------------------------------------
                         slack                                 41.676    

Slack (MET) :             41.870ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        57.018ns  (logic 9.845ns (17.266%)  route 47.173ns (82.734%))
  Logic Levels:           56  (LUT2=6 LUT3=4 LUT4=11 LUT5=4 LUT6=31)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 198.532 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.753ns = ( 99.247 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    99.247    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X63Y26         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.459    99.706 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=147, routed)         1.941   101.647    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[2]
    SLICE_X60Y17         LUT4 (Prop_lut4_I1_O)        0.146   101.793 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_90/O
                         net (fo=9, routed)           2.271   104.065    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.328   104.393 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25/O
                         net (fo=1, routed)           0.433   104.826    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25_n_2
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.124   104.950 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19/O
                         net (fo=1, routed)           0.924   105.873    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19_n_2
    SLICE_X67Y23         LUT6 (Prop_lut6_I5_O)        0.124   105.997 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.307   106.304    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X67Y22         LUT6 (Prop_lut6_I5_O)        0.124   106.428 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.535   106.963    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X70Y27         LUT4 (Prop_lut4_I0_O)        0.124   107.087 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.467   107.554    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X64Y27         LUT5 (Prop_lut5_I4_O)        0.124   107.678 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.576   108.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X61Y28         LUT4 (Prop_lut4_I3_O)        0.124   108.378 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.652   109.030    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X61Y29         LUT6 (Prop_lut6_I1_O)        0.124   109.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.938   110.091    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y32         LUT6 (Prop_lut6_I3_O)        0.124   110.215 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.651   110.866    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.124   110.990 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.491   111.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X62Y24         LUT6 (Prop_lut6_I5_O)        0.124   111.606 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.671   112.277    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X66Y25         LUT6 (Prop_lut6_I0_O)        0.124   112.401 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.810   113.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.119   113.330 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           1.076   114.406    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.332   114.738 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.303   115.041    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.124   115.165 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         0.695   115.860    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X62Y37         LUT6 (Prop_lut6_I3_O)        0.124   115.984 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.312   116.296    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X62Y36         LUT6 (Prop_lut6_I0_O)        0.124   116.420 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.652   117.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X66Y29         LUT6 (Prop_lut6_I2_O)        0.124   117.195 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.171   117.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X66Y29         LUT5 (Prop_lut5_I2_O)        0.124   117.490 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.535   118.025    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   118.149 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.833   118.982    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X63Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.106 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.512   119.618    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X64Y33         LUT2 (Prop_lut2_I0_O)        0.124   119.742 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          1.128   120.870    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X63Y45         LUT6 (Prop_lut6_I0_O)        0.124   120.994 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.794   121.788    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124   121.912 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.056   122.968    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.118   123.086 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.732   123.817    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.352   124.169 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.879   125.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X73Y27         LUT4 (Prop_lut4_I2_O)        0.320   125.368 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.711   126.080    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X65Y27         LUT6 (Prop_lut6_I3_O)        0.353   126.433 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.871   127.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X64Y32         LUT2 (Prop_lut2_I0_O)        0.150   127.453 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.531   127.984    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.332   128.316 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.263   128.579    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.124   128.703 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.439   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X63Y36         LUT2 (Prop_lut2_I0_O)        0.124   129.266 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.909   130.175    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.124   130.299 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.043   131.342    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.124   131.466 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.064   132.530    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.150   132.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.563   133.243    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.328   133.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.660   134.230    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X70Y29         LUT6 (Prop_lut6_I3_O)        0.124   134.354 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.679   135.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X66Y28         LUT6 (Prop_lut6_I3_O)        0.124   135.157 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          0.746   135.903    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X64Y31         LUT6 (Prop_lut6_I2_O)        0.124   136.027 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.590   136.617    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124   136.741 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.949   137.691    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.124   137.815 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.575   138.389    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X66Y27         LUT2 (Prop_lut2_I1_O)        0.116   138.505 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.452   138.958    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X66Y27         LUT6 (Prop_lut6_I0_O)        0.328   139.286 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           1.037   140.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.150   140.473 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.321   141.793    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.352   142.145 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.307   142.452    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.348   142.800 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          3.182   145.982    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X56Y76         LUT5 (Prop_lut5_I4_O)        0.124   146.106 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           1.920   148.026    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X62Y44         LUT6 (Prop_lut6_I2_O)        0.124   148.150 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.652   148.802    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X62Y35         LUT6 (Prop_lut6_I0_O)        0.124   148.926 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.833   149.759    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X67Y29         LUT4 (Prop_lut4_I2_O)        0.150   149.909 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[2]_i_3__0/O
                         net (fo=2, routed)           0.971   150.879    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_2
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.326   151.205 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.736   151.941    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][0]
    SLICE_X67Y29         LUT5 (Prop_lut5_I1_O)        0.124   152.065 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.431   152.496    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[2][0]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   152.620 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_9/O
                         net (fo=3, routed)           0.727   153.347    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X58Y31         LUT6 (Prop_lut6_I0_O)        0.124   153.471 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_26/O
                         net (fo=1, routed)           0.171   153.642    debuggerTop/values/w_nes_ram_address[10]
    SLICE_X58Y31         LUT6 (Prop_lut6_I1_O)        0.124   153.766 r  debuggerTop/values/blockRam_i_7/O
                         net (fo=16, routed)          2.500   156.266    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X1Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.553   198.532    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   199.020    
                         clock uncertainty           -0.318   198.702    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.136    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.136    
                         arrival time                        -156.266    
  -------------------------------------------------------------------
                         slack                                 41.870    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.970ns  (logic 0.161ns (8.171%)  route 1.809ns (91.829%))
  Logic Levels:           4  (BUFG=1 LUT6=3)
  Clock Path Skew:        1.473ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.760    -0.404    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X71Y26         LUT6 (Prop_lut6_I3_O)        0.045    -0.359 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_add[4]_i_12/O
                         net (fo=3, routed)           0.355    -0.004    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]_2
    SLICE_X70Y30         LUT6 (Prop_lut6_I3_O)        0.045     0.041 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[4]_i_3/O
                         net (fo=1, routed)           0.196     0.237    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[4]_i_3_n_2
    SLICE_X70Y31         LUT6 (Prop_lut6_I2_O)        0.045     0.282 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[4]_i_1/O
                         net (fo=1, routed)           0.000     0.282    debuggerTop/nes/cpu2A03/cpu6502/alu/D[4]
    SLICE_X70Y31         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.901    -0.772    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X70Y31         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[4]/C
                         clock pessimism              0.557    -0.216    
                         clock uncertainty            0.318     0.102    
    SLICE_X70Y31         FDCE (Hold_fdce_C_D)         0.120     0.222    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.222    
                         arrival time                           0.282    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.927ns  (logic 0.116ns (6.020%)  route 1.811ns (93.980%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.767    -0.397    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y29         LUT6 (Prop_lut6_I3_O)        0.045    -0.352 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.052    -0.300    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X66Y29         LUT5 (Prop_lut5_I2_O)        0.045    -0.255 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.493     0.238    debuggerTop/nes/cpu2A03/cpu6502/abh/D[4]
    SLICE_X64Y29         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.899    -0.774    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X64Y29         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/C
                         clock pessimism              0.557    -0.218    
                         clock uncertainty            0.318     0.100    
    SLICE_X64Y29         FDCE (Hold_fdce_C_D)         0.072     0.172    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.172    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        1.843ns  (logic 0.071ns (3.852%)  route 1.772ns (96.148%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.490ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 99.245 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 98.311 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.879    99.715    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X73Y24         LUT6 (Prop_lut6_I0_O)        0.045    99.760 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_1__1/O
                         net (fo=8, routed)           0.394   100.154    debuggerTop/nes/cpu2A03/cpu6502/x/E[0]
    SLICE_X73Y28         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.918    99.245    debuggerTop/nes/cpu2A03/cpu6502/x/o_clk_5mhz
    SLICE_X73Y28         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.557    99.801    
                         clock uncertainty            0.318   100.119    
    SLICE_X73Y28         FDCE (Hold_fdce_C_CE)       -0.032   100.087    debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                       -100.087    
                         arrival time                         100.154    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        1.976ns  (logic 0.161ns (8.149%)  route 1.815ns (91.852%))
  Logic Levels:           4  (BUFG=1 LUT6=3)
  Clock Path Skew:        1.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 99.224 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 98.311 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.687    99.523    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.045    99.568 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_5/O
                         net (fo=1, routed)           0.155    99.723    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_5_n_2
    SLICE_X61Y21         LUT6 (Prop_lut6_I1_O)        0.045    99.768 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_2/O
                         net (fo=1, routed)           0.474   100.242    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_2_n_2
    SLICE_X71Y27         LUT6 (Prop_lut6_I2_O)        0.045   100.287 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_1/O
                         net (fo=1, routed)           0.000   100.287    debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg_2
    SLICE_X71Y27         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.897    99.224    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X71Y27         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg/C  (IS_INVERTED)
                         clock pessimism              0.557    99.780    
                         clock uncertainty            0.318   100.098    
    SLICE_X71Y27         FDCE (Hold_fdce_C_D)         0.098   100.196    debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg
  -------------------------------------------------------------------
                         required time                       -100.196    
                         arrival time                         100.287    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.022ns  (logic 0.116ns (5.736%)  route 1.906ns (94.264%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.489ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.766    -0.398    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X70Y22         LUT6 (Prop_lut6_I3_O)        0.045    -0.353 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[4]_i_6/O
                         net (fo=9, routed)           0.641     0.289    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[4]_i_6_n_2
    SLICE_X72Y27         LUT5 (Prop_lut5_I4_O)        0.045     0.334 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[0]_i_1/O
                         net (fo=1, routed)           0.000     0.334    debuggerTop/nes/cpu2A03/cpu6502/alu/D[0]
    SLICE_X72Y27         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.917    -0.756    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X72Y27         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.318     0.118    
    SLICE_X72Y27         FDCE (Hold_fdce_C_D)         0.091     0.209    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.209    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_acr_out_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.036ns  (logic 0.206ns (10.119%)  route 1.830ns (89.881%))
  Logic Levels:           5  (BUFG=1 LUT6=4)
  Clock Path Skew:        1.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.749    -0.415    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y16         LUT6 (Prop_lut6_I3_O)        0.045    -0.370 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_acr_out_i_12/O
                         net (fo=1, routed)           0.054    -0.316    debuggerTop/nes/cpu2A03/cpu6502/ir/r_acr_out_i_12_n_2
    SLICE_X66Y16         LUT6 (Prop_lut6_I4_O)        0.045    -0.271 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_acr_out_i_5/O
                         net (fo=1, routed)           0.107    -0.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_acr_out_i_5_n_2
    SLICE_X67Y17         LUT6 (Prop_lut6_I1_O)        0.045    -0.119 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_acr_out_i_2/O
                         net (fo=7, routed)           0.421     0.302    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_4
    SLICE_X70Y29         LUT6 (Prop_lut6_I4_O)        0.045     0.347 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_acr_out_i_1/O
                         net (fo=1, routed)           0.000     0.347    debuggerTop/nes/cpu2A03/cpu6502/alu/r_acr
    SLICE_X70Y29         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_acr_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.899    -0.774    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X70Y29         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_acr_out_reg/C
                         clock pessimism              0.557    -0.218    
                         clock uncertainty            0.318     0.100    
    SLICE_X70Y29         FDCE (Hold_fdce_C_D)         0.120     0.220    debuggerTop/nes/cpu2A03/cpu6502/alu/r_acr_out_reg
  -------------------------------------------------------------------
                         required time                         -0.220    
                         arrival time                           0.347    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.989ns  (logic 0.116ns (5.833%)  route 1.873ns (94.167%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        1.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.909    -0.255    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X68Y29         LUT6 (Prop_lut6_I1_O)        0.045    -0.210 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5/O
                         net (fo=1, routed)           0.197    -0.013    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5_n_2
    SLICE_X68Y30         LUT6 (Prop_lut6_I5_O)        0.045     0.032 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=4, routed)           0.268     0.300    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]_0[4]
    SLICE_X68Y30         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.900    -0.773    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X68Y30         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/C
                         clock pessimism              0.557    -0.217    
                         clock uncertainty            0.318     0.101    
    SLICE_X68Y30         FDCE (Hold_fdce_C_D)         0.070     0.171    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.171    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.994ns  (logic 0.116ns (5.819%)  route 1.878ns (94.181%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.801    -0.363    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X65Y29         LUT6 (Prop_lut6_I3_O)        0.045    -0.318 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_3/O
                         net (fo=1, routed)           0.169    -0.148    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_3_n_2
    SLICE_X65Y29         LUT5 (Prop_lut5_I2_O)        0.045    -0.103 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=3, routed)           0.408     0.305    debuggerTop/nes/cpu2A03/cpu6502/abh/D[3]
    SLICE_X64Y29         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.899    -0.774    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X64Y29         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/C
                         clock pessimism              0.557    -0.218    
                         clock uncertainty            0.318     0.100    
    SLICE_X64Y29         FDCE (Hold_fdce_C_D)         0.070     0.170    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.170    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.162ns (8.396%)  route 1.767ns (91.604%))
  Logic Levels:           4  (BUFG=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.778    -0.386    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X62Y27         LUT4 (Prop_lut4_I1_O)        0.045    -0.341 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_10/O
                         net (fo=6, routed)           0.131    -0.210    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_13
    SLICE_X65Y27         LUT5 (Prop_lut5_I2_O)        0.045    -0.165 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_6/O
                         net (fo=1, routed)           0.213     0.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_6_n_2
    SLICE_X65Y27         LUT3 (Prop_lut3_I2_O)        0.046     0.094 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_2/O
                         net (fo=3, routed)           0.147     0.241    debuggerTop/nes/cpu2A03/cpu6502/abh/D[7]
    SLICE_X65Y27         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.897    -0.776    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X65Y27         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/C
                         clock pessimism              0.557    -0.220    
                         clock uncertainty            0.318     0.098    
    SLICE_X65Y27         FDCE (Hold_fdce_C_D)         0.004     0.102    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.165ns  (logic 0.161ns (7.436%)  route 2.004ns (92.564%))
  Logic Levels:           4  (BUFG=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.883    -0.281    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X61Y28         LUT4 (Prop_lut4_I0_O)        0.045    -0.236 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_16/O
                         net (fo=3, routed)           0.178    -0.058    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_10__0[5]
    SLICE_X61Y30         LUT6 (Prop_lut6_I4_O)        0.045    -0.013 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_37__0/O
                         net (fo=1, routed)           0.052     0.039    debuggerTop/debugger/r_nes_data_reg[7]_6
    SLICE_X61Y30         LUT5 (Prop_lut5_I0_O)        0.045     0.084 r  debuggerTop/debugger/blockRam_i_12__0/O
                         net (fo=16, routed)          0.392     0.476    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X1Y6          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.944    -0.729    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.318     0.146    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.329    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.329    
                         arrival time                           0.476    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_5mhz_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X1Y17     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X0Y9      debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X2Y18     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X1Y21     debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X0Y14     debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X2Y1      debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X2Y2      debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X2Y5      debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X1Y3      debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X2Y7      debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X63Y33     debuggerTop/nes/clockEnable/r_counter_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X63Y33     debuggerTop/nes/clockEnable/r_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X63Y31     debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X63Y31     debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X64Y30     debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X64Y30     debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X64Y29     debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X64Y29     debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X64Y29     debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X64Y29     debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X60Y74     debuggerTop/nes/ppu/r_oam_reg[40][4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X66Y28     debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X65Y27     debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X65Y27     debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X68Y24     debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X68Y24     debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X68Y24     debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X68Y24     debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X63Y29     debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X63Y29     debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       40.790ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.790ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        58.141ns  (logic 9.845ns (16.933%)  route 48.296ns (83.067%))
  Logic Levels:           56  (LUT2=6 LUT3=4 LUT4=11 LUT5=4 LUT6=31)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 198.546 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.753ns = ( 99.247 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    99.247    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X63Y26         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.459    99.706 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=147, routed)         1.941   101.647    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[2]
    SLICE_X60Y17         LUT4 (Prop_lut4_I1_O)        0.146   101.793 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_90/O
                         net (fo=9, routed)           2.271   104.065    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.328   104.393 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25/O
                         net (fo=1, routed)           0.433   104.826    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25_n_2
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.124   104.950 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19/O
                         net (fo=1, routed)           0.924   105.873    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19_n_2
    SLICE_X67Y23         LUT6 (Prop_lut6_I5_O)        0.124   105.997 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.307   106.304    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X67Y22         LUT6 (Prop_lut6_I5_O)        0.124   106.428 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.535   106.963    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X70Y27         LUT4 (Prop_lut4_I0_O)        0.124   107.087 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.467   107.554    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X64Y27         LUT5 (Prop_lut5_I4_O)        0.124   107.678 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.576   108.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X61Y28         LUT4 (Prop_lut4_I3_O)        0.124   108.378 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.652   109.030    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X61Y29         LUT6 (Prop_lut6_I1_O)        0.124   109.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.938   110.091    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y32         LUT6 (Prop_lut6_I3_O)        0.124   110.215 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.651   110.866    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.124   110.990 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.491   111.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X62Y24         LUT6 (Prop_lut6_I5_O)        0.124   111.606 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.671   112.277    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X66Y25         LUT6 (Prop_lut6_I0_O)        0.124   112.401 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.810   113.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.119   113.330 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           1.076   114.406    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.332   114.738 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.303   115.041    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.124   115.165 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         0.695   115.860    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X62Y37         LUT6 (Prop_lut6_I3_O)        0.124   115.984 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.312   116.296    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X62Y36         LUT6 (Prop_lut6_I0_O)        0.124   116.420 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.652   117.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X66Y29         LUT6 (Prop_lut6_I2_O)        0.124   117.195 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.171   117.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X66Y29         LUT5 (Prop_lut5_I2_O)        0.124   117.490 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.535   118.025    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   118.149 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.833   118.982    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X63Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.106 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.512   119.618    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X64Y33         LUT2 (Prop_lut2_I0_O)        0.124   119.742 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          1.128   120.870    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X63Y45         LUT6 (Prop_lut6_I0_O)        0.124   120.994 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.794   121.788    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124   121.912 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.056   122.968    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.118   123.086 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.732   123.817    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.352   124.169 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.879   125.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X73Y27         LUT4 (Prop_lut4_I2_O)        0.320   125.368 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.711   126.080    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X65Y27         LUT6 (Prop_lut6_I3_O)        0.353   126.433 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.871   127.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X64Y32         LUT2 (Prop_lut2_I0_O)        0.150   127.453 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.531   127.984    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.332   128.316 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.263   128.579    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.124   128.703 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.439   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X63Y36         LUT2 (Prop_lut2_I0_O)        0.124   129.266 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.909   130.175    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.124   130.299 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.043   131.342    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.124   131.466 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.064   132.530    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.150   132.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.563   133.243    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.328   133.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.660   134.230    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X70Y29         LUT6 (Prop_lut6_I3_O)        0.124   134.354 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.679   135.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X66Y28         LUT6 (Prop_lut6_I3_O)        0.124   135.157 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          0.746   135.903    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X64Y31         LUT6 (Prop_lut6_I2_O)        0.124   136.027 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.590   136.617    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124   136.741 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.949   137.691    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.124   137.815 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.575   138.389    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X66Y27         LUT2 (Prop_lut2_I1_O)        0.116   138.505 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.452   138.958    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X66Y27         LUT6 (Prop_lut6_I0_O)        0.328   139.286 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           1.037   140.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.150   140.473 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.321   141.793    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.352   142.145 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.307   142.452    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.348   142.800 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          3.182   145.982    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X56Y76         LUT5 (Prop_lut5_I4_O)        0.124   146.106 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           1.920   148.026    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X62Y44         LUT6 (Prop_lut6_I2_O)        0.124   148.150 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.652   148.802    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X62Y35         LUT6 (Prop_lut6_I0_O)        0.124   148.926 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.833   149.759    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X67Y29         LUT4 (Prop_lut4_I2_O)        0.150   149.909 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[2]_i_3__0/O
                         net (fo=2, routed)           0.971   150.879    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_2
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.326   151.205 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.736   151.941    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][0]
    SLICE_X67Y29         LUT5 (Prop_lut5_I1_O)        0.124   152.065 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.431   152.496    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[2][0]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   152.620 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_9/O
                         net (fo=3, routed)           0.727   153.347    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X58Y31         LUT6 (Prop_lut6_I0_O)        0.124   153.471 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_26/O
                         net (fo=1, routed)           0.171   153.642    debuggerTop/values/w_nes_ram_address[10]
    SLICE_X58Y31         LUT6 (Prop_lut6_I1_O)        0.124   153.766 r  debuggerTop/values/blockRam_i_7/O
                         net (fo=16, routed)          3.622   157.388    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y10         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.567   198.546    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   199.034    
                         clock uncertainty           -0.289   198.744    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.178    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.178    
                         arrival time                        -157.388    
  -------------------------------------------------------------------
                         slack                                 40.790    

Slack (MET) :             41.127ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        57.803ns  (logic 9.845ns (17.032%)  route 47.958ns (82.968%))
  Logic Levels:           56  (LUT2=6 LUT3=4 LUT4=11 LUT5=4 LUT6=31)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 198.545 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.753ns = ( 99.247 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    99.247    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X63Y26         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.459    99.706 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=147, routed)         1.941   101.647    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[2]
    SLICE_X60Y17         LUT4 (Prop_lut4_I1_O)        0.146   101.793 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_90/O
                         net (fo=9, routed)           2.271   104.065    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.328   104.393 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25/O
                         net (fo=1, routed)           0.433   104.826    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25_n_2
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.124   104.950 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19/O
                         net (fo=1, routed)           0.924   105.873    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19_n_2
    SLICE_X67Y23         LUT6 (Prop_lut6_I5_O)        0.124   105.997 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.307   106.304    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X67Y22         LUT6 (Prop_lut6_I5_O)        0.124   106.428 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.535   106.963    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X70Y27         LUT4 (Prop_lut4_I0_O)        0.124   107.087 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.467   107.554    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X64Y27         LUT5 (Prop_lut5_I4_O)        0.124   107.678 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.576   108.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X61Y28         LUT4 (Prop_lut4_I3_O)        0.124   108.378 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.652   109.030    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X61Y29         LUT6 (Prop_lut6_I1_O)        0.124   109.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.938   110.091    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y32         LUT6 (Prop_lut6_I3_O)        0.124   110.215 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.651   110.866    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.124   110.990 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.491   111.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X62Y24         LUT6 (Prop_lut6_I5_O)        0.124   111.606 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.671   112.277    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X66Y25         LUT6 (Prop_lut6_I0_O)        0.124   112.401 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.810   113.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.119   113.330 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           1.076   114.406    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.332   114.738 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.303   115.041    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.124   115.165 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         0.695   115.860    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X62Y37         LUT6 (Prop_lut6_I3_O)        0.124   115.984 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.312   116.296    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X62Y36         LUT6 (Prop_lut6_I0_O)        0.124   116.420 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.652   117.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X66Y29         LUT6 (Prop_lut6_I2_O)        0.124   117.195 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.171   117.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X66Y29         LUT5 (Prop_lut5_I2_O)        0.124   117.490 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.535   118.025    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   118.149 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.833   118.982    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X63Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.106 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.512   119.618    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X64Y33         LUT2 (Prop_lut2_I0_O)        0.124   119.742 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          1.128   120.870    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X63Y45         LUT6 (Prop_lut6_I0_O)        0.124   120.994 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.794   121.788    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124   121.912 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.056   122.968    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.118   123.086 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.732   123.817    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.352   124.169 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.879   125.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X73Y27         LUT4 (Prop_lut4_I2_O)        0.320   125.368 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.711   126.080    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X65Y27         LUT6 (Prop_lut6_I3_O)        0.353   126.433 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.871   127.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X64Y32         LUT2 (Prop_lut2_I0_O)        0.150   127.453 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.531   127.984    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.332   128.316 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.263   128.579    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.124   128.703 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.439   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X63Y36         LUT2 (Prop_lut2_I0_O)        0.124   129.266 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.909   130.175    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.124   130.299 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.043   131.342    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.124   131.466 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.064   132.530    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.150   132.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.563   133.243    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.328   133.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.660   134.230    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X70Y29         LUT6 (Prop_lut6_I3_O)        0.124   134.354 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.679   135.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X66Y28         LUT6 (Prop_lut6_I3_O)        0.124   135.157 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          0.746   135.903    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X64Y31         LUT6 (Prop_lut6_I2_O)        0.124   136.027 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.590   136.617    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124   136.741 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.949   137.691    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.124   137.815 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.575   138.389    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X66Y27         LUT2 (Prop_lut2_I1_O)        0.116   138.505 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.452   138.958    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X66Y27         LUT6 (Prop_lut6_I0_O)        0.328   139.286 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           1.037   140.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.150   140.473 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.321   141.793    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.352   142.145 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.307   142.452    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.348   142.800 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          3.182   145.982    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X56Y76         LUT5 (Prop_lut5_I4_O)        0.124   146.106 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           1.920   148.026    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X62Y44         LUT6 (Prop_lut6_I2_O)        0.124   148.150 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.652   148.802    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X62Y35         LUT6 (Prop_lut6_I0_O)        0.124   148.926 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.833   149.759    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X67Y29         LUT4 (Prop_lut4_I2_O)        0.150   149.909 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[2]_i_3__0/O
                         net (fo=2, routed)           0.971   150.879    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_2
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.326   151.205 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.736   151.941    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][0]
    SLICE_X67Y29         LUT5 (Prop_lut5_I1_O)        0.124   152.065 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.431   152.496    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[2][0]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   152.620 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_9/O
                         net (fo=3, routed)           0.727   153.347    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X58Y31         LUT6 (Prop_lut6_I0_O)        0.124   153.471 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_26/O
                         net (fo=1, routed)           0.171   153.642    debuggerTop/values/w_nes_ram_address[10]
    SLICE_X58Y31         LUT6 (Prop_lut6_I1_O)        0.124   153.766 r  debuggerTop/values/blockRam_i_7/O
                         net (fo=16, routed)          3.284   157.050    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.566   198.545    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   199.033    
                         clock uncertainty           -0.289   198.743    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.177    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.177    
                         arrival time                        -157.050    
  -------------------------------------------------------------------
                         slack                                 41.127    

Slack (MET) :             41.207ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        57.497ns  (logic 9.874ns (17.173%)  route 47.623ns (82.827%))
  Logic Levels:           56  (LUT2=6 LUT3=4 LUT4=11 LUT5=5 LUT6=30)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 198.526 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.753ns = ( 99.247 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    99.247    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X63Y26         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.459    99.706 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=147, routed)         1.941   101.647    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[2]
    SLICE_X60Y17         LUT4 (Prop_lut4_I1_O)        0.146   101.793 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_90/O
                         net (fo=9, routed)           2.271   104.065    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.328   104.393 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25/O
                         net (fo=1, routed)           0.433   104.826    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25_n_2
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.124   104.950 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19/O
                         net (fo=1, routed)           0.924   105.873    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19_n_2
    SLICE_X67Y23         LUT6 (Prop_lut6_I5_O)        0.124   105.997 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.307   106.304    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X67Y22         LUT6 (Prop_lut6_I5_O)        0.124   106.428 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.535   106.963    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X70Y27         LUT4 (Prop_lut4_I0_O)        0.124   107.087 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.467   107.554    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X64Y27         LUT5 (Prop_lut5_I4_O)        0.124   107.678 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.576   108.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X61Y28         LUT4 (Prop_lut4_I3_O)        0.124   108.378 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.652   109.030    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X61Y29         LUT6 (Prop_lut6_I1_O)        0.124   109.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.938   110.091    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y32         LUT6 (Prop_lut6_I3_O)        0.124   110.215 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.651   110.866    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.124   110.990 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.491   111.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X62Y24         LUT6 (Prop_lut6_I5_O)        0.124   111.606 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.671   112.277    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X66Y25         LUT6 (Prop_lut6_I0_O)        0.124   112.401 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.810   113.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.119   113.330 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           1.076   114.406    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.332   114.738 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.303   115.041    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.124   115.165 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         0.695   115.860    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X62Y37         LUT6 (Prop_lut6_I3_O)        0.124   115.984 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.312   116.296    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X62Y36         LUT6 (Prop_lut6_I0_O)        0.124   116.420 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.652   117.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X66Y29         LUT6 (Prop_lut6_I2_O)        0.124   117.195 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.171   117.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X66Y29         LUT5 (Prop_lut5_I2_O)        0.124   117.490 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.535   118.025    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   118.149 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.833   118.982    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X63Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.106 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.512   119.618    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X64Y33         LUT2 (Prop_lut2_I0_O)        0.124   119.742 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          1.128   120.870    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X63Y45         LUT6 (Prop_lut6_I0_O)        0.124   120.994 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.794   121.788    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124   121.912 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.056   122.968    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.118   123.086 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.732   123.817    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.352   124.169 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.879   125.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X73Y27         LUT4 (Prop_lut4_I2_O)        0.320   125.368 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.711   126.080    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X65Y27         LUT6 (Prop_lut6_I3_O)        0.353   126.433 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.871   127.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X64Y32         LUT2 (Prop_lut2_I0_O)        0.150   127.453 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.531   127.984    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.332   128.316 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.263   128.579    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.124   128.703 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.439   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X63Y36         LUT2 (Prop_lut2_I0_O)        0.124   129.266 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.909   130.175    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.124   130.299 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.043   131.342    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.124   131.466 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.064   132.530    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.150   132.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.563   133.243    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.328   133.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.660   134.230    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X70Y29         LUT6 (Prop_lut6_I3_O)        0.124   134.354 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.679   135.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X66Y28         LUT6 (Prop_lut6_I3_O)        0.124   135.157 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          0.746   135.903    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X64Y31         LUT6 (Prop_lut6_I2_O)        0.124   136.027 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.590   136.617    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124   136.741 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.949   137.691    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.124   137.815 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.575   138.389    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X66Y27         LUT2 (Prop_lut2_I1_O)        0.116   138.505 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.452   138.958    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X66Y27         LUT6 (Prop_lut6_I0_O)        0.328   139.286 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           1.037   140.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.150   140.473 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.321   141.793    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.352   142.145 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.307   142.452    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.348   142.800 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          3.182   145.982    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X56Y76         LUT5 (Prop_lut5_I4_O)        0.124   146.106 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           1.920   148.026    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X62Y44         LUT6 (Prop_lut6_I2_O)        0.124   148.150 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.652   148.802    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X62Y35         LUT6 (Prop_lut6_I0_O)        0.124   148.926 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.833   149.759    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X67Y29         LUT4 (Prop_lut4_I2_O)        0.150   149.909 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[2]_i_3__0/O
                         net (fo=2, routed)           0.971   150.879    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_2
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.326   151.205 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.736   151.941    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][0]
    SLICE_X67Y29         LUT5 (Prop_lut5_I1_O)        0.124   152.065 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.431   152.496    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[2][0]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   152.620 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_9/O
                         net (fo=3, routed)           0.776   153.397    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X58Y31         LUT6 (Prop_lut6_I4_O)        0.124   153.521 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_32__0/O
                         net (fo=1, routed)           0.590   154.110    debuggerTop/debugger/r_nes_data_reg[7]
    SLICE_X58Y32         LUT5 (Prop_lut5_I0_O)        0.153   154.263 r  debuggerTop/debugger/blockRam_i_7__0/O
                         net (fo=16, routed)          2.481   156.744    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X1Y16         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.547   198.526    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   199.014    
                         clock uncertainty           -0.289   198.724    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.773   197.951    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        197.951    
                         arrival time                        -156.745    
  -------------------------------------------------------------------
                         slack                                 41.207    

Slack (MET) :             41.232ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        57.656ns  (logic 9.874ns (17.126%)  route 47.782ns (82.874%))
  Logic Levels:           56  (LUT2=6 LUT3=4 LUT4=11 LUT5=5 LUT6=30)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 198.702 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.753ns = ( 99.247 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    99.247    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X63Y26         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.459    99.706 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=147, routed)         1.941   101.647    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[2]
    SLICE_X60Y17         LUT4 (Prop_lut4_I1_O)        0.146   101.793 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_90/O
                         net (fo=9, routed)           2.271   104.065    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.328   104.393 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25/O
                         net (fo=1, routed)           0.433   104.826    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25_n_2
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.124   104.950 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19/O
                         net (fo=1, routed)           0.924   105.873    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19_n_2
    SLICE_X67Y23         LUT6 (Prop_lut6_I5_O)        0.124   105.997 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.307   106.304    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X67Y22         LUT6 (Prop_lut6_I5_O)        0.124   106.428 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.535   106.963    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X70Y27         LUT4 (Prop_lut4_I0_O)        0.124   107.087 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.467   107.554    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X64Y27         LUT5 (Prop_lut5_I4_O)        0.124   107.678 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.576   108.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X61Y28         LUT4 (Prop_lut4_I3_O)        0.124   108.378 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.652   109.030    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X61Y29         LUT6 (Prop_lut6_I1_O)        0.124   109.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.938   110.091    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y32         LUT6 (Prop_lut6_I3_O)        0.124   110.215 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.651   110.866    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.124   110.990 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.491   111.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X62Y24         LUT6 (Prop_lut6_I5_O)        0.124   111.606 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.671   112.277    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X66Y25         LUT6 (Prop_lut6_I0_O)        0.124   112.401 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.810   113.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.119   113.330 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           1.076   114.406    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.332   114.738 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.303   115.041    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.124   115.165 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         0.695   115.860    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X62Y37         LUT6 (Prop_lut6_I3_O)        0.124   115.984 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.312   116.296    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X62Y36         LUT6 (Prop_lut6_I0_O)        0.124   116.420 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.652   117.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X66Y29         LUT6 (Prop_lut6_I2_O)        0.124   117.195 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.171   117.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X66Y29         LUT5 (Prop_lut5_I2_O)        0.124   117.490 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.535   118.025    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   118.149 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.833   118.982    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X63Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.106 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.512   119.618    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X64Y33         LUT2 (Prop_lut2_I0_O)        0.124   119.742 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          1.128   120.870    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X63Y45         LUT6 (Prop_lut6_I0_O)        0.124   120.994 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.794   121.788    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124   121.912 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.056   122.968    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.118   123.086 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.732   123.817    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.352   124.169 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.879   125.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X73Y27         LUT4 (Prop_lut4_I2_O)        0.320   125.368 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.711   126.080    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X65Y27         LUT6 (Prop_lut6_I3_O)        0.353   126.433 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.871   127.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X64Y32         LUT2 (Prop_lut2_I0_O)        0.150   127.453 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.531   127.984    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.332   128.316 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.263   128.579    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.124   128.703 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.439   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X63Y36         LUT2 (Prop_lut2_I0_O)        0.124   129.266 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.909   130.175    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.124   130.299 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.043   131.342    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.124   131.466 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.064   132.530    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.150   132.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.563   133.243    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.328   133.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.660   134.230    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X70Y29         LUT6 (Prop_lut6_I3_O)        0.124   134.354 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.679   135.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X66Y28         LUT6 (Prop_lut6_I3_O)        0.124   135.157 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          0.746   135.903    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X64Y31         LUT6 (Prop_lut6_I2_O)        0.124   136.027 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.590   136.617    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124   136.741 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.949   137.691    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.124   137.815 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.575   138.389    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X66Y27         LUT2 (Prop_lut2_I1_O)        0.116   138.505 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.452   138.958    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X66Y27         LUT6 (Prop_lut6_I0_O)        0.328   139.286 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           1.037   140.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.150   140.473 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.321   141.793    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.352   142.145 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.307   142.452    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.348   142.800 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          3.182   145.982    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X56Y76         LUT5 (Prop_lut5_I4_O)        0.124   146.106 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           1.920   148.026    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X62Y44         LUT6 (Prop_lut6_I2_O)        0.124   148.150 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.652   148.802    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X62Y35         LUT6 (Prop_lut6_I0_O)        0.124   148.926 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.833   149.759    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X67Y29         LUT4 (Prop_lut4_I2_O)        0.150   149.909 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[2]_i_3__0/O
                         net (fo=2, routed)           0.971   150.879    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_2
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.326   151.205 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.736   151.941    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][0]
    SLICE_X67Y29         LUT5 (Prop_lut5_I1_O)        0.124   152.065 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.431   152.496    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[2][0]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   152.620 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_9/O
                         net (fo=3, routed)           0.776   153.397    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X58Y31         LUT6 (Prop_lut6_I4_O)        0.124   153.521 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_32__0/O
                         net (fo=1, routed)           0.590   154.110    debuggerTop/debugger/r_nes_data_reg[7]
    SLICE_X58Y32         LUT5 (Prop_lut5_I0_O)        0.153   154.263 r  debuggerTop/debugger/blockRam_i_7__0/O
                         net (fo=16, routed)          2.640   156.903    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y5          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.722   198.702    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.496   199.198    
                         clock uncertainty           -0.289   198.908    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.773   198.135    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.135    
                         arrival time                        -156.903    
  -------------------------------------------------------------------
                         slack                                 41.232    

Slack (MET) :             41.540ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        57.159ns  (logic 9.874ns (17.275%)  route 47.285ns (82.725%))
  Logic Levels:           56  (LUT2=6 LUT3=4 LUT4=11 LUT5=5 LUT6=30)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 198.521 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.753ns = ( 99.247 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    99.247    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X63Y26         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.459    99.706 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=147, routed)         1.941   101.647    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[2]
    SLICE_X60Y17         LUT4 (Prop_lut4_I1_O)        0.146   101.793 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_90/O
                         net (fo=9, routed)           2.271   104.065    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.328   104.393 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25/O
                         net (fo=1, routed)           0.433   104.826    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25_n_2
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.124   104.950 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19/O
                         net (fo=1, routed)           0.924   105.873    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19_n_2
    SLICE_X67Y23         LUT6 (Prop_lut6_I5_O)        0.124   105.997 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.307   106.304    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X67Y22         LUT6 (Prop_lut6_I5_O)        0.124   106.428 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.535   106.963    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X70Y27         LUT4 (Prop_lut4_I0_O)        0.124   107.087 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.467   107.554    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X64Y27         LUT5 (Prop_lut5_I4_O)        0.124   107.678 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.576   108.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X61Y28         LUT4 (Prop_lut4_I3_O)        0.124   108.378 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.652   109.030    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X61Y29         LUT6 (Prop_lut6_I1_O)        0.124   109.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.938   110.091    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y32         LUT6 (Prop_lut6_I3_O)        0.124   110.215 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.651   110.866    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.124   110.990 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.491   111.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X62Y24         LUT6 (Prop_lut6_I5_O)        0.124   111.606 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.671   112.277    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X66Y25         LUT6 (Prop_lut6_I0_O)        0.124   112.401 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.810   113.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.119   113.330 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           1.076   114.406    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.332   114.738 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.303   115.041    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.124   115.165 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         0.695   115.860    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X62Y37         LUT6 (Prop_lut6_I3_O)        0.124   115.984 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.312   116.296    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X62Y36         LUT6 (Prop_lut6_I0_O)        0.124   116.420 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.652   117.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X66Y29         LUT6 (Prop_lut6_I2_O)        0.124   117.195 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.171   117.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X66Y29         LUT5 (Prop_lut5_I2_O)        0.124   117.490 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.535   118.025    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   118.149 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.833   118.982    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X63Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.106 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.512   119.618    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X64Y33         LUT2 (Prop_lut2_I0_O)        0.124   119.742 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          1.128   120.870    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X63Y45         LUT6 (Prop_lut6_I0_O)        0.124   120.994 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.794   121.788    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124   121.912 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.056   122.968    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.118   123.086 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.732   123.817    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.352   124.169 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.879   125.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X73Y27         LUT4 (Prop_lut4_I2_O)        0.320   125.368 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.711   126.080    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X65Y27         LUT6 (Prop_lut6_I3_O)        0.353   126.433 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.871   127.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X64Y32         LUT2 (Prop_lut2_I0_O)        0.150   127.453 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.531   127.984    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.332   128.316 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.263   128.579    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.124   128.703 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.439   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X63Y36         LUT2 (Prop_lut2_I0_O)        0.124   129.266 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.909   130.175    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.124   130.299 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.043   131.342    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.124   131.466 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.064   132.530    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.150   132.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.563   133.243    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.328   133.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.660   134.230    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X70Y29         LUT6 (Prop_lut6_I3_O)        0.124   134.354 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.679   135.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X66Y28         LUT6 (Prop_lut6_I3_O)        0.124   135.157 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          0.746   135.903    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X64Y31         LUT6 (Prop_lut6_I2_O)        0.124   136.027 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.590   136.617    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124   136.741 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.949   137.691    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.124   137.815 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.575   138.389    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X66Y27         LUT2 (Prop_lut2_I1_O)        0.116   138.505 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.452   138.958    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X66Y27         LUT6 (Prop_lut6_I0_O)        0.328   139.286 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           1.037   140.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.150   140.473 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.321   141.793    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.352   142.145 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.307   142.452    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.348   142.800 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          3.182   145.982    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X56Y76         LUT5 (Prop_lut5_I4_O)        0.124   146.106 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           1.920   148.026    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X62Y44         LUT6 (Prop_lut6_I2_O)        0.124   148.150 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.652   148.802    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X62Y35         LUT6 (Prop_lut6_I0_O)        0.124   148.926 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.833   149.759    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X67Y29         LUT4 (Prop_lut4_I2_O)        0.150   149.909 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[2]_i_3__0/O
                         net (fo=2, routed)           0.971   150.879    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_2
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.326   151.205 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.736   151.941    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][0]
    SLICE_X67Y29         LUT5 (Prop_lut5_I1_O)        0.124   152.065 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.431   152.496    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[2][0]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   152.620 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_9/O
                         net (fo=3, routed)           0.776   153.397    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X58Y31         LUT6 (Prop_lut6_I4_O)        0.124   153.521 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_32__0/O
                         net (fo=1, routed)           0.590   154.110    debuggerTop/debugger/r_nes_data_reg[7]
    SLICE_X58Y32         LUT5 (Prop_lut5_I0_O)        0.153   154.263 r  debuggerTop/debugger/blockRam_i_7__0/O
                         net (fo=16, routed)          2.143   156.406    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X1Y15         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.542   198.521    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   199.009    
                         clock uncertainty           -0.289   198.719    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.773   197.946    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        197.946    
                         arrival time                        -156.407    
  -------------------------------------------------------------------
                         slack                                 41.540    

Slack (MET) :             41.557ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        57.356ns  (logic 9.845ns (17.165%)  route 47.511ns (82.835%))
  Logic Levels:           56  (LUT2=6 LUT3=4 LUT4=11 LUT5=4 LUT6=31)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 198.528 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.753ns = ( 99.247 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    99.247    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X63Y26         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.459    99.706 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=147, routed)         1.941   101.647    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[2]
    SLICE_X60Y17         LUT4 (Prop_lut4_I1_O)        0.146   101.793 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_90/O
                         net (fo=9, routed)           2.271   104.065    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.328   104.393 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25/O
                         net (fo=1, routed)           0.433   104.826    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25_n_2
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.124   104.950 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19/O
                         net (fo=1, routed)           0.924   105.873    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19_n_2
    SLICE_X67Y23         LUT6 (Prop_lut6_I5_O)        0.124   105.997 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.307   106.304    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X67Y22         LUT6 (Prop_lut6_I5_O)        0.124   106.428 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.535   106.963    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X70Y27         LUT4 (Prop_lut4_I0_O)        0.124   107.087 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.467   107.554    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X64Y27         LUT5 (Prop_lut5_I4_O)        0.124   107.678 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.576   108.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X61Y28         LUT4 (Prop_lut4_I3_O)        0.124   108.378 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.652   109.030    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X61Y29         LUT6 (Prop_lut6_I1_O)        0.124   109.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.938   110.091    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y32         LUT6 (Prop_lut6_I3_O)        0.124   110.215 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.651   110.866    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.124   110.990 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.491   111.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X62Y24         LUT6 (Prop_lut6_I5_O)        0.124   111.606 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.671   112.277    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X66Y25         LUT6 (Prop_lut6_I0_O)        0.124   112.401 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.810   113.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.119   113.330 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           1.076   114.406    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.332   114.738 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.303   115.041    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.124   115.165 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         0.695   115.860    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X62Y37         LUT6 (Prop_lut6_I3_O)        0.124   115.984 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.312   116.296    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X62Y36         LUT6 (Prop_lut6_I0_O)        0.124   116.420 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.652   117.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X66Y29         LUT6 (Prop_lut6_I2_O)        0.124   117.195 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.171   117.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X66Y29         LUT5 (Prop_lut5_I2_O)        0.124   117.490 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.535   118.025    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   118.149 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.833   118.982    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X63Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.106 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.512   119.618    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X64Y33         LUT2 (Prop_lut2_I0_O)        0.124   119.742 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          1.128   120.870    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X63Y45         LUT6 (Prop_lut6_I0_O)        0.124   120.994 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.794   121.788    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124   121.912 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.056   122.968    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.118   123.086 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.732   123.817    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.352   124.169 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.879   125.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X73Y27         LUT4 (Prop_lut4_I2_O)        0.320   125.368 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.711   126.080    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X65Y27         LUT6 (Prop_lut6_I3_O)        0.353   126.433 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.871   127.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X64Y32         LUT2 (Prop_lut2_I0_O)        0.150   127.453 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.531   127.984    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.332   128.316 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.263   128.579    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.124   128.703 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.439   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X63Y36         LUT2 (Prop_lut2_I0_O)        0.124   129.266 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.909   130.175    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.124   130.299 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.043   131.342    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.124   131.466 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.064   132.530    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.150   132.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.563   133.243    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.328   133.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.660   134.230    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X70Y29         LUT6 (Prop_lut6_I3_O)        0.124   134.354 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.679   135.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X66Y28         LUT6 (Prop_lut6_I3_O)        0.124   135.157 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          0.746   135.903    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X64Y31         LUT6 (Prop_lut6_I2_O)        0.124   136.027 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.590   136.617    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124   136.741 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.949   137.691    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.124   137.815 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.575   138.389    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X66Y27         LUT2 (Prop_lut2_I1_O)        0.116   138.505 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.452   138.958    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X66Y27         LUT6 (Prop_lut6_I0_O)        0.328   139.286 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           1.037   140.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.150   140.473 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.321   141.793    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.352   142.145 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.307   142.452    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.348   142.800 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          3.182   145.982    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X56Y76         LUT5 (Prop_lut5_I4_O)        0.124   146.106 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           1.920   148.026    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X62Y44         LUT6 (Prop_lut6_I2_O)        0.124   148.150 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.652   148.802    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X62Y35         LUT6 (Prop_lut6_I0_O)        0.124   148.926 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.833   149.759    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X67Y29         LUT4 (Prop_lut4_I2_O)        0.150   149.909 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[2]_i_3__0/O
                         net (fo=2, routed)           0.971   150.879    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_2
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.326   151.205 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.736   151.941    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][0]
    SLICE_X67Y29         LUT5 (Prop_lut5_I1_O)        0.124   152.065 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.431   152.496    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[2][0]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   152.620 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_9/O
                         net (fo=3, routed)           0.727   153.347    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X58Y31         LUT6 (Prop_lut6_I0_O)        0.124   153.471 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_26/O
                         net (fo=1, routed)           0.171   153.642    debuggerTop/values/w_nes_ram_address[10]
    SLICE_X58Y31         LUT6 (Prop_lut6_I1_O)        0.124   153.766 r  debuggerTop/values/blockRam_i_7/O
                         net (fo=16, routed)          2.838   156.604    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X1Y12         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.549   198.528    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   199.016    
                         clock uncertainty           -0.289   198.726    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.160    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.160    
                         arrival time                        -156.604    
  -------------------------------------------------------------------
                         slack                                 41.557    

Slack (MET) :             41.567ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        57.318ns  (logic 9.874ns (17.227%)  route 47.444ns (82.773%))
  Logic Levels:           56  (LUT2=6 LUT3=4 LUT4=11 LUT5=5 LUT6=30)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 198.699 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.753ns = ( 99.247 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    99.247    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X63Y26         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.459    99.706 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=147, routed)         1.941   101.647    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[2]
    SLICE_X60Y17         LUT4 (Prop_lut4_I1_O)        0.146   101.793 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_90/O
                         net (fo=9, routed)           2.271   104.065    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.328   104.393 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25/O
                         net (fo=1, routed)           0.433   104.826    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25_n_2
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.124   104.950 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19/O
                         net (fo=1, routed)           0.924   105.873    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19_n_2
    SLICE_X67Y23         LUT6 (Prop_lut6_I5_O)        0.124   105.997 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.307   106.304    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X67Y22         LUT6 (Prop_lut6_I5_O)        0.124   106.428 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.535   106.963    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X70Y27         LUT4 (Prop_lut4_I0_O)        0.124   107.087 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.467   107.554    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X64Y27         LUT5 (Prop_lut5_I4_O)        0.124   107.678 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.576   108.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X61Y28         LUT4 (Prop_lut4_I3_O)        0.124   108.378 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.652   109.030    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X61Y29         LUT6 (Prop_lut6_I1_O)        0.124   109.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.938   110.091    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y32         LUT6 (Prop_lut6_I3_O)        0.124   110.215 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.651   110.866    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.124   110.990 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.491   111.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X62Y24         LUT6 (Prop_lut6_I5_O)        0.124   111.606 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.671   112.277    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X66Y25         LUT6 (Prop_lut6_I0_O)        0.124   112.401 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.810   113.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.119   113.330 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           1.076   114.406    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.332   114.738 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.303   115.041    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.124   115.165 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         0.695   115.860    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X62Y37         LUT6 (Prop_lut6_I3_O)        0.124   115.984 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.312   116.296    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X62Y36         LUT6 (Prop_lut6_I0_O)        0.124   116.420 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.652   117.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X66Y29         LUT6 (Prop_lut6_I2_O)        0.124   117.195 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.171   117.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X66Y29         LUT5 (Prop_lut5_I2_O)        0.124   117.490 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.535   118.025    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   118.149 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.833   118.982    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X63Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.106 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.512   119.618    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X64Y33         LUT2 (Prop_lut2_I0_O)        0.124   119.742 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          1.128   120.870    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X63Y45         LUT6 (Prop_lut6_I0_O)        0.124   120.994 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.794   121.788    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124   121.912 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.056   122.968    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.118   123.086 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.732   123.817    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.352   124.169 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.879   125.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X73Y27         LUT4 (Prop_lut4_I2_O)        0.320   125.368 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.711   126.080    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X65Y27         LUT6 (Prop_lut6_I3_O)        0.353   126.433 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.871   127.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X64Y32         LUT2 (Prop_lut2_I0_O)        0.150   127.453 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.531   127.984    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.332   128.316 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.263   128.579    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.124   128.703 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.439   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X63Y36         LUT2 (Prop_lut2_I0_O)        0.124   129.266 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.909   130.175    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.124   130.299 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.043   131.342    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.124   131.466 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.064   132.530    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.150   132.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.563   133.243    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.328   133.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.660   134.230    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X70Y29         LUT6 (Prop_lut6_I3_O)        0.124   134.354 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.679   135.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X66Y28         LUT6 (Prop_lut6_I3_O)        0.124   135.157 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          0.746   135.903    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X64Y31         LUT6 (Prop_lut6_I2_O)        0.124   136.027 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.590   136.617    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124   136.741 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.949   137.691    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.124   137.815 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.575   138.389    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X66Y27         LUT2 (Prop_lut2_I1_O)        0.116   138.505 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.452   138.958    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X66Y27         LUT6 (Prop_lut6_I0_O)        0.328   139.286 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           1.037   140.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.150   140.473 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.321   141.793    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.352   142.145 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.307   142.452    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.348   142.800 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          3.182   145.982    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X56Y76         LUT5 (Prop_lut5_I4_O)        0.124   146.106 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           1.920   148.026    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X62Y44         LUT6 (Prop_lut6_I2_O)        0.124   148.150 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.652   148.802    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X62Y35         LUT6 (Prop_lut6_I0_O)        0.124   148.926 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.833   149.759    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X67Y29         LUT4 (Prop_lut4_I2_O)        0.150   149.909 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[2]_i_3__0/O
                         net (fo=2, routed)           0.971   150.879    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_2
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.326   151.205 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.736   151.941    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][0]
    SLICE_X67Y29         LUT5 (Prop_lut5_I1_O)        0.124   152.065 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.431   152.496    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[2][0]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   152.620 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_9/O
                         net (fo=3, routed)           0.776   153.397    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X58Y31         LUT6 (Prop_lut6_I4_O)        0.124   153.521 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_32__0/O
                         net (fo=1, routed)           0.590   154.110    debuggerTop/debugger/r_nes_data_reg[7]
    SLICE_X58Y32         LUT5 (Prop_lut5_I0_O)        0.153   154.263 r  debuggerTop/debugger/blockRam_i_7__0/O
                         net (fo=16, routed)          2.302   156.565    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y4          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.719   198.699    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.496   199.195    
                         clock uncertainty           -0.289   198.905    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.773   198.132    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.132    
                         arrival time                        -156.565    
  -------------------------------------------------------------------
                         slack                                 41.567    

Slack (MET) :             41.645ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        57.258ns  (logic 9.845ns (17.194%)  route 47.413ns (82.806%))
  Logic Levels:           56  (LUT2=6 LUT3=4 LUT4=11 LUT5=4 LUT6=31)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 198.518 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.753ns = ( 99.247 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    99.247    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X63Y26         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.459    99.706 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=147, routed)         1.941   101.647    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[2]
    SLICE_X60Y17         LUT4 (Prop_lut4_I1_O)        0.146   101.793 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_90/O
                         net (fo=9, routed)           2.271   104.065    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.328   104.393 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25/O
                         net (fo=1, routed)           0.433   104.826    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25_n_2
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.124   104.950 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19/O
                         net (fo=1, routed)           0.924   105.873    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19_n_2
    SLICE_X67Y23         LUT6 (Prop_lut6_I5_O)        0.124   105.997 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.307   106.304    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X67Y22         LUT6 (Prop_lut6_I5_O)        0.124   106.428 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.535   106.963    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X70Y27         LUT4 (Prop_lut4_I0_O)        0.124   107.087 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.467   107.554    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X64Y27         LUT5 (Prop_lut5_I4_O)        0.124   107.678 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.576   108.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X61Y28         LUT4 (Prop_lut4_I3_O)        0.124   108.378 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.652   109.030    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X61Y29         LUT6 (Prop_lut6_I1_O)        0.124   109.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.938   110.091    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y32         LUT6 (Prop_lut6_I3_O)        0.124   110.215 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.651   110.866    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.124   110.990 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.491   111.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X62Y24         LUT6 (Prop_lut6_I5_O)        0.124   111.606 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.671   112.277    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X66Y25         LUT6 (Prop_lut6_I0_O)        0.124   112.401 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.810   113.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.119   113.330 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           1.076   114.406    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.332   114.738 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.303   115.041    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.124   115.165 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         0.695   115.860    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X62Y37         LUT6 (Prop_lut6_I3_O)        0.124   115.984 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.312   116.296    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X62Y36         LUT6 (Prop_lut6_I0_O)        0.124   116.420 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.652   117.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X66Y29         LUT6 (Prop_lut6_I2_O)        0.124   117.195 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.171   117.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X66Y29         LUT5 (Prop_lut5_I2_O)        0.124   117.490 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.535   118.025    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   118.149 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.833   118.982    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X63Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.106 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.512   119.618    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X64Y33         LUT2 (Prop_lut2_I0_O)        0.124   119.742 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          1.128   120.870    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X63Y45         LUT6 (Prop_lut6_I0_O)        0.124   120.994 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.794   121.788    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124   121.912 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.056   122.968    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.118   123.086 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.732   123.817    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.352   124.169 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.879   125.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X73Y27         LUT4 (Prop_lut4_I2_O)        0.320   125.368 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.711   126.080    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X65Y27         LUT6 (Prop_lut6_I3_O)        0.353   126.433 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.871   127.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X64Y32         LUT2 (Prop_lut2_I0_O)        0.150   127.453 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.531   127.984    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.332   128.316 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.263   128.579    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.124   128.703 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.439   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X63Y36         LUT2 (Prop_lut2_I0_O)        0.124   129.266 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.909   130.175    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.124   130.299 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.043   131.342    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.124   131.466 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.064   132.530    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.150   132.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.563   133.243    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.328   133.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.660   134.230    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X70Y29         LUT6 (Prop_lut6_I3_O)        0.124   134.354 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.679   135.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X66Y28         LUT6 (Prop_lut6_I3_O)        0.124   135.157 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          0.746   135.903    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X64Y31         LUT6 (Prop_lut6_I2_O)        0.124   136.027 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.590   136.617    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124   136.741 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.949   137.691    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.124   137.815 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.575   138.389    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X66Y27         LUT2 (Prop_lut2_I1_O)        0.116   138.505 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.452   138.958    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X66Y27         LUT6 (Prop_lut6_I0_O)        0.328   139.286 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           1.037   140.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.150   140.473 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.321   141.793    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.352   142.145 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.307   142.452    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.348   142.800 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          3.182   145.982    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X56Y76         LUT5 (Prop_lut5_I4_O)        0.124   146.106 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           1.920   148.026    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X62Y44         LUT6 (Prop_lut6_I2_O)        0.124   148.150 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.652   148.802    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X62Y35         LUT6 (Prop_lut6_I0_O)        0.124   148.926 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.833   149.759    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X67Y29         LUT4 (Prop_lut4_I2_O)        0.150   149.909 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[2]_i_3__0/O
                         net (fo=2, routed)           0.971   150.879    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_2
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.326   151.205 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.736   151.941    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][0]
    SLICE_X67Y29         LUT5 (Prop_lut5_I1_O)        0.124   152.065 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.431   152.496    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[2][0]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   152.620 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_9/O
                         net (fo=3, routed)           0.727   153.347    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X58Y31         LUT6 (Prop_lut6_I0_O)        0.124   153.471 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_26/O
                         net (fo=1, routed)           0.171   153.642    debuggerTop/values/w_nes_ram_address[10]
    SLICE_X58Y31         LUT6 (Prop_lut6_I1_O)        0.124   153.766 r  debuggerTop/values/blockRam_i_7/O
                         net (fo=16, routed)          2.740   156.505    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X1Y14         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.539   198.518    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   199.006    
                         clock uncertainty           -0.289   198.716    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.150    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.150    
                         arrival time                        -156.505    
  -------------------------------------------------------------------
                         slack                                 41.645    

Slack (MET) :             41.704ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        57.306ns  (logic 9.845ns (17.180%)  route 47.461ns (82.820%))
  Logic Levels:           56  (LUT2=6 LUT3=4 LUT4=11 LUT5=4 LUT6=31)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 198.625 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.753ns = ( 99.247 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    99.247    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X63Y26         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.459    99.706 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=147, routed)         1.941   101.647    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[2]
    SLICE_X60Y17         LUT4 (Prop_lut4_I1_O)        0.146   101.793 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_90/O
                         net (fo=9, routed)           2.271   104.065    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.328   104.393 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25/O
                         net (fo=1, routed)           0.433   104.826    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25_n_2
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.124   104.950 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19/O
                         net (fo=1, routed)           0.924   105.873    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19_n_2
    SLICE_X67Y23         LUT6 (Prop_lut6_I5_O)        0.124   105.997 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.307   106.304    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X67Y22         LUT6 (Prop_lut6_I5_O)        0.124   106.428 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.535   106.963    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X70Y27         LUT4 (Prop_lut4_I0_O)        0.124   107.087 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.467   107.554    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X64Y27         LUT5 (Prop_lut5_I4_O)        0.124   107.678 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.576   108.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X61Y28         LUT4 (Prop_lut4_I3_O)        0.124   108.378 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.652   109.030    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X61Y29         LUT6 (Prop_lut6_I1_O)        0.124   109.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.938   110.091    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y32         LUT6 (Prop_lut6_I3_O)        0.124   110.215 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.651   110.866    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.124   110.990 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.491   111.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X62Y24         LUT6 (Prop_lut6_I5_O)        0.124   111.606 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.671   112.277    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X66Y25         LUT6 (Prop_lut6_I0_O)        0.124   112.401 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.810   113.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.119   113.330 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           1.076   114.406    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.332   114.738 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.303   115.041    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.124   115.165 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         0.695   115.860    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X62Y37         LUT6 (Prop_lut6_I3_O)        0.124   115.984 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.312   116.296    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X62Y36         LUT6 (Prop_lut6_I0_O)        0.124   116.420 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.652   117.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X66Y29         LUT6 (Prop_lut6_I2_O)        0.124   117.195 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.171   117.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X66Y29         LUT5 (Prop_lut5_I2_O)        0.124   117.490 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.535   118.025    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   118.149 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.833   118.982    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X63Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.106 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.512   119.618    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X64Y33         LUT2 (Prop_lut2_I0_O)        0.124   119.742 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          1.128   120.870    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X63Y45         LUT6 (Prop_lut6_I0_O)        0.124   120.994 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.794   121.788    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124   121.912 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.056   122.968    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.118   123.086 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.732   123.817    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.352   124.169 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.879   125.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X73Y27         LUT4 (Prop_lut4_I2_O)        0.320   125.368 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.711   126.080    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X65Y27         LUT6 (Prop_lut6_I3_O)        0.353   126.433 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.871   127.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X64Y32         LUT2 (Prop_lut2_I0_O)        0.150   127.453 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.531   127.984    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.332   128.316 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.263   128.579    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.124   128.703 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.439   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X63Y36         LUT2 (Prop_lut2_I0_O)        0.124   129.266 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.909   130.175    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.124   130.299 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.043   131.342    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.124   131.466 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.064   132.530    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.150   132.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.563   133.243    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.328   133.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.660   134.230    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X70Y29         LUT6 (Prop_lut6_I3_O)        0.124   134.354 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.679   135.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X66Y28         LUT6 (Prop_lut6_I3_O)        0.124   135.157 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          0.746   135.903    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X64Y31         LUT6 (Prop_lut6_I2_O)        0.124   136.027 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.590   136.617    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124   136.741 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.949   137.691    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.124   137.815 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.575   138.389    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X66Y27         LUT2 (Prop_lut2_I1_O)        0.116   138.505 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.452   138.958    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X66Y27         LUT6 (Prop_lut6_I0_O)        0.328   139.286 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           1.037   140.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.150   140.473 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.321   141.793    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.352   142.145 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.307   142.452    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.348   142.800 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          3.182   145.982    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X56Y76         LUT5 (Prop_lut5_I4_O)        0.124   146.106 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           1.920   148.026    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X62Y44         LUT6 (Prop_lut6_I2_O)        0.124   148.150 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.652   148.802    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X62Y35         LUT6 (Prop_lut6_I0_O)        0.124   148.926 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.833   149.759    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X67Y29         LUT4 (Prop_lut4_I2_O)        0.150   149.909 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[2]_i_3__0/O
                         net (fo=2, routed)           0.971   150.879    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_2
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.326   151.205 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.736   151.941    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][0]
    SLICE_X67Y29         LUT5 (Prop_lut5_I1_O)        0.124   152.065 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.431   152.496    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[2][0]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   152.620 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_9/O
                         net (fo=3, routed)           0.727   153.347    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X58Y31         LUT6 (Prop_lut6_I0_O)        0.124   153.471 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_26/O
                         net (fo=1, routed)           0.171   153.642    debuggerTop/values/w_nes_ram_address[10]
    SLICE_X58Y31         LUT6 (Prop_lut6_I1_O)        0.124   153.766 r  debuggerTop/values/blockRam_i_7/O
                         net (fo=16, routed)          2.787   156.553    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X3Y10         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.646   198.625    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   199.113    
                         clock uncertainty           -0.289   198.823    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.257    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.257    
                         arrival time                        -156.553    
  -------------------------------------------------------------------
                         slack                                 41.704    

Slack (MET) :             41.899ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        57.018ns  (logic 9.845ns (17.266%)  route 47.173ns (82.734%))
  Logic Levels:           56  (LUT2=6 LUT3=4 LUT4=11 LUT5=4 LUT6=31)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 198.532 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.753ns = ( 99.247 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    99.247    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X63Y26         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.459    99.706 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=147, routed)         1.941   101.647    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[2]
    SLICE_X60Y17         LUT4 (Prop_lut4_I1_O)        0.146   101.793 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_90/O
                         net (fo=9, routed)           2.271   104.065    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.328   104.393 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25/O
                         net (fo=1, routed)           0.433   104.826    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25_n_2
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.124   104.950 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19/O
                         net (fo=1, routed)           0.924   105.873    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19_n_2
    SLICE_X67Y23         LUT6 (Prop_lut6_I5_O)        0.124   105.997 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.307   106.304    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X67Y22         LUT6 (Prop_lut6_I5_O)        0.124   106.428 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.535   106.963    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X70Y27         LUT4 (Prop_lut4_I0_O)        0.124   107.087 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.467   107.554    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X64Y27         LUT5 (Prop_lut5_I4_O)        0.124   107.678 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.576   108.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X61Y28         LUT4 (Prop_lut4_I3_O)        0.124   108.378 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.652   109.030    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X61Y29         LUT6 (Prop_lut6_I1_O)        0.124   109.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.938   110.091    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y32         LUT6 (Prop_lut6_I3_O)        0.124   110.215 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.651   110.866    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.124   110.990 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.491   111.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X62Y24         LUT6 (Prop_lut6_I5_O)        0.124   111.606 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.671   112.277    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X66Y25         LUT6 (Prop_lut6_I0_O)        0.124   112.401 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.810   113.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.119   113.330 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           1.076   114.406    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.332   114.738 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.303   115.041    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.124   115.165 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         0.695   115.860    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X62Y37         LUT6 (Prop_lut6_I3_O)        0.124   115.984 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.312   116.296    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X62Y36         LUT6 (Prop_lut6_I0_O)        0.124   116.420 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.652   117.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X66Y29         LUT6 (Prop_lut6_I2_O)        0.124   117.195 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.171   117.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X66Y29         LUT5 (Prop_lut5_I2_O)        0.124   117.490 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.535   118.025    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   118.149 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.833   118.982    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X63Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.106 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.512   119.618    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X64Y33         LUT2 (Prop_lut2_I0_O)        0.124   119.742 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          1.128   120.870    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X63Y45         LUT6 (Prop_lut6_I0_O)        0.124   120.994 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.794   121.788    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124   121.912 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.056   122.968    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.118   123.086 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.732   123.817    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.352   124.169 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.879   125.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X73Y27         LUT4 (Prop_lut4_I2_O)        0.320   125.368 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.711   126.080    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X65Y27         LUT6 (Prop_lut6_I3_O)        0.353   126.433 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.871   127.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X64Y32         LUT2 (Prop_lut2_I0_O)        0.150   127.453 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.531   127.984    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.332   128.316 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.263   128.579    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.124   128.703 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.439   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X63Y36         LUT2 (Prop_lut2_I0_O)        0.124   129.266 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.909   130.175    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.124   130.299 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.043   131.342    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.124   131.466 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.064   132.530    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.150   132.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.563   133.243    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.328   133.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.660   134.230    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X70Y29         LUT6 (Prop_lut6_I3_O)        0.124   134.354 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.679   135.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X66Y28         LUT6 (Prop_lut6_I3_O)        0.124   135.157 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          0.746   135.903    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X64Y31         LUT6 (Prop_lut6_I2_O)        0.124   136.027 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.590   136.617    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124   136.741 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.949   137.691    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.124   137.815 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.575   138.389    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X66Y27         LUT2 (Prop_lut2_I1_O)        0.116   138.505 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.452   138.958    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X66Y27         LUT6 (Prop_lut6_I0_O)        0.328   139.286 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           1.037   140.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.150   140.473 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.321   141.793    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.352   142.145 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.307   142.452    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.348   142.800 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          3.182   145.982    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X56Y76         LUT5 (Prop_lut5_I4_O)        0.124   146.106 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           1.920   148.026    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X62Y44         LUT6 (Prop_lut6_I2_O)        0.124   148.150 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.652   148.802    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X62Y35         LUT6 (Prop_lut6_I0_O)        0.124   148.926 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.833   149.759    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X67Y29         LUT4 (Prop_lut4_I2_O)        0.150   149.909 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[2]_i_3__0/O
                         net (fo=2, routed)           0.971   150.879    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_2
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.326   151.205 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.736   151.941    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][0]
    SLICE_X67Y29         LUT5 (Prop_lut5_I1_O)        0.124   152.065 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.431   152.496    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[2][0]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   152.620 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_9/O
                         net (fo=3, routed)           0.727   153.347    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X58Y31         LUT6 (Prop_lut6_I0_O)        0.124   153.471 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_26/O
                         net (fo=1, routed)           0.171   153.642    debuggerTop/values/w_nes_ram_address[10]
    SLICE_X58Y31         LUT6 (Prop_lut6_I1_O)        0.124   153.766 r  debuggerTop/values/blockRam_i_7/O
                         net (fo=16, routed)          2.500   156.266    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X1Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.553   198.532    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   199.020    
                         clock uncertainty           -0.289   198.730    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.164    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.164    
                         arrival time                        -156.266    
  -------------------------------------------------------------------
                         slack                                 41.899    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.970ns  (logic 0.161ns (8.171%)  route 1.809ns (91.829%))
  Logic Levels:           4  (BUFG=1 LUT6=3)
  Clock Path Skew:        1.473ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.760    -0.404    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X71Y26         LUT6 (Prop_lut6_I3_O)        0.045    -0.359 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_add[4]_i_12/O
                         net (fo=3, routed)           0.355    -0.004    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]_2
    SLICE_X70Y30         LUT6 (Prop_lut6_I3_O)        0.045     0.041 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[4]_i_3/O
                         net (fo=1, routed)           0.196     0.237    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[4]_i_3_n_2
    SLICE_X70Y31         LUT6 (Prop_lut6_I2_O)        0.045     0.282 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[4]_i_1/O
                         net (fo=1, routed)           0.000     0.282    debuggerTop/nes/cpu2A03/cpu6502/alu/D[4]
    SLICE_X70Y31         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.901    -0.772    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X70Y31         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[4]/C
                         clock pessimism              0.557    -0.216    
                         clock uncertainty            0.289     0.074    
    SLICE_X70Y31         FDCE (Hold_fdce_C_D)         0.120     0.194    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.194    
                         arrival time                           0.282    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.927ns  (logic 0.116ns (6.020%)  route 1.811ns (93.980%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.767    -0.397    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y29         LUT6 (Prop_lut6_I3_O)        0.045    -0.352 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.052    -0.300    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X66Y29         LUT5 (Prop_lut5_I2_O)        0.045    -0.255 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.493     0.238    debuggerTop/nes/cpu2A03/cpu6502/abh/D[4]
    SLICE_X64Y29         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.899    -0.774    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X64Y29         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/C
                         clock pessimism              0.557    -0.218    
                         clock uncertainty            0.289     0.072    
    SLICE_X64Y29         FDCE (Hold_fdce_C_D)         0.072     0.144    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.144    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        1.843ns  (logic 0.071ns (3.852%)  route 1.772ns (96.148%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.490ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 99.245 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 98.311 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.879    99.715    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X73Y24         LUT6 (Prop_lut6_I0_O)        0.045    99.760 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_1__1/O
                         net (fo=8, routed)           0.394   100.154    debuggerTop/nes/cpu2A03/cpu6502/x/E[0]
    SLICE_X73Y28         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.918    99.245    debuggerTop/nes/cpu2A03/cpu6502/x/o_clk_5mhz
    SLICE_X73Y28         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.557    99.801    
                         clock uncertainty            0.289   100.091    
    SLICE_X73Y28         FDCE (Hold_fdce_C_CE)       -0.032   100.059    debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                       -100.059    
                         arrival time                         100.154    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        1.976ns  (logic 0.161ns (8.149%)  route 1.815ns (91.852%))
  Logic Levels:           4  (BUFG=1 LUT6=3)
  Clock Path Skew:        1.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 99.224 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 98.311 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.687    99.523    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.045    99.568 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_5/O
                         net (fo=1, routed)           0.155    99.723    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_5_n_2
    SLICE_X61Y21         LUT6 (Prop_lut6_I1_O)        0.045    99.768 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_2/O
                         net (fo=1, routed)           0.474   100.242    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_2_n_2
    SLICE_X71Y27         LUT6 (Prop_lut6_I2_O)        0.045   100.287 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_1/O
                         net (fo=1, routed)           0.000   100.287    debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg_2
    SLICE_X71Y27         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.897    99.224    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X71Y27         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg/C  (IS_INVERTED)
                         clock pessimism              0.557    99.780    
                         clock uncertainty            0.289   100.070    
    SLICE_X71Y27         FDCE (Hold_fdce_C_D)         0.098   100.168    debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg
  -------------------------------------------------------------------
                         required time                       -100.168    
                         arrival time                         100.287    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.022ns  (logic 0.116ns (5.736%)  route 1.906ns (94.264%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.489ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.766    -0.398    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X70Y22         LUT6 (Prop_lut6_I3_O)        0.045    -0.353 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[4]_i_6/O
                         net (fo=9, routed)           0.641     0.289    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[4]_i_6_n_2
    SLICE_X72Y27         LUT5 (Prop_lut5_I4_O)        0.045     0.334 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[0]_i_1/O
                         net (fo=1, routed)           0.000     0.334    debuggerTop/nes/cpu2A03/cpu6502/alu/D[0]
    SLICE_X72Y27         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.917    -0.756    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X72Y27         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.289     0.090    
    SLICE_X72Y27         FDCE (Hold_fdce_C_D)         0.091     0.181    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_acr_out_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.036ns  (logic 0.206ns (10.119%)  route 1.830ns (89.881%))
  Logic Levels:           5  (BUFG=1 LUT6=4)
  Clock Path Skew:        1.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.749    -0.415    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y16         LUT6 (Prop_lut6_I3_O)        0.045    -0.370 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_acr_out_i_12/O
                         net (fo=1, routed)           0.054    -0.316    debuggerTop/nes/cpu2A03/cpu6502/ir/r_acr_out_i_12_n_2
    SLICE_X66Y16         LUT6 (Prop_lut6_I4_O)        0.045    -0.271 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_acr_out_i_5/O
                         net (fo=1, routed)           0.107    -0.164    debuggerTop/nes/cpu2A03/cpu6502/ir/r_acr_out_i_5_n_2
    SLICE_X67Y17         LUT6 (Prop_lut6_I1_O)        0.045    -0.119 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_acr_out_i_2/O
                         net (fo=7, routed)           0.421     0.302    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_4
    SLICE_X70Y29         LUT6 (Prop_lut6_I4_O)        0.045     0.347 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_acr_out_i_1/O
                         net (fo=1, routed)           0.000     0.347    debuggerTop/nes/cpu2A03/cpu6502/alu/r_acr
    SLICE_X70Y29         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_acr_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.899    -0.774    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X70Y29         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_acr_out_reg/C
                         clock pessimism              0.557    -0.218    
                         clock uncertainty            0.289     0.072    
    SLICE_X70Y29         FDCE (Hold_fdce_C_D)         0.120     0.192    debuggerTop/nes/cpu2A03/cpu6502/alu/r_acr_out_reg
  -------------------------------------------------------------------
                         required time                         -0.192    
                         arrival time                           0.347    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.989ns  (logic 0.116ns (5.833%)  route 1.873ns (94.167%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        1.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.909    -0.255    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X68Y29         LUT6 (Prop_lut6_I1_O)        0.045    -0.210 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5/O
                         net (fo=1, routed)           0.197    -0.013    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5_n_2
    SLICE_X68Y30         LUT6 (Prop_lut6_I5_O)        0.045     0.032 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=4, routed)           0.268     0.300    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]_0[4]
    SLICE_X68Y30         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.900    -0.773    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X68Y30         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/C
                         clock pessimism              0.557    -0.217    
                         clock uncertainty            0.289     0.073    
    SLICE_X68Y30         FDCE (Hold_fdce_C_D)         0.070     0.143    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.143    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.994ns  (logic 0.116ns (5.819%)  route 1.878ns (94.181%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.801    -0.363    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X65Y29         LUT6 (Prop_lut6_I3_O)        0.045    -0.318 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_3/O
                         net (fo=1, routed)           0.169    -0.148    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_3_n_2
    SLICE_X65Y29         LUT5 (Prop_lut5_I2_O)        0.045    -0.103 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=3, routed)           0.408     0.305    debuggerTop/nes/cpu2A03/cpu6502/abh/D[3]
    SLICE_X64Y29         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.899    -0.774    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X64Y29         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/C
                         clock pessimism              0.557    -0.218    
                         clock uncertainty            0.289     0.072    
    SLICE_X64Y29         FDCE (Hold_fdce_C_D)         0.070     0.142    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.142    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.162ns (8.396%)  route 1.767ns (91.604%))
  Logic Levels:           4  (BUFG=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.778    -0.386    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X62Y27         LUT4 (Prop_lut4_I1_O)        0.045    -0.341 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_10/O
                         net (fo=6, routed)           0.131    -0.210    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_13
    SLICE_X65Y27         LUT5 (Prop_lut5_I2_O)        0.045    -0.165 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_6/O
                         net (fo=1, routed)           0.213     0.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_6_n_2
    SLICE_X65Y27         LUT3 (Prop_lut3_I2_O)        0.046     0.094 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_2/O
                         net (fo=3, routed)           0.147     0.241    debuggerTop/nes/cpu2A03/cpu6502/abh/D[7]
    SLICE_X65Y27         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.897    -0.776    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X65Y27         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/C
                         clock pessimism              0.557    -0.220    
                         clock uncertainty            0.289     0.070    
    SLICE_X65Y27         FDCE (Hold_fdce_C_D)         0.004     0.074    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.165ns  (logic 0.161ns (7.436%)  route 2.004ns (92.564%))
  Logic Levels:           4  (BUFG=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.883    -0.281    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X61Y28         LUT4 (Prop_lut4_I0_O)        0.045    -0.236 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_16/O
                         net (fo=3, routed)           0.178    -0.058    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_10__0[5]
    SLICE_X61Y30         LUT6 (Prop_lut6_I4_O)        0.045    -0.013 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_37__0/O
                         net (fo=1, routed)           0.052     0.039    debuggerTop/debugger/r_nes_data_reg[7]_6
    SLICE_X61Y30         LUT5 (Prop_lut5_I0_O)        0.045     0.084 r  debuggerTop/debugger/blockRam_i_12__0/O
                         net (fo=16, routed)          0.392     0.476    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X1Y6          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.944    -0.729    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.289     0.117    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.300    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.300    
                         arrival time                           0.476    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_5mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X1Y17     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X0Y9      debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X2Y18     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X1Y21     debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X0Y14     debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X2Y1      debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X2Y2      debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X2Y5      debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X1Y3      debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X2Y7      debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X63Y33     debuggerTop/nes/clockEnable/r_counter_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X63Y33     debuggerTop/nes/clockEnable/r_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X63Y31     debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X63Y31     debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X64Y30     debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X64Y30     debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X64Y29     debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X64Y29     debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X64Y29     debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X64Y29     debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X60Y74     debuggerTop/nes/ppu/r_oam_reg[40][4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X66Y28     debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X65Y27     debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X65Y27     debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X68Y24     debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X68Y24     debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X68Y24     debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X68Y24     debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X63Y29     debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X63Y29     debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       40.762ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.762ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        58.141ns  (logic 9.845ns (16.933%)  route 48.296ns (83.067%))
  Logic Levels:           56  (LUT2=6 LUT3=4 LUT4=11 LUT5=4 LUT6=31)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 198.546 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.753ns = ( 99.247 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    99.247    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X63Y26         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.459    99.706 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=147, routed)         1.941   101.647    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[2]
    SLICE_X60Y17         LUT4 (Prop_lut4_I1_O)        0.146   101.793 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_90/O
                         net (fo=9, routed)           2.271   104.065    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.328   104.393 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25/O
                         net (fo=1, routed)           0.433   104.826    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25_n_2
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.124   104.950 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19/O
                         net (fo=1, routed)           0.924   105.873    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19_n_2
    SLICE_X67Y23         LUT6 (Prop_lut6_I5_O)        0.124   105.997 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.307   106.304    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X67Y22         LUT6 (Prop_lut6_I5_O)        0.124   106.428 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.535   106.963    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X70Y27         LUT4 (Prop_lut4_I0_O)        0.124   107.087 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.467   107.554    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X64Y27         LUT5 (Prop_lut5_I4_O)        0.124   107.678 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.576   108.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X61Y28         LUT4 (Prop_lut4_I3_O)        0.124   108.378 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.652   109.030    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X61Y29         LUT6 (Prop_lut6_I1_O)        0.124   109.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.938   110.091    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y32         LUT6 (Prop_lut6_I3_O)        0.124   110.215 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.651   110.866    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.124   110.990 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.491   111.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X62Y24         LUT6 (Prop_lut6_I5_O)        0.124   111.606 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.671   112.277    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X66Y25         LUT6 (Prop_lut6_I0_O)        0.124   112.401 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.810   113.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.119   113.330 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           1.076   114.406    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.332   114.738 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.303   115.041    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.124   115.165 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         0.695   115.860    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X62Y37         LUT6 (Prop_lut6_I3_O)        0.124   115.984 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.312   116.296    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X62Y36         LUT6 (Prop_lut6_I0_O)        0.124   116.420 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.652   117.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X66Y29         LUT6 (Prop_lut6_I2_O)        0.124   117.195 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.171   117.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X66Y29         LUT5 (Prop_lut5_I2_O)        0.124   117.490 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.535   118.025    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   118.149 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.833   118.982    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X63Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.106 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.512   119.618    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X64Y33         LUT2 (Prop_lut2_I0_O)        0.124   119.742 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          1.128   120.870    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X63Y45         LUT6 (Prop_lut6_I0_O)        0.124   120.994 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.794   121.788    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124   121.912 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.056   122.968    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.118   123.086 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.732   123.817    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.352   124.169 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.879   125.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X73Y27         LUT4 (Prop_lut4_I2_O)        0.320   125.368 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.711   126.080    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X65Y27         LUT6 (Prop_lut6_I3_O)        0.353   126.433 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.871   127.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X64Y32         LUT2 (Prop_lut2_I0_O)        0.150   127.453 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.531   127.984    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.332   128.316 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.263   128.579    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.124   128.703 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.439   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X63Y36         LUT2 (Prop_lut2_I0_O)        0.124   129.266 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.909   130.175    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.124   130.299 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.043   131.342    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.124   131.466 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.064   132.530    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.150   132.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.563   133.243    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.328   133.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.660   134.230    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X70Y29         LUT6 (Prop_lut6_I3_O)        0.124   134.354 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.679   135.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X66Y28         LUT6 (Prop_lut6_I3_O)        0.124   135.157 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          0.746   135.903    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X64Y31         LUT6 (Prop_lut6_I2_O)        0.124   136.027 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.590   136.617    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124   136.741 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.949   137.691    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.124   137.815 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.575   138.389    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X66Y27         LUT2 (Prop_lut2_I1_O)        0.116   138.505 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.452   138.958    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X66Y27         LUT6 (Prop_lut6_I0_O)        0.328   139.286 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           1.037   140.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.150   140.473 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.321   141.793    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.352   142.145 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.307   142.452    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.348   142.800 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          3.182   145.982    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X56Y76         LUT5 (Prop_lut5_I4_O)        0.124   146.106 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           1.920   148.026    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X62Y44         LUT6 (Prop_lut6_I2_O)        0.124   148.150 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.652   148.802    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X62Y35         LUT6 (Prop_lut6_I0_O)        0.124   148.926 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.833   149.759    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X67Y29         LUT4 (Prop_lut4_I2_O)        0.150   149.909 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[2]_i_3__0/O
                         net (fo=2, routed)           0.971   150.879    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_2
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.326   151.205 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.736   151.941    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][0]
    SLICE_X67Y29         LUT5 (Prop_lut5_I1_O)        0.124   152.065 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.431   152.496    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[2][0]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   152.620 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_9/O
                         net (fo=3, routed)           0.727   153.347    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X58Y31         LUT6 (Prop_lut6_I0_O)        0.124   153.471 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_26/O
                         net (fo=1, routed)           0.171   153.642    debuggerTop/values/w_nes_ram_address[10]
    SLICE_X58Y31         LUT6 (Prop_lut6_I1_O)        0.124   153.766 r  debuggerTop/values/blockRam_i_7/O
                         net (fo=16, routed)          3.622   157.388    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y10         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.567   198.546    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   199.034    
                         clock uncertainty           -0.318   198.716    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.150    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.150    
                         arrival time                        -157.388    
  -------------------------------------------------------------------
                         slack                                 40.762    

Slack (MET) :             41.099ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        57.803ns  (logic 9.845ns (17.032%)  route 47.958ns (82.968%))
  Logic Levels:           56  (LUT2=6 LUT3=4 LUT4=11 LUT5=4 LUT6=31)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 198.545 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.753ns = ( 99.247 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    99.247    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X63Y26         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.459    99.706 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=147, routed)         1.941   101.647    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[2]
    SLICE_X60Y17         LUT4 (Prop_lut4_I1_O)        0.146   101.793 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_90/O
                         net (fo=9, routed)           2.271   104.065    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.328   104.393 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25/O
                         net (fo=1, routed)           0.433   104.826    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25_n_2
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.124   104.950 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19/O
                         net (fo=1, routed)           0.924   105.873    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19_n_2
    SLICE_X67Y23         LUT6 (Prop_lut6_I5_O)        0.124   105.997 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.307   106.304    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X67Y22         LUT6 (Prop_lut6_I5_O)        0.124   106.428 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.535   106.963    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X70Y27         LUT4 (Prop_lut4_I0_O)        0.124   107.087 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.467   107.554    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X64Y27         LUT5 (Prop_lut5_I4_O)        0.124   107.678 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.576   108.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X61Y28         LUT4 (Prop_lut4_I3_O)        0.124   108.378 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.652   109.030    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X61Y29         LUT6 (Prop_lut6_I1_O)        0.124   109.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.938   110.091    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y32         LUT6 (Prop_lut6_I3_O)        0.124   110.215 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.651   110.866    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.124   110.990 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.491   111.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X62Y24         LUT6 (Prop_lut6_I5_O)        0.124   111.606 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.671   112.277    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X66Y25         LUT6 (Prop_lut6_I0_O)        0.124   112.401 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.810   113.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.119   113.330 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           1.076   114.406    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.332   114.738 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.303   115.041    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.124   115.165 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         0.695   115.860    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X62Y37         LUT6 (Prop_lut6_I3_O)        0.124   115.984 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.312   116.296    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X62Y36         LUT6 (Prop_lut6_I0_O)        0.124   116.420 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.652   117.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X66Y29         LUT6 (Prop_lut6_I2_O)        0.124   117.195 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.171   117.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X66Y29         LUT5 (Prop_lut5_I2_O)        0.124   117.490 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.535   118.025    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   118.149 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.833   118.982    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X63Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.106 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.512   119.618    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X64Y33         LUT2 (Prop_lut2_I0_O)        0.124   119.742 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          1.128   120.870    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X63Y45         LUT6 (Prop_lut6_I0_O)        0.124   120.994 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.794   121.788    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124   121.912 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.056   122.968    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.118   123.086 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.732   123.817    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.352   124.169 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.879   125.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X73Y27         LUT4 (Prop_lut4_I2_O)        0.320   125.368 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.711   126.080    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X65Y27         LUT6 (Prop_lut6_I3_O)        0.353   126.433 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.871   127.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X64Y32         LUT2 (Prop_lut2_I0_O)        0.150   127.453 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.531   127.984    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.332   128.316 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.263   128.579    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.124   128.703 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.439   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X63Y36         LUT2 (Prop_lut2_I0_O)        0.124   129.266 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.909   130.175    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.124   130.299 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.043   131.342    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.124   131.466 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.064   132.530    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.150   132.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.563   133.243    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.328   133.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.660   134.230    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X70Y29         LUT6 (Prop_lut6_I3_O)        0.124   134.354 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.679   135.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X66Y28         LUT6 (Prop_lut6_I3_O)        0.124   135.157 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          0.746   135.903    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X64Y31         LUT6 (Prop_lut6_I2_O)        0.124   136.027 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.590   136.617    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124   136.741 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.949   137.691    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.124   137.815 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.575   138.389    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X66Y27         LUT2 (Prop_lut2_I1_O)        0.116   138.505 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.452   138.958    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X66Y27         LUT6 (Prop_lut6_I0_O)        0.328   139.286 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           1.037   140.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.150   140.473 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.321   141.793    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.352   142.145 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.307   142.452    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.348   142.800 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          3.182   145.982    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X56Y76         LUT5 (Prop_lut5_I4_O)        0.124   146.106 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           1.920   148.026    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X62Y44         LUT6 (Prop_lut6_I2_O)        0.124   148.150 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.652   148.802    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X62Y35         LUT6 (Prop_lut6_I0_O)        0.124   148.926 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.833   149.759    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X67Y29         LUT4 (Prop_lut4_I2_O)        0.150   149.909 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[2]_i_3__0/O
                         net (fo=2, routed)           0.971   150.879    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_2
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.326   151.205 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.736   151.941    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][0]
    SLICE_X67Y29         LUT5 (Prop_lut5_I1_O)        0.124   152.065 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.431   152.496    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[2][0]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   152.620 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_9/O
                         net (fo=3, routed)           0.727   153.347    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X58Y31         LUT6 (Prop_lut6_I0_O)        0.124   153.471 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_26/O
                         net (fo=1, routed)           0.171   153.642    debuggerTop/values/w_nes_ram_address[10]
    SLICE_X58Y31         LUT6 (Prop_lut6_I1_O)        0.124   153.766 r  debuggerTop/values/blockRam_i_7/O
                         net (fo=16, routed)          3.284   157.050    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.566   198.545    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   199.033    
                         clock uncertainty           -0.318   198.715    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.149    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.149    
                         arrival time                        -157.050    
  -------------------------------------------------------------------
                         slack                                 41.099    

Slack (MET) :             41.179ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        57.497ns  (logic 9.874ns (17.173%)  route 47.623ns (82.827%))
  Logic Levels:           56  (LUT2=6 LUT3=4 LUT4=11 LUT5=5 LUT6=30)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 198.526 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.753ns = ( 99.247 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    99.247    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X63Y26         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.459    99.706 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=147, routed)         1.941   101.647    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[2]
    SLICE_X60Y17         LUT4 (Prop_lut4_I1_O)        0.146   101.793 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_90/O
                         net (fo=9, routed)           2.271   104.065    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.328   104.393 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25/O
                         net (fo=1, routed)           0.433   104.826    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25_n_2
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.124   104.950 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19/O
                         net (fo=1, routed)           0.924   105.873    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19_n_2
    SLICE_X67Y23         LUT6 (Prop_lut6_I5_O)        0.124   105.997 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.307   106.304    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X67Y22         LUT6 (Prop_lut6_I5_O)        0.124   106.428 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.535   106.963    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X70Y27         LUT4 (Prop_lut4_I0_O)        0.124   107.087 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.467   107.554    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X64Y27         LUT5 (Prop_lut5_I4_O)        0.124   107.678 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.576   108.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X61Y28         LUT4 (Prop_lut4_I3_O)        0.124   108.378 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.652   109.030    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X61Y29         LUT6 (Prop_lut6_I1_O)        0.124   109.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.938   110.091    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y32         LUT6 (Prop_lut6_I3_O)        0.124   110.215 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.651   110.866    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.124   110.990 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.491   111.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X62Y24         LUT6 (Prop_lut6_I5_O)        0.124   111.606 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.671   112.277    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X66Y25         LUT6 (Prop_lut6_I0_O)        0.124   112.401 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.810   113.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.119   113.330 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           1.076   114.406    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.332   114.738 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.303   115.041    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.124   115.165 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         0.695   115.860    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X62Y37         LUT6 (Prop_lut6_I3_O)        0.124   115.984 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.312   116.296    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X62Y36         LUT6 (Prop_lut6_I0_O)        0.124   116.420 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.652   117.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X66Y29         LUT6 (Prop_lut6_I2_O)        0.124   117.195 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.171   117.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X66Y29         LUT5 (Prop_lut5_I2_O)        0.124   117.490 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.535   118.025    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   118.149 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.833   118.982    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X63Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.106 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.512   119.618    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X64Y33         LUT2 (Prop_lut2_I0_O)        0.124   119.742 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          1.128   120.870    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X63Y45         LUT6 (Prop_lut6_I0_O)        0.124   120.994 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.794   121.788    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124   121.912 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.056   122.968    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.118   123.086 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.732   123.817    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.352   124.169 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.879   125.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X73Y27         LUT4 (Prop_lut4_I2_O)        0.320   125.368 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.711   126.080    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X65Y27         LUT6 (Prop_lut6_I3_O)        0.353   126.433 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.871   127.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X64Y32         LUT2 (Prop_lut2_I0_O)        0.150   127.453 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.531   127.984    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.332   128.316 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.263   128.579    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.124   128.703 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.439   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X63Y36         LUT2 (Prop_lut2_I0_O)        0.124   129.266 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.909   130.175    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.124   130.299 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.043   131.342    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.124   131.466 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.064   132.530    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.150   132.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.563   133.243    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.328   133.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.660   134.230    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X70Y29         LUT6 (Prop_lut6_I3_O)        0.124   134.354 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.679   135.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X66Y28         LUT6 (Prop_lut6_I3_O)        0.124   135.157 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          0.746   135.903    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X64Y31         LUT6 (Prop_lut6_I2_O)        0.124   136.027 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.590   136.617    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124   136.741 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.949   137.691    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.124   137.815 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.575   138.389    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X66Y27         LUT2 (Prop_lut2_I1_O)        0.116   138.505 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.452   138.958    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X66Y27         LUT6 (Prop_lut6_I0_O)        0.328   139.286 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           1.037   140.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.150   140.473 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.321   141.793    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.352   142.145 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.307   142.452    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.348   142.800 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          3.182   145.982    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X56Y76         LUT5 (Prop_lut5_I4_O)        0.124   146.106 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           1.920   148.026    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X62Y44         LUT6 (Prop_lut6_I2_O)        0.124   148.150 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.652   148.802    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X62Y35         LUT6 (Prop_lut6_I0_O)        0.124   148.926 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.833   149.759    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X67Y29         LUT4 (Prop_lut4_I2_O)        0.150   149.909 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[2]_i_3__0/O
                         net (fo=2, routed)           0.971   150.879    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_2
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.326   151.205 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.736   151.941    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][0]
    SLICE_X67Y29         LUT5 (Prop_lut5_I1_O)        0.124   152.065 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.431   152.496    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[2][0]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   152.620 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_9/O
                         net (fo=3, routed)           0.776   153.397    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X58Y31         LUT6 (Prop_lut6_I4_O)        0.124   153.521 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_32__0/O
                         net (fo=1, routed)           0.590   154.110    debuggerTop/debugger/r_nes_data_reg[7]
    SLICE_X58Y32         LUT5 (Prop_lut5_I0_O)        0.153   154.263 r  debuggerTop/debugger/blockRam_i_7__0/O
                         net (fo=16, routed)          2.481   156.744    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X1Y16         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.547   198.526    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   199.014    
                         clock uncertainty           -0.318   198.696    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.773   197.923    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        197.923    
                         arrival time                        -156.745    
  -------------------------------------------------------------------
                         slack                                 41.179    

Slack (MET) :             41.204ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        57.656ns  (logic 9.874ns (17.126%)  route 47.782ns (82.874%))
  Logic Levels:           56  (LUT2=6 LUT3=4 LUT4=11 LUT5=5 LUT6=30)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 198.702 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.753ns = ( 99.247 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    99.247    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X63Y26         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.459    99.706 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=147, routed)         1.941   101.647    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[2]
    SLICE_X60Y17         LUT4 (Prop_lut4_I1_O)        0.146   101.793 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_90/O
                         net (fo=9, routed)           2.271   104.065    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.328   104.393 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25/O
                         net (fo=1, routed)           0.433   104.826    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25_n_2
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.124   104.950 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19/O
                         net (fo=1, routed)           0.924   105.873    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19_n_2
    SLICE_X67Y23         LUT6 (Prop_lut6_I5_O)        0.124   105.997 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.307   106.304    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X67Y22         LUT6 (Prop_lut6_I5_O)        0.124   106.428 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.535   106.963    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X70Y27         LUT4 (Prop_lut4_I0_O)        0.124   107.087 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.467   107.554    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X64Y27         LUT5 (Prop_lut5_I4_O)        0.124   107.678 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.576   108.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X61Y28         LUT4 (Prop_lut4_I3_O)        0.124   108.378 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.652   109.030    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X61Y29         LUT6 (Prop_lut6_I1_O)        0.124   109.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.938   110.091    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y32         LUT6 (Prop_lut6_I3_O)        0.124   110.215 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.651   110.866    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.124   110.990 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.491   111.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X62Y24         LUT6 (Prop_lut6_I5_O)        0.124   111.606 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.671   112.277    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X66Y25         LUT6 (Prop_lut6_I0_O)        0.124   112.401 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.810   113.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.119   113.330 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           1.076   114.406    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.332   114.738 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.303   115.041    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.124   115.165 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         0.695   115.860    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X62Y37         LUT6 (Prop_lut6_I3_O)        0.124   115.984 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.312   116.296    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X62Y36         LUT6 (Prop_lut6_I0_O)        0.124   116.420 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.652   117.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X66Y29         LUT6 (Prop_lut6_I2_O)        0.124   117.195 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.171   117.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X66Y29         LUT5 (Prop_lut5_I2_O)        0.124   117.490 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.535   118.025    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   118.149 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.833   118.982    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X63Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.106 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.512   119.618    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X64Y33         LUT2 (Prop_lut2_I0_O)        0.124   119.742 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          1.128   120.870    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X63Y45         LUT6 (Prop_lut6_I0_O)        0.124   120.994 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.794   121.788    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124   121.912 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.056   122.968    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.118   123.086 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.732   123.817    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.352   124.169 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.879   125.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X73Y27         LUT4 (Prop_lut4_I2_O)        0.320   125.368 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.711   126.080    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X65Y27         LUT6 (Prop_lut6_I3_O)        0.353   126.433 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.871   127.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X64Y32         LUT2 (Prop_lut2_I0_O)        0.150   127.453 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.531   127.984    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.332   128.316 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.263   128.579    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.124   128.703 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.439   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X63Y36         LUT2 (Prop_lut2_I0_O)        0.124   129.266 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.909   130.175    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.124   130.299 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.043   131.342    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.124   131.466 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.064   132.530    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.150   132.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.563   133.243    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.328   133.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.660   134.230    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X70Y29         LUT6 (Prop_lut6_I3_O)        0.124   134.354 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.679   135.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X66Y28         LUT6 (Prop_lut6_I3_O)        0.124   135.157 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          0.746   135.903    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X64Y31         LUT6 (Prop_lut6_I2_O)        0.124   136.027 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.590   136.617    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124   136.741 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.949   137.691    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.124   137.815 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.575   138.389    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X66Y27         LUT2 (Prop_lut2_I1_O)        0.116   138.505 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.452   138.958    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X66Y27         LUT6 (Prop_lut6_I0_O)        0.328   139.286 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           1.037   140.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.150   140.473 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.321   141.793    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.352   142.145 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.307   142.452    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.348   142.800 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          3.182   145.982    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X56Y76         LUT5 (Prop_lut5_I4_O)        0.124   146.106 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           1.920   148.026    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X62Y44         LUT6 (Prop_lut6_I2_O)        0.124   148.150 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.652   148.802    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X62Y35         LUT6 (Prop_lut6_I0_O)        0.124   148.926 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.833   149.759    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X67Y29         LUT4 (Prop_lut4_I2_O)        0.150   149.909 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[2]_i_3__0/O
                         net (fo=2, routed)           0.971   150.879    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_2
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.326   151.205 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.736   151.941    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][0]
    SLICE_X67Y29         LUT5 (Prop_lut5_I1_O)        0.124   152.065 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.431   152.496    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[2][0]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   152.620 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_9/O
                         net (fo=3, routed)           0.776   153.397    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X58Y31         LUT6 (Prop_lut6_I4_O)        0.124   153.521 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_32__0/O
                         net (fo=1, routed)           0.590   154.110    debuggerTop/debugger/r_nes_data_reg[7]
    SLICE_X58Y32         LUT5 (Prop_lut5_I0_O)        0.153   154.263 r  debuggerTop/debugger/blockRam_i_7__0/O
                         net (fo=16, routed)          2.640   156.903    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y5          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.722   198.702    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.496   199.198    
                         clock uncertainty           -0.318   198.880    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.773   198.107    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.107    
                         arrival time                        -156.903    
  -------------------------------------------------------------------
                         slack                                 41.204    

Slack (MET) :             41.512ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        57.159ns  (logic 9.874ns (17.275%)  route 47.285ns (82.725%))
  Logic Levels:           56  (LUT2=6 LUT3=4 LUT4=11 LUT5=5 LUT6=30)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 198.521 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.753ns = ( 99.247 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    99.247    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X63Y26         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.459    99.706 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=147, routed)         1.941   101.647    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[2]
    SLICE_X60Y17         LUT4 (Prop_lut4_I1_O)        0.146   101.793 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_90/O
                         net (fo=9, routed)           2.271   104.065    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.328   104.393 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25/O
                         net (fo=1, routed)           0.433   104.826    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25_n_2
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.124   104.950 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19/O
                         net (fo=1, routed)           0.924   105.873    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19_n_2
    SLICE_X67Y23         LUT6 (Prop_lut6_I5_O)        0.124   105.997 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.307   106.304    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X67Y22         LUT6 (Prop_lut6_I5_O)        0.124   106.428 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.535   106.963    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X70Y27         LUT4 (Prop_lut4_I0_O)        0.124   107.087 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.467   107.554    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X64Y27         LUT5 (Prop_lut5_I4_O)        0.124   107.678 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.576   108.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X61Y28         LUT4 (Prop_lut4_I3_O)        0.124   108.378 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.652   109.030    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X61Y29         LUT6 (Prop_lut6_I1_O)        0.124   109.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.938   110.091    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y32         LUT6 (Prop_lut6_I3_O)        0.124   110.215 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.651   110.866    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.124   110.990 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.491   111.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X62Y24         LUT6 (Prop_lut6_I5_O)        0.124   111.606 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.671   112.277    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X66Y25         LUT6 (Prop_lut6_I0_O)        0.124   112.401 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.810   113.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.119   113.330 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           1.076   114.406    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.332   114.738 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.303   115.041    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.124   115.165 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         0.695   115.860    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X62Y37         LUT6 (Prop_lut6_I3_O)        0.124   115.984 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.312   116.296    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X62Y36         LUT6 (Prop_lut6_I0_O)        0.124   116.420 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.652   117.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X66Y29         LUT6 (Prop_lut6_I2_O)        0.124   117.195 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.171   117.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X66Y29         LUT5 (Prop_lut5_I2_O)        0.124   117.490 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.535   118.025    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   118.149 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.833   118.982    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X63Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.106 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.512   119.618    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X64Y33         LUT2 (Prop_lut2_I0_O)        0.124   119.742 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          1.128   120.870    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X63Y45         LUT6 (Prop_lut6_I0_O)        0.124   120.994 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.794   121.788    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124   121.912 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.056   122.968    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.118   123.086 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.732   123.817    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.352   124.169 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.879   125.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X73Y27         LUT4 (Prop_lut4_I2_O)        0.320   125.368 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.711   126.080    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X65Y27         LUT6 (Prop_lut6_I3_O)        0.353   126.433 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.871   127.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X64Y32         LUT2 (Prop_lut2_I0_O)        0.150   127.453 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.531   127.984    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.332   128.316 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.263   128.579    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.124   128.703 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.439   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X63Y36         LUT2 (Prop_lut2_I0_O)        0.124   129.266 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.909   130.175    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.124   130.299 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.043   131.342    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.124   131.466 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.064   132.530    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.150   132.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.563   133.243    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.328   133.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.660   134.230    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X70Y29         LUT6 (Prop_lut6_I3_O)        0.124   134.354 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.679   135.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X66Y28         LUT6 (Prop_lut6_I3_O)        0.124   135.157 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          0.746   135.903    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X64Y31         LUT6 (Prop_lut6_I2_O)        0.124   136.027 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.590   136.617    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124   136.741 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.949   137.691    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.124   137.815 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.575   138.389    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X66Y27         LUT2 (Prop_lut2_I1_O)        0.116   138.505 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.452   138.958    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X66Y27         LUT6 (Prop_lut6_I0_O)        0.328   139.286 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           1.037   140.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.150   140.473 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.321   141.793    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.352   142.145 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.307   142.452    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.348   142.800 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          3.182   145.982    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X56Y76         LUT5 (Prop_lut5_I4_O)        0.124   146.106 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           1.920   148.026    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X62Y44         LUT6 (Prop_lut6_I2_O)        0.124   148.150 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.652   148.802    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X62Y35         LUT6 (Prop_lut6_I0_O)        0.124   148.926 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.833   149.759    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X67Y29         LUT4 (Prop_lut4_I2_O)        0.150   149.909 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[2]_i_3__0/O
                         net (fo=2, routed)           0.971   150.879    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_2
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.326   151.205 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.736   151.941    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][0]
    SLICE_X67Y29         LUT5 (Prop_lut5_I1_O)        0.124   152.065 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.431   152.496    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[2][0]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   152.620 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_9/O
                         net (fo=3, routed)           0.776   153.397    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X58Y31         LUT6 (Prop_lut6_I4_O)        0.124   153.521 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_32__0/O
                         net (fo=1, routed)           0.590   154.110    debuggerTop/debugger/r_nes_data_reg[7]
    SLICE_X58Y32         LUT5 (Prop_lut5_I0_O)        0.153   154.263 r  debuggerTop/debugger/blockRam_i_7__0/O
                         net (fo=16, routed)          2.143   156.406    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X1Y15         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.542   198.521    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   199.009    
                         clock uncertainty           -0.318   198.691    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.773   197.918    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        197.918    
                         arrival time                        -156.407    
  -------------------------------------------------------------------
                         slack                                 41.512    

Slack (MET) :             41.528ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        57.356ns  (logic 9.845ns (17.165%)  route 47.511ns (82.835%))
  Logic Levels:           56  (LUT2=6 LUT3=4 LUT4=11 LUT5=4 LUT6=31)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 198.528 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.753ns = ( 99.247 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    99.247    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X63Y26         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.459    99.706 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=147, routed)         1.941   101.647    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[2]
    SLICE_X60Y17         LUT4 (Prop_lut4_I1_O)        0.146   101.793 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_90/O
                         net (fo=9, routed)           2.271   104.065    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.328   104.393 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25/O
                         net (fo=1, routed)           0.433   104.826    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25_n_2
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.124   104.950 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19/O
                         net (fo=1, routed)           0.924   105.873    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19_n_2
    SLICE_X67Y23         LUT6 (Prop_lut6_I5_O)        0.124   105.997 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.307   106.304    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X67Y22         LUT6 (Prop_lut6_I5_O)        0.124   106.428 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.535   106.963    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X70Y27         LUT4 (Prop_lut4_I0_O)        0.124   107.087 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.467   107.554    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X64Y27         LUT5 (Prop_lut5_I4_O)        0.124   107.678 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.576   108.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X61Y28         LUT4 (Prop_lut4_I3_O)        0.124   108.378 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.652   109.030    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X61Y29         LUT6 (Prop_lut6_I1_O)        0.124   109.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.938   110.091    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y32         LUT6 (Prop_lut6_I3_O)        0.124   110.215 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.651   110.866    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.124   110.990 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.491   111.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X62Y24         LUT6 (Prop_lut6_I5_O)        0.124   111.606 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.671   112.277    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X66Y25         LUT6 (Prop_lut6_I0_O)        0.124   112.401 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.810   113.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.119   113.330 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           1.076   114.406    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.332   114.738 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.303   115.041    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.124   115.165 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         0.695   115.860    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X62Y37         LUT6 (Prop_lut6_I3_O)        0.124   115.984 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.312   116.296    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X62Y36         LUT6 (Prop_lut6_I0_O)        0.124   116.420 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.652   117.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X66Y29         LUT6 (Prop_lut6_I2_O)        0.124   117.195 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.171   117.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X66Y29         LUT5 (Prop_lut5_I2_O)        0.124   117.490 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.535   118.025    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   118.149 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.833   118.982    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X63Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.106 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.512   119.618    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X64Y33         LUT2 (Prop_lut2_I0_O)        0.124   119.742 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          1.128   120.870    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X63Y45         LUT6 (Prop_lut6_I0_O)        0.124   120.994 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.794   121.788    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124   121.912 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.056   122.968    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.118   123.086 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.732   123.817    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.352   124.169 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.879   125.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X73Y27         LUT4 (Prop_lut4_I2_O)        0.320   125.368 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.711   126.080    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X65Y27         LUT6 (Prop_lut6_I3_O)        0.353   126.433 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.871   127.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X64Y32         LUT2 (Prop_lut2_I0_O)        0.150   127.453 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.531   127.984    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.332   128.316 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.263   128.579    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.124   128.703 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.439   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X63Y36         LUT2 (Prop_lut2_I0_O)        0.124   129.266 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.909   130.175    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.124   130.299 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.043   131.342    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.124   131.466 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.064   132.530    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.150   132.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.563   133.243    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.328   133.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.660   134.230    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X70Y29         LUT6 (Prop_lut6_I3_O)        0.124   134.354 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.679   135.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X66Y28         LUT6 (Prop_lut6_I3_O)        0.124   135.157 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          0.746   135.903    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X64Y31         LUT6 (Prop_lut6_I2_O)        0.124   136.027 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.590   136.617    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124   136.741 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.949   137.691    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.124   137.815 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.575   138.389    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X66Y27         LUT2 (Prop_lut2_I1_O)        0.116   138.505 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.452   138.958    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X66Y27         LUT6 (Prop_lut6_I0_O)        0.328   139.286 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           1.037   140.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.150   140.473 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.321   141.793    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.352   142.145 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.307   142.452    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.348   142.800 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          3.182   145.982    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X56Y76         LUT5 (Prop_lut5_I4_O)        0.124   146.106 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           1.920   148.026    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X62Y44         LUT6 (Prop_lut6_I2_O)        0.124   148.150 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.652   148.802    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X62Y35         LUT6 (Prop_lut6_I0_O)        0.124   148.926 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.833   149.759    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X67Y29         LUT4 (Prop_lut4_I2_O)        0.150   149.909 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[2]_i_3__0/O
                         net (fo=2, routed)           0.971   150.879    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_2
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.326   151.205 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.736   151.941    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][0]
    SLICE_X67Y29         LUT5 (Prop_lut5_I1_O)        0.124   152.065 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.431   152.496    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[2][0]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   152.620 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_9/O
                         net (fo=3, routed)           0.727   153.347    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X58Y31         LUT6 (Prop_lut6_I0_O)        0.124   153.471 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_26/O
                         net (fo=1, routed)           0.171   153.642    debuggerTop/values/w_nes_ram_address[10]
    SLICE_X58Y31         LUT6 (Prop_lut6_I1_O)        0.124   153.766 r  debuggerTop/values/blockRam_i_7/O
                         net (fo=16, routed)          2.838   156.604    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X1Y12         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.549   198.528    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   199.016    
                         clock uncertainty           -0.318   198.698    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.132    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.132    
                         arrival time                        -156.604    
  -------------------------------------------------------------------
                         slack                                 41.528    

Slack (MET) :             41.539ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        57.318ns  (logic 9.874ns (17.227%)  route 47.444ns (82.773%))
  Logic Levels:           56  (LUT2=6 LUT3=4 LUT4=11 LUT5=5 LUT6=30)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 198.699 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.753ns = ( 99.247 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    99.247    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X63Y26         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.459    99.706 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=147, routed)         1.941   101.647    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[2]
    SLICE_X60Y17         LUT4 (Prop_lut4_I1_O)        0.146   101.793 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_90/O
                         net (fo=9, routed)           2.271   104.065    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.328   104.393 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25/O
                         net (fo=1, routed)           0.433   104.826    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25_n_2
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.124   104.950 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19/O
                         net (fo=1, routed)           0.924   105.873    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19_n_2
    SLICE_X67Y23         LUT6 (Prop_lut6_I5_O)        0.124   105.997 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.307   106.304    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X67Y22         LUT6 (Prop_lut6_I5_O)        0.124   106.428 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.535   106.963    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X70Y27         LUT4 (Prop_lut4_I0_O)        0.124   107.087 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.467   107.554    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X64Y27         LUT5 (Prop_lut5_I4_O)        0.124   107.678 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.576   108.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X61Y28         LUT4 (Prop_lut4_I3_O)        0.124   108.378 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.652   109.030    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X61Y29         LUT6 (Prop_lut6_I1_O)        0.124   109.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.938   110.091    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y32         LUT6 (Prop_lut6_I3_O)        0.124   110.215 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.651   110.866    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.124   110.990 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.491   111.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X62Y24         LUT6 (Prop_lut6_I5_O)        0.124   111.606 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.671   112.277    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X66Y25         LUT6 (Prop_lut6_I0_O)        0.124   112.401 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.810   113.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.119   113.330 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           1.076   114.406    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.332   114.738 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.303   115.041    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.124   115.165 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         0.695   115.860    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X62Y37         LUT6 (Prop_lut6_I3_O)        0.124   115.984 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.312   116.296    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X62Y36         LUT6 (Prop_lut6_I0_O)        0.124   116.420 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.652   117.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X66Y29         LUT6 (Prop_lut6_I2_O)        0.124   117.195 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.171   117.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X66Y29         LUT5 (Prop_lut5_I2_O)        0.124   117.490 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.535   118.025    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   118.149 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.833   118.982    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X63Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.106 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.512   119.618    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X64Y33         LUT2 (Prop_lut2_I0_O)        0.124   119.742 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          1.128   120.870    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X63Y45         LUT6 (Prop_lut6_I0_O)        0.124   120.994 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.794   121.788    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124   121.912 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.056   122.968    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.118   123.086 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.732   123.817    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.352   124.169 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.879   125.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X73Y27         LUT4 (Prop_lut4_I2_O)        0.320   125.368 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.711   126.080    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X65Y27         LUT6 (Prop_lut6_I3_O)        0.353   126.433 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.871   127.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X64Y32         LUT2 (Prop_lut2_I0_O)        0.150   127.453 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.531   127.984    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.332   128.316 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.263   128.579    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.124   128.703 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.439   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X63Y36         LUT2 (Prop_lut2_I0_O)        0.124   129.266 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.909   130.175    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.124   130.299 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.043   131.342    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.124   131.466 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.064   132.530    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.150   132.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.563   133.243    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.328   133.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.660   134.230    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X70Y29         LUT6 (Prop_lut6_I3_O)        0.124   134.354 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.679   135.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X66Y28         LUT6 (Prop_lut6_I3_O)        0.124   135.157 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          0.746   135.903    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X64Y31         LUT6 (Prop_lut6_I2_O)        0.124   136.027 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.590   136.617    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124   136.741 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.949   137.691    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.124   137.815 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.575   138.389    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X66Y27         LUT2 (Prop_lut2_I1_O)        0.116   138.505 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.452   138.958    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X66Y27         LUT6 (Prop_lut6_I0_O)        0.328   139.286 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           1.037   140.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.150   140.473 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.321   141.793    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.352   142.145 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.307   142.452    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.348   142.800 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          3.182   145.982    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X56Y76         LUT5 (Prop_lut5_I4_O)        0.124   146.106 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           1.920   148.026    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X62Y44         LUT6 (Prop_lut6_I2_O)        0.124   148.150 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.652   148.802    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X62Y35         LUT6 (Prop_lut6_I0_O)        0.124   148.926 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.833   149.759    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X67Y29         LUT4 (Prop_lut4_I2_O)        0.150   149.909 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[2]_i_3__0/O
                         net (fo=2, routed)           0.971   150.879    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_2
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.326   151.205 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.736   151.941    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][0]
    SLICE_X67Y29         LUT5 (Prop_lut5_I1_O)        0.124   152.065 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.431   152.496    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[2][0]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   152.620 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_9/O
                         net (fo=3, routed)           0.776   153.397    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X58Y31         LUT6 (Prop_lut6_I4_O)        0.124   153.521 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_32__0/O
                         net (fo=1, routed)           0.590   154.110    debuggerTop/debugger/r_nes_data_reg[7]
    SLICE_X58Y32         LUT5 (Prop_lut5_I0_O)        0.153   154.263 r  debuggerTop/debugger/blockRam_i_7__0/O
                         net (fo=16, routed)          2.302   156.565    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y4          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.719   198.699    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.496   199.195    
                         clock uncertainty           -0.318   198.877    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.773   198.104    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.104    
                         arrival time                        -156.565    
  -------------------------------------------------------------------
                         slack                                 41.539    

Slack (MET) :             41.617ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        57.258ns  (logic 9.845ns (17.194%)  route 47.413ns (82.806%))
  Logic Levels:           56  (LUT2=6 LUT3=4 LUT4=11 LUT5=4 LUT6=31)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 198.518 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.753ns = ( 99.247 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    99.247    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X63Y26         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.459    99.706 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=147, routed)         1.941   101.647    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[2]
    SLICE_X60Y17         LUT4 (Prop_lut4_I1_O)        0.146   101.793 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_90/O
                         net (fo=9, routed)           2.271   104.065    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.328   104.393 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25/O
                         net (fo=1, routed)           0.433   104.826    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25_n_2
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.124   104.950 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19/O
                         net (fo=1, routed)           0.924   105.873    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19_n_2
    SLICE_X67Y23         LUT6 (Prop_lut6_I5_O)        0.124   105.997 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.307   106.304    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X67Y22         LUT6 (Prop_lut6_I5_O)        0.124   106.428 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.535   106.963    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X70Y27         LUT4 (Prop_lut4_I0_O)        0.124   107.087 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.467   107.554    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X64Y27         LUT5 (Prop_lut5_I4_O)        0.124   107.678 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.576   108.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X61Y28         LUT4 (Prop_lut4_I3_O)        0.124   108.378 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.652   109.030    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X61Y29         LUT6 (Prop_lut6_I1_O)        0.124   109.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.938   110.091    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y32         LUT6 (Prop_lut6_I3_O)        0.124   110.215 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.651   110.866    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.124   110.990 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.491   111.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X62Y24         LUT6 (Prop_lut6_I5_O)        0.124   111.606 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.671   112.277    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X66Y25         LUT6 (Prop_lut6_I0_O)        0.124   112.401 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.810   113.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.119   113.330 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           1.076   114.406    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.332   114.738 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.303   115.041    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.124   115.165 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         0.695   115.860    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X62Y37         LUT6 (Prop_lut6_I3_O)        0.124   115.984 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.312   116.296    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X62Y36         LUT6 (Prop_lut6_I0_O)        0.124   116.420 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.652   117.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X66Y29         LUT6 (Prop_lut6_I2_O)        0.124   117.195 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.171   117.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X66Y29         LUT5 (Prop_lut5_I2_O)        0.124   117.490 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.535   118.025    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   118.149 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.833   118.982    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X63Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.106 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.512   119.618    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X64Y33         LUT2 (Prop_lut2_I0_O)        0.124   119.742 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          1.128   120.870    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X63Y45         LUT6 (Prop_lut6_I0_O)        0.124   120.994 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.794   121.788    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124   121.912 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.056   122.968    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.118   123.086 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.732   123.817    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.352   124.169 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.879   125.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X73Y27         LUT4 (Prop_lut4_I2_O)        0.320   125.368 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.711   126.080    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X65Y27         LUT6 (Prop_lut6_I3_O)        0.353   126.433 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.871   127.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X64Y32         LUT2 (Prop_lut2_I0_O)        0.150   127.453 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.531   127.984    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.332   128.316 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.263   128.579    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.124   128.703 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.439   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X63Y36         LUT2 (Prop_lut2_I0_O)        0.124   129.266 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.909   130.175    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.124   130.299 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.043   131.342    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.124   131.466 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.064   132.530    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.150   132.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.563   133.243    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.328   133.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.660   134.230    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X70Y29         LUT6 (Prop_lut6_I3_O)        0.124   134.354 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.679   135.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X66Y28         LUT6 (Prop_lut6_I3_O)        0.124   135.157 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          0.746   135.903    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X64Y31         LUT6 (Prop_lut6_I2_O)        0.124   136.027 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.590   136.617    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124   136.741 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.949   137.691    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.124   137.815 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.575   138.389    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X66Y27         LUT2 (Prop_lut2_I1_O)        0.116   138.505 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.452   138.958    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X66Y27         LUT6 (Prop_lut6_I0_O)        0.328   139.286 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           1.037   140.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.150   140.473 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.321   141.793    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.352   142.145 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.307   142.452    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.348   142.800 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          3.182   145.982    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X56Y76         LUT5 (Prop_lut5_I4_O)        0.124   146.106 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           1.920   148.026    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X62Y44         LUT6 (Prop_lut6_I2_O)        0.124   148.150 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.652   148.802    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X62Y35         LUT6 (Prop_lut6_I0_O)        0.124   148.926 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.833   149.759    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X67Y29         LUT4 (Prop_lut4_I2_O)        0.150   149.909 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[2]_i_3__0/O
                         net (fo=2, routed)           0.971   150.879    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_2
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.326   151.205 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.736   151.941    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][0]
    SLICE_X67Y29         LUT5 (Prop_lut5_I1_O)        0.124   152.065 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.431   152.496    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[2][0]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   152.620 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_9/O
                         net (fo=3, routed)           0.727   153.347    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X58Y31         LUT6 (Prop_lut6_I0_O)        0.124   153.471 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_26/O
                         net (fo=1, routed)           0.171   153.642    debuggerTop/values/w_nes_ram_address[10]
    SLICE_X58Y31         LUT6 (Prop_lut6_I1_O)        0.124   153.766 r  debuggerTop/values/blockRam_i_7/O
                         net (fo=16, routed)          2.740   156.505    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X1Y14         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.539   198.518    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   199.006    
                         clock uncertainty           -0.318   198.688    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.122    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.122    
                         arrival time                        -156.505    
  -------------------------------------------------------------------
                         slack                                 41.617    

Slack (MET) :             41.676ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        57.306ns  (logic 9.845ns (17.180%)  route 47.461ns (82.820%))
  Logic Levels:           56  (LUT2=6 LUT3=4 LUT4=11 LUT5=4 LUT6=31)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 198.625 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.753ns = ( 99.247 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    99.247    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X63Y26         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.459    99.706 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=147, routed)         1.941   101.647    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[2]
    SLICE_X60Y17         LUT4 (Prop_lut4_I1_O)        0.146   101.793 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_90/O
                         net (fo=9, routed)           2.271   104.065    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.328   104.393 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25/O
                         net (fo=1, routed)           0.433   104.826    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25_n_2
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.124   104.950 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19/O
                         net (fo=1, routed)           0.924   105.873    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19_n_2
    SLICE_X67Y23         LUT6 (Prop_lut6_I5_O)        0.124   105.997 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.307   106.304    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X67Y22         LUT6 (Prop_lut6_I5_O)        0.124   106.428 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.535   106.963    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X70Y27         LUT4 (Prop_lut4_I0_O)        0.124   107.087 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.467   107.554    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X64Y27         LUT5 (Prop_lut5_I4_O)        0.124   107.678 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.576   108.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X61Y28         LUT4 (Prop_lut4_I3_O)        0.124   108.378 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.652   109.030    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X61Y29         LUT6 (Prop_lut6_I1_O)        0.124   109.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.938   110.091    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y32         LUT6 (Prop_lut6_I3_O)        0.124   110.215 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.651   110.866    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.124   110.990 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.491   111.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X62Y24         LUT6 (Prop_lut6_I5_O)        0.124   111.606 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.671   112.277    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X66Y25         LUT6 (Prop_lut6_I0_O)        0.124   112.401 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.810   113.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.119   113.330 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           1.076   114.406    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.332   114.738 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.303   115.041    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.124   115.165 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         0.695   115.860    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X62Y37         LUT6 (Prop_lut6_I3_O)        0.124   115.984 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.312   116.296    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X62Y36         LUT6 (Prop_lut6_I0_O)        0.124   116.420 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.652   117.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X66Y29         LUT6 (Prop_lut6_I2_O)        0.124   117.195 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.171   117.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X66Y29         LUT5 (Prop_lut5_I2_O)        0.124   117.490 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.535   118.025    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   118.149 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.833   118.982    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X63Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.106 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.512   119.618    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X64Y33         LUT2 (Prop_lut2_I0_O)        0.124   119.742 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          1.128   120.870    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X63Y45         LUT6 (Prop_lut6_I0_O)        0.124   120.994 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.794   121.788    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124   121.912 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.056   122.968    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.118   123.086 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.732   123.817    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.352   124.169 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.879   125.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X73Y27         LUT4 (Prop_lut4_I2_O)        0.320   125.368 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.711   126.080    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X65Y27         LUT6 (Prop_lut6_I3_O)        0.353   126.433 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.871   127.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X64Y32         LUT2 (Prop_lut2_I0_O)        0.150   127.453 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.531   127.984    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.332   128.316 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.263   128.579    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.124   128.703 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.439   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X63Y36         LUT2 (Prop_lut2_I0_O)        0.124   129.266 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.909   130.175    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.124   130.299 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.043   131.342    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.124   131.466 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.064   132.530    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.150   132.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.563   133.243    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.328   133.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.660   134.230    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X70Y29         LUT6 (Prop_lut6_I3_O)        0.124   134.354 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.679   135.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X66Y28         LUT6 (Prop_lut6_I3_O)        0.124   135.157 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          0.746   135.903    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X64Y31         LUT6 (Prop_lut6_I2_O)        0.124   136.027 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.590   136.617    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124   136.741 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.949   137.691    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.124   137.815 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.575   138.389    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X66Y27         LUT2 (Prop_lut2_I1_O)        0.116   138.505 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.452   138.958    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X66Y27         LUT6 (Prop_lut6_I0_O)        0.328   139.286 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           1.037   140.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.150   140.473 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.321   141.793    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.352   142.145 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.307   142.452    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.348   142.800 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          3.182   145.982    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X56Y76         LUT5 (Prop_lut5_I4_O)        0.124   146.106 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           1.920   148.026    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X62Y44         LUT6 (Prop_lut6_I2_O)        0.124   148.150 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.652   148.802    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X62Y35         LUT6 (Prop_lut6_I0_O)        0.124   148.926 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.833   149.759    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X67Y29         LUT4 (Prop_lut4_I2_O)        0.150   149.909 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[2]_i_3__0/O
                         net (fo=2, routed)           0.971   150.879    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_2
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.326   151.205 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.736   151.941    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][0]
    SLICE_X67Y29         LUT5 (Prop_lut5_I1_O)        0.124   152.065 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.431   152.496    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[2][0]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   152.620 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_9/O
                         net (fo=3, routed)           0.727   153.347    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X58Y31         LUT6 (Prop_lut6_I0_O)        0.124   153.471 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_26/O
                         net (fo=1, routed)           0.171   153.642    debuggerTop/values/w_nes_ram_address[10]
    SLICE_X58Y31         LUT6 (Prop_lut6_I1_O)        0.124   153.766 r  debuggerTop/values/blockRam_i_7/O
                         net (fo=16, routed)          2.787   156.553    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X3Y10         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.646   198.625    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   199.113    
                         clock uncertainty           -0.318   198.795    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.229    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.229    
                         arrival time                        -156.553    
  -------------------------------------------------------------------
                         slack                                 41.676    

Slack (MET) :             41.870ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        57.018ns  (logic 9.845ns (17.266%)  route 47.173ns (82.734%))
  Logic Levels:           56  (LUT2=6 LUT3=4 LUT4=11 LUT5=4 LUT6=31)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 198.532 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.753ns = ( 99.247 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    99.247    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X63Y26         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.459    99.706 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=147, routed)         1.941   101.647    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[2]
    SLICE_X60Y17         LUT4 (Prop_lut4_I1_O)        0.146   101.793 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_90/O
                         net (fo=9, routed)           2.271   104.065    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.328   104.393 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25/O
                         net (fo=1, routed)           0.433   104.826    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25_n_2
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.124   104.950 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19/O
                         net (fo=1, routed)           0.924   105.873    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19_n_2
    SLICE_X67Y23         LUT6 (Prop_lut6_I5_O)        0.124   105.997 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.307   106.304    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X67Y22         LUT6 (Prop_lut6_I5_O)        0.124   106.428 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.535   106.963    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X70Y27         LUT4 (Prop_lut4_I0_O)        0.124   107.087 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.467   107.554    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X64Y27         LUT5 (Prop_lut5_I4_O)        0.124   107.678 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.576   108.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X61Y28         LUT4 (Prop_lut4_I3_O)        0.124   108.378 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.652   109.030    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X61Y29         LUT6 (Prop_lut6_I1_O)        0.124   109.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.938   110.091    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y32         LUT6 (Prop_lut6_I3_O)        0.124   110.215 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.651   110.866    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.124   110.990 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.491   111.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X62Y24         LUT6 (Prop_lut6_I5_O)        0.124   111.606 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.671   112.277    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X66Y25         LUT6 (Prop_lut6_I0_O)        0.124   112.401 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.810   113.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.119   113.330 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           1.076   114.406    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.332   114.738 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.303   115.041    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.124   115.165 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         0.695   115.860    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X62Y37         LUT6 (Prop_lut6_I3_O)        0.124   115.984 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.312   116.296    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X62Y36         LUT6 (Prop_lut6_I0_O)        0.124   116.420 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.652   117.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X66Y29         LUT6 (Prop_lut6_I2_O)        0.124   117.195 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.171   117.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X66Y29         LUT5 (Prop_lut5_I2_O)        0.124   117.490 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.535   118.025    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   118.149 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.833   118.982    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X63Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.106 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.512   119.618    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X64Y33         LUT2 (Prop_lut2_I0_O)        0.124   119.742 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          1.128   120.870    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X63Y45         LUT6 (Prop_lut6_I0_O)        0.124   120.994 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.794   121.788    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124   121.912 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.056   122.968    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.118   123.086 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.732   123.817    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.352   124.169 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.879   125.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X73Y27         LUT4 (Prop_lut4_I2_O)        0.320   125.368 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.711   126.080    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X65Y27         LUT6 (Prop_lut6_I3_O)        0.353   126.433 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.871   127.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X64Y32         LUT2 (Prop_lut2_I0_O)        0.150   127.453 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.531   127.984    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.332   128.316 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.263   128.579    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.124   128.703 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.439   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X63Y36         LUT2 (Prop_lut2_I0_O)        0.124   129.266 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.909   130.175    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.124   130.299 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.043   131.342    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.124   131.466 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.064   132.530    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.150   132.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.563   133.243    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.328   133.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.660   134.230    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X70Y29         LUT6 (Prop_lut6_I3_O)        0.124   134.354 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.679   135.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X66Y28         LUT6 (Prop_lut6_I3_O)        0.124   135.157 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          0.746   135.903    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X64Y31         LUT6 (Prop_lut6_I2_O)        0.124   136.027 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.590   136.617    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124   136.741 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.949   137.691    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.124   137.815 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.575   138.389    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X66Y27         LUT2 (Prop_lut2_I1_O)        0.116   138.505 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.452   138.958    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X66Y27         LUT6 (Prop_lut6_I0_O)        0.328   139.286 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           1.037   140.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.150   140.473 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.321   141.793    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.352   142.145 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.307   142.452    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.348   142.800 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          3.182   145.982    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X56Y76         LUT5 (Prop_lut5_I4_O)        0.124   146.106 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           1.920   148.026    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X62Y44         LUT6 (Prop_lut6_I2_O)        0.124   148.150 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.652   148.802    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X62Y35         LUT6 (Prop_lut6_I0_O)        0.124   148.926 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.833   149.759    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X67Y29         LUT4 (Prop_lut4_I2_O)        0.150   149.909 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[2]_i_3__0/O
                         net (fo=2, routed)           0.971   150.879    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_2
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.326   151.205 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.736   151.941    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][0]
    SLICE_X67Y29         LUT5 (Prop_lut5_I1_O)        0.124   152.065 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.431   152.496    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[2][0]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   152.620 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_9/O
                         net (fo=3, routed)           0.727   153.347    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X58Y31         LUT6 (Prop_lut6_I0_O)        0.124   153.471 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_26/O
                         net (fo=1, routed)           0.171   153.642    debuggerTop/values/w_nes_ram_address[10]
    SLICE_X58Y31         LUT6 (Prop_lut6_I1_O)        0.124   153.766 r  debuggerTop/values/blockRam_i_7/O
                         net (fo=16, routed)          2.500   156.266    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X1Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.553   198.532    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   199.020    
                         clock uncertainty           -0.318   198.702    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.136    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.136    
                         arrival time                        -156.266    
  -------------------------------------------------------------------
                         slack                                 41.870    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.970ns  (logic 0.161ns (8.171%)  route 1.809ns (91.829%))
  Logic Levels:           4  (BUFG=1 LUT6=3)
  Clock Path Skew:        1.473ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.760    -0.404    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X71Y26         LUT6 (Prop_lut6_I3_O)        0.045    -0.359 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_add[4]_i_12/O
                         net (fo=3, routed)           0.355    -0.004    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]_2
    SLICE_X70Y30         LUT6 (Prop_lut6_I3_O)        0.045     0.041 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[4]_i_3/O
                         net (fo=1, routed)           0.196     0.237    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[4]_i_3_n_2
    SLICE_X70Y31         LUT6 (Prop_lut6_I2_O)        0.045     0.282 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[4]_i_1/O
                         net (fo=1, routed)           0.000     0.282    debuggerTop/nes/cpu2A03/cpu6502/alu/D[4]
    SLICE_X70Y31         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.901    -0.772    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X70Y31         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[4]/C
                         clock pessimism              0.557    -0.216    
                         clock uncertainty            0.318     0.102    
    SLICE_X70Y31         FDCE (Hold_fdce_C_D)         0.120     0.222    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.222    
                         arrival time                           0.282    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.927ns  (logic 0.116ns (6.020%)  route 1.811ns (93.980%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.767    -0.397    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y29         LUT6 (Prop_lut6_I3_O)        0.045    -0.352 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.052    -0.300    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X66Y29         LUT5 (Prop_lut5_I2_O)        0.045    -0.255 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.493     0.238    debuggerTop/nes/cpu2A03/cpu6502/abh/D[4]
    SLICE_X64Y29         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.899    -0.774    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X64Y29         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/C
                         clock pessimism              0.557    -0.218    
                         clock uncertainty            0.318     0.100    
    SLICE_X64Y29         FDCE (Hold_fdce_C_D)         0.072     0.172    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.172    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        1.843ns  (logic 0.071ns (3.852%)  route 1.772ns (96.148%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.490ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 99.245 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 98.311 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.879    99.715    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X73Y24         LUT6 (Prop_lut6_I0_O)        0.045    99.760 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_1__1/O
                         net (fo=8, routed)           0.394   100.154    debuggerTop/nes/cpu2A03/cpu6502/x/E[0]
    SLICE_X73Y28         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.918    99.245    debuggerTop/nes/cpu2A03/cpu6502/x/o_clk_5mhz
    SLICE_X73Y28         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.557    99.801    
                         clock uncertainty            0.318   100.119    
    SLICE_X73Y28         FDCE (Hold_fdce_C_CE)       -0.032   100.087    debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                       -100.087    
                         arrival time                         100.154    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/r_t_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/ppu/r_v_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        0.520ns  (logic 0.277ns (53.299%)  route 0.243ns (46.701%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 99.231 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.534ns = ( 99.466 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.630    99.466    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X57Y41         FDCE                                         r  debuggerTop/nes/ppu/r_t_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDCE (Prop_fdce_C_Q)         0.133    99.599 r  debuggerTop/nes/ppu/r_t_reg[4]/Q
                         net (fo=1, routed)           0.108    99.707    debuggerTop/nes/ppu/ppuIncrementX/r_v_reg[4]
    SLICE_X57Y40         LUT5 (Prop_lut5_I2_O)        0.099    99.806 r  debuggerTop/nes/ppu/ppuIncrementX/r_v[4]_i_3/O
                         net (fo=1, routed)           0.135    99.941    debuggerTop/nes/ppu/ppuIncrementX/r_v[4]_i_3_n_2
    SLICE_X57Y40         LUT6 (Prop_lut6_I5_O)        0.045    99.986 r  debuggerTop/nes/ppu/ppuIncrementX/r_v[4]_i_1/O
                         net (fo=1, routed)           0.000    99.986    debuggerTop/nes/ppu/ppuIncrementX_n_12
    SLICE_X57Y40         FDCE                                         r  debuggerTop/nes/ppu/r_v_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.904    99.231    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X57Y40         FDCE                                         r  debuggerTop/nes/ppu/r_v_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.252    99.482    
                         clock uncertainty            0.318    99.800    
    SLICE_X57Y40         FDCE (Hold_fdce_C_D)         0.098    99.898    debuggerTop/nes/ppu/r_v_reg[4]
  -------------------------------------------------------------------
                         required time                        -99.898    
                         arrival time                          99.986    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        1.976ns  (logic 0.161ns (8.149%)  route 1.815ns (91.852%))
  Logic Levels:           4  (BUFG=1 LUT6=3)
  Clock Path Skew:        1.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 99.224 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 98.311 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.687    99.523    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.045    99.568 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_5/O
                         net (fo=1, routed)           0.155    99.723    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_5_n_2
    SLICE_X61Y21         LUT6 (Prop_lut6_I1_O)        0.045    99.768 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_2/O
                         net (fo=1, routed)           0.474   100.242    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_2_n_2
    SLICE_X71Y27         LUT6 (Prop_lut6_I2_O)        0.045   100.287 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_1/O
                         net (fo=1, routed)           0.000   100.287    debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg_2
    SLICE_X71Y27         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.897    99.224    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X71Y27         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg/C  (IS_INVERTED)
                         clock pessimism              0.557    99.780    
                         clock uncertainty            0.318   100.098    
    SLICE_X71Y27         FDCE (Hold_fdce_C_D)         0.098   100.196    debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg
  -------------------------------------------------------------------
                         required time                       -100.196    
                         arrival time                         100.287    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 debuggerTop/mcu_patterntable/r_debugger_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/debugger/r_tx_byte_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.231ns (42.196%)  route 0.316ns (57.804%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.626    -0.538    debuggerTop/mcu_patterntable/o_clk_5mhz
    SLICE_X52Y36         FDCE                                         r  debuggerTop/mcu_patterntable/r_debugger_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/mcu_patterntable/r_debugger_data_reg[5]/Q
                         net (fo=1, routed)           0.221    -0.175    debuggerTop/debugger/r_debugger_data_1[5]
    SLICE_X52Y36         LUT5 (Prop_lut5_I3_O)        0.045    -0.130 r  debuggerTop/debugger/r_tx_byte[5]_i_3/O
                         net (fo=1, routed)           0.095    -0.035    debuggerTop/debugger/r_tx_byte[5]_i_3_n_2
    SLICE_X54Y35         LUT6 (Prop_lut6_I5_O)        0.045     0.010 r  debuggerTop/debugger/r_tx_byte[5]_i_1/O
                         net (fo=1, routed)           0.000     0.010    debuggerTop/debugger/r_tx_byte[5]_i_1_n_2
    SLICE_X54Y35         FDCE                                         r  debuggerTop/debugger/r_tx_byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.899    -0.774    debuggerTop/debugger/o_clk_5mhz
    SLICE_X54Y35         FDCE                                         r  debuggerTop/debugger/r_tx_byte_reg[5]/C
                         clock pessimism              0.252    -0.523    
                         clock uncertainty            0.318    -0.205    
    SLICE_X54Y35         FDCE (Hold_fdce_C_D)         0.121    -0.084    debuggerTop/debugger/r_tx_byte_reg[5]
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                           0.010    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 debuggerTop/spi/r_rx_buffered_2_reg/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/spi/r_rx_dv_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.227ns (46.805%)  route 0.258ns (53.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.624    -0.540    debuggerTop/spi/o_clk_5mhz
    SLICE_X51Y31         FDRE                                         r  debuggerTop/spi/r_rx_buffered_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDRE (Prop_fdre_C_Q)         0.128    -0.412 f  debuggerTop/spi/r_rx_buffered_2_reg/Q
                         net (fo=2, routed)           0.069    -0.342    debuggerTop/spi/r_rx_buffered_2_reg_n_2
    SLICE_X51Y31         LUT2 (Prop_lut2_I1_O)        0.099    -0.243 r  debuggerTop/spi/r_rx_dv_i_1/O
                         net (fo=1, routed)           0.189    -0.055    debuggerTop/spi/r_rx_dv0
    SLICE_X50Y31         FDCE                                         r  debuggerTop/spi/r_rx_dv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.896    -0.777    debuggerTop/spi/o_clk_5mhz
    SLICE_X50Y31         FDCE                                         r  debuggerTop/spi/r_rx_dv_reg/C
                         clock pessimism              0.251    -0.527    
                         clock uncertainty            0.318    -0.209    
    SLICE_X50Y31         FDCE (Hold_fdce_C_D)         0.059    -0.150    debuggerTop/spi/r_rx_dv_reg
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/r_w_reg/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/ppu/r_t_reg[11]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        0.574ns  (logic 0.257ns (44.765%)  route 0.317ns (55.237%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 99.231 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.533ns = ( 99.467 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.631    99.467    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X58Y42         FDCE                                         r  debuggerTop/nes/ppu/r_w_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y42         FDCE (Prop_fdce_C_Q)         0.167    99.634 f  debuggerTop/nes/ppu/r_w_reg/Q
                         net (fo=8, routed)           0.249    99.884    debuggerTop/nes/cpu2A03/cpu6502/ir/r_w_reg_4
    SLICE_X54Y43         LUT6 (Prop_lut6_I5_O)        0.045    99.929 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[11]_i_2/O
                         net (fo=2, routed)           0.068    99.996    debuggerTop/nes/cpu2A03/cpu6502/dor/r_t[0]
    SLICE_X54Y43         LUT5 (Prop_lut5_I3_O)        0.045   100.041 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_t[11]_i_1/O
                         net (fo=1, routed)           0.000   100.041    debuggerTop/nes/ppu/r_t_reg[11]_1
    SLICE_X54Y43         FDCE                                         r  debuggerTop/nes/ppu/r_t_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.904    99.231    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X54Y43         FDCE                                         r  debuggerTop/nes/ppu/r_t_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.272    99.502    
                         clock uncertainty            0.318    99.820    
    SLICE_X54Y43         FDCE (Hold_fdce_C_D)         0.124    99.944    debuggerTop/nes/ppu/r_t_reg[11]
  -------------------------------------------------------------------
                         required time                        -99.944    
                         arrival time                         100.041    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 debuggerTop/spi/r_rx_dv_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/debugger/r_cmd_byte_index_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.164ns (37.304%)  route 0.276ns (62.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.624    -0.540    debuggerTop/spi/o_clk_5mhz
    SLICE_X50Y31         FDCE                                         r  debuggerTop/spi/r_rx_dv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.376 r  debuggerTop/spi/r_rx_dv_reg/Q
                         net (fo=126, routed)         0.276    -0.100    debuggerTop/debugger/w_rx_dv
    SLICE_X42Y30         FDCE                                         r  debuggerTop/debugger/r_cmd_byte_index_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.899    -0.774    debuggerTop/debugger/o_clk_5mhz
    SLICE_X42Y30         FDCE                                         r  debuggerTop/debugger/r_cmd_byte_index_reg[13]/C
                         clock pessimism              0.272    -0.503    
                         clock uncertainty            0.318    -0.185    
    SLICE_X42Y30         FDCE (Hold_fdce_C_CE)       -0.016    -0.201    debuggerTop/debugger/r_cmd_byte_index_reg[13]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 debuggerTop/spi/r_rx_dv_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/debugger/r_cmd_byte_index_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.164ns (37.304%)  route 0.276ns (62.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.624    -0.540    debuggerTop/spi/o_clk_5mhz
    SLICE_X50Y31         FDCE                                         r  debuggerTop/spi/r_rx_dv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.376 r  debuggerTop/spi/r_rx_dv_reg/Q
                         net (fo=126, routed)         0.276    -0.100    debuggerTop/debugger/w_rx_dv
    SLICE_X42Y30         FDCE                                         r  debuggerTop/debugger/r_cmd_byte_index_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.899    -0.774    debuggerTop/debugger/o_clk_5mhz
    SLICE_X42Y30         FDCE                                         r  debuggerTop/debugger/r_cmd_byte_index_reg[14]/C
                         clock pessimism              0.272    -0.503    
                         clock uncertainty            0.318    -0.185    
    SLICE_X42Y30         FDCE (Hold_fdce_C_CE)       -0.016    -0.201    debuggerTop/debugger/r_cmd_byte_index_reg[14]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.101    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       40.762ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.762ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        58.141ns  (logic 9.845ns (16.933%)  route 48.296ns (83.067%))
  Logic Levels:           56  (LUT2=6 LUT3=4 LUT4=11 LUT5=4 LUT6=31)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 198.546 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.753ns = ( 99.247 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    99.247    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X63Y26         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.459    99.706 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=147, routed)         1.941   101.647    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[2]
    SLICE_X60Y17         LUT4 (Prop_lut4_I1_O)        0.146   101.793 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_90/O
                         net (fo=9, routed)           2.271   104.065    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.328   104.393 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25/O
                         net (fo=1, routed)           0.433   104.826    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25_n_2
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.124   104.950 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19/O
                         net (fo=1, routed)           0.924   105.873    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19_n_2
    SLICE_X67Y23         LUT6 (Prop_lut6_I5_O)        0.124   105.997 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.307   106.304    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X67Y22         LUT6 (Prop_lut6_I5_O)        0.124   106.428 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.535   106.963    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X70Y27         LUT4 (Prop_lut4_I0_O)        0.124   107.087 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.467   107.554    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X64Y27         LUT5 (Prop_lut5_I4_O)        0.124   107.678 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.576   108.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X61Y28         LUT4 (Prop_lut4_I3_O)        0.124   108.378 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.652   109.030    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X61Y29         LUT6 (Prop_lut6_I1_O)        0.124   109.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.938   110.091    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y32         LUT6 (Prop_lut6_I3_O)        0.124   110.215 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.651   110.866    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.124   110.990 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.491   111.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X62Y24         LUT6 (Prop_lut6_I5_O)        0.124   111.606 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.671   112.277    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X66Y25         LUT6 (Prop_lut6_I0_O)        0.124   112.401 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.810   113.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.119   113.330 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           1.076   114.406    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.332   114.738 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.303   115.041    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.124   115.165 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         0.695   115.860    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X62Y37         LUT6 (Prop_lut6_I3_O)        0.124   115.984 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.312   116.296    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X62Y36         LUT6 (Prop_lut6_I0_O)        0.124   116.420 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.652   117.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X66Y29         LUT6 (Prop_lut6_I2_O)        0.124   117.195 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.171   117.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X66Y29         LUT5 (Prop_lut5_I2_O)        0.124   117.490 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.535   118.025    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   118.149 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.833   118.982    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X63Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.106 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.512   119.618    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X64Y33         LUT2 (Prop_lut2_I0_O)        0.124   119.742 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          1.128   120.870    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X63Y45         LUT6 (Prop_lut6_I0_O)        0.124   120.994 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.794   121.788    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124   121.912 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.056   122.968    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.118   123.086 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.732   123.817    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.352   124.169 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.879   125.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X73Y27         LUT4 (Prop_lut4_I2_O)        0.320   125.368 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.711   126.080    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X65Y27         LUT6 (Prop_lut6_I3_O)        0.353   126.433 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.871   127.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X64Y32         LUT2 (Prop_lut2_I0_O)        0.150   127.453 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.531   127.984    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.332   128.316 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.263   128.579    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.124   128.703 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.439   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X63Y36         LUT2 (Prop_lut2_I0_O)        0.124   129.266 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.909   130.175    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.124   130.299 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.043   131.342    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.124   131.466 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.064   132.530    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.150   132.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.563   133.243    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.328   133.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.660   134.230    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X70Y29         LUT6 (Prop_lut6_I3_O)        0.124   134.354 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.679   135.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X66Y28         LUT6 (Prop_lut6_I3_O)        0.124   135.157 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          0.746   135.903    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X64Y31         LUT6 (Prop_lut6_I2_O)        0.124   136.027 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.590   136.617    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124   136.741 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.949   137.691    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.124   137.815 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.575   138.389    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X66Y27         LUT2 (Prop_lut2_I1_O)        0.116   138.505 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.452   138.958    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X66Y27         LUT6 (Prop_lut6_I0_O)        0.328   139.286 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           1.037   140.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.150   140.473 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.321   141.793    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.352   142.145 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.307   142.452    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.348   142.800 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          3.182   145.982    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X56Y76         LUT5 (Prop_lut5_I4_O)        0.124   146.106 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           1.920   148.026    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X62Y44         LUT6 (Prop_lut6_I2_O)        0.124   148.150 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.652   148.802    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X62Y35         LUT6 (Prop_lut6_I0_O)        0.124   148.926 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.833   149.759    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X67Y29         LUT4 (Prop_lut4_I2_O)        0.150   149.909 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[2]_i_3__0/O
                         net (fo=2, routed)           0.971   150.879    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_2
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.326   151.205 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.736   151.941    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][0]
    SLICE_X67Y29         LUT5 (Prop_lut5_I1_O)        0.124   152.065 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.431   152.496    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[2][0]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   152.620 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_9/O
                         net (fo=3, routed)           0.727   153.347    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X58Y31         LUT6 (Prop_lut6_I0_O)        0.124   153.471 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_26/O
                         net (fo=1, routed)           0.171   153.642    debuggerTop/values/w_nes_ram_address[10]
    SLICE_X58Y31         LUT6 (Prop_lut6_I1_O)        0.124   153.766 r  debuggerTop/values/blockRam_i_7/O
                         net (fo=16, routed)          3.622   157.388    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y10         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.567   198.546    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   199.034    
                         clock uncertainty           -0.318   198.716    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.150    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.150    
                         arrival time                        -157.388    
  -------------------------------------------------------------------
                         slack                                 40.762    

Slack (MET) :             41.099ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        57.803ns  (logic 9.845ns (17.032%)  route 47.958ns (82.968%))
  Logic Levels:           56  (LUT2=6 LUT3=4 LUT4=11 LUT5=4 LUT6=31)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 198.545 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.753ns = ( 99.247 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    99.247    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X63Y26         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.459    99.706 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=147, routed)         1.941   101.647    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[2]
    SLICE_X60Y17         LUT4 (Prop_lut4_I1_O)        0.146   101.793 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_90/O
                         net (fo=9, routed)           2.271   104.065    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.328   104.393 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25/O
                         net (fo=1, routed)           0.433   104.826    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25_n_2
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.124   104.950 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19/O
                         net (fo=1, routed)           0.924   105.873    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19_n_2
    SLICE_X67Y23         LUT6 (Prop_lut6_I5_O)        0.124   105.997 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.307   106.304    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X67Y22         LUT6 (Prop_lut6_I5_O)        0.124   106.428 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.535   106.963    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X70Y27         LUT4 (Prop_lut4_I0_O)        0.124   107.087 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.467   107.554    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X64Y27         LUT5 (Prop_lut5_I4_O)        0.124   107.678 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.576   108.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X61Y28         LUT4 (Prop_lut4_I3_O)        0.124   108.378 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.652   109.030    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X61Y29         LUT6 (Prop_lut6_I1_O)        0.124   109.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.938   110.091    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y32         LUT6 (Prop_lut6_I3_O)        0.124   110.215 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.651   110.866    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.124   110.990 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.491   111.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X62Y24         LUT6 (Prop_lut6_I5_O)        0.124   111.606 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.671   112.277    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X66Y25         LUT6 (Prop_lut6_I0_O)        0.124   112.401 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.810   113.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.119   113.330 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           1.076   114.406    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.332   114.738 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.303   115.041    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.124   115.165 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         0.695   115.860    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X62Y37         LUT6 (Prop_lut6_I3_O)        0.124   115.984 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.312   116.296    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X62Y36         LUT6 (Prop_lut6_I0_O)        0.124   116.420 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.652   117.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X66Y29         LUT6 (Prop_lut6_I2_O)        0.124   117.195 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.171   117.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X66Y29         LUT5 (Prop_lut5_I2_O)        0.124   117.490 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.535   118.025    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   118.149 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.833   118.982    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X63Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.106 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.512   119.618    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X64Y33         LUT2 (Prop_lut2_I0_O)        0.124   119.742 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          1.128   120.870    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X63Y45         LUT6 (Prop_lut6_I0_O)        0.124   120.994 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.794   121.788    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124   121.912 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.056   122.968    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.118   123.086 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.732   123.817    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.352   124.169 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.879   125.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X73Y27         LUT4 (Prop_lut4_I2_O)        0.320   125.368 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.711   126.080    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X65Y27         LUT6 (Prop_lut6_I3_O)        0.353   126.433 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.871   127.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X64Y32         LUT2 (Prop_lut2_I0_O)        0.150   127.453 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.531   127.984    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.332   128.316 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.263   128.579    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.124   128.703 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.439   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X63Y36         LUT2 (Prop_lut2_I0_O)        0.124   129.266 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.909   130.175    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.124   130.299 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.043   131.342    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.124   131.466 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.064   132.530    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.150   132.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.563   133.243    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.328   133.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.660   134.230    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X70Y29         LUT6 (Prop_lut6_I3_O)        0.124   134.354 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.679   135.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X66Y28         LUT6 (Prop_lut6_I3_O)        0.124   135.157 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          0.746   135.903    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X64Y31         LUT6 (Prop_lut6_I2_O)        0.124   136.027 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.590   136.617    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124   136.741 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.949   137.691    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.124   137.815 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.575   138.389    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X66Y27         LUT2 (Prop_lut2_I1_O)        0.116   138.505 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.452   138.958    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X66Y27         LUT6 (Prop_lut6_I0_O)        0.328   139.286 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           1.037   140.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.150   140.473 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.321   141.793    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.352   142.145 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.307   142.452    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.348   142.800 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          3.182   145.982    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X56Y76         LUT5 (Prop_lut5_I4_O)        0.124   146.106 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           1.920   148.026    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X62Y44         LUT6 (Prop_lut6_I2_O)        0.124   148.150 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.652   148.802    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X62Y35         LUT6 (Prop_lut6_I0_O)        0.124   148.926 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.833   149.759    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X67Y29         LUT4 (Prop_lut4_I2_O)        0.150   149.909 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[2]_i_3__0/O
                         net (fo=2, routed)           0.971   150.879    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_2
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.326   151.205 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.736   151.941    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][0]
    SLICE_X67Y29         LUT5 (Prop_lut5_I1_O)        0.124   152.065 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.431   152.496    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[2][0]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   152.620 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_9/O
                         net (fo=3, routed)           0.727   153.347    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X58Y31         LUT6 (Prop_lut6_I0_O)        0.124   153.471 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_26/O
                         net (fo=1, routed)           0.171   153.642    debuggerTop/values/w_nes_ram_address[10]
    SLICE_X58Y31         LUT6 (Prop_lut6_I1_O)        0.124   153.766 r  debuggerTop/values/blockRam_i_7/O
                         net (fo=16, routed)          3.284   157.050    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.566   198.545    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   199.033    
                         clock uncertainty           -0.318   198.715    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.149    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.149    
                         arrival time                        -157.050    
  -------------------------------------------------------------------
                         slack                                 41.099    

Slack (MET) :             41.179ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        57.497ns  (logic 9.874ns (17.173%)  route 47.623ns (82.827%))
  Logic Levels:           56  (LUT2=6 LUT3=4 LUT4=11 LUT5=5 LUT6=30)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 198.526 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.753ns = ( 99.247 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    99.247    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X63Y26         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.459    99.706 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=147, routed)         1.941   101.647    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[2]
    SLICE_X60Y17         LUT4 (Prop_lut4_I1_O)        0.146   101.793 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_90/O
                         net (fo=9, routed)           2.271   104.065    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.328   104.393 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25/O
                         net (fo=1, routed)           0.433   104.826    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25_n_2
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.124   104.950 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19/O
                         net (fo=1, routed)           0.924   105.873    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19_n_2
    SLICE_X67Y23         LUT6 (Prop_lut6_I5_O)        0.124   105.997 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.307   106.304    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X67Y22         LUT6 (Prop_lut6_I5_O)        0.124   106.428 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.535   106.963    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X70Y27         LUT4 (Prop_lut4_I0_O)        0.124   107.087 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.467   107.554    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X64Y27         LUT5 (Prop_lut5_I4_O)        0.124   107.678 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.576   108.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X61Y28         LUT4 (Prop_lut4_I3_O)        0.124   108.378 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.652   109.030    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X61Y29         LUT6 (Prop_lut6_I1_O)        0.124   109.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.938   110.091    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y32         LUT6 (Prop_lut6_I3_O)        0.124   110.215 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.651   110.866    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.124   110.990 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.491   111.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X62Y24         LUT6 (Prop_lut6_I5_O)        0.124   111.606 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.671   112.277    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X66Y25         LUT6 (Prop_lut6_I0_O)        0.124   112.401 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.810   113.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.119   113.330 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           1.076   114.406    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.332   114.738 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.303   115.041    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.124   115.165 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         0.695   115.860    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X62Y37         LUT6 (Prop_lut6_I3_O)        0.124   115.984 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.312   116.296    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X62Y36         LUT6 (Prop_lut6_I0_O)        0.124   116.420 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.652   117.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X66Y29         LUT6 (Prop_lut6_I2_O)        0.124   117.195 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.171   117.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X66Y29         LUT5 (Prop_lut5_I2_O)        0.124   117.490 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.535   118.025    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   118.149 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.833   118.982    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X63Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.106 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.512   119.618    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X64Y33         LUT2 (Prop_lut2_I0_O)        0.124   119.742 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          1.128   120.870    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X63Y45         LUT6 (Prop_lut6_I0_O)        0.124   120.994 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.794   121.788    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124   121.912 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.056   122.968    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.118   123.086 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.732   123.817    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.352   124.169 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.879   125.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X73Y27         LUT4 (Prop_lut4_I2_O)        0.320   125.368 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.711   126.080    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X65Y27         LUT6 (Prop_lut6_I3_O)        0.353   126.433 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.871   127.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X64Y32         LUT2 (Prop_lut2_I0_O)        0.150   127.453 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.531   127.984    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.332   128.316 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.263   128.579    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.124   128.703 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.439   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X63Y36         LUT2 (Prop_lut2_I0_O)        0.124   129.266 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.909   130.175    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.124   130.299 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.043   131.342    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.124   131.466 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.064   132.530    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.150   132.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.563   133.243    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.328   133.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.660   134.230    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X70Y29         LUT6 (Prop_lut6_I3_O)        0.124   134.354 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.679   135.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X66Y28         LUT6 (Prop_lut6_I3_O)        0.124   135.157 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          0.746   135.903    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X64Y31         LUT6 (Prop_lut6_I2_O)        0.124   136.027 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.590   136.617    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124   136.741 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.949   137.691    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.124   137.815 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.575   138.389    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X66Y27         LUT2 (Prop_lut2_I1_O)        0.116   138.505 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.452   138.958    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X66Y27         LUT6 (Prop_lut6_I0_O)        0.328   139.286 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           1.037   140.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.150   140.473 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.321   141.793    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.352   142.145 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.307   142.452    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.348   142.800 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          3.182   145.982    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X56Y76         LUT5 (Prop_lut5_I4_O)        0.124   146.106 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           1.920   148.026    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X62Y44         LUT6 (Prop_lut6_I2_O)        0.124   148.150 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.652   148.802    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X62Y35         LUT6 (Prop_lut6_I0_O)        0.124   148.926 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.833   149.759    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X67Y29         LUT4 (Prop_lut4_I2_O)        0.150   149.909 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[2]_i_3__0/O
                         net (fo=2, routed)           0.971   150.879    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_2
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.326   151.205 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.736   151.941    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][0]
    SLICE_X67Y29         LUT5 (Prop_lut5_I1_O)        0.124   152.065 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.431   152.496    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[2][0]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   152.620 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_9/O
                         net (fo=3, routed)           0.776   153.397    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X58Y31         LUT6 (Prop_lut6_I4_O)        0.124   153.521 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_32__0/O
                         net (fo=1, routed)           0.590   154.110    debuggerTop/debugger/r_nes_data_reg[7]
    SLICE_X58Y32         LUT5 (Prop_lut5_I0_O)        0.153   154.263 r  debuggerTop/debugger/blockRam_i_7__0/O
                         net (fo=16, routed)          2.481   156.744    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X1Y16         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.547   198.526    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   199.014    
                         clock uncertainty           -0.318   198.696    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.773   197.923    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        197.923    
                         arrival time                        -156.745    
  -------------------------------------------------------------------
                         slack                                 41.179    

Slack (MET) :             41.204ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        57.656ns  (logic 9.874ns (17.126%)  route 47.782ns (82.874%))
  Logic Levels:           56  (LUT2=6 LUT3=4 LUT4=11 LUT5=5 LUT6=30)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 198.702 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.753ns = ( 99.247 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    99.247    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X63Y26         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.459    99.706 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=147, routed)         1.941   101.647    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[2]
    SLICE_X60Y17         LUT4 (Prop_lut4_I1_O)        0.146   101.793 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_90/O
                         net (fo=9, routed)           2.271   104.065    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.328   104.393 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25/O
                         net (fo=1, routed)           0.433   104.826    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25_n_2
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.124   104.950 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19/O
                         net (fo=1, routed)           0.924   105.873    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19_n_2
    SLICE_X67Y23         LUT6 (Prop_lut6_I5_O)        0.124   105.997 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.307   106.304    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X67Y22         LUT6 (Prop_lut6_I5_O)        0.124   106.428 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.535   106.963    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X70Y27         LUT4 (Prop_lut4_I0_O)        0.124   107.087 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.467   107.554    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X64Y27         LUT5 (Prop_lut5_I4_O)        0.124   107.678 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.576   108.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X61Y28         LUT4 (Prop_lut4_I3_O)        0.124   108.378 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.652   109.030    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X61Y29         LUT6 (Prop_lut6_I1_O)        0.124   109.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.938   110.091    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y32         LUT6 (Prop_lut6_I3_O)        0.124   110.215 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.651   110.866    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.124   110.990 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.491   111.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X62Y24         LUT6 (Prop_lut6_I5_O)        0.124   111.606 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.671   112.277    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X66Y25         LUT6 (Prop_lut6_I0_O)        0.124   112.401 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.810   113.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.119   113.330 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           1.076   114.406    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.332   114.738 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.303   115.041    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.124   115.165 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         0.695   115.860    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X62Y37         LUT6 (Prop_lut6_I3_O)        0.124   115.984 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.312   116.296    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X62Y36         LUT6 (Prop_lut6_I0_O)        0.124   116.420 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.652   117.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X66Y29         LUT6 (Prop_lut6_I2_O)        0.124   117.195 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.171   117.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X66Y29         LUT5 (Prop_lut5_I2_O)        0.124   117.490 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.535   118.025    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   118.149 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.833   118.982    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X63Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.106 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.512   119.618    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X64Y33         LUT2 (Prop_lut2_I0_O)        0.124   119.742 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          1.128   120.870    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X63Y45         LUT6 (Prop_lut6_I0_O)        0.124   120.994 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.794   121.788    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124   121.912 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.056   122.968    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.118   123.086 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.732   123.817    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.352   124.169 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.879   125.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X73Y27         LUT4 (Prop_lut4_I2_O)        0.320   125.368 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.711   126.080    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X65Y27         LUT6 (Prop_lut6_I3_O)        0.353   126.433 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.871   127.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X64Y32         LUT2 (Prop_lut2_I0_O)        0.150   127.453 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.531   127.984    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.332   128.316 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.263   128.579    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.124   128.703 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.439   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X63Y36         LUT2 (Prop_lut2_I0_O)        0.124   129.266 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.909   130.175    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.124   130.299 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.043   131.342    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.124   131.466 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.064   132.530    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.150   132.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.563   133.243    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.328   133.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.660   134.230    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X70Y29         LUT6 (Prop_lut6_I3_O)        0.124   134.354 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.679   135.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X66Y28         LUT6 (Prop_lut6_I3_O)        0.124   135.157 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          0.746   135.903    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X64Y31         LUT6 (Prop_lut6_I2_O)        0.124   136.027 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.590   136.617    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124   136.741 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.949   137.691    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.124   137.815 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.575   138.389    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X66Y27         LUT2 (Prop_lut2_I1_O)        0.116   138.505 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.452   138.958    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X66Y27         LUT6 (Prop_lut6_I0_O)        0.328   139.286 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           1.037   140.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.150   140.473 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.321   141.793    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.352   142.145 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.307   142.452    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.348   142.800 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          3.182   145.982    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X56Y76         LUT5 (Prop_lut5_I4_O)        0.124   146.106 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           1.920   148.026    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X62Y44         LUT6 (Prop_lut6_I2_O)        0.124   148.150 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.652   148.802    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X62Y35         LUT6 (Prop_lut6_I0_O)        0.124   148.926 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.833   149.759    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X67Y29         LUT4 (Prop_lut4_I2_O)        0.150   149.909 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[2]_i_3__0/O
                         net (fo=2, routed)           0.971   150.879    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_2
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.326   151.205 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.736   151.941    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][0]
    SLICE_X67Y29         LUT5 (Prop_lut5_I1_O)        0.124   152.065 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.431   152.496    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[2][0]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   152.620 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_9/O
                         net (fo=3, routed)           0.776   153.397    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X58Y31         LUT6 (Prop_lut6_I4_O)        0.124   153.521 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_32__0/O
                         net (fo=1, routed)           0.590   154.110    debuggerTop/debugger/r_nes_data_reg[7]
    SLICE_X58Y32         LUT5 (Prop_lut5_I0_O)        0.153   154.263 r  debuggerTop/debugger/blockRam_i_7__0/O
                         net (fo=16, routed)          2.640   156.903    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y5          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.722   198.702    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.496   199.198    
                         clock uncertainty           -0.318   198.880    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.773   198.107    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.107    
                         arrival time                        -156.903    
  -------------------------------------------------------------------
                         slack                                 41.204    

Slack (MET) :             41.512ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        57.159ns  (logic 9.874ns (17.275%)  route 47.285ns (82.725%))
  Logic Levels:           56  (LUT2=6 LUT3=4 LUT4=11 LUT5=5 LUT6=30)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 198.521 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.753ns = ( 99.247 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    99.247    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X63Y26         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.459    99.706 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=147, routed)         1.941   101.647    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[2]
    SLICE_X60Y17         LUT4 (Prop_lut4_I1_O)        0.146   101.793 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_90/O
                         net (fo=9, routed)           2.271   104.065    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.328   104.393 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25/O
                         net (fo=1, routed)           0.433   104.826    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25_n_2
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.124   104.950 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19/O
                         net (fo=1, routed)           0.924   105.873    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19_n_2
    SLICE_X67Y23         LUT6 (Prop_lut6_I5_O)        0.124   105.997 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.307   106.304    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X67Y22         LUT6 (Prop_lut6_I5_O)        0.124   106.428 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.535   106.963    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X70Y27         LUT4 (Prop_lut4_I0_O)        0.124   107.087 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.467   107.554    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X64Y27         LUT5 (Prop_lut5_I4_O)        0.124   107.678 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.576   108.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X61Y28         LUT4 (Prop_lut4_I3_O)        0.124   108.378 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.652   109.030    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X61Y29         LUT6 (Prop_lut6_I1_O)        0.124   109.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.938   110.091    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y32         LUT6 (Prop_lut6_I3_O)        0.124   110.215 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.651   110.866    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.124   110.990 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.491   111.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X62Y24         LUT6 (Prop_lut6_I5_O)        0.124   111.606 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.671   112.277    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X66Y25         LUT6 (Prop_lut6_I0_O)        0.124   112.401 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.810   113.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.119   113.330 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           1.076   114.406    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.332   114.738 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.303   115.041    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.124   115.165 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         0.695   115.860    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X62Y37         LUT6 (Prop_lut6_I3_O)        0.124   115.984 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.312   116.296    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X62Y36         LUT6 (Prop_lut6_I0_O)        0.124   116.420 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.652   117.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X66Y29         LUT6 (Prop_lut6_I2_O)        0.124   117.195 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.171   117.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X66Y29         LUT5 (Prop_lut5_I2_O)        0.124   117.490 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.535   118.025    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   118.149 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.833   118.982    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X63Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.106 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.512   119.618    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X64Y33         LUT2 (Prop_lut2_I0_O)        0.124   119.742 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          1.128   120.870    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X63Y45         LUT6 (Prop_lut6_I0_O)        0.124   120.994 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.794   121.788    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124   121.912 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.056   122.968    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.118   123.086 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.732   123.817    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.352   124.169 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.879   125.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X73Y27         LUT4 (Prop_lut4_I2_O)        0.320   125.368 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.711   126.080    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X65Y27         LUT6 (Prop_lut6_I3_O)        0.353   126.433 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.871   127.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X64Y32         LUT2 (Prop_lut2_I0_O)        0.150   127.453 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.531   127.984    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.332   128.316 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.263   128.579    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.124   128.703 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.439   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X63Y36         LUT2 (Prop_lut2_I0_O)        0.124   129.266 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.909   130.175    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.124   130.299 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.043   131.342    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.124   131.466 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.064   132.530    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.150   132.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.563   133.243    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.328   133.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.660   134.230    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X70Y29         LUT6 (Prop_lut6_I3_O)        0.124   134.354 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.679   135.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X66Y28         LUT6 (Prop_lut6_I3_O)        0.124   135.157 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          0.746   135.903    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X64Y31         LUT6 (Prop_lut6_I2_O)        0.124   136.027 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.590   136.617    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124   136.741 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.949   137.691    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.124   137.815 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.575   138.389    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X66Y27         LUT2 (Prop_lut2_I1_O)        0.116   138.505 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.452   138.958    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X66Y27         LUT6 (Prop_lut6_I0_O)        0.328   139.286 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           1.037   140.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.150   140.473 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.321   141.793    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.352   142.145 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.307   142.452    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.348   142.800 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          3.182   145.982    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X56Y76         LUT5 (Prop_lut5_I4_O)        0.124   146.106 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           1.920   148.026    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X62Y44         LUT6 (Prop_lut6_I2_O)        0.124   148.150 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.652   148.802    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X62Y35         LUT6 (Prop_lut6_I0_O)        0.124   148.926 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.833   149.759    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X67Y29         LUT4 (Prop_lut4_I2_O)        0.150   149.909 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[2]_i_3__0/O
                         net (fo=2, routed)           0.971   150.879    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_2
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.326   151.205 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.736   151.941    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][0]
    SLICE_X67Y29         LUT5 (Prop_lut5_I1_O)        0.124   152.065 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.431   152.496    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[2][0]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   152.620 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_9/O
                         net (fo=3, routed)           0.776   153.397    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X58Y31         LUT6 (Prop_lut6_I4_O)        0.124   153.521 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_32__0/O
                         net (fo=1, routed)           0.590   154.110    debuggerTop/debugger/r_nes_data_reg[7]
    SLICE_X58Y32         LUT5 (Prop_lut5_I0_O)        0.153   154.263 r  debuggerTop/debugger/blockRam_i_7__0/O
                         net (fo=16, routed)          2.143   156.406    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X1Y15         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.542   198.521    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   199.009    
                         clock uncertainty           -0.318   198.691    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.773   197.918    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        197.918    
                         arrival time                        -156.407    
  -------------------------------------------------------------------
                         slack                                 41.512    

Slack (MET) :             41.528ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        57.356ns  (logic 9.845ns (17.165%)  route 47.511ns (82.835%))
  Logic Levels:           56  (LUT2=6 LUT3=4 LUT4=11 LUT5=4 LUT6=31)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 198.528 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.753ns = ( 99.247 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    99.247    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X63Y26         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.459    99.706 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=147, routed)         1.941   101.647    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[2]
    SLICE_X60Y17         LUT4 (Prop_lut4_I1_O)        0.146   101.793 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_90/O
                         net (fo=9, routed)           2.271   104.065    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.328   104.393 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25/O
                         net (fo=1, routed)           0.433   104.826    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25_n_2
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.124   104.950 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19/O
                         net (fo=1, routed)           0.924   105.873    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19_n_2
    SLICE_X67Y23         LUT6 (Prop_lut6_I5_O)        0.124   105.997 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.307   106.304    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X67Y22         LUT6 (Prop_lut6_I5_O)        0.124   106.428 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.535   106.963    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X70Y27         LUT4 (Prop_lut4_I0_O)        0.124   107.087 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.467   107.554    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X64Y27         LUT5 (Prop_lut5_I4_O)        0.124   107.678 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.576   108.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X61Y28         LUT4 (Prop_lut4_I3_O)        0.124   108.378 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.652   109.030    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X61Y29         LUT6 (Prop_lut6_I1_O)        0.124   109.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.938   110.091    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y32         LUT6 (Prop_lut6_I3_O)        0.124   110.215 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.651   110.866    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.124   110.990 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.491   111.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X62Y24         LUT6 (Prop_lut6_I5_O)        0.124   111.606 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.671   112.277    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X66Y25         LUT6 (Prop_lut6_I0_O)        0.124   112.401 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.810   113.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.119   113.330 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           1.076   114.406    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.332   114.738 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.303   115.041    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.124   115.165 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         0.695   115.860    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X62Y37         LUT6 (Prop_lut6_I3_O)        0.124   115.984 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.312   116.296    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X62Y36         LUT6 (Prop_lut6_I0_O)        0.124   116.420 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.652   117.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X66Y29         LUT6 (Prop_lut6_I2_O)        0.124   117.195 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.171   117.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X66Y29         LUT5 (Prop_lut5_I2_O)        0.124   117.490 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.535   118.025    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   118.149 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.833   118.982    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X63Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.106 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.512   119.618    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X64Y33         LUT2 (Prop_lut2_I0_O)        0.124   119.742 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          1.128   120.870    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X63Y45         LUT6 (Prop_lut6_I0_O)        0.124   120.994 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.794   121.788    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124   121.912 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.056   122.968    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.118   123.086 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.732   123.817    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.352   124.169 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.879   125.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X73Y27         LUT4 (Prop_lut4_I2_O)        0.320   125.368 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.711   126.080    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X65Y27         LUT6 (Prop_lut6_I3_O)        0.353   126.433 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.871   127.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X64Y32         LUT2 (Prop_lut2_I0_O)        0.150   127.453 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.531   127.984    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.332   128.316 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.263   128.579    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.124   128.703 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.439   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X63Y36         LUT2 (Prop_lut2_I0_O)        0.124   129.266 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.909   130.175    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.124   130.299 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.043   131.342    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.124   131.466 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.064   132.530    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.150   132.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.563   133.243    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.328   133.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.660   134.230    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X70Y29         LUT6 (Prop_lut6_I3_O)        0.124   134.354 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.679   135.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X66Y28         LUT6 (Prop_lut6_I3_O)        0.124   135.157 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          0.746   135.903    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X64Y31         LUT6 (Prop_lut6_I2_O)        0.124   136.027 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.590   136.617    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124   136.741 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.949   137.691    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.124   137.815 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.575   138.389    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X66Y27         LUT2 (Prop_lut2_I1_O)        0.116   138.505 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.452   138.958    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X66Y27         LUT6 (Prop_lut6_I0_O)        0.328   139.286 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           1.037   140.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.150   140.473 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.321   141.793    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.352   142.145 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.307   142.452    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.348   142.800 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          3.182   145.982    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X56Y76         LUT5 (Prop_lut5_I4_O)        0.124   146.106 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           1.920   148.026    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X62Y44         LUT6 (Prop_lut6_I2_O)        0.124   148.150 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.652   148.802    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X62Y35         LUT6 (Prop_lut6_I0_O)        0.124   148.926 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.833   149.759    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X67Y29         LUT4 (Prop_lut4_I2_O)        0.150   149.909 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[2]_i_3__0/O
                         net (fo=2, routed)           0.971   150.879    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_2
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.326   151.205 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.736   151.941    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][0]
    SLICE_X67Y29         LUT5 (Prop_lut5_I1_O)        0.124   152.065 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.431   152.496    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[2][0]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   152.620 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_9/O
                         net (fo=3, routed)           0.727   153.347    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X58Y31         LUT6 (Prop_lut6_I0_O)        0.124   153.471 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_26/O
                         net (fo=1, routed)           0.171   153.642    debuggerTop/values/w_nes_ram_address[10]
    SLICE_X58Y31         LUT6 (Prop_lut6_I1_O)        0.124   153.766 r  debuggerTop/values/blockRam_i_7/O
                         net (fo=16, routed)          2.838   156.604    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X1Y12         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.549   198.528    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   199.016    
                         clock uncertainty           -0.318   198.698    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.132    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.132    
                         arrival time                        -156.604    
  -------------------------------------------------------------------
                         slack                                 41.528    

Slack (MET) :             41.539ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        57.318ns  (logic 9.874ns (17.227%)  route 47.444ns (82.773%))
  Logic Levels:           56  (LUT2=6 LUT3=4 LUT4=11 LUT5=5 LUT6=30)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 198.699 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.753ns = ( 99.247 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    99.247    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X63Y26         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.459    99.706 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=147, routed)         1.941   101.647    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[2]
    SLICE_X60Y17         LUT4 (Prop_lut4_I1_O)        0.146   101.793 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_90/O
                         net (fo=9, routed)           2.271   104.065    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.328   104.393 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25/O
                         net (fo=1, routed)           0.433   104.826    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25_n_2
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.124   104.950 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19/O
                         net (fo=1, routed)           0.924   105.873    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19_n_2
    SLICE_X67Y23         LUT6 (Prop_lut6_I5_O)        0.124   105.997 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.307   106.304    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X67Y22         LUT6 (Prop_lut6_I5_O)        0.124   106.428 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.535   106.963    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X70Y27         LUT4 (Prop_lut4_I0_O)        0.124   107.087 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.467   107.554    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X64Y27         LUT5 (Prop_lut5_I4_O)        0.124   107.678 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.576   108.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X61Y28         LUT4 (Prop_lut4_I3_O)        0.124   108.378 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.652   109.030    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X61Y29         LUT6 (Prop_lut6_I1_O)        0.124   109.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.938   110.091    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y32         LUT6 (Prop_lut6_I3_O)        0.124   110.215 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.651   110.866    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.124   110.990 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.491   111.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X62Y24         LUT6 (Prop_lut6_I5_O)        0.124   111.606 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.671   112.277    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X66Y25         LUT6 (Prop_lut6_I0_O)        0.124   112.401 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.810   113.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.119   113.330 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           1.076   114.406    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.332   114.738 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.303   115.041    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.124   115.165 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         0.695   115.860    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X62Y37         LUT6 (Prop_lut6_I3_O)        0.124   115.984 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.312   116.296    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X62Y36         LUT6 (Prop_lut6_I0_O)        0.124   116.420 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.652   117.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X66Y29         LUT6 (Prop_lut6_I2_O)        0.124   117.195 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.171   117.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X66Y29         LUT5 (Prop_lut5_I2_O)        0.124   117.490 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.535   118.025    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   118.149 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.833   118.982    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X63Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.106 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.512   119.618    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X64Y33         LUT2 (Prop_lut2_I0_O)        0.124   119.742 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          1.128   120.870    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X63Y45         LUT6 (Prop_lut6_I0_O)        0.124   120.994 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.794   121.788    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124   121.912 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.056   122.968    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.118   123.086 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.732   123.817    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.352   124.169 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.879   125.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X73Y27         LUT4 (Prop_lut4_I2_O)        0.320   125.368 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.711   126.080    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X65Y27         LUT6 (Prop_lut6_I3_O)        0.353   126.433 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.871   127.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X64Y32         LUT2 (Prop_lut2_I0_O)        0.150   127.453 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.531   127.984    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.332   128.316 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.263   128.579    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.124   128.703 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.439   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X63Y36         LUT2 (Prop_lut2_I0_O)        0.124   129.266 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.909   130.175    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.124   130.299 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.043   131.342    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.124   131.466 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.064   132.530    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.150   132.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.563   133.243    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.328   133.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.660   134.230    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X70Y29         LUT6 (Prop_lut6_I3_O)        0.124   134.354 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.679   135.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X66Y28         LUT6 (Prop_lut6_I3_O)        0.124   135.157 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          0.746   135.903    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X64Y31         LUT6 (Prop_lut6_I2_O)        0.124   136.027 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.590   136.617    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124   136.741 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.949   137.691    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.124   137.815 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.575   138.389    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X66Y27         LUT2 (Prop_lut2_I1_O)        0.116   138.505 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.452   138.958    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X66Y27         LUT6 (Prop_lut6_I0_O)        0.328   139.286 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           1.037   140.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.150   140.473 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.321   141.793    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.352   142.145 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.307   142.452    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.348   142.800 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          3.182   145.982    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X56Y76         LUT5 (Prop_lut5_I4_O)        0.124   146.106 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           1.920   148.026    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X62Y44         LUT6 (Prop_lut6_I2_O)        0.124   148.150 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.652   148.802    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X62Y35         LUT6 (Prop_lut6_I0_O)        0.124   148.926 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.833   149.759    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X67Y29         LUT4 (Prop_lut4_I2_O)        0.150   149.909 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[2]_i_3__0/O
                         net (fo=2, routed)           0.971   150.879    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_2
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.326   151.205 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.736   151.941    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][0]
    SLICE_X67Y29         LUT5 (Prop_lut5_I1_O)        0.124   152.065 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.431   152.496    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[2][0]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   152.620 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_9/O
                         net (fo=3, routed)           0.776   153.397    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X58Y31         LUT6 (Prop_lut6_I4_O)        0.124   153.521 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_32__0/O
                         net (fo=1, routed)           0.590   154.110    debuggerTop/debugger/r_nes_data_reg[7]
    SLICE_X58Y32         LUT5 (Prop_lut5_I0_O)        0.153   154.263 r  debuggerTop/debugger/blockRam_i_7__0/O
                         net (fo=16, routed)          2.302   156.565    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y4          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.719   198.699    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.496   199.195    
                         clock uncertainty           -0.318   198.877    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.773   198.104    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.104    
                         arrival time                        -156.565    
  -------------------------------------------------------------------
                         slack                                 41.539    

Slack (MET) :             41.617ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        57.258ns  (logic 9.845ns (17.194%)  route 47.413ns (82.806%))
  Logic Levels:           56  (LUT2=6 LUT3=4 LUT4=11 LUT5=4 LUT6=31)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 198.518 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.753ns = ( 99.247 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    99.247    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X63Y26         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.459    99.706 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=147, routed)         1.941   101.647    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[2]
    SLICE_X60Y17         LUT4 (Prop_lut4_I1_O)        0.146   101.793 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_90/O
                         net (fo=9, routed)           2.271   104.065    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.328   104.393 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25/O
                         net (fo=1, routed)           0.433   104.826    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25_n_2
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.124   104.950 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19/O
                         net (fo=1, routed)           0.924   105.873    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19_n_2
    SLICE_X67Y23         LUT6 (Prop_lut6_I5_O)        0.124   105.997 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.307   106.304    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X67Y22         LUT6 (Prop_lut6_I5_O)        0.124   106.428 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.535   106.963    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X70Y27         LUT4 (Prop_lut4_I0_O)        0.124   107.087 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.467   107.554    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X64Y27         LUT5 (Prop_lut5_I4_O)        0.124   107.678 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.576   108.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X61Y28         LUT4 (Prop_lut4_I3_O)        0.124   108.378 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.652   109.030    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X61Y29         LUT6 (Prop_lut6_I1_O)        0.124   109.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.938   110.091    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y32         LUT6 (Prop_lut6_I3_O)        0.124   110.215 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.651   110.866    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.124   110.990 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.491   111.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X62Y24         LUT6 (Prop_lut6_I5_O)        0.124   111.606 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.671   112.277    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X66Y25         LUT6 (Prop_lut6_I0_O)        0.124   112.401 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.810   113.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.119   113.330 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           1.076   114.406    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.332   114.738 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.303   115.041    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.124   115.165 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         0.695   115.860    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X62Y37         LUT6 (Prop_lut6_I3_O)        0.124   115.984 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.312   116.296    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X62Y36         LUT6 (Prop_lut6_I0_O)        0.124   116.420 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.652   117.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X66Y29         LUT6 (Prop_lut6_I2_O)        0.124   117.195 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.171   117.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X66Y29         LUT5 (Prop_lut5_I2_O)        0.124   117.490 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.535   118.025    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   118.149 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.833   118.982    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X63Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.106 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.512   119.618    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X64Y33         LUT2 (Prop_lut2_I0_O)        0.124   119.742 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          1.128   120.870    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X63Y45         LUT6 (Prop_lut6_I0_O)        0.124   120.994 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.794   121.788    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124   121.912 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.056   122.968    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.118   123.086 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.732   123.817    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.352   124.169 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.879   125.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X73Y27         LUT4 (Prop_lut4_I2_O)        0.320   125.368 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.711   126.080    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X65Y27         LUT6 (Prop_lut6_I3_O)        0.353   126.433 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.871   127.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X64Y32         LUT2 (Prop_lut2_I0_O)        0.150   127.453 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.531   127.984    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.332   128.316 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.263   128.579    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.124   128.703 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.439   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X63Y36         LUT2 (Prop_lut2_I0_O)        0.124   129.266 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.909   130.175    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.124   130.299 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.043   131.342    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.124   131.466 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.064   132.530    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.150   132.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.563   133.243    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.328   133.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.660   134.230    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X70Y29         LUT6 (Prop_lut6_I3_O)        0.124   134.354 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.679   135.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X66Y28         LUT6 (Prop_lut6_I3_O)        0.124   135.157 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          0.746   135.903    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X64Y31         LUT6 (Prop_lut6_I2_O)        0.124   136.027 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.590   136.617    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124   136.741 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.949   137.691    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.124   137.815 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.575   138.389    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X66Y27         LUT2 (Prop_lut2_I1_O)        0.116   138.505 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.452   138.958    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X66Y27         LUT6 (Prop_lut6_I0_O)        0.328   139.286 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           1.037   140.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.150   140.473 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.321   141.793    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.352   142.145 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.307   142.452    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.348   142.800 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          3.182   145.982    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X56Y76         LUT5 (Prop_lut5_I4_O)        0.124   146.106 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           1.920   148.026    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X62Y44         LUT6 (Prop_lut6_I2_O)        0.124   148.150 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.652   148.802    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X62Y35         LUT6 (Prop_lut6_I0_O)        0.124   148.926 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.833   149.759    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X67Y29         LUT4 (Prop_lut4_I2_O)        0.150   149.909 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[2]_i_3__0/O
                         net (fo=2, routed)           0.971   150.879    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_2
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.326   151.205 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.736   151.941    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][0]
    SLICE_X67Y29         LUT5 (Prop_lut5_I1_O)        0.124   152.065 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.431   152.496    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[2][0]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   152.620 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_9/O
                         net (fo=3, routed)           0.727   153.347    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X58Y31         LUT6 (Prop_lut6_I0_O)        0.124   153.471 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_26/O
                         net (fo=1, routed)           0.171   153.642    debuggerTop/values/w_nes_ram_address[10]
    SLICE_X58Y31         LUT6 (Prop_lut6_I1_O)        0.124   153.766 r  debuggerTop/values/blockRam_i_7/O
                         net (fo=16, routed)          2.740   156.505    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X1Y14         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.539   198.518    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   199.006    
                         clock uncertainty           -0.318   198.688    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.122    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.122    
                         arrival time                        -156.505    
  -------------------------------------------------------------------
                         slack                                 41.617    

Slack (MET) :             41.676ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        57.306ns  (logic 9.845ns (17.180%)  route 47.461ns (82.820%))
  Logic Levels:           56  (LUT2=6 LUT3=4 LUT4=11 LUT5=4 LUT6=31)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 198.625 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.753ns = ( 99.247 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    99.247    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X63Y26         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.459    99.706 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=147, routed)         1.941   101.647    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[2]
    SLICE_X60Y17         LUT4 (Prop_lut4_I1_O)        0.146   101.793 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_90/O
                         net (fo=9, routed)           2.271   104.065    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.328   104.393 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25/O
                         net (fo=1, routed)           0.433   104.826    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25_n_2
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.124   104.950 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19/O
                         net (fo=1, routed)           0.924   105.873    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19_n_2
    SLICE_X67Y23         LUT6 (Prop_lut6_I5_O)        0.124   105.997 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.307   106.304    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X67Y22         LUT6 (Prop_lut6_I5_O)        0.124   106.428 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.535   106.963    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X70Y27         LUT4 (Prop_lut4_I0_O)        0.124   107.087 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.467   107.554    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X64Y27         LUT5 (Prop_lut5_I4_O)        0.124   107.678 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.576   108.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X61Y28         LUT4 (Prop_lut4_I3_O)        0.124   108.378 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.652   109.030    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X61Y29         LUT6 (Prop_lut6_I1_O)        0.124   109.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.938   110.091    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y32         LUT6 (Prop_lut6_I3_O)        0.124   110.215 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.651   110.866    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.124   110.990 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.491   111.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X62Y24         LUT6 (Prop_lut6_I5_O)        0.124   111.606 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.671   112.277    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X66Y25         LUT6 (Prop_lut6_I0_O)        0.124   112.401 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.810   113.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.119   113.330 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           1.076   114.406    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.332   114.738 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.303   115.041    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.124   115.165 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         0.695   115.860    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X62Y37         LUT6 (Prop_lut6_I3_O)        0.124   115.984 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.312   116.296    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X62Y36         LUT6 (Prop_lut6_I0_O)        0.124   116.420 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.652   117.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X66Y29         LUT6 (Prop_lut6_I2_O)        0.124   117.195 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.171   117.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X66Y29         LUT5 (Prop_lut5_I2_O)        0.124   117.490 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.535   118.025    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   118.149 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.833   118.982    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X63Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.106 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.512   119.618    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X64Y33         LUT2 (Prop_lut2_I0_O)        0.124   119.742 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          1.128   120.870    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X63Y45         LUT6 (Prop_lut6_I0_O)        0.124   120.994 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.794   121.788    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124   121.912 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.056   122.968    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.118   123.086 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.732   123.817    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.352   124.169 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.879   125.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X73Y27         LUT4 (Prop_lut4_I2_O)        0.320   125.368 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.711   126.080    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X65Y27         LUT6 (Prop_lut6_I3_O)        0.353   126.433 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.871   127.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X64Y32         LUT2 (Prop_lut2_I0_O)        0.150   127.453 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.531   127.984    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.332   128.316 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.263   128.579    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.124   128.703 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.439   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X63Y36         LUT2 (Prop_lut2_I0_O)        0.124   129.266 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.909   130.175    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.124   130.299 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.043   131.342    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.124   131.466 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.064   132.530    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.150   132.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.563   133.243    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.328   133.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.660   134.230    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X70Y29         LUT6 (Prop_lut6_I3_O)        0.124   134.354 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.679   135.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X66Y28         LUT6 (Prop_lut6_I3_O)        0.124   135.157 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          0.746   135.903    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X64Y31         LUT6 (Prop_lut6_I2_O)        0.124   136.027 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.590   136.617    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124   136.741 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.949   137.691    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.124   137.815 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.575   138.389    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X66Y27         LUT2 (Prop_lut2_I1_O)        0.116   138.505 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.452   138.958    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X66Y27         LUT6 (Prop_lut6_I0_O)        0.328   139.286 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           1.037   140.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.150   140.473 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.321   141.793    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.352   142.145 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.307   142.452    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.348   142.800 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          3.182   145.982    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X56Y76         LUT5 (Prop_lut5_I4_O)        0.124   146.106 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           1.920   148.026    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X62Y44         LUT6 (Prop_lut6_I2_O)        0.124   148.150 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.652   148.802    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X62Y35         LUT6 (Prop_lut6_I0_O)        0.124   148.926 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.833   149.759    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X67Y29         LUT4 (Prop_lut4_I2_O)        0.150   149.909 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[2]_i_3__0/O
                         net (fo=2, routed)           0.971   150.879    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_2
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.326   151.205 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.736   151.941    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][0]
    SLICE_X67Y29         LUT5 (Prop_lut5_I1_O)        0.124   152.065 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.431   152.496    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[2][0]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   152.620 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_9/O
                         net (fo=3, routed)           0.727   153.347    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X58Y31         LUT6 (Prop_lut6_I0_O)        0.124   153.471 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_26/O
                         net (fo=1, routed)           0.171   153.642    debuggerTop/values/w_nes_ram_address[10]
    SLICE_X58Y31         LUT6 (Prop_lut6_I1_O)        0.124   153.766 r  debuggerTop/values/blockRam_i_7/O
                         net (fo=16, routed)          2.787   156.553    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X3Y10         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.646   198.625    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   199.113    
                         clock uncertainty           -0.318   198.795    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.229    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.229    
                         arrival time                        -156.553    
  -------------------------------------------------------------------
                         slack                                 41.676    

Slack (MET) :             41.870ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        57.018ns  (logic 9.845ns (17.266%)  route 47.173ns (82.734%))
  Logic Levels:           56  (LUT2=6 LUT3=4 LUT4=11 LUT5=4 LUT6=31)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 198.532 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.753ns = ( 99.247 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    99.247    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X63Y26         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.459    99.706 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=147, routed)         1.941   101.647    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_1[2]
    SLICE_X60Y17         LUT4 (Prop_lut4_I1_O)        0.146   101.793 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_90/O
                         net (fo=9, routed)           2.271   104.065    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.328   104.393 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25/O
                         net (fo=1, routed)           0.433   104.826    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_25_n_2
    SLICE_X73Y25         LUT6 (Prop_lut6_I0_O)        0.124   104.950 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19/O
                         net (fo=1, routed)           0.924   105.873    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_19_n_2
    SLICE_X67Y23         LUT6 (Prop_lut6_I5_O)        0.124   105.997 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.307   106.304    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X67Y22         LUT6 (Prop_lut6_I5_O)        0.124   106.428 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.535   106.963    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X70Y27         LUT4 (Prop_lut4_I0_O)        0.124   107.087 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.467   107.554    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X64Y27         LUT5 (Prop_lut5_I4_O)        0.124   107.678 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.576   108.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X61Y28         LUT4 (Prop_lut4_I3_O)        0.124   108.378 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.652   109.030    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X61Y29         LUT6 (Prop_lut6_I1_O)        0.124   109.154 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.938   110.091    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y32         LUT6 (Prop_lut6_I3_O)        0.124   110.215 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.651   110.866    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.124   110.990 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.491   111.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X62Y24         LUT6 (Prop_lut6_I5_O)        0.124   111.606 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.671   112.277    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X66Y25         LUT6 (Prop_lut6_I0_O)        0.124   112.401 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.810   113.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.119   113.330 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           1.076   114.406    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.332   114.738 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.303   115.041    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.124   115.165 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         0.695   115.860    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X62Y37         LUT6 (Prop_lut6_I3_O)        0.124   115.984 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.312   116.296    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X62Y36         LUT6 (Prop_lut6_I0_O)        0.124   116.420 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.652   117.071    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X66Y29         LUT6 (Prop_lut6_I2_O)        0.124   117.195 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.171   117.366    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X66Y29         LUT5 (Prop_lut5_I2_O)        0.124   117.490 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.535   118.025    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   118.149 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.833   118.982    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X63Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.106 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.512   119.618    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X64Y33         LUT2 (Prop_lut2_I0_O)        0.124   119.742 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          1.128   120.870    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X63Y45         LUT6 (Prop_lut6_I0_O)        0.124   120.994 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.794   121.788    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124   121.912 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.056   122.968    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.118   123.086 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.732   123.817    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.352   124.169 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.879   125.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X73Y27         LUT4 (Prop_lut4_I2_O)        0.320   125.368 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.711   126.080    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X65Y27         LUT6 (Prop_lut6_I3_O)        0.353   126.433 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.871   127.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X64Y32         LUT2 (Prop_lut2_I0_O)        0.150   127.453 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.531   127.984    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.332   128.316 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.263   128.579    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.124   128.703 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.439   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X63Y36         LUT2 (Prop_lut2_I0_O)        0.124   129.266 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.909   130.175    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.124   130.299 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           1.043   131.342    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.124   131.466 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.064   132.530    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.150   132.680 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.563   133.243    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X67Y28         LUT2 (Prop_lut2_I0_O)        0.328   133.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.660   134.230    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X70Y29         LUT6 (Prop_lut6_I3_O)        0.124   134.354 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.679   135.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X66Y28         LUT6 (Prop_lut6_I3_O)        0.124   135.157 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          0.746   135.903    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X64Y31         LUT6 (Prop_lut6_I2_O)        0.124   136.027 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.590   136.617    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124   136.741 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.949   137.691    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.124   137.815 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.575   138.389    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X66Y27         LUT2 (Prop_lut2_I1_O)        0.116   138.505 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.452   138.958    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X66Y27         LUT6 (Prop_lut6_I0_O)        0.328   139.286 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           1.037   140.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.150   140.473 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.321   141.793    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.352   142.145 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.307   142.452    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.348   142.800 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          3.182   145.982    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X56Y76         LUT5 (Prop_lut5_I4_O)        0.124   146.106 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           1.920   148.026    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X62Y44         LUT6 (Prop_lut6_I2_O)        0.124   148.150 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.652   148.802    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X62Y35         LUT6 (Prop_lut6_I0_O)        0.124   148.926 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.833   149.759    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X67Y29         LUT4 (Prop_lut4_I2_O)        0.150   149.909 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[2]_i_3__0/O
                         net (fo=2, routed)           0.971   150.879    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_2
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.326   151.205 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.736   151.941    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][0]
    SLICE_X67Y29         LUT5 (Prop_lut5_I1_O)        0.124   152.065 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.431   152.496    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[2][0]
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.124   152.620 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_9/O
                         net (fo=3, routed)           0.727   153.347    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X58Y31         LUT6 (Prop_lut6_I0_O)        0.124   153.471 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_26/O
                         net (fo=1, routed)           0.171   153.642    debuggerTop/values/w_nes_ram_address[10]
    SLICE_X58Y31         LUT6 (Prop_lut6_I1_O)        0.124   153.766 r  debuggerTop/values/blockRam_i_7/O
                         net (fo=16, routed)          2.500   156.266    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X1Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.553   198.532    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   199.020    
                         clock uncertainty           -0.318   198.702    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.136    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.136    
                         arrival time                        -156.266    
  -------------------------------------------------------------------
                         slack                                 41.870    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.970ns  (logic 0.161ns (8.171%)  route 1.809ns (91.829%))
  Logic Levels:           4  (BUFG=1 LUT6=3)
  Clock Path Skew:        1.473ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.760    -0.404    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X71Y26         LUT6 (Prop_lut6_I3_O)        0.045    -0.359 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_add[4]_i_12/O
                         net (fo=3, routed)           0.355    -0.004    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]_2
    SLICE_X70Y30         LUT6 (Prop_lut6_I3_O)        0.045     0.041 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[4]_i_3/O
                         net (fo=1, routed)           0.196     0.237    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[4]_i_3_n_2
    SLICE_X70Y31         LUT6 (Prop_lut6_I2_O)        0.045     0.282 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[4]_i_1/O
                         net (fo=1, routed)           0.000     0.282    debuggerTop/nes/cpu2A03/cpu6502/alu/D[4]
    SLICE_X70Y31         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.901    -0.772    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X70Y31         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[4]/C
                         clock pessimism              0.557    -0.216    
                         clock uncertainty            0.318     0.102    
    SLICE_X70Y31         FDCE (Hold_fdce_C_D)         0.120     0.222    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.222    
                         arrival time                           0.282    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.927ns  (logic 0.116ns (6.020%)  route 1.811ns (93.980%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.767    -0.397    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y29         LUT6 (Prop_lut6_I3_O)        0.045    -0.352 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.052    -0.300    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X66Y29         LUT5 (Prop_lut5_I2_O)        0.045    -0.255 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.493     0.238    debuggerTop/nes/cpu2A03/cpu6502/abh/D[4]
    SLICE_X64Y29         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.899    -0.774    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X64Y29         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/C
                         clock pessimism              0.557    -0.218    
                         clock uncertainty            0.318     0.100    
    SLICE_X64Y29         FDCE (Hold_fdce_C_D)         0.072     0.172    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.172    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        1.843ns  (logic 0.071ns (3.852%)  route 1.772ns (96.148%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.490ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 99.245 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 98.311 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.879    99.715    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X73Y24         LUT6 (Prop_lut6_I0_O)        0.045    99.760 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_1__1/O
                         net (fo=8, routed)           0.394   100.154    debuggerTop/nes/cpu2A03/cpu6502/x/E[0]
    SLICE_X73Y28         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.918    99.245    debuggerTop/nes/cpu2A03/cpu6502/x/o_clk_5mhz
    SLICE_X73Y28         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.557    99.801    
                         clock uncertainty            0.318   100.119    
    SLICE_X73Y28         FDCE (Hold_fdce_C_CE)       -0.032   100.087    debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                       -100.087    
                         arrival time                         100.154    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/r_t_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/ppu/r_v_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        0.520ns  (logic 0.277ns (53.299%)  route 0.243ns (46.701%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 99.231 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.534ns = ( 99.466 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.630    99.466    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X57Y41         FDCE                                         r  debuggerTop/nes/ppu/r_t_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDCE (Prop_fdce_C_Q)         0.133    99.599 r  debuggerTop/nes/ppu/r_t_reg[4]/Q
                         net (fo=1, routed)           0.108    99.707    debuggerTop/nes/ppu/ppuIncrementX/r_v_reg[4]
    SLICE_X57Y40         LUT5 (Prop_lut5_I2_O)        0.099    99.806 r  debuggerTop/nes/ppu/ppuIncrementX/r_v[4]_i_3/O
                         net (fo=1, routed)           0.135    99.941    debuggerTop/nes/ppu/ppuIncrementX/r_v[4]_i_3_n_2
    SLICE_X57Y40         LUT6 (Prop_lut6_I5_O)        0.045    99.986 r  debuggerTop/nes/ppu/ppuIncrementX/r_v[4]_i_1/O
                         net (fo=1, routed)           0.000    99.986    debuggerTop/nes/ppu/ppuIncrementX_n_12
    SLICE_X57Y40         FDCE                                         r  debuggerTop/nes/ppu/r_v_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.904    99.231    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X57Y40         FDCE                                         r  debuggerTop/nes/ppu/r_v_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.252    99.482    
                         clock uncertainty            0.318    99.800    
    SLICE_X57Y40         FDCE (Hold_fdce_C_D)         0.098    99.898    debuggerTop/nes/ppu/r_v_reg[4]
  -------------------------------------------------------------------
                         required time                        -99.898    
                         arrival time                          99.986    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        1.976ns  (logic 0.161ns (8.149%)  route 1.815ns (91.852%))
  Logic Levels:           4  (BUFG=1 LUT6=3)
  Clock Path Skew:        1.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 99.224 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 98.311 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.687    99.523    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.045    99.568 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_5/O
                         net (fo=1, routed)           0.155    99.723    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_5_n_2
    SLICE_X61Y21         LUT6 (Prop_lut6_I1_O)        0.045    99.768 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_2/O
                         net (fo=1, routed)           0.474   100.242    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_2_n_2
    SLICE_X71Y27         LUT6 (Prop_lut6_I2_O)        0.045   100.287 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_1/O
                         net (fo=1, routed)           0.000   100.287    debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg_2
    SLICE_X71Y27         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.897    99.224    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X71Y27         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg/C  (IS_INVERTED)
                         clock pessimism              0.557    99.780    
                         clock uncertainty            0.318   100.098    
    SLICE_X71Y27         FDCE (Hold_fdce_C_D)         0.098   100.196    debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg
  -------------------------------------------------------------------
                         required time                       -100.196    
                         arrival time                         100.287    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 debuggerTop/mcu_patterntable/r_debugger_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/debugger/r_tx_byte_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.231ns (42.196%)  route 0.316ns (57.804%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.626    -0.538    debuggerTop/mcu_patterntable/o_clk_5mhz
    SLICE_X52Y36         FDCE                                         r  debuggerTop/mcu_patterntable/r_debugger_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/mcu_patterntable/r_debugger_data_reg[5]/Q
                         net (fo=1, routed)           0.221    -0.175    debuggerTop/debugger/r_debugger_data_1[5]
    SLICE_X52Y36         LUT5 (Prop_lut5_I3_O)        0.045    -0.130 r  debuggerTop/debugger/r_tx_byte[5]_i_3/O
                         net (fo=1, routed)           0.095    -0.035    debuggerTop/debugger/r_tx_byte[5]_i_3_n_2
    SLICE_X54Y35         LUT6 (Prop_lut6_I5_O)        0.045     0.010 r  debuggerTop/debugger/r_tx_byte[5]_i_1/O
                         net (fo=1, routed)           0.000     0.010    debuggerTop/debugger/r_tx_byte[5]_i_1_n_2
    SLICE_X54Y35         FDCE                                         r  debuggerTop/debugger/r_tx_byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.899    -0.774    debuggerTop/debugger/o_clk_5mhz
    SLICE_X54Y35         FDCE                                         r  debuggerTop/debugger/r_tx_byte_reg[5]/C
                         clock pessimism              0.252    -0.523    
                         clock uncertainty            0.318    -0.205    
    SLICE_X54Y35         FDCE (Hold_fdce_C_D)         0.121    -0.084    debuggerTop/debugger/r_tx_byte_reg[5]
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                           0.010    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 debuggerTop/spi/r_rx_buffered_2_reg/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/spi/r_rx_dv_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.227ns (46.805%)  route 0.258ns (53.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.624    -0.540    debuggerTop/spi/o_clk_5mhz
    SLICE_X51Y31         FDRE                                         r  debuggerTop/spi/r_rx_buffered_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDRE (Prop_fdre_C_Q)         0.128    -0.412 f  debuggerTop/spi/r_rx_buffered_2_reg/Q
                         net (fo=2, routed)           0.069    -0.342    debuggerTop/spi/r_rx_buffered_2_reg_n_2
    SLICE_X51Y31         LUT2 (Prop_lut2_I1_O)        0.099    -0.243 r  debuggerTop/spi/r_rx_dv_i_1/O
                         net (fo=1, routed)           0.189    -0.055    debuggerTop/spi/r_rx_dv0
    SLICE_X50Y31         FDCE                                         r  debuggerTop/spi/r_rx_dv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.896    -0.777    debuggerTop/spi/o_clk_5mhz
    SLICE_X50Y31         FDCE                                         r  debuggerTop/spi/r_rx_dv_reg/C
                         clock pessimism              0.251    -0.527    
                         clock uncertainty            0.318    -0.209    
    SLICE_X50Y31         FDCE (Hold_fdce_C_D)         0.059    -0.150    debuggerTop/spi/r_rx_dv_reg
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/r_w_reg/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/ppu/r_t_reg[11]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        0.574ns  (logic 0.257ns (44.765%)  route 0.317ns (55.237%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 99.231 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.533ns = ( 99.467 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.631    99.467    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X58Y42         FDCE                                         r  debuggerTop/nes/ppu/r_w_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y42         FDCE (Prop_fdce_C_Q)         0.167    99.634 f  debuggerTop/nes/ppu/r_w_reg/Q
                         net (fo=8, routed)           0.249    99.884    debuggerTop/nes/cpu2A03/cpu6502/ir/r_w_reg_4
    SLICE_X54Y43         LUT6 (Prop_lut6_I5_O)        0.045    99.929 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[11]_i_2/O
                         net (fo=2, routed)           0.068    99.996    debuggerTop/nes/cpu2A03/cpu6502/dor/r_t[0]
    SLICE_X54Y43         LUT5 (Prop_lut5_I3_O)        0.045   100.041 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_t[11]_i_1/O
                         net (fo=1, routed)           0.000   100.041    debuggerTop/nes/ppu/r_t_reg[11]_1
    SLICE_X54Y43         FDCE                                         r  debuggerTop/nes/ppu/r_t_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.904    99.231    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X54Y43         FDCE                                         r  debuggerTop/nes/ppu/r_t_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.272    99.502    
                         clock uncertainty            0.318    99.820    
    SLICE_X54Y43         FDCE (Hold_fdce_C_D)         0.124    99.944    debuggerTop/nes/ppu/r_t_reg[11]
  -------------------------------------------------------------------
                         required time                        -99.944    
                         arrival time                         100.041    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 debuggerTop/spi/r_rx_dv_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/debugger/r_cmd_byte_index_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.164ns (37.304%)  route 0.276ns (62.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.624    -0.540    debuggerTop/spi/o_clk_5mhz
    SLICE_X50Y31         FDCE                                         r  debuggerTop/spi/r_rx_dv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.376 r  debuggerTop/spi/r_rx_dv_reg/Q
                         net (fo=126, routed)         0.276    -0.100    debuggerTop/debugger/w_rx_dv
    SLICE_X42Y30         FDCE                                         r  debuggerTop/debugger/r_cmd_byte_index_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.899    -0.774    debuggerTop/debugger/o_clk_5mhz
    SLICE_X42Y30         FDCE                                         r  debuggerTop/debugger/r_cmd_byte_index_reg[13]/C
                         clock pessimism              0.272    -0.503    
                         clock uncertainty            0.318    -0.185    
    SLICE_X42Y30         FDCE (Hold_fdce_C_CE)       -0.016    -0.201    debuggerTop/debugger/r_cmd_byte_index_reg[13]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 debuggerTop/spi/r_rx_dv_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/debugger/r_cmd_byte_index_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.164ns (37.304%)  route 0.276ns (62.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.624    -0.540    debuggerTop/spi/o_clk_5mhz
    SLICE_X50Y31         FDCE                                         r  debuggerTop/spi/r_rx_dv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.376 r  debuggerTop/spi/r_rx_dv_reg/Q
                         net (fo=126, routed)         0.276    -0.100    debuggerTop/debugger/w_rx_dv
    SLICE_X42Y30         FDCE                                         r  debuggerTop/debugger/r_cmd_byte_index_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.899    -0.774    debuggerTop/debugger/o_clk_5mhz
    SLICE_X42Y30         FDCE                                         r  debuggerTop/debugger/r_cmd_byte_index_reg[14]/C
                         clock pessimism              0.272    -0.503    
                         clock uncertainty            0.318    -0.185    
    SLICE_X42Y30         FDCE (Hold_fdce_C_CE)       -0.016    -0.201    debuggerTop/debugger/r_cmd_byte_index_reg[14]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.101    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       90.733ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.149ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             90.733ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[0]_rep__3/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.269ns  (logic 0.642ns (7.764%)  route 7.627ns (92.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 98.481 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    -0.753    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.518    -0.235 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.769     1.535    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.124     1.659 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         5.857     7.516    debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep__0_0
    SLICE_X47Y71         FDCE                                         f  debuggerTop/nes/ppu/r_oamaddr_reg[0]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.501    98.481    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X47Y71         FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[0]_rep__3/C  (IS_INVERTED)
                         clock pessimism              0.487    98.968    
                         clock uncertainty           -0.318    98.651    
    SLICE_X47Y71         FDCE (Recov_fdce_C_CLR)     -0.402    98.249    debuggerTop/nes/ppu/r_oamaddr_reg[0]_rep__3
  -------------------------------------------------------------------
                         required time                         98.249    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 90.733    

Slack (MET) :             90.733ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.269ns  (logic 0.642ns (7.764%)  route 7.627ns (92.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 98.481 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    -0.753    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.518    -0.235 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.769     1.535    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.124     1.659 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         5.857     7.516    debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep__0_0
    SLICE_X47Y71         FDCE                                         f  debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.501    98.481    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X47Y71         FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep/C  (IS_INVERTED)
                         clock pessimism              0.487    98.968    
                         clock uncertainty           -0.318    98.651    
    SLICE_X47Y71         FDCE (Recov_fdce_C_CLR)     -0.402    98.249    debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         98.249    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 90.733    

Slack (MET) :             90.733ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__4/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.269ns  (logic 0.642ns (7.764%)  route 7.627ns (92.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 98.481 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    -0.753    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.518    -0.235 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.769     1.535    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.124     1.659 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         5.857     7.516    debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep__0_0
    SLICE_X47Y71         FDCE                                         f  debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.501    98.481    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X47Y71         FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__4/C  (IS_INVERTED)
                         clock pessimism              0.487    98.968    
                         clock uncertainty           -0.318    98.651    
    SLICE_X47Y71         FDCE (Recov_fdce_C_CLR)     -0.402    98.249    debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__4
  -------------------------------------------------------------------
                         required time                         98.249    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 90.733    

Slack (MET) :             90.821ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__0/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.269ns  (logic 0.642ns (7.764%)  route 7.627ns (92.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 98.481 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    -0.753    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.518    -0.235 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.769     1.535    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.124     1.659 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         5.857     7.516    debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep__0_0
    SLICE_X46Y71         FDCE                                         f  debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.501    98.481    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X46Y71         FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__0/C  (IS_INVERTED)
                         clock pessimism              0.487    98.968    
                         clock uncertainty           -0.318    98.651    
    SLICE_X46Y71         FDCE (Recov_fdce_C_CLR)     -0.314    98.337    debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         98.337    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 90.821    

Slack (MET) :             90.821ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__1/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.269ns  (logic 0.642ns (7.764%)  route 7.627ns (92.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 98.481 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    -0.753    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.518    -0.235 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.769     1.535    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.124     1.659 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         5.857     7.516    debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep__0_0
    SLICE_X46Y71         FDCE                                         f  debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.501    98.481    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X46Y71         FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__1/C  (IS_INVERTED)
                         clock pessimism              0.487    98.968    
                         clock uncertainty           -0.318    98.651    
    SLICE_X46Y71         FDCE (Recov_fdce_C_CLR)     -0.314    98.337    debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         98.337    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 90.821    

Slack (MET) :             90.821ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__2/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.269ns  (logic 0.642ns (7.764%)  route 7.627ns (92.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 98.481 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    -0.753    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.518    -0.235 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.769     1.535    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.124     1.659 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         5.857     7.516    debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep__0_0
    SLICE_X46Y71         FDCE                                         f  debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.501    98.481    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X46Y71         FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__2/C  (IS_INVERTED)
                         clock pessimism              0.487    98.968    
                         clock uncertainty           -0.318    98.651    
    SLICE_X46Y71         FDCE (Recov_fdce_C_CLR)     -0.314    98.337    debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                         98.337    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 90.821    

Slack (MET) :             90.821ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__3/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.269ns  (logic 0.642ns (7.764%)  route 7.627ns (92.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 98.481 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    -0.753    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.518    -0.235 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.769     1.535    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.124     1.659 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         5.857     7.516    debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep__0_0
    SLICE_X46Y71         FDCE                                         f  debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.501    98.481    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X46Y71         FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__3/C  (IS_INVERTED)
                         clock pessimism              0.487    98.968    
                         clock uncertainty           -0.318    98.651    
    SLICE_X46Y71         FDCE (Recov_fdce_C_CLR)     -0.314    98.337    debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__3
  -------------------------------------------------------------------
                         required time                         98.337    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 90.821    

Slack (MET) :             90.893ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.106ns  (logic 0.642ns (7.920%)  route 7.464ns (92.080%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 98.479 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    -0.753    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.518    -0.235 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.769     1.535    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.124     1.659 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         5.695     7.354    debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep__0_0
    SLICE_X48Y72         FDCE                                         f  debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.499    98.479    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X48Y72         FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep/C  (IS_INVERTED)
                         clock pessimism              0.487    98.966    
                         clock uncertainty           -0.318    98.649    
    SLICE_X48Y72         FDCE (Recov_fdce_C_CLR)     -0.402    98.247    debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         98.247    
                         arrival time                          -7.354    
  -------------------------------------------------------------------
                         slack                                 90.893    

Slack (MET) :             90.893ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[4]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.106ns  (logic 0.642ns (7.920%)  route 7.464ns (92.080%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 98.479 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    -0.753    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.518    -0.235 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.769     1.535    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.124     1.659 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         5.695     7.354    debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep__0_0
    SLICE_X48Y72         FDCE                                         f  debuggerTop/nes/ppu/r_oamaddr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.499    98.479    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X48Y72         FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.487    98.966    
                         clock uncertainty           -0.318    98.649    
    SLICE_X48Y72         FDCE (Recov_fdce_C_CLR)     -0.402    98.247    debuggerTop/nes/ppu/r_oamaddr_reg[4]
  -------------------------------------------------------------------
                         required time                         98.247    
                         arrival time                          -7.354    
  -------------------------------------------------------------------
                         slack                                 90.893    

Slack (MET) :             90.893ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.106ns  (logic 0.642ns (7.920%)  route 7.464ns (92.080%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 98.479 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    -0.753    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.518    -0.235 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.769     1.535    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.124     1.659 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         5.695     7.354    debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep__0_0
    SLICE_X48Y72         FDCE                                         f  debuggerTop/nes/ppu/r_oamaddr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.499    98.479    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X48Y72         FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.487    98.966    
                         clock uncertainty           -0.318    98.649    
    SLICE_X48Y72         FDCE (Recov_fdce_C_CLR)     -0.402    98.247    debuggerTop/nes/ppu/r_oamaddr_reg[5]
  -------------------------------------------------------------------
                         required time                         98.247    
                         arrival time                          -7.354    
  -------------------------------------------------------------------
                         slack                                 90.893    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.149ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.209ns (19.079%)  route 0.886ns (80.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.743     0.367    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.045     0.412 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         0.143     0.555    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X63Y30         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.899    -0.774    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X63Y30         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/C
                         clock pessimism              0.272    -0.503    
    SLICE_X63Y30         FDCE (Remov_fdce_C_CLR)     -0.092    -0.595    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.595    
                         arrival time                           0.555    
  -------------------------------------------------------------------
                         slack                                  1.149    

Slack (MET) :             1.203ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.209ns (18.201%)  route 0.939ns (81.799%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.743     0.367    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.045     0.412 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         0.196     0.608    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X63Y29         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.898    -0.775    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X63Y29         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]/C
                         clock pessimism              0.272    -0.504    
    SLICE_X63Y29         FDCE (Remov_fdce_C_CLR)     -0.092    -0.596    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                           0.608    
  -------------------------------------------------------------------
                         slack                                  1.203    

Slack (MET) :             1.203ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.209ns (18.201%)  route 0.939ns (81.799%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.743     0.367    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.045     0.412 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         0.196     0.608    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X63Y29         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.898    -0.775    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X63Y29         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/C
                         clock pessimism              0.272    -0.504    
    SLICE_X63Y29         FDCE (Remov_fdce_C_CLR)     -0.092    -0.596    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                           0.608    
  -------------------------------------------------------------------
                         slack                                  1.203    

Slack (MET) :             1.203ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.209ns (18.201%)  route 0.939ns (81.799%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.743     0.367    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.045     0.412 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         0.196     0.608    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X63Y29         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.898    -0.775    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X63Y29         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/C
                         clock pessimism              0.272    -0.504    
    SLICE_X63Y29         FDCE (Remov_fdce_C_CLR)     -0.092    -0.596    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                           0.608    
  -------------------------------------------------------------------
                         slack                                  1.203    

Slack (MET) :             1.275ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.222ns  (logic 0.209ns (17.097%)  route 1.013ns (82.903%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.743     0.367    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.045     0.412 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         0.270     0.682    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X65Y30         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.900    -0.773    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X65Y30         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/C
                         clock pessimism              0.272    -0.502    
    SLICE_X65Y30         FDCE (Remov_fdce_C_CLR)     -0.092    -0.594    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                  1.275    

Slack (MET) :             1.304ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.252ns  (logic 0.209ns (16.696%)  route 1.043ns (83.304%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.743     0.367    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.045     0.412 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         0.299     0.711    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X67Y31         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.901    -0.772    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X67Y31         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[1]/C
                         clock pessimism              0.272    -0.501    
    SLICE_X67Y31         FDCE (Remov_fdce_C_CLR)     -0.092    -0.593    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                           0.711    
  -------------------------------------------------------------------
                         slack                                  1.304    

Slack (MET) :             1.304ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.252ns  (logic 0.209ns (16.696%)  route 1.043ns (83.304%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.743     0.367    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.045     0.412 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         0.299     0.711    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X67Y31         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.901    -0.772    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X67Y31         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]/C
                         clock pessimism              0.272    -0.501    
    SLICE_X67Y31         FDCE (Remov_fdce_C_CLR)     -0.092    -0.593    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                           0.711    
  -------------------------------------------------------------------
                         slack                                  1.304    

Slack (MET) :             1.333ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.305ns  (logic 0.209ns (16.019%)  route 1.096ns (83.981%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.743     0.367    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.045     0.412 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         0.352     0.764    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X66Y30         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.900    -0.773    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X66Y30         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/C
                         clock pessimism              0.272    -0.502    
    SLICE_X66Y30         FDCE (Remov_fdce_C_CLR)     -0.067    -0.569    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  1.333    

Slack (MET) :             1.348ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.209ns (16.132%)  route 1.087ns (83.868%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.743     0.367    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.045     0.412 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         0.343     0.755    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X65Y31         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.901    -0.772    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X65Y31         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]/C
                         clock pessimism              0.272    -0.501    
    SLICE_X65Y31         FDCE (Remov_fdce_C_CLR)     -0.092    -0.593    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  1.348    

Slack (MET) :             1.367ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.340ns  (logic 0.209ns (15.592%)  route 1.131ns (84.408%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.743     0.367    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.045     0.412 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         0.388     0.800    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]_0
    SLICE_X70Y31         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.901    -0.772    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X70Y31         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[4]/C
                         clock pessimism              0.272    -0.501    
    SLICE_X70Y31         FDCE (Remov_fdce_C_CLR)     -0.067    -0.568    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[4]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                           0.800    
  -------------------------------------------------------------------
                         slack                                  1.367    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       90.733ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.832ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             90.733ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[0]_rep__3/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.269ns  (logic 0.642ns (7.764%)  route 7.627ns (92.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 98.481 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    -0.753    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.518    -0.235 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.769     1.535    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.124     1.659 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         5.857     7.516    debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep__0_0
    SLICE_X47Y71         FDCE                                         f  debuggerTop/nes/ppu/r_oamaddr_reg[0]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.501    98.481    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X47Y71         FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[0]_rep__3/C  (IS_INVERTED)
                         clock pessimism              0.487    98.968    
                         clock uncertainty           -0.318    98.651    
    SLICE_X47Y71         FDCE (Recov_fdce_C_CLR)     -0.402    98.249    debuggerTop/nes/ppu/r_oamaddr_reg[0]_rep__3
  -------------------------------------------------------------------
                         required time                         98.249    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 90.733    

Slack (MET) :             90.733ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.269ns  (logic 0.642ns (7.764%)  route 7.627ns (92.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 98.481 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    -0.753    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.518    -0.235 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.769     1.535    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.124     1.659 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         5.857     7.516    debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep__0_0
    SLICE_X47Y71         FDCE                                         f  debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.501    98.481    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X47Y71         FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep/C  (IS_INVERTED)
                         clock pessimism              0.487    98.968    
                         clock uncertainty           -0.318    98.651    
    SLICE_X47Y71         FDCE (Recov_fdce_C_CLR)     -0.402    98.249    debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         98.249    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 90.733    

Slack (MET) :             90.733ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__4/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.269ns  (logic 0.642ns (7.764%)  route 7.627ns (92.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 98.481 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    -0.753    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.518    -0.235 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.769     1.535    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.124     1.659 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         5.857     7.516    debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep__0_0
    SLICE_X47Y71         FDCE                                         f  debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.501    98.481    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X47Y71         FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__4/C  (IS_INVERTED)
                         clock pessimism              0.487    98.968    
                         clock uncertainty           -0.318    98.651    
    SLICE_X47Y71         FDCE (Recov_fdce_C_CLR)     -0.402    98.249    debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__4
  -------------------------------------------------------------------
                         required time                         98.249    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 90.733    

Slack (MET) :             90.821ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__0/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.269ns  (logic 0.642ns (7.764%)  route 7.627ns (92.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 98.481 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    -0.753    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.518    -0.235 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.769     1.535    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.124     1.659 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         5.857     7.516    debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep__0_0
    SLICE_X46Y71         FDCE                                         f  debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.501    98.481    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X46Y71         FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__0/C  (IS_INVERTED)
                         clock pessimism              0.487    98.968    
                         clock uncertainty           -0.318    98.651    
    SLICE_X46Y71         FDCE (Recov_fdce_C_CLR)     -0.314    98.337    debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         98.337    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 90.821    

Slack (MET) :             90.821ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__1/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.269ns  (logic 0.642ns (7.764%)  route 7.627ns (92.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 98.481 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    -0.753    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.518    -0.235 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.769     1.535    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.124     1.659 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         5.857     7.516    debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep__0_0
    SLICE_X46Y71         FDCE                                         f  debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.501    98.481    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X46Y71         FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__1/C  (IS_INVERTED)
                         clock pessimism              0.487    98.968    
                         clock uncertainty           -0.318    98.651    
    SLICE_X46Y71         FDCE (Recov_fdce_C_CLR)     -0.314    98.337    debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         98.337    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 90.821    

Slack (MET) :             90.821ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__2/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.269ns  (logic 0.642ns (7.764%)  route 7.627ns (92.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 98.481 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    -0.753    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.518    -0.235 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.769     1.535    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.124     1.659 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         5.857     7.516    debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep__0_0
    SLICE_X46Y71         FDCE                                         f  debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.501    98.481    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X46Y71         FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__2/C  (IS_INVERTED)
                         clock pessimism              0.487    98.968    
                         clock uncertainty           -0.318    98.651    
    SLICE_X46Y71         FDCE (Recov_fdce_C_CLR)     -0.314    98.337    debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                         98.337    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 90.821    

Slack (MET) :             90.821ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__3/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.269ns  (logic 0.642ns (7.764%)  route 7.627ns (92.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 98.481 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    -0.753    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.518    -0.235 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.769     1.535    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.124     1.659 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         5.857     7.516    debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep__0_0
    SLICE_X46Y71         FDCE                                         f  debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.501    98.481    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X46Y71         FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__3/C  (IS_INVERTED)
                         clock pessimism              0.487    98.968    
                         clock uncertainty           -0.318    98.651    
    SLICE_X46Y71         FDCE (Recov_fdce_C_CLR)     -0.314    98.337    debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__3
  -------------------------------------------------------------------
                         required time                         98.337    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 90.821    

Slack (MET) :             90.893ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.106ns  (logic 0.642ns (7.920%)  route 7.464ns (92.080%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 98.479 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    -0.753    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.518    -0.235 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.769     1.535    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.124     1.659 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         5.695     7.354    debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep__0_0
    SLICE_X48Y72         FDCE                                         f  debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.499    98.479    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X48Y72         FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep/C  (IS_INVERTED)
                         clock pessimism              0.487    98.966    
                         clock uncertainty           -0.318    98.649    
    SLICE_X48Y72         FDCE (Recov_fdce_C_CLR)     -0.402    98.247    debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         98.247    
                         arrival time                          -7.354    
  -------------------------------------------------------------------
                         slack                                 90.893    

Slack (MET) :             90.893ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[4]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.106ns  (logic 0.642ns (7.920%)  route 7.464ns (92.080%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 98.479 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    -0.753    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.518    -0.235 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.769     1.535    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.124     1.659 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         5.695     7.354    debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep__0_0
    SLICE_X48Y72         FDCE                                         f  debuggerTop/nes/ppu/r_oamaddr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.499    98.479    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X48Y72         FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.487    98.966    
                         clock uncertainty           -0.318    98.649    
    SLICE_X48Y72         FDCE (Recov_fdce_C_CLR)     -0.402    98.247    debuggerTop/nes/ppu/r_oamaddr_reg[4]
  -------------------------------------------------------------------
                         required time                         98.247    
                         arrival time                          -7.354    
  -------------------------------------------------------------------
                         slack                                 90.893    

Slack (MET) :             90.893ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.106ns  (logic 0.642ns (7.920%)  route 7.464ns (92.080%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 98.479 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    -0.753    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.518    -0.235 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.769     1.535    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.124     1.659 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         5.695     7.354    debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep__0_0
    SLICE_X48Y72         FDCE                                         f  debuggerTop/nes/ppu/r_oamaddr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.499    98.479    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X48Y72         FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.487    98.966    
                         clock uncertainty           -0.318    98.649    
    SLICE_X48Y72         FDCE (Recov_fdce_C_CLR)     -0.402    98.247    debuggerTop/nes/ppu/r_oamaddr_reg[5]
  -------------------------------------------------------------------
                         required time                         98.247    
                         arrival time                          -7.354    
  -------------------------------------------------------------------
                         slack                                 90.893    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.832ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.209ns (19.079%)  route 0.886ns (80.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.743     0.367    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.045     0.412 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         0.143     0.555    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X63Y30         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.899    -0.774    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X63Y30         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/C
                         clock pessimism              0.272    -0.503    
                         clock uncertainty            0.318    -0.185    
    SLICE_X63Y30         FDCE (Remov_fdce_C_CLR)     -0.092    -0.277    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                           0.555    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.209ns (18.201%)  route 0.939ns (81.799%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.743     0.367    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.045     0.412 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         0.196     0.608    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X63Y29         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.898    -0.775    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X63Y29         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]/C
                         clock pessimism              0.272    -0.504    
                         clock uncertainty            0.318    -0.186    
    SLICE_X63Y29         FDCE (Remov_fdce_C_CLR)     -0.092    -0.278    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                           0.608    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.209ns (18.201%)  route 0.939ns (81.799%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.743     0.367    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.045     0.412 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         0.196     0.608    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X63Y29         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.898    -0.775    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X63Y29         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/C
                         clock pessimism              0.272    -0.504    
                         clock uncertainty            0.318    -0.186    
    SLICE_X63Y29         FDCE (Remov_fdce_C_CLR)     -0.092    -0.278    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                           0.608    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.209ns (18.201%)  route 0.939ns (81.799%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.743     0.367    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.045     0.412 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         0.196     0.608    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X63Y29         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.898    -0.775    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X63Y29         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/C
                         clock pessimism              0.272    -0.504    
                         clock uncertainty            0.318    -0.186    
    SLICE_X63Y29         FDCE (Remov_fdce_C_CLR)     -0.092    -0.278    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                           0.608    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.958ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.222ns  (logic 0.209ns (17.097%)  route 1.013ns (82.903%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.743     0.367    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.045     0.412 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         0.270     0.682    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X65Y30         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.900    -0.773    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X65Y30         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/C
                         clock pessimism              0.272    -0.502    
                         clock uncertainty            0.318    -0.184    
    SLICE_X65Y30         FDCE (Remov_fdce_C_CLR)     -0.092    -0.276    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             0.986ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.252ns  (logic 0.209ns (16.696%)  route 1.043ns (83.304%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.743     0.367    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.045     0.412 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         0.299     0.711    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X67Y31         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.901    -0.772    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X67Y31         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[1]/C
                         clock pessimism              0.272    -0.501    
                         clock uncertainty            0.318    -0.183    
    SLICE_X67Y31         FDCE (Remov_fdce_C_CLR)     -0.092    -0.275    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                           0.711    
  -------------------------------------------------------------------
                         slack                                  0.986    

Slack (MET) :             0.986ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.252ns  (logic 0.209ns (16.696%)  route 1.043ns (83.304%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.743     0.367    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.045     0.412 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         0.299     0.711    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X67Y31         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.901    -0.772    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X67Y31         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]/C
                         clock pessimism              0.272    -0.501    
                         clock uncertainty            0.318    -0.183    
    SLICE_X67Y31         FDCE (Remov_fdce_C_CLR)     -0.092    -0.275    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                           0.711    
  -------------------------------------------------------------------
                         slack                                  0.986    

Slack (MET) :             1.015ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.305ns  (logic 0.209ns (16.019%)  route 1.096ns (83.981%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.743     0.367    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.045     0.412 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         0.352     0.764    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X66Y30         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.900    -0.773    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X66Y30         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/C
                         clock pessimism              0.272    -0.502    
                         clock uncertainty            0.318    -0.184    
    SLICE_X66Y30         FDCE (Remov_fdce_C_CLR)     -0.067    -0.251    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  1.015    

Slack (MET) :             1.030ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.209ns (16.132%)  route 1.087ns (83.868%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.743     0.367    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.045     0.412 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         0.343     0.755    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X65Y31         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.901    -0.772    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X65Y31         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]/C
                         clock pessimism              0.272    -0.501    
                         clock uncertainty            0.318    -0.183    
    SLICE_X65Y31         FDCE (Remov_fdce_C_CLR)     -0.092    -0.275    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.050ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.340ns  (logic 0.209ns (15.592%)  route 1.131ns (84.408%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.743     0.367    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.045     0.412 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         0.388     0.800    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]_0
    SLICE_X70Y31         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.901    -0.772    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X70Y31         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[4]/C
                         clock pessimism              0.272    -0.501    
                         clock uncertainty            0.318    -0.183    
    SLICE_X70Y31         FDCE (Remov_fdce_C_CLR)     -0.067    -0.250    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[4]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                           0.800    
  -------------------------------------------------------------------
                         slack                                  1.050    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       90.733ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.832ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             90.733ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[0]_rep__3/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.269ns  (logic 0.642ns (7.764%)  route 7.627ns (92.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 98.481 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    -0.753    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.518    -0.235 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.769     1.535    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.124     1.659 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         5.857     7.516    debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep__0_0
    SLICE_X47Y71         FDCE                                         f  debuggerTop/nes/ppu/r_oamaddr_reg[0]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.501    98.481    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X47Y71         FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[0]_rep__3/C  (IS_INVERTED)
                         clock pessimism              0.487    98.968    
                         clock uncertainty           -0.318    98.651    
    SLICE_X47Y71         FDCE (Recov_fdce_C_CLR)     -0.402    98.249    debuggerTop/nes/ppu/r_oamaddr_reg[0]_rep__3
  -------------------------------------------------------------------
                         required time                         98.249    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 90.733    

Slack (MET) :             90.733ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.269ns  (logic 0.642ns (7.764%)  route 7.627ns (92.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 98.481 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    -0.753    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.518    -0.235 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.769     1.535    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.124     1.659 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         5.857     7.516    debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep__0_0
    SLICE_X47Y71         FDCE                                         f  debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.501    98.481    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X47Y71         FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep/C  (IS_INVERTED)
                         clock pessimism              0.487    98.968    
                         clock uncertainty           -0.318    98.651    
    SLICE_X47Y71         FDCE (Recov_fdce_C_CLR)     -0.402    98.249    debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         98.249    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 90.733    

Slack (MET) :             90.733ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__4/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.269ns  (logic 0.642ns (7.764%)  route 7.627ns (92.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 98.481 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    -0.753    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.518    -0.235 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.769     1.535    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.124     1.659 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         5.857     7.516    debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep__0_0
    SLICE_X47Y71         FDCE                                         f  debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.501    98.481    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X47Y71         FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__4/C  (IS_INVERTED)
                         clock pessimism              0.487    98.968    
                         clock uncertainty           -0.318    98.651    
    SLICE_X47Y71         FDCE (Recov_fdce_C_CLR)     -0.402    98.249    debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__4
  -------------------------------------------------------------------
                         required time                         98.249    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 90.733    

Slack (MET) :             90.821ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__0/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.269ns  (logic 0.642ns (7.764%)  route 7.627ns (92.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 98.481 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    -0.753    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.518    -0.235 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.769     1.535    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.124     1.659 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         5.857     7.516    debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep__0_0
    SLICE_X46Y71         FDCE                                         f  debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.501    98.481    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X46Y71         FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__0/C  (IS_INVERTED)
                         clock pessimism              0.487    98.968    
                         clock uncertainty           -0.318    98.651    
    SLICE_X46Y71         FDCE (Recov_fdce_C_CLR)     -0.314    98.337    debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         98.337    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 90.821    

Slack (MET) :             90.821ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__1/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.269ns  (logic 0.642ns (7.764%)  route 7.627ns (92.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 98.481 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    -0.753    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.518    -0.235 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.769     1.535    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.124     1.659 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         5.857     7.516    debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep__0_0
    SLICE_X46Y71         FDCE                                         f  debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.501    98.481    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X46Y71         FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__1/C  (IS_INVERTED)
                         clock pessimism              0.487    98.968    
                         clock uncertainty           -0.318    98.651    
    SLICE_X46Y71         FDCE (Recov_fdce_C_CLR)     -0.314    98.337    debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         98.337    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 90.821    

Slack (MET) :             90.821ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__2/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.269ns  (logic 0.642ns (7.764%)  route 7.627ns (92.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 98.481 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    -0.753    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.518    -0.235 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.769     1.535    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.124     1.659 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         5.857     7.516    debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep__0_0
    SLICE_X46Y71         FDCE                                         f  debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.501    98.481    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X46Y71         FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__2/C  (IS_INVERTED)
                         clock pessimism              0.487    98.968    
                         clock uncertainty           -0.318    98.651    
    SLICE_X46Y71         FDCE (Recov_fdce_C_CLR)     -0.314    98.337    debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                         98.337    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 90.821    

Slack (MET) :             90.821ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__3/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.269ns  (logic 0.642ns (7.764%)  route 7.627ns (92.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 98.481 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    -0.753    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.518    -0.235 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.769     1.535    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.124     1.659 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         5.857     7.516    debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep__0_0
    SLICE_X46Y71         FDCE                                         f  debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.501    98.481    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X46Y71         FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__3/C  (IS_INVERTED)
                         clock pessimism              0.487    98.968    
                         clock uncertainty           -0.318    98.651    
    SLICE_X46Y71         FDCE (Recov_fdce_C_CLR)     -0.314    98.337    debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__3
  -------------------------------------------------------------------
                         required time                         98.337    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 90.821    

Slack (MET) :             90.893ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.106ns  (logic 0.642ns (7.920%)  route 7.464ns (92.080%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 98.479 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    -0.753    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.518    -0.235 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.769     1.535    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.124     1.659 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         5.695     7.354    debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep__0_0
    SLICE_X48Y72         FDCE                                         f  debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.499    98.479    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X48Y72         FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep/C  (IS_INVERTED)
                         clock pessimism              0.487    98.966    
                         clock uncertainty           -0.318    98.649    
    SLICE_X48Y72         FDCE (Recov_fdce_C_CLR)     -0.402    98.247    debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         98.247    
                         arrival time                          -7.354    
  -------------------------------------------------------------------
                         slack                                 90.893    

Slack (MET) :             90.893ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[4]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.106ns  (logic 0.642ns (7.920%)  route 7.464ns (92.080%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 98.479 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    -0.753    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.518    -0.235 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.769     1.535    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.124     1.659 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         5.695     7.354    debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep__0_0
    SLICE_X48Y72         FDCE                                         f  debuggerTop/nes/ppu/r_oamaddr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.499    98.479    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X48Y72         FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.487    98.966    
                         clock uncertainty           -0.318    98.649    
    SLICE_X48Y72         FDCE (Recov_fdce_C_CLR)     -0.402    98.247    debuggerTop/nes/ppu/r_oamaddr_reg[4]
  -------------------------------------------------------------------
                         required time                         98.247    
                         arrival time                          -7.354    
  -------------------------------------------------------------------
                         slack                                 90.893    

Slack (MET) :             90.893ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.106ns  (logic 0.642ns (7.920%)  route 7.464ns (92.080%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 98.479 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    -0.753    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.518    -0.235 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.769     1.535    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.124     1.659 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         5.695     7.354    debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep__0_0
    SLICE_X48Y72         FDCE                                         f  debuggerTop/nes/ppu/r_oamaddr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.499    98.479    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X48Y72         FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.487    98.966    
                         clock uncertainty           -0.318    98.649    
    SLICE_X48Y72         FDCE (Recov_fdce_C_CLR)     -0.402    98.247    debuggerTop/nes/ppu/r_oamaddr_reg[5]
  -------------------------------------------------------------------
                         required time                         98.247    
                         arrival time                          -7.354    
  -------------------------------------------------------------------
                         slack                                 90.893    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.832ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.209ns (19.079%)  route 0.886ns (80.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.743     0.367    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.045     0.412 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         0.143     0.555    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X63Y30         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.899    -0.774    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X63Y30         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/C
                         clock pessimism              0.272    -0.503    
                         clock uncertainty            0.318    -0.185    
    SLICE_X63Y30         FDCE (Remov_fdce_C_CLR)     -0.092    -0.277    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                           0.555    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.209ns (18.201%)  route 0.939ns (81.799%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.743     0.367    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.045     0.412 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         0.196     0.608    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X63Y29         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.898    -0.775    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X63Y29         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]/C
                         clock pessimism              0.272    -0.504    
                         clock uncertainty            0.318    -0.186    
    SLICE_X63Y29         FDCE (Remov_fdce_C_CLR)     -0.092    -0.278    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                           0.608    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.209ns (18.201%)  route 0.939ns (81.799%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.743     0.367    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.045     0.412 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         0.196     0.608    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X63Y29         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.898    -0.775    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X63Y29         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/C
                         clock pessimism              0.272    -0.504    
                         clock uncertainty            0.318    -0.186    
    SLICE_X63Y29         FDCE (Remov_fdce_C_CLR)     -0.092    -0.278    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                           0.608    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.209ns (18.201%)  route 0.939ns (81.799%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.743     0.367    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.045     0.412 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         0.196     0.608    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X63Y29         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.898    -0.775    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X63Y29         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/C
                         clock pessimism              0.272    -0.504    
                         clock uncertainty            0.318    -0.186    
    SLICE_X63Y29         FDCE (Remov_fdce_C_CLR)     -0.092    -0.278    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                           0.608    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.958ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.222ns  (logic 0.209ns (17.097%)  route 1.013ns (82.903%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.743     0.367    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.045     0.412 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         0.270     0.682    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X65Y30         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.900    -0.773    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X65Y30         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/C
                         clock pessimism              0.272    -0.502    
                         clock uncertainty            0.318    -0.184    
    SLICE_X65Y30         FDCE (Remov_fdce_C_CLR)     -0.092    -0.276    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             0.986ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.252ns  (logic 0.209ns (16.696%)  route 1.043ns (83.304%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.743     0.367    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.045     0.412 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         0.299     0.711    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X67Y31         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.901    -0.772    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X67Y31         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[1]/C
                         clock pessimism              0.272    -0.501    
                         clock uncertainty            0.318    -0.183    
    SLICE_X67Y31         FDCE (Remov_fdce_C_CLR)     -0.092    -0.275    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                           0.711    
  -------------------------------------------------------------------
                         slack                                  0.986    

Slack (MET) :             0.986ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.252ns  (logic 0.209ns (16.696%)  route 1.043ns (83.304%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.743     0.367    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.045     0.412 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         0.299     0.711    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X67Y31         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.901    -0.772    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X67Y31         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]/C
                         clock pessimism              0.272    -0.501    
                         clock uncertainty            0.318    -0.183    
    SLICE_X67Y31         FDCE (Remov_fdce_C_CLR)     -0.092    -0.275    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                           0.711    
  -------------------------------------------------------------------
                         slack                                  0.986    

Slack (MET) :             1.015ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.305ns  (logic 0.209ns (16.019%)  route 1.096ns (83.981%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.743     0.367    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.045     0.412 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         0.352     0.764    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X66Y30         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.900    -0.773    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X66Y30         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/C
                         clock pessimism              0.272    -0.502    
                         clock uncertainty            0.318    -0.184    
    SLICE_X66Y30         FDCE (Remov_fdce_C_CLR)     -0.067    -0.251    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  1.015    

Slack (MET) :             1.030ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.209ns (16.132%)  route 1.087ns (83.868%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.743     0.367    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.045     0.412 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         0.343     0.755    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X65Y31         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.901    -0.772    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X65Y31         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]/C
                         clock pessimism              0.272    -0.501    
                         clock uncertainty            0.318    -0.183    
    SLICE_X65Y31         FDCE (Remov_fdce_C_CLR)     -0.092    -0.275    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.050ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.340ns  (logic 0.209ns (15.592%)  route 1.131ns (84.408%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.743     0.367    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.045     0.412 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         0.388     0.800    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]_0
    SLICE_X70Y31         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.901    -0.772    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X70Y31         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[4]/C
                         clock pessimism              0.272    -0.501    
                         clock uncertainty            0.318    -0.183    
    SLICE_X70Y31         FDCE (Remov_fdce_C_CLR)     -0.067    -0.250    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[4]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                           0.800    
  -------------------------------------------------------------------
                         slack                                  1.050    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       90.761ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.149ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             90.761ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[0]_rep__3/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.269ns  (logic 0.642ns (7.764%)  route 7.627ns (92.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 98.481 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    -0.753    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.518    -0.235 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.769     1.535    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.124     1.659 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         5.857     7.516    debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep__0_0
    SLICE_X47Y71         FDCE                                         f  debuggerTop/nes/ppu/r_oamaddr_reg[0]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.501    98.481    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X47Y71         FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[0]_rep__3/C  (IS_INVERTED)
                         clock pessimism              0.487    98.968    
                         clock uncertainty           -0.289    98.679    
    SLICE_X47Y71         FDCE (Recov_fdce_C_CLR)     -0.402    98.277    debuggerTop/nes/ppu/r_oamaddr_reg[0]_rep__3
  -------------------------------------------------------------------
                         required time                         98.277    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 90.761    

Slack (MET) :             90.761ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.269ns  (logic 0.642ns (7.764%)  route 7.627ns (92.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 98.481 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    -0.753    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.518    -0.235 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.769     1.535    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.124     1.659 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         5.857     7.516    debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep__0_0
    SLICE_X47Y71         FDCE                                         f  debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.501    98.481    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X47Y71         FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep/C  (IS_INVERTED)
                         clock pessimism              0.487    98.968    
                         clock uncertainty           -0.289    98.679    
    SLICE_X47Y71         FDCE (Recov_fdce_C_CLR)     -0.402    98.277    debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         98.277    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 90.761    

Slack (MET) :             90.761ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__4/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.269ns  (logic 0.642ns (7.764%)  route 7.627ns (92.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 98.481 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    -0.753    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.518    -0.235 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.769     1.535    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.124     1.659 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         5.857     7.516    debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep__0_0
    SLICE_X47Y71         FDCE                                         f  debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.501    98.481    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X47Y71         FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__4/C  (IS_INVERTED)
                         clock pessimism              0.487    98.968    
                         clock uncertainty           -0.289    98.679    
    SLICE_X47Y71         FDCE (Recov_fdce_C_CLR)     -0.402    98.277    debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__4
  -------------------------------------------------------------------
                         required time                         98.277    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 90.761    

Slack (MET) :             90.849ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__0/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.269ns  (logic 0.642ns (7.764%)  route 7.627ns (92.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 98.481 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    -0.753    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.518    -0.235 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.769     1.535    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.124     1.659 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         5.857     7.516    debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep__0_0
    SLICE_X46Y71         FDCE                                         f  debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.501    98.481    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X46Y71         FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__0/C  (IS_INVERTED)
                         clock pessimism              0.487    98.968    
                         clock uncertainty           -0.289    98.679    
    SLICE_X46Y71         FDCE (Recov_fdce_C_CLR)     -0.314    98.365    debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         98.365    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 90.849    

Slack (MET) :             90.849ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__1/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.269ns  (logic 0.642ns (7.764%)  route 7.627ns (92.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 98.481 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    -0.753    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.518    -0.235 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.769     1.535    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.124     1.659 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         5.857     7.516    debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep__0_0
    SLICE_X46Y71         FDCE                                         f  debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.501    98.481    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X46Y71         FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__1/C  (IS_INVERTED)
                         clock pessimism              0.487    98.968    
                         clock uncertainty           -0.289    98.679    
    SLICE_X46Y71         FDCE (Recov_fdce_C_CLR)     -0.314    98.365    debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         98.365    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 90.849    

Slack (MET) :             90.849ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__2/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.269ns  (logic 0.642ns (7.764%)  route 7.627ns (92.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 98.481 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    -0.753    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.518    -0.235 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.769     1.535    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.124     1.659 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         5.857     7.516    debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep__0_0
    SLICE_X46Y71         FDCE                                         f  debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.501    98.481    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X46Y71         FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__2/C  (IS_INVERTED)
                         clock pessimism              0.487    98.968    
                         clock uncertainty           -0.289    98.679    
    SLICE_X46Y71         FDCE (Recov_fdce_C_CLR)     -0.314    98.365    debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                         98.365    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 90.849    

Slack (MET) :             90.849ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__3/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.269ns  (logic 0.642ns (7.764%)  route 7.627ns (92.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 98.481 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    -0.753    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.518    -0.235 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.769     1.535    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.124     1.659 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         5.857     7.516    debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep__0_0
    SLICE_X46Y71         FDCE                                         f  debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.501    98.481    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X46Y71         FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__3/C  (IS_INVERTED)
                         clock pessimism              0.487    98.968    
                         clock uncertainty           -0.289    98.679    
    SLICE_X46Y71         FDCE (Recov_fdce_C_CLR)     -0.314    98.365    debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__3
  -------------------------------------------------------------------
                         required time                         98.365    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 90.849    

Slack (MET) :             90.921ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.106ns  (logic 0.642ns (7.920%)  route 7.464ns (92.080%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 98.479 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    -0.753    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.518    -0.235 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.769     1.535    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.124     1.659 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         5.695     7.354    debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep__0_0
    SLICE_X48Y72         FDCE                                         f  debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.499    98.479    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X48Y72         FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep/C  (IS_INVERTED)
                         clock pessimism              0.487    98.966    
                         clock uncertainty           -0.289    98.677    
    SLICE_X48Y72         FDCE (Recov_fdce_C_CLR)     -0.402    98.275    debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         98.275    
                         arrival time                          -7.354    
  -------------------------------------------------------------------
                         slack                                 90.921    

Slack (MET) :             90.921ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[4]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.106ns  (logic 0.642ns (7.920%)  route 7.464ns (92.080%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 98.479 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    -0.753    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.518    -0.235 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.769     1.535    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.124     1.659 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         5.695     7.354    debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep__0_0
    SLICE_X48Y72         FDCE                                         f  debuggerTop/nes/ppu/r_oamaddr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.499    98.479    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X48Y72         FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.487    98.966    
                         clock uncertainty           -0.289    98.677    
    SLICE_X48Y72         FDCE (Recov_fdce_C_CLR)     -0.402    98.275    debuggerTop/nes/ppu/r_oamaddr_reg[4]
  -------------------------------------------------------------------
                         required time                         98.275    
                         arrival time                          -7.354    
  -------------------------------------------------------------------
                         slack                                 90.921    

Slack (MET) :             90.921ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.106ns  (logic 0.642ns (7.920%)  route 7.464ns (92.080%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 98.479 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.787    -0.753    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.518    -0.235 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.769     1.535    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.124     1.659 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         5.695     7.354    debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep__0_0
    SLICE_X48Y72         FDCE                                         f  debuggerTop/nes/ppu/r_oamaddr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.499    98.479    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X48Y72         FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.487    98.966    
                         clock uncertainty           -0.289    98.677    
    SLICE_X48Y72         FDCE (Recov_fdce_C_CLR)     -0.402    98.275    debuggerTop/nes/ppu/r_oamaddr_reg[5]
  -------------------------------------------------------------------
                         required time                         98.275    
                         arrival time                          -7.354    
  -------------------------------------------------------------------
                         slack                                 90.921    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.149ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.209ns (19.079%)  route 0.886ns (80.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.743     0.367    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.045     0.412 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         0.143     0.555    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X63Y30         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.899    -0.774    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X63Y30         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/C
                         clock pessimism              0.272    -0.503    
    SLICE_X63Y30         FDCE (Remov_fdce_C_CLR)     -0.092    -0.595    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.595    
                         arrival time                           0.555    
  -------------------------------------------------------------------
                         slack                                  1.149    

Slack (MET) :             1.203ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.209ns (18.201%)  route 0.939ns (81.799%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.743     0.367    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.045     0.412 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         0.196     0.608    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X63Y29         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.898    -0.775    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X63Y29         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]/C
                         clock pessimism              0.272    -0.504    
    SLICE_X63Y29         FDCE (Remov_fdce_C_CLR)     -0.092    -0.596    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                           0.608    
  -------------------------------------------------------------------
                         slack                                  1.203    

Slack (MET) :             1.203ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.209ns (18.201%)  route 0.939ns (81.799%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.743     0.367    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.045     0.412 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         0.196     0.608    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X63Y29         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.898    -0.775    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X63Y29         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/C
                         clock pessimism              0.272    -0.504    
    SLICE_X63Y29         FDCE (Remov_fdce_C_CLR)     -0.092    -0.596    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                           0.608    
  -------------------------------------------------------------------
                         slack                                  1.203    

Slack (MET) :             1.203ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.209ns (18.201%)  route 0.939ns (81.799%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.743     0.367    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.045     0.412 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         0.196     0.608    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X63Y29         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.898    -0.775    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X63Y29         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/C
                         clock pessimism              0.272    -0.504    
    SLICE_X63Y29         FDCE (Remov_fdce_C_CLR)     -0.092    -0.596    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                           0.608    
  -------------------------------------------------------------------
                         slack                                  1.203    

Slack (MET) :             1.275ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.222ns  (logic 0.209ns (17.097%)  route 1.013ns (82.903%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.743     0.367    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.045     0.412 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         0.270     0.682    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X65Y30         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.900    -0.773    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X65Y30         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/C
                         clock pessimism              0.272    -0.502    
    SLICE_X65Y30         FDCE (Remov_fdce_C_CLR)     -0.092    -0.594    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                  1.275    

Slack (MET) :             1.304ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.252ns  (logic 0.209ns (16.696%)  route 1.043ns (83.304%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.743     0.367    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.045     0.412 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         0.299     0.711    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X67Y31         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.901    -0.772    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X67Y31         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[1]/C
                         clock pessimism              0.272    -0.501    
    SLICE_X67Y31         FDCE (Remov_fdce_C_CLR)     -0.092    -0.593    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                           0.711    
  -------------------------------------------------------------------
                         slack                                  1.304    

Slack (MET) :             1.304ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.252ns  (logic 0.209ns (16.696%)  route 1.043ns (83.304%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.743     0.367    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.045     0.412 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         0.299     0.711    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X67Y31         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.901    -0.772    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X67Y31         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]/C
                         clock pessimism              0.272    -0.501    
    SLICE_X67Y31         FDCE (Remov_fdce_C_CLR)     -0.092    -0.593    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                           0.711    
  -------------------------------------------------------------------
                         slack                                  1.304    

Slack (MET) :             1.333ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.305ns  (logic 0.209ns (16.019%)  route 1.096ns (83.981%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.743     0.367    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.045     0.412 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         0.352     0.764    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X66Y30         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.900    -0.773    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X66Y30         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/C
                         clock pessimism              0.272    -0.502    
    SLICE_X66Y30         FDCE (Remov_fdce_C_CLR)     -0.067    -0.569    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  1.333    

Slack (MET) :             1.348ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.209ns (16.132%)  route 1.087ns (83.868%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.743     0.367    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.045     0.412 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         0.343     0.755    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X65Y31         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.901    -0.772    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X65Y31         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]/C
                         clock pessimism              0.272    -0.501    
    SLICE_X65Y31         FDCE (Remov_fdce_C_CLR)     -0.092    -0.593    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  1.348    

Slack (MET) :             1.367ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.340ns  (logic 0.209ns (15.592%)  route 1.131ns (84.408%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.623    -0.541    debuggerTop/values/o_clk_5mhz
    SLICE_X56Y30         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDPE (Prop_fdpe_C_Q)         0.164    -0.377 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.743     0.367    debuggerTop/values/w_nes_reset_n
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.045     0.412 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         0.388     0.800    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]_0
    SLICE_X70Y31         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.901    -0.772    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X70Y31         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[4]/C
                         clock pessimism              0.272    -0.501    
    SLICE_X70Y31         FDCE (Remov_fdce_C_CLR)     -0.067    -0.568    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[4]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                           0.800    
  -------------------------------------------------------------------
                         slack                                  1.367    





