
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.201016                       # Number of seconds simulated
sim_ticks                                201015760500                       # Number of ticks simulated
final_tick                               628216200500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  40268                       # Simulator instruction rate (inst/s)
host_op_rate                                    67504                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               80945151                       # Simulator tick rate (ticks/s)
host_mem_usage                                2209040                       # Number of bytes of host memory used
host_seconds                                  2483.36                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     167636858                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst            275840                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data            400384                       # Number of bytes read from this memory
system.physmem.bytes_read::total               676224                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst       275840                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total          275840                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        41152                       # Number of bytes written to this memory
system.physmem.bytes_written::total             41152                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst               4310                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data               6256                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 10566                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             643                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  643                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst              1372231                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data              1991804                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 3364035                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst         1372231                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1372231                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks            204720                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                 204720                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks            204720                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst             1372231                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data             1991804                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                3568755                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                           9709                       # number of replacements
system.l2.tagsinuse                        867.480944                       # Cycle average of tags in use
system.l2.total_refs                           390994                       # Total number of references to valid blocks.
system.l2.sampled_refs                          10591                       # Sample count of references to valid blocks.
system.l2.avg_refs                          36.917572                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           269.047855                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             137.704212                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             460.728877                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.262742                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.134477                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.449931                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.847149                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                 3305                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data               211902                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  215207                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           230570                       # number of Writeback hits
system.l2.Writeback_hits::total                230570                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data             186470                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                186470                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                  3305                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                398372                       # number of demand (read+write) hits
system.l2.demand_hits::total                   401677                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 3305                       # number of overall hits
system.l2.overall_hits::cpu.data               398372                       # number of overall hits
system.l2.overall_hits::total                  401677                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst               4310                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data               5432                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  9742                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              824                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 824                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                4310                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                6256                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10566                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               4310                       # number of overall misses
system.l2.overall_misses::cpu.data               6256                       # number of overall misses
system.l2.overall_misses::total                 10566                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst    225235000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data    284233000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       509468000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     43039000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      43039000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst     225235000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     327272000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        552507000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    225235000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    327272000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       552507000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst             7615                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data           217334                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              224949                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       230570                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            230570                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         187294                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            187294                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              7615                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            404628                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               412243                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             7615                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           404628                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              412243                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.565988                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.024994                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.043308                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.004400                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.004400                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.565988                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.015461                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.025631                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.565988                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.015461                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.025631                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 52258.700696                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 52325.662739                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52296.037775                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52231.796117                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52231.796117                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 52258.700696                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52313.299233                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52291.027825                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 52258.700696                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52313.299233                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52291.027825                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  643                       # number of writebacks
system.l2.writebacks::total                       643                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst          4310                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data          5432                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             9742                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          824                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            824                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           4310                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           6256                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10566                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          4310                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          6256                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            10566                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst    172708500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data    217637500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    390346000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     33040500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     33040500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    172708500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    250678000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    423386500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    172708500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    250678000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    423386500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.565988                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.024994                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.043308                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.004400                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.004400                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.565988                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.015461                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.025631                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.565988                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.015461                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.025631                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 40071.577726                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40065.813697                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40068.363786                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40097.694175                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40097.694175                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 40071.577726                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40070.012788                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40070.651145                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 40071.577726                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40070.012788                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40070.651145                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                12688770                       # Number of BP lookups
system.cpu.branchPred.condPredicted          12688770                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1092649                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              7343252                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 6816013                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             92.820088                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                        402031521                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           15356795                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      101948414                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    12688770                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            6816013                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      92236141                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 2185298                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              291185389                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  14468359                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3350                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          399870974                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.425643                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.804868                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                310311016     77.60%     77.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  8917671      2.23%     79.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 80642287     20.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            399870974                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.031562                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.253583                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 78632599                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             230834661                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  65897077                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              23413986                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                1092649                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              169706332                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                1092649                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 99647289                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               185754411                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  36508178                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              76868446                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              168853915                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents               41296547                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                   428                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           201449470                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             413343119                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        255347525                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         157995594                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             199815754                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1633710                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 112495167                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             28421478                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             7229909                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              5862                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1177                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  167836672                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               12409                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 167846701                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               283                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           29114                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        75181                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            689                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     399870974                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.419752                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.628867                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           262397243     65.62%     65.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           107100761     26.78%     92.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            30372970      7.60%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       399870974                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd               1878372    100.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            143692      0.09%      0.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              97172776     57.89%     57.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     57.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     57.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            34878866     20.78%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             28421458     16.93%     95.69% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             7229909      4.31%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              167846701                       # Type of FU issued
system.cpu.iq.rate                           0.417496                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1878372                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011191                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          626013975                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         113097393                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    112959996                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           111429055                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           54780802                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     54686738                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              112927809                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                56653572                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          1068944                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        23848                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores           38                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                1092649                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                26664206                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles              10526243                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           167849081                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            311990                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              28421478                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              7229909                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                6986309                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                    35                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1002295                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        90354                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1092649                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             167649955                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              28400852                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            196745                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     35630743                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 12626847                       # Number of branches executed
system.cpu.iew.exec_stores                    7229891                       # Number of stores executed
system.cpu.iew.exec_rate                     0.417007                       # Inst execution rate
system.cpu.iew.wb_sent                      167646775                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     167646734                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  32024090                       # num instructions producing a value
system.cpu.iew.wb_consumers                  35346698                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.416999                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.905999                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts          212220                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11720                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1092649                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    398778325                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.420376                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.618789                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    258904462     64.92%     64.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    112110868     28.11%     93.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     27762995      6.96%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    398778325                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              167636858                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       35627500                       # Number of memory references committed
system.cpu.commit.loads                      28397629                       # Number of loads committed
system.cpu.commit.membars                       11720                       # Number of memory barriers committed
system.cpu.commit.branches                   12626847                       # Number of branches committed
system.cpu.commit.fp_insts                   54683872                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 135087430                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              27762995                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    538864408                       # The number of ROB reads
system.cpu.rob.rob_writes                   336790808                       # The number of ROB writes
system.cpu.timesIdled                          136360                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         2160547                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     167636858                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               4.020315                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.020315                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.248737                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.248737                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                250807749                       # number of integer regfile reads
system.cpu.int_regfile_writes               150686277                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  92783414                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 49141889                       # number of floating regfile writes
system.cpu.misc_regfile_reads                66840302                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                   7229                       # number of replacements
system.cpu.icache.tagsinuse                346.244188                       # Cycle average of tags in use
system.cpu.icache.total_refs                 14460733                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                   7615                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                1898.980039                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     346.244188                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.676258                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.676258                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     14460733                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14460733                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      14460733                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14460733                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     14460733                       # number of overall hits
system.cpu.icache.overall_hits::total        14460733                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         7626                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          7626                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         7626                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           7626                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         7626                       # number of overall misses
system.cpu.icache.overall_misses::total          7626                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    281572000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    281572000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    281572000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    281572000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    281572000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    281572000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     14468359                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14468359                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     14468359                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14468359                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     14468359                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14468359                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000527                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000527                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000527                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000527                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000527                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000527                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 36922.633097                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 36922.633097                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 36922.633097                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 36922.633097                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 36922.633097                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 36922.633097                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           11                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           11                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           11                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         7615                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         7615                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         7615                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         7615                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         7615                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         7615                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    265901000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    265901000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    265901000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    265901000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    265901000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    265901000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000526                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000526                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000526                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000526                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000526                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000526                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 34918.056467                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 34918.056467                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 34918.056467                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 34918.056467                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 34918.056467                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 34918.056467                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 404116                       # number of replacements
system.cpu.dcache.tagsinuse                511.703333                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 34071410                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 404628                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  84.204281                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           433062181000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     511.703333                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999421                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999421                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     27028833                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        27028833                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      7042577                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7042577                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      34071410                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34071410                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     34071410                       # number of overall hits
system.cpu.dcache.overall_hits::total        34071410                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       303034                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        303034                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       187294                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       187294                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       490328                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         490328                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       490328                       # number of overall misses
system.cpu.dcache.overall_misses::total        490328                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   3789899500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3789899500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   2470008500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2470008500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   6259908000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6259908000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   6259908000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6259908000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     27331867                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     27331867                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      7229871                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7229871                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     34561738                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34561738                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     34561738                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34561738                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.011087                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011087                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.025906                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.025906                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.014187                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014187                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.014187                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014187                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 12506.515771                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12506.515771                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 13187.867737                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13187.867737                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 12766.776525                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12766.776525                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12766.776525                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12766.776525                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       230570                       # number of writebacks
system.cpu.dcache.writebacks::total            230570                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        85700                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        85700                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        85700                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        85700                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        85700                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        85700                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       217334                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       217334                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       187294                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       187294                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       404628                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       404628                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       404628                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       404628                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   2623292000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2623292000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2095420500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2095420500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   4718712500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4718712500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   4718712500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4718712500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.007952                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007952                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.025906                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025906                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.011707                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011707                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.011707                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011707                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12070.324938                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12070.324938                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 11187.867737                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11187.867737                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 11661.853604                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 11661.853604                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 11661.853604                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 11661.853604                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
