Return-Path: <linux-stm32-bounces@st-md-mailman.stormreply.com>
X-Original-To: lists+linux-stm32@lfdr.de
Delivered-To: lists+linux-stm32@lfdr.de
Received: from stm-ict-prod-mailman-01.stormreply.prv (st-md-mailman.stormreply.com [52.209.6.89])
	by mail.lfdr.de (Postfix) with ESMTPS id EE527A11CC7
	for <lists+linux-stm32@lfdr.de>; Wed, 15 Jan 2025 10:03:51 +0100 (CET)
Received: from ip-172-31-3-47.eu-west-1.compute.internal (localhost [127.0.0.1])
	by stm-ict-prod-mailman-01.stormreply.prv (Postfix) with ESMTP id A2CDAC78F76;
	Wed, 15 Jan 2025 09:03:51 +0000 (UTC)
Received: from mail-pl1-f176.google.com (mail-pl1-f176.google.com
 [209.85.214.176])
 (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))
 (No client certificate requested)
 by stm-ict-prod-mailman-01.stormreply.prv (Postfix) with ESMTPS id 4E771C6DD6D
 for <linux-stm32@st-md-mailman.stormreply.com>;
 Wed, 15 Jan 2025 09:03:44 +0000 (UTC)
Received: by mail-pl1-f176.google.com with SMTP id
 d9443c01a7336-21644aca3a0so142010765ad.3
 for <linux-stm32@st-md-mailman.stormreply.com>;
 Wed, 15 Jan 2025 01:03:44 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=gmail.com; s=20230601; t=1736931823; x=1737536623;
 darn=st-md-mailman.stormreply.com; 
 h=in-reply-to:from:content-language:references:cc:to:subject
 :user-agent:mime-version:date:message-id:from:to:cc:subject:date
 :message-id:reply-to;
 bh=2gnKJ/IRPg5yMfg6Xc95tVLUMpA1UWlt9ktoqUqOGXg=;
 b=XW5f0Go9yFM9GDCvg/pwaxp2qjsVoTemcKJqNOmDsoTaTclM9jADY2GsmGEy46odlX
 e8RA5Nq55S+ccAsScFUP6Ke2cxpcOyDyvyyWPhi67vT5B7ihsQinpxQocsotYgV7w6Ek
 uF9c7cp7106/RaMkVwGJmgwcosPCHEekTZ1LPE/iFyU+YLYccNJqdwP0j6NvPTI7Wzhg
 fSSeXnucJa8XDJZ8mj/5pyQ3z1sAycOWFx2zPgbvj4bYp5b6qkxla8zUowEvJyuJHP9F
 SoyusvqjsAEaWlVmVRItP9O2iDbzNaTaiiTksah1wgOrHSvFStMCAtaAuc40fYJeE25T
 y0+A==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1736931823; x=1737536623;
 h=in-reply-to:from:content-language:references:cc:to:subject
 :user-agent:mime-version:date:message-id:x-gm-message-state:from:to
 :cc:subject:date:message-id:reply-to;
 bh=2gnKJ/IRPg5yMfg6Xc95tVLUMpA1UWlt9ktoqUqOGXg=;
 b=a/ECYh5WVQ4JxOFjlk5KDftAm4KK8NqtD/mRUy+H06y5aTWTdK/SUpL+VzC7hXeL/3
 yYi777JigZ2MLLjHGiKTlrsgz72U10ZIa40cf9ypy+SnnE455kHriQz61dIGg/fYLyJC
 Vj6jbv6w71uHFgM3Mmj6rQDG3lmtchdyEMcHmrpmejlAJnJI1YqFyShxUZuD7pfJREaB
 41U+ZjmbGm9F2QlBNnKJwoCPQ6GOKtkpDxIft8t0Kz38US5WBoJUPnAglmdUvVfauMtV
 I4rFQbrH/UdMRsituFdspKR5Ksn6qBu/+Bnop4wxd8pXBNmc6ZyMkbAiDncm/L8rvOIv
 2X9A==
X-Forwarded-Encrypted: i=1;
 AJvYcCWwlssVfD62swV+9QH2EJ3EcKSyJlxKkQh8H6QgijsVFeXnLZf7OOHx0suXUgNnXGjLNx5cSxPuNGCvzQ==@st-md-mailman.stormreply.com
X-Gm-Message-State: AOJu0YwFk4rDW+7Ce7NlEjA3ZP2sBxCeF7Er2JjAM4s4Kx8DRUUSIbvw
 TL/yOhIVwLYcGUpRZvmiEU2OgKgWM/j2NPuxu7brir2CkFHxvPMY
X-Gm-Gg: ASbGnctofpM9dIHdUGJC60SBmuBeCkJ6JlHpMH8bQxrRtFVHv9TdpngDY5ZKOIfCyGq
 /7rliF1RKgHXxpOuCHdeTtuxlNNGU5ps1TnYywJ9wC2nU8ToQOdlUCTcPPY9DNPOhtTBxquTcqh
 CSB8T66jE3EmrDFUiCxYGxlxXFRSfoOM4L/VJO6L3UOni2p34ZOWMu0fdZaspYHBfdLwyJL8Y8Y
 exwCTgJbS2GX7AgiLY/XDl1DEAW6K4NENekn4zH9dR0tiCgk1eebE3zYO7RHTza/yN6CrrcsBQ3
 +KEKIxw8PJ+myVezwjit89gqLO2b2tFgMJM=
X-Google-Smtp-Source: AGHT+IFjqIE1vwbrJK/BnyyO6i4GnWP44sgGD/Ph55b3t6p+K1HP1Exhd6MLIxSweOWiZ2LUWBvi2Q==
X-Received: by 2002:a05:6a00:6c83:b0:72a:a7a4:b641 with SMTP id
 d2e1a72fcca58-72d22017a37mr42621885b3a.18.1736931822428; 
 Wed, 15 Jan 2025 01:03:42 -0800 (PST)
Received: from [192.168.0.100] (60-250-196-139.hinet-ip.hinet.net.
 [60.250.196.139]) by smtp.gmail.com with ESMTPSA id
 d2e1a72fcca58-72d4056a632sm8966780b3a.59.2025.01.15.01.03.36
 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128);
 Wed, 15 Jan 2025 01:03:42 -0800 (PST)
Message-ID: <2cf758f2-529e-4ccd-9dc1-18fc29ad5ac0@gmail.com>
Date: Wed, 15 Jan 2025 17:03:30 +0800
MIME-Version: 1.0
User-Agent: Mozilla Thunderbird
To: Paul Menzel <pmenzel@molgen.mpg.de>
References: <20250113055434.3377508-1-a0987203069@gmail.com>
 <20250113055434.3377508-4-a0987203069@gmail.com>
 <a30b338f-0a6f-47e7-922b-c637a6648a6d@molgen.mpg.de>
Content-Language: en-US
From: Joey Lu <a0987203069@gmail.com>
In-Reply-To: <a30b338f-0a6f-47e7-922b-c637a6648a6d@molgen.mpg.de>
Cc: Andrew Lunn <andrew@lunn.ch>, edumazet@google.com, schung@nuvoton.com,
 yclu4@nuvoton.com, linux-stm32@st-md-mailman.stormreply.com, robh@kernel.org,
 openbmc@lists.ozlabs.org, joabreu@synopsys.com, kuba@kernel.org,
 pabeni@redhat.com, devicetree@vger.kernel.org, conor+dt@kernel.org,
 richardcochran@gmail.com, ychuang3@nuvoton.com, peppe.cavallaro@st.com,
 linux-arm-kernel@lists.infradead.org, netdev@vger.kernel.org,
 linux-kernel@vger.kernel.org, andrew+netdev@lunn.ch, mcoquelin.stm32@gmail.com,
 krzk+dt@kernel.org, davem@davemloft.net
Subject: Re: [Linux-stm32] [PATCH net-next v7 3/3] net: stmmac:
 dwmac-nuvoton: Add dwmac glue for Nuvoton MA35 family
X-BeenThere: linux-stm32@st-md-mailman.stormreply.com
X-Mailman-Version: 2.1.15
Precedence: list
List-Id: <linux-stm32.st-md-mailman.stormreply.com>
List-Unsubscribe: <https://st-md-mailman.stormreply.com/mailman/options/linux-stm32>, 
 <mailto:linux-stm32-request@st-md-mailman.stormreply.com?subject=unsubscribe>
List-Archive: <http://st-md-mailman.stormreply.com/pipermail/linux-stm32/>
List-Post: <mailto:linux-stm32@st-md-mailman.stormreply.com>
List-Help: <mailto:linux-stm32-request@st-md-mailman.stormreply.com?subject=help>
List-Subscribe: <https://st-md-mailman.stormreply.com/mailman/listinfo/linux-stm32>, 
 <mailto:linux-stm32-request@st-md-mailman.stormreply.com?subject=subscribe>
Content-Type: multipart/mixed; boundary="===============4515686537581922499=="
Errors-To: linux-stm32-bounces@st-md-mailman.stormreply.com
Sender: "Linux-stm32" <linux-stm32-bounces@st-md-mailman.stormreply.com>

This is a multi-part message in MIME format.
--===============4515686537581922499==
Content-Type: multipart/alternative;
 boundary="------------NR0wsB0jZ96eGW8vCIdGJCSj"
Content-Language: en-US

This is a multi-part message in MIME format.
--------------NR0wsB0jZ96eGW8vCIdGJCSj
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 8bit

Dear Paul,

Thank you for the reply!

Paul Menzel æ–¼ 1/14/2025 9:49 AM å¯«é“:
> Dear Joey,
>
>
> Thank you for your patch.
>
> Am 13.01.25 um 00:54 schrieb Joey Lu:
>> Add support for Gigabit Ethernet on Nuvoton MA35 series using dwmac 
>> driver.
>
> Itâ€™d be great if you added the datasheet name and revision to the 
> commit message.

I will update the commit message in the next patch.

For reference, the datasheet is *MA35D1 Series Datasheet*.

>
> Also, please document how tested the driver. Maybe even paste new log 
> messages.

These are the kernel configurations for testing the MA35D1 GMAC driver: 
ARCH_MA35, STMMAC_PLATFORM, DWMAC_NUVOTON.

I'm not sure if this information is sufficient, so please provide some 
guidance on what else I should include to meet your requirements.

I will include the log messages at the end of the email.

>
>> Reviewed-by: Andrew Lunn <andrew@lunn.ch>
>> Signed-off-by: Joey Lu <a0987203069@gmail.com>
>
> As you use your company email address in the AUTHOR line below, please 
> also add that email address to the commit message (and maybe even as 
> the author).
>
I will update the AUTHOR to use my personal email address instead of the 
company email.
>> ---
>> Â  drivers/net/ethernet/stmicro/stmmac/KconfigÂ Â  |Â  11 ++
>> Â  drivers/net/ethernet/stmicro/stmmac/MakefileÂ  |Â Â  1 +
>> Â  .../ethernet/stmicro/stmmac/dwmac-nuvoton.cÂ Â  | 179 ++++++++++++++++++
>> Â  3 files changed, 191 insertions(+)
>> Â  create mode 100644 drivers/net/ethernet/stmicro/stmmac/dwmac-nuvoton.c
>>
>> diff --git a/drivers/net/ethernet/stmicro/stmmac/Kconfig 
>> b/drivers/net/ethernet/stmicro/stmmac/Kconfig
>> index 4cc85a36a1ab..2b424544cf6f 100644
>> --- a/drivers/net/ethernet/stmicro/stmmac/Kconfig
>> +++ b/drivers/net/ethernet/stmicro/stmmac/Kconfig
>> @@ -121,6 +121,17 @@ config DWMAC_MESON
>> Â Â Â Â Â Â Â  the stmmac device driver. This driver is used for Meson6,
>> Â Â Â Â Â Â Â  Meson8, Meson8b and GXBB SoCs.
>> Â  +config DWMAC_NUVOTON
>> +Â Â Â  tristate "Nuvoton MA35 dwmac support"
>> +Â Â Â  default ARCH_MA35
>> +Â Â Â  depends on OF && (ARCH_MA35 || COMPILE_TEST)
>> +Â Â Â  select MFD_SYSCON
>> +Â Â Â  help
>> +Â Â Â Â Â  Support for Ethernet controller on Nuvoton MA35 series SoC.
>> +
>> +Â Â Â Â Â  This selects the Nuvoton MA35 series SoC glue layer support
>> +Â Â Â Â Â  for the stmmac device driver.
>
> Also mention the module name `dwmac-nuvoton`?
>
Got it!
>> +
>> Â  config DWMAC_QCOM_ETHQOS
>> Â Â Â Â Â  tristate "Qualcomm ETHQOS support"
>> Â Â Â Â Â  default ARCH_QCOM
>> diff --git a/drivers/net/ethernet/stmicro/stmmac/Makefile 
>> b/drivers/net/ethernet/stmicro/stmmac/Makefile
>> index b26f0e79c2b3..48e25b85ea06 100644
>> --- a/drivers/net/ethernet/stmicro/stmmac/Makefile
>> +++ b/drivers/net/ethernet/stmicro/stmmac/Makefile
>> @@ -19,6 +19,7 @@ obj-$(CONFIG_DWMAC_IPQ806X)Â Â Â  += dwmac-ipq806x.o
>> Â  obj-$(CONFIG_DWMAC_LPC18XX)Â Â Â  += dwmac-lpc18xx.o
>> Â  obj-$(CONFIG_DWMAC_MEDIATEK)Â Â Â  += dwmac-mediatek.o
>> Â  obj-$(CONFIG_DWMAC_MESON)Â Â Â  += dwmac-meson.o dwmac-meson8b.o
>> +obj-$(CONFIG_DWMAC_NUVOTON)Â Â Â  += dwmac-nuvoton.o
>> Â  obj-$(CONFIG_DWMAC_QCOM_ETHQOS)Â Â Â  += dwmac-qcom-ethqos.o
>> Â  obj-$(CONFIG_DWMAC_ROCKCHIP)Â Â Â  += dwmac-rk.o
>> Â  obj-$(CONFIG_DWMAC_RZN1)Â Â Â  += dwmac-rzn1.o
>> diff --git a/drivers/net/ethernet/stmicro/stmmac/dwmac-nuvoton.c 
>> b/drivers/net/ethernet/stmicro/stmmac/dwmac-nuvoton.c
>> new file mode 100644
>> index 000000000000..edf1b88ce1cd
>> --- /dev/null
>> +++ b/drivers/net/ethernet/stmicro/stmmac/dwmac-nuvoton.c
>> @@ -0,0 +1,179 @@
>> +// SPDX-License-Identifier: GPL-2.0-only
>> +/*
>> + * Nuvoton DWMAC specific glue layer
>> + *
>> + * Copyright (C) 2024 Nuvoton Technology Corp.
>> + *
>> + * Author: Joey Lu <yclu4@nuvoton.com>
>> + */
>> +
>> +#include <linux/mfd/syscon.h>
>> +#include <linux/of_device.h>
>> +#include <linux/of_net.h>
>> +#include <linux/platform_device.h>
>> +#include <linux/regmap.h>
>> +#include <linux/stmmac.h>
>> +
>> +#include "stmmac.h"
>> +#include "stmmac_platform.h"
>> +
>> +#define NVT_REG_SYS_GMAC0MISCRÂ  0x108
>> +#define NVT_REG_SYS_GMAC1MISCRÂ  0x10C
>> +
>> +#define NVT_MISCR_RMIIÂ Â Â Â Â Â Â Â Â  BIT(0)
>> +
>> +/* 2000ps is mapped to 0x0 ~ 0xF */
>
> Excuse my ignorance: What is ps?
>
Sorry for the confusion. I will include a complete and clear description 
in the next patch.
>> +#define NVT_PATH_DELAY_DECÂ Â Â Â Â  134
>> +#define NVT_TX_DELAY_MASKÂ Â Â Â Â Â  GENMASK(19, 16)
>> +#define NVT_RX_DELAY_MASKÂ Â Â Â Â Â  GENMASK(23, 20)
>> +
>> +struct nvt_priv_data {
>> +Â Â Â  struct platform_device *pdev;
>> +Â Â Â  struct regmap *regmap;
>> +};
>> +
>> +static struct nvt_priv_data *
>> +nvt_gmac_setup(struct platform_device *pdev, struct 
>> plat_stmmacenet_data *plat)
>> +{
>> +Â Â Â  struct device *dev = &pdev->dev;
>> +Â Â Â  struct nvt_priv_data *bsp_priv;
>> +Â Â Â  phy_interface_t phy_mode;
>> +Â Â Â  u32 tx_delay, rx_delay;
>
> Please append the unit to the variable name.
>
Got it!
>> +Â Â Â  u32 macid, arg, reg;
>> +
>> +Â Â Â  bsp_priv = devm_kzalloc(dev, sizeof(*bsp_priv), GFP_KERNEL);
>> +Â Â Â  if (!bsp_priv)
>> +Â Â Â Â Â Â Â  return ERR_PTR(-ENOMEM);
>> +
>> +Â Â Â  bsp_priv->regmap =
>> +Â Â Â Â Â Â Â  syscon_regmap_lookup_by_phandle_args(dev->of_node, 
>> "nuvoton,sys", 1, &macid);
>> +Â Â Â  if (IS_ERR(bsp_priv->regmap)) {
>> +Â Â Â Â Â Â Â  dev_err_probe(dev, PTR_ERR(bsp_priv->regmap), "Failed to get 
>> sys register\n");
>> +Â Â Â Â Â Â Â  return ERR_PTR(-ENODEV);
>> +Â Â Â  }
>> +Â Â Â  if (macid > 1) {
>> +Â Â Â Â Â Â Â  dev_err_probe(dev, -EINVAL, "Invalid sys arguments\n");
>> +Â Â Â Â Â Â Â  return ERR_PTR(-EINVAL);
>> +Â Â Â  }
>> +
>> +Â Â Â  if (of_property_read_u32(dev->of_node, "tx-internal-delay-ps", 
>> &arg)) {
>> +Â Â Â Â Â Â Â  tx_delay = 0;
>> +Â Â Â  } else {
>> +Â Â Â Â Â Â Â  if (arg <= 2000) {
>> +Â Â Â Â Â Â Â Â Â Â Â  tx_delay = (arg == 2000) ? 0xF : (arg / 
>> NVT_PATH_DELAY_DEC);
>
> Write hexcharacters lowercase?
>
Got it!
>> +Â Â Â Â Â Â Â Â Â Â Â  dev_dbg(dev, "Set Tx path delay to 0x%x\n", tx_delay);
>> +Â Â Â Â Â Â Â  } else {
>> +Â Â Â Â Â Â Â Â Â Â Â  dev_err(dev, "Invalid Tx path delay argument.\n");
>> +Â Â Â Â Â Â Â Â Â Â Â  return ERR_PTR(-EINVAL);
>> +Â Â Â Â Â Â Â  }
>> +Â Â Â  }
>> +Â Â Â  if (of_property_read_u32(dev->of_node, "rx-internal-delay-ps", 
>> &arg)) {
>> +Â Â Â Â Â Â Â  rx_delay = 0;
>> +Â Â Â  } else {
>> +Â Â Â Â Â Â Â  if (arg <= 2000) {
>> +Â Â Â Â Â Â Â Â Â Â Â  rx_delay = (arg == 2000) ? 0xF : (arg / 
>> NVT_PATH_DELAY_DEC);
>> +Â Â Â Â Â Â Â Â Â Â Â  dev_dbg(dev, "Set Rx path delay to 0x%x\n", rx_delay);
>> +Â Â Â Â Â Â Â  } else {
>> +Â Â Â Â Â Â Â Â Â Â Â  dev_err(dev, "Invalid Rx path delay argument.\n");
>> +Â Â Â Â Â Â Â Â Â Â Â  return ERR_PTR(-EINVAL);
>> +Â Â Â Â Â Â Â  }
>> +Â Â Â  }
>> +
>> +Â Â Â  regmap_read(bsp_priv->regmap,
>> +Â Â Â Â Â Â Â Â Â Â Â  macid == 0 ? NVT_REG_SYS_GMAC0MISCR : 
>> NVT_REG_SYS_GMAC1MISCR, &reg);
>> +Â Â Â  reg &= ~(NVT_TX_DELAY_MASK | NVT_RX_DELAY_MASK);
>> +
>> +Â Â Â  if (of_get_phy_mode(pdev->dev.of_node, &phy_mode)) {
>> +Â Â Â Â Â Â Â  dev_err(dev, "missing phy mode property\n");
>> +Â Â Â Â Â Â Â  return ERR_PTR(-EINVAL);
>> +Â Â Â  }
>> +
>> +Â Â Â  switch (phy_mode) {
>> +Â Â Â  case PHY_INTERFACE_MODE_RGMII:
>> +Â Â Â  case PHY_INTERFACE_MODE_RGMII_ID:
>> +Â Â Â  case PHY_INTERFACE_MODE_RGMII_RXID:
>> +Â Â Â  case PHY_INTERFACE_MODE_RGMII_TXID:
>> +Â Â Â Â Â Â Â  reg &= ~NVT_MISCR_RMII;
>> +Â Â Â Â Â Â Â  break;
>> +Â Â Â  case PHY_INTERFACE_MODE_RMII:
>> +Â Â Â Â Â Â Â  reg |= NVT_MISCR_RMII;
>> +Â Â Â Â Â Â Â  break;
>> +Â Â Â  default:
>> +Â Â Â Â Â Â Â  dev_err(dev, "Unsupported phy-mode (%d)\n", phy_mode);
>> +Â Â Â Â Â Â Â  return ERR_PTR(-EINVAL);
>> +Â Â Â  }
>> +
>> +Â Â Â  if (!(reg & NVT_MISCR_RMII)) {
>> +Â Â Â Â Â Â Â  reg |= FIELD_PREP(NVT_TX_DELAY_MASK, tx_delay);
>> +Â Â Â Â Â Â Â  reg |= FIELD_PREP(NVT_RX_DELAY_MASK, rx_delay);
>> +Â Â Â  }
>> +
>> +Â Â Â  regmap_write(bsp_priv->regmap,
>> +Â Â Â Â Â Â Â Â Â Â Â Â  macid == 0 ? NVT_REG_SYS_GMAC0MISCR : 
>> NVT_REG_SYS_GMAC1MISCR, reg);
>> +
>> +Â Â Â  bsp_priv->pdev = pdev;
>> +
>> +Â Â Â  return bsp_priv;
>> +}
>> +
>> +static int nvt_gmac_probe(struct platform_device *pdev)
>> +{
>> +Â Â Â  struct plat_stmmacenet_data *plat_dat;
>> +Â Â Â  struct stmmac_resources stmmac_res;
>> +Â Â Â  struct nvt_priv_data *priv_data;
>> +Â Â Â  int ret;
>> +
>> +Â Â Â  ret = stmmac_get_platform_resources(pdev, &stmmac_res);
>> +Â Â Â  if (ret)
>> +Â Â Â Â Â Â Â  return ret;
>> +
>> +Â Â Â  plat_dat = devm_stmmac_probe_config_dt(pdev, stmmac_res.mac);
>> +Â Â Â  if (IS_ERR(plat_dat))
>> +Â Â Â Â Â Â Â  return PTR_ERR(plat_dat);
>> +
>> +Â Â Â  /* Nuvoton DWMAC configs */
>> +Â Â Â  plat_dat->has_gmac = 1;
>> +Â Â Â  plat_dat->tx_fifo_size = 2048;
>> +Â Â Â  plat_dat->rx_fifo_size = 4096;
>> +Â Â Â  plat_dat->multicast_filter_bins = 0;
>> +Â Â Â  plat_dat->unicast_filter_entries = 8;
>> +Â Â Â  plat_dat->flags &= ~STMMAC_FLAG_USE_PHY_WOL;
>> +
>> +Â Â Â  priv_data = nvt_gmac_setup(pdev, plat_dat);
>> +Â Â Â  if (IS_ERR(priv_data))
>> +Â Â Â Â Â Â Â  return PTR_ERR(priv_data);
>> +
>> +Â Â Â  ret = stmmac_pltfr_probe(pdev, plat_dat, &stmmac_res);
>> +Â Â Â  if (ret)
>> +Â Â Â Â Â Â Â  return ret;
>> +
>> +Â Â Â  /* The PMT flag is determined by the RWK property.
>> +Â Â Â Â  * However, our hardware is configured to support only MGK.
>> +Â Â Â Â  * This is an override on PMT to enable WoL capability.
>> +Â Â Â Â  */
>> +Â Â Â  plat_dat->pmt = 1;
>> +Â Â Â  device_set_wakeup_capable(&pdev->dev, 1);
>> +
>> +Â Â Â  return 0;
>> +}
>> +
>> +static const struct of_device_id nvt_dwmac_match[] = {
>> +Â Â Â  { .compatible = "nuvoton,ma35d1-dwmac"},
>> +Â Â Â  { }
>> +};
>> +MODULE_DEVICE_TABLE(of, nvt_dwmac_match);
>> +
>> +static struct platform_driver nvt_dwmac_driver = {
>> +Â Â Â  .probeÂ  = nvt_gmac_probe,
>> +Â Â Â  .remove = stmmac_pltfr_remove,
>> +Â Â Â  .driver = {
>> +Â Â Â Â Â Â Â  .nameÂ Â Â Â Â Â Â Â Â Â  = "nuvoton-dwmac",
>> +Â Â Â Â Â Â Â  .pmÂ Â Â Â Â Â Â  = &stmmac_pltfr_pm_ops,
>> +Â Â Â Â Â Â Â  .of_match_table = nvt_dwmac_match,
>> +Â Â Â  },
>> +};
>> +module_platform_driver(nvt_dwmac_driver);
>> +
>> +MODULE_AUTHOR("Joey Lu <yclu4@nuvoton.com>");
>
> Maybe Nuvoton can set up a generic address?
>
I will switch to using my personal email instead.ğŸ™‚
>> +MODULE_DESCRIPTION("Nuvoton DWMAC specific glue layer");
>> +MODULE_LICENSE("GPL v2");
>
>
> Kind regards,
>
> Paul

BR,

Joey


log:

[Â Â Â  T0] Booting Linux on physical CPU 0x0000000000 [0x411fd040]
[Â Â Â  T0] Linux version 6.13.0-rc7 (joeylu@ubuntu) 
(aarch64-nuvoton-linux-gnu-gcc.br_real (Buildroot 2021.02.6) 9.4.0, GNU 
ld (GNU Binutils) 2.35.2)
[Â Â Â  T0] Machine model: Nuvoton MA35D1-SOM
[Â Â Â  T0] Memory limited to 248MB
...

[Â Â Â  T1] nuvoton-dwmac 40120000.ethernet: IRQ eth_wake_irq not found
[Â Â Â  T1] nuvoton-dwmac 40120000.ethernet: IRQ eth_lpi not found
[Â Â Â  T1] nuvoton-dwmac 40120000.ethernet: IRQ sfty not found
[Â Â Â  T1] nuvoton-dwmac 40120000.ethernet: User ID: 0x10, Synopsys ID: 0x37
[Â Â Â  T1] nuvoton-dwmac 40120000.ethernet:Â Â Â Â Â Â  DWMAC1000
[Â Â Â  T1] nuvoton-dwmac 40120000.ethernet: DMA HW capability register 
supported
[Â Â Â  T1] nuvoton-dwmac 40120000.ethernet: RX Checksum Offload Engine 
supported
[Â Â Â  T1] nuvoton-dwmac 40120000.ethernet: COE Type 2
[Â Â Â  T1] nuvoton-dwmac 40120000.ethernet: TX Checksum insertion supported
[Â Â Â  T1] nuvoton-dwmac 40120000.ethernet: Enhanced/Alternate descriptors
[Â Â Â  T1] nuvoton-dwmac 40120000.ethernet: Enabled extended descriptors
[Â Â Â  T1] nuvoton-dwmac 40120000.ethernet: Ring mode enabled
[Â Â Â  T1] nuvoton-dwmac 40120000.ethernet: Enable RX Mitigation via HW 
Watchdog Timer
[Â Â Â  T1] nuvoton-dwmac 40130000.ethernet: IRQ eth_wake_irq not found
[Â Â Â  T1] nuvoton-dwmac 40130000.ethernet: IRQ eth_lpi not found
[Â Â Â  T1] nuvoton-dwmac 40130000.ethernet: IRQ sfty not found
[Â Â Â  T1] nuvoton-dwmac 40130000.ethernet: User ID: 0x10, Synopsys ID: 0x37
[Â Â Â  T1] nuvoton-dwmac 40130000.ethernet:Â Â Â Â Â Â  DWMAC1000
[Â Â Â  T1] nuvoton-dwmac 40130000.ethernet: DMA HW capability register 
supported
[Â Â Â  T1] nuvoton-dwmac 40130000.ethernet: RX Checksum Offload Engine 
supported
[Â Â Â  T1] nuvoton-dwmac 40130000.ethernet: COE Type 2
[Â Â Â  T1] nuvoton-dwmac 40130000.ethernet: TX Checksum insertion supported
[Â Â Â  T1] nuvoton-dwmac 40130000.ethernet: Enhanced/Alternate descriptors
[Â Â Â  T1] nuvoton-dwmac 40130000.ethernet: Enabled extended descriptors
[Â Â Â  T1] nuvoton-dwmac 40130000.ethernet: Ring mode enabled
[Â Â Â  T1] nuvoton-dwmac 40130000.ethernet: Enable RX Mitigation via HW 
Watchdog Timer
...

# udhcpc -i eth0
udhcpc: started, v1.33.1
[Â Â  T93] nuvoton-dwmac 40120000.ethernet eth0: Register 
MEM_TYPE_PAGE_POOL RxQ-0
[Â Â  T93] nuvoton-dwmac 40120000.ethernet eth0: PHY [stmmac-0:00] driver 
[Generic PHY] (irq=POLL)
[Â Â  T93] nuvoton-dwmac 40120000.ethernet eth0: No Safety Features 
support found
[Â Â  T93] nuvoton-dwmac 40120000.ethernet eth0: No MAC Management 
Counters available
[Â Â  T93] nuvoton-dwmac 40120000.ethernet eth0: IEEE 1588-2008 Advanced 
Timestamp supported
[Â Â  T93] nuvoton-dwmac 40120000.ethernet eth0: registered PTP clock
[Â Â  T93] nuvoton-dwmac 40120000.ethernet eth0: configuring for 
phy/rgmii-id link mode
udhcpc: sending discover
udhcpc: sending discover
[Â Â  T33] nuvoton-dwmac 40120000.ethernet eth0: Link is Up - 1Gbps/Full - 
flow control rx/tx
udhcpc: sending discover
udhcpc: sending select for 192.168.0.103
udhcpc: lease of 192.168.0.103 obtained, lease time 86400
deleting routers
adding dns 192.168.0.1

--------------NR0wsB0jZ96eGW8vCIdGJCSj
Content-Type: text/html; charset=UTF-8
Content-Transfer-Encoding: 8bit

<!DOCTYPE html>
<html>
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  </head>
  <body>
    <p>Dear Paul,</p>
    <p>Thank you for the reply!<br>
    </p>
    <div class="moz-cite-prefix">Paul Menzel æ–¼ 1/14/2025 9:49 AM å¯«é“:<br>
    </div>
    <blockquote type="cite"
      cite="mid:a30b338f-0a6f-47e7-922b-c637a6648a6d@molgen.mpg.de">Dear
      Joey,
      <br>
      <br>
      <br>
      Thank you for your patch.
      <br>
      <br>
      Am 13.01.25 um 00:54 schrieb Joey Lu:
      <br>
      <blockquote type="cite">Add support for Gigabit Ethernet on
        Nuvoton MA35 series using dwmac driver.
        <br>
      </blockquote>
      <br>
      Itâ€™d be great if you added the datasheet name and revision to the
      commit message.
      <br>
    </blockquote>
    <br>
    <p>I will update the commit message in the next patch.</p>
    <p>For reference, the datasheet is <strong>MA35D1 Series Datasheet</strong>.</p>
    <blockquote type="cite"
      cite="mid:a30b338f-0a6f-47e7-922b-c637a6648a6d@molgen.mpg.de">
      <br>
      Also, please document how tested the driver. Maybe even paste new
      log messages.
      <br>
    </blockquote>
    <p>These are the kernel configurations for testing the MA35D1 GMAC
      driver: ARCH_MA35, STMMAC_PLATFORM, DWMAC_NUVOTON.<br>
    </p>
    <p>I'm not sure if this information is sufficient, so please provide
      some guidance on what else I should include to meet your
      requirements.</p>
    <p>I will include the log messages at the end of the email.</p>
    <blockquote type="cite"
      cite="mid:a30b338f-0a6f-47e7-922b-c637a6648a6d@molgen.mpg.de">
      <br>
      <blockquote type="cite">Reviewed-by: Andrew Lunn
        <a class="moz-txt-link-rfc2396E" href="mailto:andrew@lunn.ch">&lt;andrew@lunn.ch&gt;</a>
        <br>
        Signed-off-by: Joey Lu <a class="moz-txt-link-rfc2396E" href="mailto:a0987203069@gmail.com">&lt;a0987203069@gmail.com&gt;</a>
        <br>
      </blockquote>
      <br>
      As you use your company email address in the AUTHOR line below,
      please also add that email address to the commit message (and
      maybe even as the author).
      <br>
      <br>
    </blockquote>
    I will update the AUTHOR to use my personal email address instead of
    the company email.
    <blockquote type="cite"
      cite="mid:a30b338f-0a6f-47e7-922b-c637a6648a6d@molgen.mpg.de">
      <blockquote type="cite">---
        <br>
        Â  drivers/net/ethernet/stmicro/stmmac/KconfigÂ Â  |Â  11 ++
        <br>
        Â  drivers/net/ethernet/stmicro/stmmac/MakefileÂ  |Â Â  1 +
        <br>
        Â  .../ethernet/stmicro/stmmac/dwmac-nuvoton.cÂ Â  | 179
        ++++++++++++++++++
        <br>
        Â  3 files changed, 191 insertions(+)
        <br>
        Â  create mode 100644
        drivers/net/ethernet/stmicro/stmmac/dwmac-nuvoton.c
        <br>
        <br>
        diff --git a/drivers/net/ethernet/stmicro/stmmac/Kconfig
        b/drivers/net/ethernet/stmicro/stmmac/Kconfig
        <br>
        index 4cc85a36a1ab..2b424544cf6f 100644
        <br>
        --- a/drivers/net/ethernet/stmicro/stmmac/Kconfig
        <br>
        +++ b/drivers/net/ethernet/stmicro/stmmac/Kconfig
        <br>
        @@ -121,6 +121,17 @@ config DWMAC_MESON
        <br>
        Â Â Â Â Â Â Â  the stmmac device driver. This driver is used for
        Meson6,
        <br>
        Â Â Â Â Â Â Â  Meson8, Meson8b and GXBB SoCs.
        <br>
        Â  +config DWMAC_NUVOTON
        <br>
        +Â Â Â  tristate "Nuvoton MA35 dwmac support"
        <br>
        +Â Â Â  default ARCH_MA35
        <br>
        +Â Â Â  depends on OF &amp;&amp; (ARCH_MA35 || COMPILE_TEST)
        <br>
        +Â Â Â  select MFD_SYSCON
        <br>
        +Â Â Â  help
        <br>
        +Â Â Â Â Â  Support for Ethernet controller on Nuvoton MA35 series
        SoC.
        <br>
        +
        <br>
        +Â Â Â Â Â  This selects the Nuvoton MA35 series SoC glue layer
        support
        <br>
        +Â Â Â Â Â  for the stmmac device driver.
        <br>
      </blockquote>
      <br>
      Also mention the module name `dwmac-nuvoton`?
      <br>
      <br>
    </blockquote>
    Got it!<br>
    <blockquote type="cite"
      cite="mid:a30b338f-0a6f-47e7-922b-c637a6648a6d@molgen.mpg.de">
      <blockquote type="cite">+
        <br>
        Â  config DWMAC_QCOM_ETHQOS
        <br>
        Â Â Â Â Â  tristate "Qualcomm ETHQOS support"
        <br>
        Â Â Â Â Â  default ARCH_QCOM
        <br>
        diff --git a/drivers/net/ethernet/stmicro/stmmac/Makefile
        b/drivers/net/ethernet/stmicro/stmmac/Makefile
        <br>
        index b26f0e79c2b3..48e25b85ea06 100644
        <br>
        --- a/drivers/net/ethernet/stmicro/stmmac/Makefile
        <br>
        +++ b/drivers/net/ethernet/stmicro/stmmac/Makefile
        <br>
        @@ -19,6 +19,7 @@ obj-$(CONFIG_DWMAC_IPQ806X)Â Â Â  +=
        dwmac-ipq806x.o
        <br>
        Â  obj-$(CONFIG_DWMAC_LPC18XX)Â Â Â  += dwmac-lpc18xx.o
        <br>
        Â  obj-$(CONFIG_DWMAC_MEDIATEK)Â Â Â  += dwmac-mediatek.o
        <br>
        Â  obj-$(CONFIG_DWMAC_MESON)Â Â Â  += dwmac-meson.o dwmac-meson8b.o
        <br>
        +obj-$(CONFIG_DWMAC_NUVOTON)Â Â Â  += dwmac-nuvoton.o
        <br>
        Â  obj-$(CONFIG_DWMAC_QCOM_ETHQOS)Â Â Â  += dwmac-qcom-ethqos.o
        <br>
        Â  obj-$(CONFIG_DWMAC_ROCKCHIP)Â Â Â  += dwmac-rk.o
        <br>
        Â  obj-$(CONFIG_DWMAC_RZN1)Â Â Â  += dwmac-rzn1.o
        <br>
        diff --git a/drivers/net/ethernet/stmicro/stmmac/dwmac-nuvoton.c
        b/drivers/net/ethernet/stmicro/stmmac/dwmac-nuvoton.c
        <br>
        new file mode 100644
        <br>
        index 000000000000..edf1b88ce1cd
        <br>
        --- /dev/null
        <br>
        +++ b/drivers/net/ethernet/stmicro/stmmac/dwmac-nuvoton.c
        <br>
        @@ -0,0 +1,179 @@
        <br>
        +// SPDX-License-Identifier: GPL-2.0-only
        <br>
        +/*
        <br>
        + * Nuvoton DWMAC specific glue layer
        <br>
        + *
        <br>
        + * Copyright (C) 2024 Nuvoton Technology Corp.
        <br>
        + *
        <br>
        + * Author: Joey Lu <a class="moz-txt-link-rfc2396E" href="mailto:yclu4@nuvoton.com">&lt;yclu4@nuvoton.com&gt;</a>
        <br>
        + */
        <br>
        +
        <br>
        +#include &lt;linux/mfd/syscon.h&gt;
        <br>
        +#include &lt;linux/of_device.h&gt;
        <br>
        +#include &lt;linux/of_net.h&gt;
        <br>
        +#include &lt;linux/platform_device.h&gt;
        <br>
        +#include &lt;linux/regmap.h&gt;
        <br>
        +#include &lt;linux/stmmac.h&gt;
        <br>
        +
        <br>
        +#include "stmmac.h"
        <br>
        +#include "stmmac_platform.h"
        <br>
        +
        <br>
        +#define NVT_REG_SYS_GMAC0MISCRÂ  0x108
        <br>
        +#define NVT_REG_SYS_GMAC1MISCRÂ  0x10C
        <br>
        +
        <br>
        +#define NVT_MISCR_RMIIÂ Â Â Â Â Â Â Â Â  BIT(0)
        <br>
        +
        <br>
        +/* 2000ps is mapped to 0x0 ~ 0xF */
        <br>
      </blockquote>
      <br>
      Excuse my ignorance: What is ps?
      <br>
      <br>
    </blockquote>
    Sorry for the confusion. I will include a complete and clear
    description in the next patch.
    <blockquote type="cite"
      cite="mid:a30b338f-0a6f-47e7-922b-c637a6648a6d@molgen.mpg.de">
      <blockquote type="cite">+#define NVT_PATH_DELAY_DECÂ Â Â Â Â  134
        <br>
        +#define NVT_TX_DELAY_MASKÂ Â Â Â Â Â  GENMASK(19, 16)
        <br>
        +#define NVT_RX_DELAY_MASKÂ Â Â Â Â Â  GENMASK(23, 20)
        <br>
        +
        <br>
        +struct nvt_priv_data {
        <br>
        +Â Â Â  struct platform_device *pdev;
        <br>
        +Â Â Â  struct regmap *regmap;
        <br>
        +};
        <br>
        +
        <br>
        +static struct nvt_priv_data *
        <br>
        +nvt_gmac_setup(struct platform_device *pdev, struct
        plat_stmmacenet_data *plat)
        <br>
        +{
        <br>
        +Â Â Â  struct device *dev = &amp;pdev-&gt;dev;
        <br>
        +Â Â Â  struct nvt_priv_data *bsp_priv;
        <br>
        +Â Â Â  phy_interface_t phy_mode;
        <br>
        +Â Â Â  u32 tx_delay, rx_delay;
        <br>
      </blockquote>
      <br>
      Please append the unit to the variable name.
      <br>
      <br>
    </blockquote>
    Got it!<br>
    <blockquote type="cite"
      cite="mid:a30b338f-0a6f-47e7-922b-c637a6648a6d@molgen.mpg.de">
      <blockquote type="cite">+Â Â Â  u32 macid, arg, reg;
        <br>
        +
        <br>
        +Â Â Â  bsp_priv = devm_kzalloc(dev, sizeof(*bsp_priv),
        GFP_KERNEL);
        <br>
        +Â Â Â  if (!bsp_priv)
        <br>
        +Â Â Â Â Â Â Â  return ERR_PTR(-ENOMEM);
        <br>
        +
        <br>
        +Â Â Â  bsp_priv-&gt;regmap =
        <br>
        +Â Â Â Â Â Â Â  syscon_regmap_lookup_by_phandle_args(dev-&gt;of_node,
        "nuvoton,sys", 1, &amp;macid);
        <br>
        +Â Â Â  if (IS_ERR(bsp_priv-&gt;regmap)) {
        <br>
        +Â Â Â Â Â Â Â  dev_err_probe(dev, PTR_ERR(bsp_priv-&gt;regmap),
        "Failed to get sys register\n");
        <br>
        +Â Â Â Â Â Â Â  return ERR_PTR(-ENODEV);
        <br>
        +Â Â Â  }
        <br>
        +Â Â Â  if (macid &gt; 1) {
        <br>
        +Â Â Â Â Â Â Â  dev_err_probe(dev, -EINVAL, "Invalid sys arguments\n");
        <br>
        +Â Â Â Â Â Â Â  return ERR_PTR(-EINVAL);
        <br>
        +Â Â Â  }
        <br>
        +
        <br>
        +Â Â Â  if (of_property_read_u32(dev-&gt;of_node,
        "tx-internal-delay-ps", &amp;arg)) {
        <br>
        +Â Â Â Â Â Â Â  tx_delay = 0;
        <br>
        +Â Â Â  } else {
        <br>
        +Â Â Â Â Â Â Â  if (arg &lt;= 2000) {
        <br>
        +Â Â Â Â Â Â Â Â Â Â Â  tx_delay = (arg == 2000) ? 0xF : (arg /
        NVT_PATH_DELAY_DEC);
        <br>
      </blockquote>
      <br>
      Write hexcharacters lowercase?
      <br>
      <br>
    </blockquote>
    Got it!<br>
    <blockquote type="cite"
      cite="mid:a30b338f-0a6f-47e7-922b-c637a6648a6d@molgen.mpg.de">
      <blockquote type="cite">+Â Â Â Â Â Â Â Â Â Â Â  dev_dbg(dev, "Set Tx path
        delay to 0x%x\n", tx_delay);
        <br>
        +Â Â Â Â Â Â Â  } else {
        <br>
        +Â Â Â Â Â Â Â Â Â Â Â  dev_err(dev, "Invalid Tx path delay argument.\n");
        <br>
        +Â Â Â Â Â Â Â Â Â Â Â  return ERR_PTR(-EINVAL);
        <br>
        +Â Â Â Â Â Â Â  }
        <br>
        +Â Â Â  }
        <br>
        +Â Â Â  if (of_property_read_u32(dev-&gt;of_node,
        "rx-internal-delay-ps", &amp;arg)) {
        <br>
        +Â Â Â Â Â Â Â  rx_delay = 0;
        <br>
        +Â Â Â  } else {
        <br>
        +Â Â Â Â Â Â Â  if (arg &lt;= 2000) {
        <br>
        +Â Â Â Â Â Â Â Â Â Â Â  rx_delay = (arg == 2000) ? 0xF : (arg /
        NVT_PATH_DELAY_DEC);
        <br>
        +Â Â Â Â Â Â Â Â Â Â Â  dev_dbg(dev, "Set Rx path delay to 0x%x\n",
        rx_delay);
        <br>
        +Â Â Â Â Â Â Â  } else {
        <br>
        +Â Â Â Â Â Â Â Â Â Â Â  dev_err(dev, "Invalid Rx path delay argument.\n");
        <br>
        +Â Â Â Â Â Â Â Â Â Â Â  return ERR_PTR(-EINVAL);
        <br>
        +Â Â Â Â Â Â Â  }
        <br>
        +Â Â Â  }
        <br>
        +
        <br>
        +Â Â Â  regmap_read(bsp_priv-&gt;regmap,
        <br>
        +Â Â Â Â Â Â Â Â Â Â Â  macid == 0 ? NVT_REG_SYS_GMAC0MISCR :
        NVT_REG_SYS_GMAC1MISCR, &amp;reg);
        <br>
        +Â Â Â  reg &amp;= ~(NVT_TX_DELAY_MASK | NVT_RX_DELAY_MASK);
        <br>
        +
        <br>
        +Â Â Â  if (of_get_phy_mode(pdev-&gt;dev.of_node, &amp;phy_mode)) {
        <br>
        +Â Â Â Â Â Â Â  dev_err(dev, "missing phy mode property\n");
        <br>
        +Â Â Â Â Â Â Â  return ERR_PTR(-EINVAL);
        <br>
        +Â Â Â  }
        <br>
        +
        <br>
        +Â Â Â  switch (phy_mode) {
        <br>
        +Â Â Â  case PHY_INTERFACE_MODE_RGMII:
        <br>
        +Â Â Â  case PHY_INTERFACE_MODE_RGMII_ID:
        <br>
        +Â Â Â  case PHY_INTERFACE_MODE_RGMII_RXID:
        <br>
        +Â Â Â  case PHY_INTERFACE_MODE_RGMII_TXID:
        <br>
        +Â Â Â Â Â Â Â  reg &amp;= ~NVT_MISCR_RMII;
        <br>
        +Â Â Â Â Â Â Â  break;
        <br>
        +Â Â Â  case PHY_INTERFACE_MODE_RMII:
        <br>
        +Â Â Â Â Â Â Â  reg |= NVT_MISCR_RMII;
        <br>
        +Â Â Â Â Â Â Â  break;
        <br>
        +Â Â Â  default:
        <br>
        +Â Â Â Â Â Â Â  dev_err(dev, "Unsupported phy-mode (%d)\n", phy_mode);
        <br>
        +Â Â Â Â Â Â Â  return ERR_PTR(-EINVAL);
        <br>
        +Â Â Â  }
        <br>
        +
        <br>
        +Â Â Â  if (!(reg &amp; NVT_MISCR_RMII)) {
        <br>
        +Â Â Â Â Â Â Â  reg |= FIELD_PREP(NVT_TX_DELAY_MASK, tx_delay);
        <br>
        +Â Â Â Â Â Â Â  reg |= FIELD_PREP(NVT_RX_DELAY_MASK, rx_delay);
        <br>
        +Â Â Â  }
        <br>
        +
        <br>
        +Â Â Â  regmap_write(bsp_priv-&gt;regmap,
        <br>
        +Â Â Â Â Â Â Â Â Â Â Â Â  macid == 0 ? NVT_REG_SYS_GMAC0MISCR :
        NVT_REG_SYS_GMAC1MISCR, reg);
        <br>
        +
        <br>
        +Â Â Â  bsp_priv-&gt;pdev = pdev;
        <br>
        +
        <br>
        +Â Â Â  return bsp_priv;
        <br>
        +}
        <br>
        +
        <br>
        +static int nvt_gmac_probe(struct platform_device *pdev)
        <br>
        +{
        <br>
        +Â Â Â  struct plat_stmmacenet_data *plat_dat;
        <br>
        +Â Â Â  struct stmmac_resources stmmac_res;
        <br>
        +Â Â Â  struct nvt_priv_data *priv_data;
        <br>
        +Â Â Â  int ret;
        <br>
        +
        <br>
        +Â Â Â  ret = stmmac_get_platform_resources(pdev, &amp;stmmac_res);
        <br>
        +Â Â Â  if (ret)
        <br>
        +Â Â Â Â Â Â Â  return ret;
        <br>
        +
        <br>
        +Â Â Â  plat_dat = devm_stmmac_probe_config_dt(pdev,
        stmmac_res.mac);
        <br>
        +Â Â Â  if (IS_ERR(plat_dat))
        <br>
        +Â Â Â Â Â Â Â  return PTR_ERR(plat_dat);
        <br>
        +
        <br>
        +Â Â Â  /* Nuvoton DWMAC configs */
        <br>
        +Â Â Â  plat_dat-&gt;has_gmac = 1;
        <br>
        +Â Â Â  plat_dat-&gt;tx_fifo_size = 2048;
        <br>
        +Â Â Â  plat_dat-&gt;rx_fifo_size = 4096;
        <br>
        +Â Â Â  plat_dat-&gt;multicast_filter_bins = 0;
        <br>
        +Â Â Â  plat_dat-&gt;unicast_filter_entries = 8;
        <br>
        +Â Â Â  plat_dat-&gt;flags &amp;= ~STMMAC_FLAG_USE_PHY_WOL;
        <br>
        +
        <br>
        +Â Â Â  priv_data = nvt_gmac_setup(pdev, plat_dat);
        <br>
        +Â Â Â  if (IS_ERR(priv_data))
        <br>
        +Â Â Â Â Â Â Â  return PTR_ERR(priv_data);
        <br>
        +
        <br>
        +Â Â Â  ret = stmmac_pltfr_probe(pdev, plat_dat, &amp;stmmac_res);
        <br>
        +Â Â Â  if (ret)
        <br>
        +Â Â Â Â Â Â Â  return ret;
        <br>
        +
        <br>
        +Â Â Â  /* The PMT flag is determined by the RWK property.
        <br>
        +Â Â Â Â  * However, our hardware is configured to support only MGK.
        <br>
        +Â Â Â Â  * This is an override on PMT to enable WoL capability.
        <br>
        +Â Â Â Â  */
        <br>
        +Â Â Â  plat_dat-&gt;pmt = 1;
        <br>
        +Â Â Â  device_set_wakeup_capable(&amp;pdev-&gt;dev, 1);
        <br>
        +
        <br>
        +Â Â Â  return 0;
        <br>
        +}
        <br>
        +
        <br>
        +static const struct of_device_id nvt_dwmac_match[] = {
        <br>
        +Â Â Â  { .compatible = "nuvoton,ma35d1-dwmac"},
        <br>
        +Â Â Â  { }
        <br>
        +};
        <br>
        +MODULE_DEVICE_TABLE(of, nvt_dwmac_match);
        <br>
        +
        <br>
        +static struct platform_driver nvt_dwmac_driver = {
        <br>
        +Â Â Â  .probeÂ  = nvt_gmac_probe,
        <br>
        +Â Â Â  .remove = stmmac_pltfr_remove,
        <br>
        +Â Â Â  .driver = {
        <br>
        +Â Â Â Â Â Â Â  .nameÂ Â Â Â Â Â Â Â Â Â  = "nuvoton-dwmac",
        <br>
        +Â Â Â Â Â Â Â  .pmÂ Â Â Â Â Â Â  = &amp;stmmac_pltfr_pm_ops,
        <br>
        +Â Â Â Â Â Â Â  .of_match_table = nvt_dwmac_match,
        <br>
        +Â Â Â  },
        <br>
        +};
        <br>
        +module_platform_driver(nvt_dwmac_driver);
        <br>
        +
        <br>
        +MODULE_AUTHOR("Joey Lu <a class="moz-txt-link-rfc2396E" href="mailto:yclu4@nuvoton.com">&lt;yclu4@nuvoton.com&gt;</a>");
        <br>
      </blockquote>
      <br>
      Maybe Nuvoton can set up a generic address?
      <br>
      <br>
    </blockquote>
    I will switch to using my personal email instead.ğŸ™‚
    <blockquote type="cite"
      cite="mid:a30b338f-0a6f-47e7-922b-c637a6648a6d@molgen.mpg.de">
      <blockquote type="cite">+MODULE_DESCRIPTION("Nuvoton DWMAC
        specific glue layer");
        <br>
        +MODULE_LICENSE("GPL v2");
        <br>
      </blockquote>
      <br>
      <br>
      Kind regards,
      <br>
      <br>
      Paul
      <br>
    </blockquote>
    <p>BR,</p>
    <p>Joey</p>
    <p><br>
    </p>
    <p>log:<br>
    </p>
    <p>[Â Â Â  T0] Booting Linux on physical CPU 0x0000000000 [0x411fd040]<br>
      [Â Â Â  T0] Linux version 6.13.0-rc7 (joeylu@ubuntu)
      (aarch64-nuvoton-linux-gnu-gcc.br_real (Buildroot 2021.02.6)
      9.4.0, GNU ld (GNU Binutils) 2.35.2)<br>
      [Â Â Â  T0] Machine model: Nuvoton MA35D1-SOM<br>
      [Â Â Â  T0] Memory limited to 248MB<br>
      ...</p>
    <p>[Â Â Â  T1] nuvoton-dwmac 40120000.ethernet: IRQ eth_wake_irq not
      found<br>
      [Â Â Â  T1] nuvoton-dwmac 40120000.ethernet: IRQ eth_lpi not found<br>
      [Â Â Â  T1] nuvoton-dwmac 40120000.ethernet: IRQ sfty not found<br>
      [Â Â Â  T1] nuvoton-dwmac 40120000.ethernet: User ID: 0x10, Synopsys
      ID: 0x37<br>
      [Â Â Â  T1] nuvoton-dwmac 40120000.ethernet:Â Â Â Â Â Â  DWMAC1000<br>
      [Â Â Â  T1] nuvoton-dwmac 40120000.ethernet: DMA HW capability
      register supported<br>
      [Â Â Â  T1] nuvoton-dwmac 40120000.ethernet: RX Checksum Offload
      Engine supported<br>
      [Â Â Â  T1] nuvoton-dwmac 40120000.ethernet: COE Type 2<br>
      [Â Â Â  T1] nuvoton-dwmac 40120000.ethernet: TX Checksum insertion
      supported<br>
      [Â Â Â  T1] nuvoton-dwmac 40120000.ethernet: Enhanced/Alternate
      descriptors<br>
      [Â Â Â  T1] nuvoton-dwmac 40120000.ethernet: Enabled extended
      descriptors<br>
      [Â Â Â  T1] nuvoton-dwmac 40120000.ethernet: Ring mode enabled<br>
      [Â Â Â  T1] nuvoton-dwmac 40120000.ethernet: Enable RX Mitigation via
      HW Watchdog Timer<br>
      [Â Â Â  T1] nuvoton-dwmac 40130000.ethernet: IRQ eth_wake_irq not
      found<br>
      [Â Â Â  T1] nuvoton-dwmac 40130000.ethernet: IRQ eth_lpi not found<br>
      [Â Â Â  T1] nuvoton-dwmac 40130000.ethernet: IRQ sfty not found<br>
      [Â Â Â  T1] nuvoton-dwmac 40130000.ethernet: User ID: 0x10, Synopsys
      ID: 0x37<br>
      [Â Â Â  T1] nuvoton-dwmac 40130000.ethernet:Â Â Â Â Â Â  DWMAC1000<br>
      [Â Â Â  T1] nuvoton-dwmac 40130000.ethernet: DMA HW capability
      register supported<br>
      [Â Â Â  T1] nuvoton-dwmac 40130000.ethernet: RX Checksum Offload
      Engine supported<br>
      [Â Â Â  T1] nuvoton-dwmac 40130000.ethernet: COE Type 2<br>
      [Â Â Â  T1] nuvoton-dwmac 40130000.ethernet: TX Checksum insertion
      supported<br>
      [Â Â Â  T1] nuvoton-dwmac 40130000.ethernet: Enhanced/Alternate
      descriptors<br>
      [Â Â Â  T1] nuvoton-dwmac 40130000.ethernet: Enabled extended
      descriptors<br>
      [Â Â Â  T1] nuvoton-dwmac 40130000.ethernet: Ring mode enabled<br>
      [Â Â Â  T1] nuvoton-dwmac 40130000.ethernet: Enable RX Mitigation via
      HW Watchdog Timer<br>
      ...<br>
      <br>
      # udhcpc -i eth0<br>
      udhcpc: started, v1.33.1<br>
      [Â Â  T93] nuvoton-dwmac 40120000.ethernet eth0: Register
      MEM_TYPE_PAGE_POOL RxQ-0<br>
      [Â Â  T93] nuvoton-dwmac 40120000.ethernet eth0: PHY [stmmac-0:00]
      driver [Generic PHY] (irq=POLL)<br>
      [Â Â  T93] nuvoton-dwmac 40120000.ethernet eth0: No Safety Features
      support found<br>
      [Â Â  T93] nuvoton-dwmac 40120000.ethernet eth0: No MAC Management
      Counters available<br>
      [Â Â  T93] nuvoton-dwmac 40120000.ethernet eth0: IEEE 1588-2008
      Advanced Timestamp supported<br>
      [Â Â  T93] nuvoton-dwmac 40120000.ethernet eth0: registered PTP
      clock<br>
      [Â Â  T93] nuvoton-dwmac 40120000.ethernet eth0: configuring for
      phy/rgmii-id link mode<br>
      udhcpc: sending discover<br>
      udhcpc: sending discover<br>
      [Â Â  T33] nuvoton-dwmac 40120000.ethernet eth0: Link is Up -
      1Gbps/Full - flow control rx/tx<br>
      udhcpc: sending discover<br>
      udhcpc: sending select for 192.168.0.103<br>
      udhcpc: lease of 192.168.0.103 obtained, lease time 86400<br>
      deleting routers<br>
      adding dns 192.168.0.1<br>
      <br>
    </p>
  </body>
</html>

--------------NR0wsB0jZ96eGW8vCIdGJCSj--

--===============4515686537581922499==
Content-Type: text/plain; charset="us-ascii"
MIME-Version: 1.0
Content-Transfer-Encoding: 7bit
Content-Disposition: inline

_______________________________________________
Linux-stm32 mailing list
Linux-stm32@st-md-mailman.stormreply.com
https://st-md-mailman.stormreply.com/mailman/listinfo/linux-stm32

--===============4515686537581922499==--
