
---------- Begin Simulation Statistics ----------
final_tick                                 1064668000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 173525                       # Simulator instruction rate (inst/s)
host_mem_usage                                4402800                       # Number of bytes of host memory used
host_op_rate                                   301479                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.67                       # Real time elapsed on the host
host_tick_rate                               91232823                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2024989                       # Number of instructions simulated
sim_ops                                       3518198                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001065                       # Number of seconds simulated
sim_ticks                                  1064668000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               424960                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             23291                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            452616                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             233609                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          424960                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           191351                       # Number of indirect misses.
system.cpu.branchPred.lookups                  477736                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   10886                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        11676                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2321851                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1896266                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             23358                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     339043                       # Number of branches committed
system.cpu.commit.bw_lim_events                587259                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             732                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          854331                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2024989                       # Number of instructions committed
system.cpu.commit.committedOps                3518198                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2280938                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.542435                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.728556                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1137934     49.89%     49.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       167165      7.33%     57.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       163743      7.18%     64.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       224837      9.86%     74.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       587259     25.75%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2280938                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      73042                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 9078                       # Number of function calls committed.
system.cpu.commit.int_insts                   3464062                       # Number of committed integer instructions.
system.cpu.commit.loads                        484402                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        19983      0.57%      0.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2768835     78.70%     79.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              27      0.00%     79.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            36612      1.04%     80.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2840      0.08%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1200      0.03%     80.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6200      0.18%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11151      0.32%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12082      0.34%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6495      0.18%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1100      0.03%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          465326     13.23%     94.70% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         155202      4.41%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19076      0.54%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12069      0.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3518198                       # Class of committed instruction
system.cpu.commit.refs                         651673                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2024989                       # Number of Instructions Simulated
system.cpu.committedOps                       3518198                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.314413                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.314413                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8440                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        35394                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        51132                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          5028                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1007706                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4580296                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   283836                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1113250                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  23414                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 85470                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      564328                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2161                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      185622                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           151                       # TLB misses on write requests
system.cpu.fetch.Branches                      477736                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    232563                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2171629                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4317                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        2766714                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   74                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           20                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           482                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   46828                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.179487                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             318040                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             244495                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.039465                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2513676                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.927800                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.931309                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1201701     47.81%     47.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    71009      2.82%     50.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    57171      2.27%     52.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    74667      2.97%     55.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1109128     44.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2513676                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    117537                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    64627                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    212170000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    212169600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    212169600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    212169600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    212169600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    212169600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8012000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8011600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       548800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       548800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       548800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       548800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4364000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4329600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4432800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4461200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     76397200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     76414400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     76410800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     76418400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1614465200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          147995                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                27651                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   367624                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.513647                       # Inst execution rate
system.cpu.iew.exec_refs                       751604                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     185614                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  684242                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                595315                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                917                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               571                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               195502                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4372456                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                565990                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             33195                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4028829                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3291                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8169                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  23414                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 14323                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           580                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            38783                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          231                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           69                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       110911                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        28230                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             69                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        19717                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           7934                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5658933                       # num instructions consuming a value
system.cpu.iew.wb_count                       4007507                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.566853                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3207785                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.505636                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4014374                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6240489                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3461457                       # number of integer regfile writes
system.cpu.ipc                               0.760796                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.760796                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             25861      0.64%      0.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3182546     78.35%     78.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   52      0.00%     78.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 40007      0.98%     79.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4260      0.10%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1228      0.03%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6737      0.17%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                14525      0.36%     80.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                13651      0.34%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                6994      0.17%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2062      0.05%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               551419     13.57%     94.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              174838      4.30%     99.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           24552      0.60%     99.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13295      0.33%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4062027                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   88283                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              177937                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        85138                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             127190                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                3947883                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10477448                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      3922369                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5099581                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4371372                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4062027                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1084                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          854247                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             17658                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            352                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1283822                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2513676                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.615971                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.672900                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1146831     45.62%     45.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              164045      6.53%     52.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              291278     11.59%     63.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              330662     13.15%     76.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              580860     23.11%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2513676                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.526119                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      232646                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           322                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             10371                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             3708                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               595315                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              195502                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1521489                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    675                       # number of misc regfile writes
system.cpu.numCycles                          2661671                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     56                       # Number of system calls
system.cpu.rename.BlockCycles                  824575                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4821672                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               34                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  43324                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   332138                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  15561                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4773                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              11787107                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4508020                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6168935                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1142381                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  76807                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  23414                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                171738                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1347240                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            151357                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7156613                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19430                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                866                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    198584                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            914                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6066208                       # The number of ROB reads
system.cpu.rob.rob_writes                     8978712                       # The number of ROB writes
system.cpu.timesIdled                            1478                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18353                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          416                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          37986                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              416                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          613                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            614                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               82                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9139                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22394                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1064668000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11945                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1308                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7831                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1310                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1310                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11945                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        35649                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        35649                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35649                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       932032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       932032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  932032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13255                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13255    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13255                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11074185                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           28756915                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1064668000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17604                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4039                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23529                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                880                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2029                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2029                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17604                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         7608                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        50009                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   57617                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       167680                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1263488                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1431168                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10097                       # Total snoops (count)
system.l2bus.snoopTraffic                       83840                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              29728                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014330                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.118849                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29302     98.57%     98.57% # Request fanout histogram
system.l2bus.snoop_fanout::1                      426      1.43%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                29728                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20413599                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18854124                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.8                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3147996                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1064668000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1064668000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       229293                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           229293                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       229293                       # number of overall hits
system.cpu.icache.overall_hits::total          229293                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3270                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3270                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3270                       # number of overall misses
system.cpu.icache.overall_misses::total          3270                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    162937999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    162937999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    162937999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    162937999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       232563                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       232563                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       232563                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       232563                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.014061                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.014061                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.014061                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.014061                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49828.134251                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49828.134251                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49828.134251                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49828.134251                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           54                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           18                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          648                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          648                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          648                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          648                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2622                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2622                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2622                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2622                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    131423199                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    131423199                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    131423199                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    131423199                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011274                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011274                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011274                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011274                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 50123.264302                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50123.264302                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 50123.264302                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50123.264302                       # average overall mshr miss latency
system.cpu.icache.replacements                   2366                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       229293                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          229293                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3270                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3270                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    162937999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    162937999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       232563                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       232563                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.014061                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.014061                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49828.134251                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49828.134251                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          648                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          648                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2622                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2622                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    131423199                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    131423199                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011274                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011274                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 50123.264302                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50123.264302                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1064668000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1064668000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.411679                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              207200                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2366                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             87.573964                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.411679                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.989889                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.989889                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            467748                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           467748                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1064668000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1064668000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1064668000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       656481                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           656481                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       656481                       # number of overall hits
system.cpu.dcache.overall_hits::total          656481                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        35088                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35088                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        35088                       # number of overall misses
system.cpu.dcache.overall_misses::total         35088                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1686340000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1686340000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1686340000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1686340000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       691569                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       691569                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       691569                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       691569                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.050737                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.050737                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.050737                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.050737                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48060.305518                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48060.305518                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48060.305518                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48060.305518                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        27074                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          108                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               702                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.566952                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          108                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1956                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2731                       # number of writebacks
system.cpu.dcache.writebacks::total              2731                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22597                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22597                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22597                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22597                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12491                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12491                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12491                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4520                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17011                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    569361200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    569361200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    569361200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    252425951                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    821787151                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018062                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018062                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018062                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024598                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45581.714835                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45581.714835                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45581.714835                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 55846.449336                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48309.161778                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15987                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       491282                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          491282                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        33011                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         33011                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1583334400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1583334400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       524293                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       524293                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.062963                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.062963                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 47963.842356                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47963.842356                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22548                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22548                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10463                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10463                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    470062400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    470062400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019956                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019956                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 44926.158845                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44926.158845                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       165199                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         165199                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2077                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2077                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    103005600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    103005600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       167276                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       167276                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012417                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012417                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49593.452094                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49593.452094                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           49                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           49                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2028                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2028                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     99298800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     99298800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012124                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012124                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48963.905325                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48963.905325                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4520                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4520                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    252425951                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    252425951                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 55846.449336                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 55846.449336                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1064668000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1064668000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           976.432967                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              626846                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15987                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.209733                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   734.642758                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   241.790208                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.717425                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.236123                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.953548                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          226                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          798                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          112                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          101                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          539                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          144                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.220703                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.779297                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1400149                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1400149                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1064668000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             825                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4996                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher         1058                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6879                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            825                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4996                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher         1058                       # number of overall hits
system.l2cache.overall_hits::total               6879                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1795                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7495                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3462                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             12752                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1795                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7495                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3462                       # number of overall misses
system.l2cache.overall_misses::total            12752                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    121316400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    512045200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    240937644                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    874299244                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    121316400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    512045200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    240937644                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    874299244                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2620                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12491                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4520                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19631                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2620                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12491                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4520                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19631                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.685115                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.600032                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.765929                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.649585                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.685115                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.600032                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.765929                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.649585                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67585.738162                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68318.238826                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69594.928943                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68561.734944                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67585.738162                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68318.238826                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69594.928943                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68561.734944                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    2                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1308                       # number of writebacks
system.l2cache.writebacks::total                 1308                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            7                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher            9                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             16                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            7                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher            9                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            16                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1795                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7488                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3453                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12736                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1795                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7488                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3453                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          519                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13255                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    106956400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    451764400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    212979653                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    771700453                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    106956400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    451764400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    212979653                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     31172718                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    802873171                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.685115                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.599472                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.763938                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.648770                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.685115                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.599472                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.763938                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.675208                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59585.738162                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60331.784188                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61679.598320                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60592.058182                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59585.738162                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60331.784188                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61679.598320                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 60063.040462                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60571.344474                       # average overall mshr miss latency
system.l2cache.replacements                      9215                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2731                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2731                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2731                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2731                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          340                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          340                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          519                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          519                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     31172718                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     31172718                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 60063.040462                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 60063.040462                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          719                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              719                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1310                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1310                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     90825200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     90825200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2029                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2029                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.645638                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.645638                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69332.213740                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69332.213740                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1310                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1310                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     80345200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     80345200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.645638                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.645638                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61332.213740                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61332.213740                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          825                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4277                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher         1058                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6160                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1795                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6185                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3462                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11442                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    121316400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    421220000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    240937644                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    783474044                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2620                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10462                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4520                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17602                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.685115                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.591187                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.765929                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.650040                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67585.738162                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68103.476152                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69594.928943                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68473.522461                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher            9                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           16                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1795                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6178                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3453                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11426                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    106956400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    371419200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    212979653                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    691355253                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.685115                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.590518                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.763938                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.649131                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59585.738162                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60119.650372                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61679.598320                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60507.198757                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1064668000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1064668000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3705.885533                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25369                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9215                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.753011                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    13.954249                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   270.896707                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2327.807437                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   960.072468                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   133.154671                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003407                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.066137                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.568312                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.234393                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.032508                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.904757                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1177                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2919                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           15                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          133                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1027                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1         1026                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1771                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.287354                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.712646                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               317119                       # Number of tag accesses
system.l2cache.tags.data_accesses              317119                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1064668000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          114880                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          479232                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       220992                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        33216                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              848320                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       114880                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         114880                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        83712                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            83712                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1795                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7488                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3453                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          519                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13255                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1308                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1308                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          107902182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          450123419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    207568932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     31198458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              796792991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     107902182                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         107902182                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        78627328                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              78627328                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        78627328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         107902182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         450123419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    207568932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     31198458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             875420319                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1077234800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               13123818                       # Simulator instruction rate (inst/s)
host_mem_usage                                4402800                       # Number of bytes of host memory used
host_op_rate                                 22847788                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.16                       # Real time elapsed on the host
host_tick_rate                               80408987                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2049923                       # Number of instructions simulated
sim_ops                                       3570451                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000013                       # Number of seconds simulated
sim_ticks                                    12566800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 3938                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               439                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              4269                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2441                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3938                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1497                       # Number of indirect misses.
system.cpu.branchPred.lookups                    6521                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    1089                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          230                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     23211                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     8234                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               439                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       5453                       # Number of branches committed
system.cpu.commit.bw_lim_events                  8163                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            7624                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                24934                       # Number of instructions committed
system.cpu.commit.committedOps                  52253                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        27524                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.898452                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.605286                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         7720     28.05%     28.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         5679     20.63%     48.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         3964     14.40%     63.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         1998      7.26%     70.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         8163     29.66%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        27524                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      26154                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 1025                       # Number of function calls committed.
system.cpu.commit.int_insts                     33277                       # Number of committed integer instructions.
system.cpu.commit.loads                          6804                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           59      0.11%      0.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            28612     54.76%     54.87% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     54.87% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.09%     54.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           4518      8.65%     63.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     63.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.06%     63.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     63.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     63.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     63.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     63.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     63.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              24      0.05%     63.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     63.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            2166      4.15%     67.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     67.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              48      0.09%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             24      0.05%     68.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     68.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     68.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            18      0.03%     68.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     68.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     68.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     68.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd         3001      5.74%     73.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     73.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     73.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         2050      3.92%     77.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv          667      1.28%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult         1000      1.91%     80.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.89% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            1521      2.91%     83.80% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           1292      2.47%     86.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         5283     10.11%     96.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         1889      3.62%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             52253                       # Class of committed instruction
system.cpu.commit.refs                           9985                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       24934                       # Number of Instructions Simulated
system.cpu.committedOps                         52253                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.260006                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.260006                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            9                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           14                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           28                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                  4436                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  63954                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     6633                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     17710                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    446                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   437                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        7727                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            11                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        3284                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                        6521                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      6156                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         22226                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    42                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          31764                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     892                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.207563                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               6990                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               3530                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.011045                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              29662                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.220585                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.829005                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    10730     36.17%     36.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1265      4.26%     40.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     2006      6.76%     47.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     2054      6.92%     54.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    13607     45.87%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                29662                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     36954                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    23808                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      2114000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      2114400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      2114000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      2114000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      2114000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      2114000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        10400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        10800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       527600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       527200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       527200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       527200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       940400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       939200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       940800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       940800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      1120800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      1118800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      1115200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      1120000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       23050800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1755                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  477                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     5696                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.814623                       # Inst execution rate
system.cpu.iew.exec_refs                        11005                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       3284                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    2927                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  8068                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 4                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 3544                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               59877                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  7721                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               773                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 57010                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     10                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    446                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    18                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             1736                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1264                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          364                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              7                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          369                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            108                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     50561                       # num instructions consuming a value
system.cpu.iew.wb_count                         56622                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.719230                       # average fanout of values written-back
system.cpu.iew.wb_producers                     36365                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.802273                       # insts written-back per cycle
system.cpu.iew.wb_sent                          56777                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    42999                       # number of integer regfile reads
system.cpu.int_regfile_writes                   21901                       # number of integer regfile writes
system.cpu.ipc                               0.793647                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.793647                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               156      0.27%      0.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 31712     54.88%     55.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     55.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    53      0.09%     55.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                5241      9.07%     64.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     64.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.06%     64.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     64.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     64.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     64.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     64.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     64.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   45      0.08%     64.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     64.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 2279      3.94%     68.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     68.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   98      0.17%     68.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  41      0.07%     68.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 35      0.06%     68.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     68.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd            3176      5.50%     74.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     74.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     74.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            2056      3.56%     77.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv             669      1.16%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult           1004      1.74%     80.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.64% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 1766      3.06%     83.70% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1402      2.43%     86.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            6111     10.58%     96.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           1907      3.30%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  57783                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   28403                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               56906                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        27698                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              32710                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  29224                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads              88521                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        28924                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             34798                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      59856                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     57783                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            7624                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               199                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         9645                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         29662                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.948048                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.555498                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                8387     28.28%     28.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                3883     13.09%     41.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                5926     19.98%     61.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                3816     12.86%     74.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                7650     25.79%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           29662                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.839227                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        6156                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               686                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               29                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 8068                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                3544                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   24680                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                            31417                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    3675                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 49085                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    203                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                     7050                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     39                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    19                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                143281                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  62758                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               60428                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     17696                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    264                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    446                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                   451                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    11342                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             40507                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            48891                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            344                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                       435                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        79238                       # The number of ROB reads
system.cpu.rob.rob_writes                      121895                       # The number of ROB writes
system.cpu.timesIdled                              18                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           69                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            5                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            139                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                5                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              4                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           43                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            89                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     12566800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 45                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            4                       # Transaction distribution
system.membus.trans_dist::CleanEvict               39                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            46                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          134                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          134                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    134                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         3136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         3136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    3136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                46                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      46    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  46                       # Request fanout histogram
system.membus.reqLayer2.occupancy               42399                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy              94901                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.8                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     12566800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  69                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            20                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                96                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                  3                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             70                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           82                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          126                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     208                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1728                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         3712                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     5440                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                50                       # Total snoops (count)
system.l2bus.snoopTraffic                         256                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                120                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.041667                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.200664                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      115     95.83%     95.83% # Request fanout histogram
system.l2bus.snoop_fanout::1                        5      4.17%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  120                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               50400                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                69996                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.6                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               32400                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        12566800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     12566800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         6124                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             6124                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         6124                       # number of overall hits
system.cpu.icache.overall_hits::total            6124                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           32                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             32                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           32                       # number of overall misses
system.cpu.icache.overall_misses::total            32                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1617200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1617200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1617200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1617200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         6156                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         6156                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         6156                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         6156                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005198                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005198                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005198                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005198                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 50537.500000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50537.500000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 50537.500000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50537.500000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            4                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            4                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           28                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           28                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1399600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1399600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1399600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1399600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004548                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004548                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004548                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004548                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49985.714286                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49985.714286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49985.714286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49985.714286                       # average overall mshr miss latency
system.cpu.icache.replacements                     27                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         6124                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            6124                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           32                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            32                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1617200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1617200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         6156                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         6156                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005198                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005198                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 50537.500000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50537.500000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           28                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1399600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1399600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004548                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004548                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49985.714286                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49985.714286                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     12566800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     12566800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                2934                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                27                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            108.666667                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          219                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             12339                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            12339                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     12566800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     12566800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     12566800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         9108                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             9108                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         9108                       # number of overall hits
system.cpu.dcache.overall_hits::total            9108                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           61                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             61                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           61                       # number of overall misses
system.cpu.dcache.overall_misses::total            61                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      3010800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      3010800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      3010800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      3010800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         9169                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         9169                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         9169                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         9169                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006653                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006653                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006653                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006653                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 49357.377049                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49357.377049                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 49357.377049                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49357.377049                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 2                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           16                       # number of writebacks
system.cpu.dcache.writebacks::total                16                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           26                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           26                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           26                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           26                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           35                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           35                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            7                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1688400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1688400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1688400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       120393                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1808793                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003817                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003817                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003817                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004581                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data        48240                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total        48240                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data        48240                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        17199                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43066.500000                       # average overall mshr miss latency
system.cpu.dcache.replacements                     42                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         5927                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            5927                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           61                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            61                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      3010800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      3010800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         5988                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         5988                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010187                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010187                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 49357.377049                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49357.377049                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           26                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           35                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1688400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1688400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005845                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005845                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        48240                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        48240                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3181                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3181                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data         3181                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3181                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            7                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            7                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       120393                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       120393                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        17199                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total        17199                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     12566800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     12566800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                 419                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                42                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              9.976190                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   800.074418                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   223.925582                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.781323                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.218677                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          225                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          799                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          113                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          108                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          554                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          237                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.219727                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.780273                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             18380                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            18380                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     12566800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst               7                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              13                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            6                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  26                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              7                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             13                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            6                       # number of overall hits
system.l2cache.overall_hits::total                 26                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            21                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            22                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher            1                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                44                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           21                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           22                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher            1                       # number of overall misses
system.l2cache.overall_misses::total               44                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1308400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1537200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher        63600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      2909200                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1308400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1537200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher        63600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      2909200                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           28                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           35                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            7                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              70                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           28                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           35                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            7                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             70                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.750000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.628571                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.142857                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.628571                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.750000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.628571                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.142857                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.628571                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 62304.761905                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 69872.727273                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher        63600                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 66118.181818                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 62304.761905                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 69872.727273                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher        63600                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 66118.181818                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              4                       # number of writebacks
system.l2cache.writebacks::total                    4                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           21                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           22                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher            1                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           21                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           22                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher            1                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            2                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1148400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      1361200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher        55600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      2565200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1148400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      1361200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        55600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       111596                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      2676796                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.750000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.628571                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.142857                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.628571                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.750000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.628571                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.142857                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.657143                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 54685.714286                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 61872.727273                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher        55600                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total        58300                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 54685.714286                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 61872.727273                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        55600                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher        55798                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 58191.217391                       # average overall mshr miss latency
system.l2cache.replacements                        47                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           16                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           16                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           16                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           16                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            2                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            2                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       111596                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       111596                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher        55798                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total        55798                       # average HardPFReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst            7                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           13                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            6                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           26                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           21                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           22                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher            1                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           44                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1308400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1537200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher        63600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2909200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           28                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           35                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            7                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           70                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.750000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.628571                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.142857                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.628571                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 62304.761905                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 69872.727273                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher        63600                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 66118.181818                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           21                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           22                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher            1                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           44                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1148400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      1361200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher        55600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      2565200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.750000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.628571                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.142857                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.628571                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 54685.714286                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 61872.727273                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        55600                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total        58300                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     12566800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     12566800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    149                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   47                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.170213                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    37.315593                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   913.563389                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1976.643027                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1047.497469                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   120.980520                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009110                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.223038                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.482579                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.255737                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.029536                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1170                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2926                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          124                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1041                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          955                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1947                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.285645                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.714355                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1159                       # Number of tag accesses
system.l2cache.tags.data_accesses                1159                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     12566800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1280                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1408                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher           64                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          128                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                2880                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1280                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          256                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              256                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               20                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               22                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher            1                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            2                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   45                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             4                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   4                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          101855683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          112041252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher      5092784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     10185568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              229175287                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     101855683                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         101855683                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        20371137                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              20371137                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        20371137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         101855683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         112041252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher      5092784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     10185568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             249546424                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1265298800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1170407                       # Simulator instruction rate (inst/s)
host_mem_usage                                4415088                       # Number of bytes of host memory used
host_op_rate                                  2066308                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.02                       # Real time elapsed on the host
host_tick_rate                               93249651                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2360362                       # Number of instructions simulated
sim_ops                                       4167257                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000188                       # Number of seconds simulated
sim_ticks                                   188064000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                74585                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7184                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             75484                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              28629                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           74585                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            45956                       # Number of indirect misses.
system.cpu.branchPred.lookups                   88857                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    6144                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5476                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    349221                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   206953                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              7226                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      66513                       # Number of branches committed
system.cpu.commit.bw_lim_events                 81699                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             138                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           96943                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               310439                       # Number of instructions committed
system.cpu.commit.committedOps                 596806                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       387154                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.541521                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.625938                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       171021     44.17%     44.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        46433     11.99%     56.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        40426     10.44%     66.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        47575     12.29%     78.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        81699     21.10%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       387154                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      13805                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 5331                       # Number of function calls committed.
system.cpu.commit.int_insts                    586600                       # Number of committed integer instructions.
system.cpu.commit.loads                         79287                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         3892      0.65%      0.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           448682     75.18%     75.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1447      0.24%     76.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             7205      1.21%     77.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            646      0.11%     77.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     77.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            240      0.04%     77.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     77.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     77.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     77.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             122      0.02%     77.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            1992      0.33%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1276      0.21%     78.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           2702      0.45%     78.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           107      0.02%     78.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt          200      0.03%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           76151     12.76%     91.26% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          46456      7.78%     99.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         3136      0.53%     99.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         2552      0.43%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            596806                       # Class of committed instruction
system.cpu.commit.refs                         128295                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      310439                       # Number of Instructions Simulated
system.cpu.committedOps                        596806                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.514500                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.514500                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           98                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          226                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          413                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            47                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 33416                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 750619                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   167975                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    201217                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   7267                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  5425                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       88720                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           175                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       52062                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            56                       # TLB misses on write requests
system.cpu.fetch.Branches                       88857                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     59876                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        232989                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  2113                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         411251                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   46                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           265                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   14534                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.188993                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             174727                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              34773                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.874704                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             415300                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.878618                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.905805                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   198124     47.71%     47.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    16140      3.89%     51.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    11013      2.65%     54.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    18068      4.35%     58.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   171955     41.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               415300                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     18076                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    10143                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     33388400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     33388400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     33388400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     33388400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     33388400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     33388400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      1786400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      1785600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       104400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       104400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       104000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       104000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       670000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       683200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       668800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       683600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     14391600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     14378000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     14385600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     14379600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      264559600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           54860                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 9036                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    71385                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.397048                       # Inst execution rate
system.cpu.iew.exec_refs                       140622                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      52042                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   25665                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 93529                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                237                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               270                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                55407                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              693739                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 88580                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             10272                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                656836                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     42                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   117                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   7267                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   200                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             9                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             3563                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           53                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        14244                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         6399                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             53                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         7802                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1234                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    687643                       # num instructions consuming a value
system.cpu.iew.wb_count                        651898                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.637815                       # average fanout of values written-back
system.cpu.iew.wb_producers                    438589                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.386545                       # insts written-back per cycle
system.cpu.iew.wb_sent                         653854                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   977081                       # number of integer regfile reads
system.cpu.int_regfile_writes                  532223                       # number of integer regfile writes
system.cpu.ipc                               0.660284                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.660284                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              5709      0.86%      0.86% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                500824     75.07%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1449      0.22%     76.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  7481      1.12%     77.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 776      0.12%     77.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 266      0.04%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  143      0.02%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 2165      0.32%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1344      0.20%     77.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2726      0.41%     78.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.03%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             200      0.03%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                87486     13.11%     91.55% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               50133      7.52%     99.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            3571      0.54%     99.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           2646      0.40%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 667105                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   14862                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               29755                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        14508                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              17189                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 646534                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1722456                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       637390                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            773543                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     693388                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    667105                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 351                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           96943                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              2698                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            213                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       122946                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        415300                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.606321                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.607780                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              175127     42.17%     42.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               42523     10.24%     52.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               51159     12.32%     64.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               63700     15.34%     80.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               82791     19.94%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          415300                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.418889                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       59922                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            99                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              3803                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2186                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                93529                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               55407                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  282118                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    135                       # number of misc regfile writes
system.cpu.numCycles                           470160                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      3                       # Number of system calls
system.cpu.rename.BlockCycles                   27568                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                686498                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    363                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   173219                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    535                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   200                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1838064                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 732444                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              840241                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    200970                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1584                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   7267                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  3237                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   153767                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             20023                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          1099120                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           3039                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                178                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      4107                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            197                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       999204                       # The number of ROB reads
system.cpu.rob.rob_writes                     1415893                       # The number of ROB writes
system.cpu.timesIdled                            2846                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         6298                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           74                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          12592                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               74                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              4                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          711                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1457                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    188064000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                689                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           66                       # Transaction distribution
system.membus.trans_dist::CleanEvict              645                       # Transaction distribution
system.membus.trans_dist::ReadExReq                58                       # Transaction distribution
system.membus.trans_dist::ReadExResp               58                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           688                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         2204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         2204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        52032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        52032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   52032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               746                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     746    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 746                       # Request fanout histogram
system.membus.reqLayer2.occupancy              688840                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1609360                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.9                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    188064000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                6235                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           167                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              6890                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                  5                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 61                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                61                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           6235                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        17634                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1254                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   18888                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       376192                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        33216                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   409408                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               766                       # Total snoops (count)
system.l2bus.snoopTraffic                        4224                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               7062                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.011045                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.104521                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     6984     98.90%     98.90% # Request fanout histogram
system.l2bus.snoop_fanout::1                       78      1.10%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 7062                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              501999                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              5137940                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             7053600                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               3.8                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       188064000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    188064000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        53622                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            53622                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        53622                       # number of overall hits
system.cpu.icache.overall_hits::total           53622                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         6254                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6254                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         6254                       # number of overall misses
system.cpu.icache.overall_misses::total          6254                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    100221600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    100221600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    100221600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    100221600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        59876                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        59876                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        59876                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        59876                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.104449                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.104449                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.104449                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.104449                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 16025.199872                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 16025.199872                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 16025.199872                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 16025.199872                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          146                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    24.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          376                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          376                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          376                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          376                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         5878                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5878                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5878                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5878                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     85296800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     85296800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     85296800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     85296800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.098170                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.098170                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.098170                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.098170                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 14511.194284                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14511.194284                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 14511.194284                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14511.194284                       # average overall mshr miss latency
system.cpu.icache.replacements                   5878                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        53622                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           53622                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         6254                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6254                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    100221600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    100221600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        59876                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        59876                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.104449                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.104449                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 16025.199872                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 16025.199872                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          376                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          376                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5878                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5878                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     85296800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     85296800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.098170                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.098170                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 14511.194284                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14511.194284                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    188064000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    188064000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               87432                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              6134                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             14.253668                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           85                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            125630                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           125630                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    188064000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    188064000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    188064000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       133415                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           133415                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       133415                       # number of overall hits
system.cpu.dcache.overall_hits::total          133415                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          657                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            657                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          657                       # number of overall misses
system.cpu.dcache.overall_misses::total           657                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     28246800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     28246800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     28246800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     28246800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       134072                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       134072                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       134072                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       134072                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004900                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004900                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004900                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004900                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 42993.607306                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42993.607306                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 42993.607306                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42993.607306                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          369                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.900000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                54                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          101                       # number of writebacks
system.cpu.dcache.writebacks::total               101                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          301                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          301                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          301                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          301                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          356                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          356                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          356                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           62                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          418                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     16180000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     16180000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     16180000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3151940                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     19331940                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002655                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002655                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002655                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003118                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45449.438202                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45449.438202                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45449.438202                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 50837.741935                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46248.660287                       # average overall mshr miss latency
system.cpu.dcache.replacements                    418                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        84451                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           84451                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          596                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           596                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     24152800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     24152800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        85047                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        85047                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007008                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007008                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40524.832215                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40524.832215                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          301                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          301                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          295                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          295                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12134800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12134800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003469                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003469                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 41134.915254                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41134.915254                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        48964                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          48964                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           61                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           61                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      4094000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      4094000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        49025                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        49025                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001244                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001244                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67114.754098                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67114.754098                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           61                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           61                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      4045200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4045200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001244                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001244                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66314.754098                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66314.754098                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           62                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           62                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      3151940                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      3151940                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 50837.741935                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 50837.741935                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    188064000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    188064000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              189210                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1442                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            131.213592                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   833.179397                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   190.820603                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.813652                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.186348                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          160                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          864                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          137                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           63                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          703                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.156250                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            268562                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           268562                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    188064000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            5387                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             144                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           20                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                5551                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           5387                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            144                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           20                       # number of overall hits
system.l2cache.overall_hits::total               5551                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           491                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           212                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           42                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               745                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          491                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          212                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           42                       # number of overall misses
system.l2cache.overall_misses::total              745                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     32982400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     14528000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2945959                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     50456359                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     32982400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     14528000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2945959                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     50456359                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         5878                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          356                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           62                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            6296                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         5878                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          356                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           62                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           6296                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.083532                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.595506                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.677419                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.118329                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.083532                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.595506                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.677419                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.118329                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67173.930754                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68528.301887                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 70141.880952                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67726.656376                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67173.930754                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68528.301887                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 70141.880952                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67726.656376                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             66                       # number of writebacks
system.l2cache.writebacks::total                   66                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          491                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          211                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           42                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          744                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          491                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          211                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           42                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            3                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          747                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     29054400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     12783600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2609959                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     44447959                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     29054400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     12783600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2609959                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       179196                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     44627155                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.083532                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.592697                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.677419                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.118170                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.083532                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.592697                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.677419                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.118647                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59173.930754                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60585.781991                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62141.880952                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59741.880376                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59173.930754                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60585.781991                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62141.880952                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher        59732                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59741.840696                       # average overall mshr miss latency
system.l2cache.replacements                       761                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          101                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          101                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          101                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          101                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           24                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           24                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            3                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            3                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       179196                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       179196                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher        59732                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total        59732                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data            3                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                3                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           58                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             58                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      3944800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      3944800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           61                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           61                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.950820                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.950820                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 68013.793103                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68013.793103                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           58                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           58                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      3480800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      3480800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.950820                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.950820                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 60013.793103                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 60013.793103                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         5387                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          141                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           20                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5548                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          491                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          154                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           42                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          687                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     32982400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     10583200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2945959                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     46511559                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         5878                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          295                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           62                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         6235                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.083532                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.522034                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.677419                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.110184                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67173.930754                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68722.077922                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 70141.880952                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67702.414847                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          491                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          153                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           42                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          686                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     29054400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      9302800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2609959                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     40967159                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.083532                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.518644                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.677419                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.110024                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59173.930754                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60802.614379                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62141.880952                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59718.890671                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    188064000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    188064000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25328                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4857                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 5.214742                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    38.273309                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1174.233566                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1832.431791                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   939.165314                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   111.896020                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009344                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.286678                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.447371                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.229288                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.027318                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          976                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3120                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          926                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           36                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          176                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2694                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          160                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.238281                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.761719                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               101481                       # Number of tag accesses
system.l2cache.tags.data_accesses              101481                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    188064000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           31424                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           13504                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2688                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          192                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               47808                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        31424                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          31424                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         4224                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             4224                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              491                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              211                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           42                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            3                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  747                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            66                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  66                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          167092054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           71805343                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     14293007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      1020929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              254211332                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     167092054                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         167092054                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        22460439                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              22460439                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        22460439                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         167092054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          71805343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     14293007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      1020929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             276671771                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
