static uint64_t armsse_mhu_read ( void * opaque , hwaddr offset , unsigned size ) { ARMSSEMHU * s = ARMSSE_MHU ( opaque ) ; uint64_t r ; switch ( offset ) { case A_CPU0INTR_STAT : r = s -> cpu0intr ; break ; case A_CPU1INTR_STAT : r = s -> cpu1intr ; break ; case A_PID4 ... A_CID3 : break ; case A_CPU0INTR_SET : case A_CPU0INTR_CLR : case A_CPU1INTR_SET : case A_CPU1INTR_CLR : qemu_log_mask ( LOG_GUEST_ERROR , "SSE MHU: read of write-only register at offset 0x%x\n" , ( int ) offset ) ; r = 0 ; break ; default : qemu_log_mask ( LOG_GUEST_ERROR , "SSE MHU read: bad offset 0x%x\n" , ( int ) offset ) ; r = 0 ; break ; } trace_armsse_mhu_read ( offset , r , size ) ; return r ; } 