#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Mar  5 15:28:00 2025
# Process ID: 4168
# Current directory: D:/FPGA_Learning_Journey/Pro/ETH_udp_send_rgmii___/project without ipchecksum
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17264 D:\FPGA_Learning_Journey\Pro\ETH_udp_send_rgmii___\project without ipchecksum\project.xpr
# Log file: D:/FPGA_Learning_Journey/Pro/ETH_udp_send_rgmii___/project without ipchecksum/vivado.log
# Journal file: D:/FPGA_Learning_Journey/Pro/ETH_udp_send_rgmii___/project without ipchecksum\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/FPGA_Learning_Journey/Pro/ETH_udp_send_rgmii___/project without ipchecksum/project.xpr}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/FPGA_Learning_Journey/Pro/ETH_udp_send_rgmii___/src/arp_send_rgmii_crc/eth_send_test.v] -no_script -reset -force -quiet
remove_files  D:/FPGA_Learning_Journey/Pro/ETH_udp_send_rgmii___/src/arp_send_rgmii_crc/eth_send_test.v
export_ip_user_files -of_objects  [get_files D:/FPGA_Learning_Journey/Pro/ETH_udp_send_rgmii___/src/arp_send_rgmii_crc/crc32_d8.v] -no_script -reset -force -quiet
remove_files  D:/FPGA_Learning_Journey/Pro/ETH_udp_send_rgmii___/src/arp_send_rgmii_crc/crc32_d8.v
export_ip_user_files -of_objects  [get_files D:/FPGA_Learning_Journey/Pro/ETH_udp_send_rgmii___/src/arp_send_rgmii_crc/eth_send.v] -no_script -reset -force -quiet
remove_files  D:/FPGA_Learning_Journey/Pro/ETH_udp_send_rgmii___/src/arp_send_rgmii_crc/eth_send.v
export_ip_user_files -of_objects  [get_files D:/FPGA_Learning_Journey/Pro/ETH_udp_send_rgmii___/src/arp_send_rgmii_crc/gmii_to_rgmii.v] -no_script -reset -force -quiet
remove_files  D:/FPGA_Learning_Journey/Pro/ETH_udp_send_rgmii___/src/arp_send_rgmii_crc/gmii_to_rgmii.v
add_files -norecurse {D:/FPGA_Learning_Journey/Pro/ETH_udp_send_rgmii___/src/arp_send_rgmii_crc_with_ipchecksum/checksum.v D:/FPGA_Learning_Journey/Pro/ETH_udp_send_rgmii___/src/arp_send_rgmii_crc_with_ipchecksum/eth_send.v D:/FPGA_Learning_Journey/Pro/ETH_udp_send_rgmii___/src/arp_send_rgmii_crc_with_ipchecksum/crc32_d8.v D:/FPGA_Learning_Journey/Pro/ETH_udp_send_rgmii___/src/arp_send_rgmii_crc_with_ipchecksum/eth_send_test.v D:/FPGA_Learning_Journey/Pro/ETH_udp_send_rgmii___/src/arp_send_rgmii_crc_with_ipchecksum/gmii_to_rgmii.v D:/FPGA_Learning_Journey/Pro/ETH_udp_send_rgmii___/src/arp_send_rgmii_crc_with_ipchecksum/eth_send_test_rgmii.v}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/FPGA_Learning_Journey/Pro/ETH_udp_send_rgmii___/src/arp_send_rgmii_crc/eth_send_test_rgmii.v] -no_script -reset -force -quiet
remove_files  D:/FPGA_Learning_Journey/Pro/ETH_udp_send_rgmii___/src/arp_send_rgmii_crc/eth_send_test_rgmii.v
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/ETH_udp_send_rgmii___/project without ipchecksum/project.runs/impl_1/eth_send_test_rgmii.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/ETH_udp_send_rgmii___/project without ipchecksum/project.runs/impl_1/eth_send_test_rgmii.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_project
create_project project D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project -part xc7a35tfgg484-2
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name eth_dcfifo -dir d:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {eth_dcfifo} CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.Performance_Options {First_Word_Fall_Through} CONFIG.Input_Data_Width {8} CONFIG.Input_Depth {4096} CONFIG.Output_Data_Width {8} CONFIG.Output_Depth {4096} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {1} CONFIG.Data_Count_Width {12} CONFIG.Write_Data_Count {true} CONFIG.Write_Data_Count_Width {12} CONFIG.Read_Data_Count {true} CONFIG.Read_Data_Count_Width {12} CONFIG.Full_Threshold_Assert_Value {4095} CONFIG.Full_Threshold_Negate_Value {4094} CONFIG.Empty_Threshold_Assert_Value {4} CONFIG.Empty_Threshold_Negate_Value {5} CONFIG.Enable_Safety_Circuit {true}] [get_ips eth_dcfifo]
generate_target {instantiation_template} [get_files d:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/sources_1/ip/eth_dcfifo/eth_dcfifo.xci]
generate_target all [get_files  d:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/sources_1/ip/eth_dcfifo/eth_dcfifo.xci]
catch { config_ip_cache -export [get_ips -all eth_dcfifo] }
export_ip_user_files -of_objects [get_files d:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/sources_1/ip/eth_dcfifo/eth_dcfifo.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/sources_1/ip/eth_dcfifo/eth_dcfifo.xci]
launch_runs -jobs 12 eth_dcfifo_synth_1
export_simulation -of_objects [get_files d:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/sources_1/ip/eth_dcfifo/eth_dcfifo.xci] -directory D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.ip_user_files -ipstatic_source_dir D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.cache/compile_simlib/modelsim} {questa=D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.cache/compile_simlib/questa} {riviera=D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.cache/compile_simlib/riviera} {activehdl=D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name pll -dir d:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {pll} CONFIG.PRIMITIVE {PLL} CONFIG.PRIM_IN_FREQ {50} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {125} CONFIG.RESET_TYPE {ACTIVE_LOW} CONFIG.CLKIN1_JITTER_PS {200.0} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {2} CONFIG.MMCM_BANDWIDTH {OPTIMIZED} CONFIG.MMCM_CLKFBOUT_MULT_F {35} CONFIG.MMCM_CLKIN1_PERIOD {20.000} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {7} CONFIG.RESET_PORT {resetn} CONFIG.CLKOUT1_JITTER {238.699} CONFIG.CLKOUT1_PHASE_ERROR {254.101}] [get_ips pll]
generate_target {instantiation_template} [get_files d:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/sources_1/ip/pll/pll.xci]
generate_target all [get_files  d:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/sources_1/ip/pll/pll.xci]
catch { config_ip_cache -export [get_ips -all pll] }
export_ip_user_files -of_objects [get_files d:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/sources_1/ip/pll/pll.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/sources_1/ip/pll/pll.xci]
launch_runs -jobs 12 pll_synth_1
export_simulation -of_objects [get_files d:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/sources_1/ip/pll/pll.xci] -directory D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.ip_user_files -ipstatic_source_dir D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.cache/compile_simlib/modelsim} {questa=D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.cache/compile_simlib/questa} {riviera=D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.cache/compile_simlib/riviera} {activehdl=D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
add_files -norecurse {D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/src/udp_tx/eth_udp_tx_rgmii_test.v D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/src/udp_tx/gmii_to_rgmii.v D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/src/udp_tx/ip_checksum.v D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/src/udp_tx/crc32_d8.v D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/src/udp_tx/eth_udp_tx_gmii.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
file mkdir D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/constrs_1
file mkdir D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/constrs_1/new
close [ open D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/constrs_1/new/udp.xdc w ]
add_files -fileset constrs_1 D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/constrs_1/new/udp.xdc
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
close_design
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.runs/impl_1/eth_udp_tx_rgmii_test.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.runs/impl_1/eth_udp_tx_rgmii_test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property -dict [list CONFIG.Enable_Reset_Synchronization {true} CONFIG.Enable_Safety_Circuit {false}] [get_ips eth_dcfifo]
generate_target all [get_files  d:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/sources_1/ip/eth_dcfifo/eth_dcfifo.xci]
catch { config_ip_cache -export [get_ips -all eth_dcfifo] }
export_ip_user_files -of_objects [get_files d:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/sources_1/ip/eth_dcfifo/eth_dcfifo.xci] -no_script -sync -force -quiet
reset_run eth_dcfifo_synth_1
launch_runs -jobs 12 eth_dcfifo_synth_1
export_simulation -of_objects [get_files d:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/sources_1/ip/eth_dcfifo/eth_dcfifo.xci] -directory D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.ip_user_files -ipstatic_source_dir D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.cache/compile_simlib/modelsim} {questa=D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.cache/compile_simlib/questa} {riviera=D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.cache/compile_simlib/riviera} {activehdl=D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Use_Extra_Logic {true} CONFIG.Write_Data_Count_Width {13} CONFIG.Read_Data_Count_Width {13}] [get_ips eth_dcfifo]
generate_target all [get_files  d:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/sources_1/ip/eth_dcfifo/eth_dcfifo.xci]
catch { config_ip_cache -export [get_ips -all eth_dcfifo] }
export_ip_user_files -of_objects [get_files d:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/sources_1/ip/eth_dcfifo/eth_dcfifo.xci] -no_script -sync -force -quiet
reset_run eth_dcfifo_synth_1
launch_runs -jobs 12 eth_dcfifo_synth_1
export_simulation -of_objects [get_files d:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/sources_1/ip/eth_dcfifo/eth_dcfifo.xci] -directory D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.ip_user_files -ipstatic_source_dir D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.cache/compile_simlib/modelsim} {questa=D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.cache/compile_simlib/questa} {riviera=D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.cache/compile_simlib/riviera} {activehdl=D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {125} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {20} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_CLKOUT0_DIVIDE_F {20} CONFIG.MMCM_CLKOUT1_DIVIDE {8} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT1_JITTER {192.113} CONFIG.CLKOUT1_PHASE_ERROR {164.985} CONFIG.CLKOUT2_JITTER {154.207} CONFIG.CLKOUT2_PHASE_ERROR {164.985}] [get_ips pll]
generate_target all [get_files  d:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/sources_1/ip/pll/pll.xci]
catch { config_ip_cache -export [get_ips -all pll] }
export_ip_user_files -of_objects [get_files d:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/sources_1/ip/pll/pll.xci] -no_script -sync -force -quiet
reset_run pll_synth_1
launch_runs -jobs 12 pll_synth_1
export_simulation -of_objects [get_files d:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/sources_1/ip/pll/pll.xci] -directory D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.ip_user_files -ipstatic_source_dir D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.cache/compile_simlib/modelsim} {questa=D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.cache/compile_simlib/questa} {riviera=D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.cache/compile_simlib/riviera} {activehdl=D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
add_files -norecurse {D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/src/udp_tx/eth_udp_send_test.v D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/src/udp_tx/eth_udp_send.v}
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top eth_udp_send [current_fileset]
set_property top_lib xil_defaultlib [current_fileset]
set_property top_file D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/src/udp_tx/eth_udp_send.v [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top_file D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/src/udp_tx/eth_udp_send_test.v [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top eth_udp_send_test [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
open_run synth_1 -name synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.runs/impl_1/eth_udp_send_test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.runs/impl_1/eth_udp_send_test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.runs/impl_1/eth_udp_send_test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
