# //  ModelSim SE-64 2021.3 Jul 13 2021 Linux 5.10.0-26-amd64
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
do sim.do
# Cannot open macro file: sim.do
ls
# BitSequenceSeqJuntas
# BitSequenceSeqSeparadas
# docs
# transcript
cd BitSequenceSeqJuntas
# reading modelsim.ini
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is 24280006@LINUX-EP.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 21:28:00 on Nov 06,2024
# vcom -reportprogress 300 -work work desafio.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity desafio
# -- Compiling architecture behaviour of desafio
# End time: 21:28:00 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 21:28:00 on Nov 06,2024
# vcom -reportprogress 300 -work work tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tb
# -- Compiling architecture behavior of tb
# -- Loading entity desafio
# End time: 21:28:00 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ns work.tb 
# Start time: 21:28:00 on Nov 06,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb(behavior)#1
# Loading work.desafio(behaviour)#1
# 1
# 1
# ** Note: test_vector 9 failed '0' --> '1'
#    Time: 100 ns  Iteration: 0  Instance: /tb
# ** Note: test_vector 141 failed '0' --> '1'
#    Time: 1420 ns  Iteration: 0  Instance: /tb
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is 24280006@LINUX-EP.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is 24280006@LINUX-EP.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 21:31:57 on Nov 06,2024
# vcom -reportprogress 300 -work work desafio.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity desafio
# -- Compiling architecture behaviour of desafio
# End time: 21:31:57 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 21:31:57 on Nov 06,2024
# vcom -reportprogress 300 -work work tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tb
# -- Compiling architecture behavior of tb
# -- Loading entity desafio
# End time: 21:31:57 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:31:58 on Nov 06,2024, Elapsed time: 0:03:58
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ns work.tb 
# Start time: 21:31:58 on Nov 06,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb(behavior)#1
# Loading work.desafio(behaviour)#1
# 1
# 1
# ** Note: test_vector 9 failed '0' --> '1'
#    Time: 100 ns  Iteration: 0  Instance: /tb
# ** Note: test_vector 141 failed '0' --> '1'
#    Time: 1420 ns  Iteration: 0  Instance: /tb
# End time: 21:40:58 on Nov 06,2024, Elapsed time: 0:09:00
# Errors: 0, Warnings: 0
