m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/GitHub/cazofeifa_computer_architecture_1_2023/Proyecto_2/cpu/simulation/modelsim
vRegisterFile
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1683596693
!i10b 1
!s100 ;[6QFXhZ055_lhCZTJdCL0
I_HS[iSR`SA8E7BzQ^IL@63
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 RegisterFile_sv_unit
S1
R0
w1683595192
8D:/GitHub/cazofeifa_computer_architecture_1_2023/Proyecto_2/cpu/RegisterFile.sv
FD:/GitHub/cazofeifa_computer_architecture_1_2023/Proyecto_2/cpu/RegisterFile.sv
L0 1
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1683596693.000000
!s107 D:/GitHub/cazofeifa_computer_architecture_1_2023/Proyecto_2/cpu/RegisterFile.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/GitHub/cazofeifa_computer_architecture_1_2023/Proyecto_2/cpu|D:/GitHub/cazofeifa_computer_architecture_1_2023/Proyecto_2/cpu/RegisterFile.sv|
!i113 1
Z6 o-sv -work work
Z7 !s92 -sv -work work +incdir+D:/GitHub/cazofeifa_computer_architecture_1_2023/Proyecto_2/cpu
Z8 tCvgOpt 0
n@register@file
vRegisterFileTest
R1
R2
!i10b 1
!s100 `B7aji1ZK@T9=`T>bPmTF3
I1d<SDOADjczlIOl9lI^Ba0
R3
!s105 RegisterFileTest_sv_unit
S1
R0
w1683596638
8D:/GitHub/cazofeifa_computer_architecture_1_2023/Proyecto_2/cpu/RegisterFileTest.sv
FD:/GitHub/cazofeifa_computer_architecture_1_2023/Proyecto_2/cpu/RegisterFileTest.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 D:/GitHub/cazofeifa_computer_architecture_1_2023/Proyecto_2/cpu/RegisterFileTest.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/GitHub/cazofeifa_computer_architecture_1_2023/Proyecto_2/cpu|D:/GitHub/cazofeifa_computer_architecture_1_2023/Proyecto_2/cpu/RegisterFileTest.sv|
!i113 1
R6
R7
R8
n@register@file@test
