Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\ESN11\Lab1\lab1.qsys --block-symbol-file --output-directory=D:\ESN11\Lab1\lab1 --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading Lab1/lab1.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_0
Progress: Adding pio_1 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: lab1.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\ESN11\Lab1\lab1.qsys --synthesis=VHDL --output-directory=D:\ESN11\Lab1\lab1\synthesis --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading Lab1/lab1.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_0
Progress: Adding pio_1 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: lab1.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: lab1: Generating lab1 "lab1" for QUARTUS_SYNTH
Info: jtag_uart_0: Starting RTL generation for module 'lab1_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab1_jtag_uart_0 --dir=C:/Users/OTBOUM~1/AppData/Local/Temp/alt9361_4049972482139566423.dir/0021_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/OTBOUM~1/AppData/Local/Temp/alt9361_4049972482139566423.dir/0021_jtag_uart_0_gen//lab1_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'lab1_jtag_uart_0'
Info: jtag_uart_0: "lab1" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_gen2_0: "lab1" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'lab1_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab1_onchip_memory2_0 --dir=C:/Users/OTBOUM~1/AppData/Local/Temp/alt9361_4049972482139566423.dir/0022_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/OTBOUM~1/AppData/Local/Temp/alt9361_4049972482139566423.dir/0022_onchip_memory2_0_gen//lab1_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'lab1_onchip_memory2_0'
Info: onchip_memory2_0: "lab1" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pio_0: Starting RTL generation for module 'lab1_pio_0'
Info: pio_0:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab1_pio_0 --dir=C:/Users/OTBOUM~1/AppData/Local/Temp/alt9361_4049972482139566423.dir/0023_pio_0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/OTBOUM~1/AppData/Local/Temp/alt9361_4049972482139566423.dir/0023_pio_0_gen//lab1_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'lab1_pio_0'
Info: pio_0: "lab1" instantiated altera_avalon_pio "pio_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "lab1" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "lab1" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "lab1" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'lab1_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=lab1_nios2_gen2_0_cpu --dir=C:/Users/OTBOUM~1/AppData/Local/Temp/alt9361_4049972482139566423.dir/0026_cpu_gen/ --quartus_bindir=C:/intelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/OTBOUM~1/AppData/Local/Temp/alt9361_4049972482139566423.dir/0026_cpu_gen//lab1_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2023.01.04 16:27:03 (*) Starting Nios II generation
Info: cpu: # 2023.01.04 16:27:03 (*)   Checking for plaintext license.
Info: cpu: # 2023.01.04 16:27:05 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA/18.1/quartus/bin64/
Info: cpu: # 2023.01.04 16:27:05 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2023.01.04 16:27:05 (*)   Plaintext license not found.
Info: cpu: # 2023.01.04 16:27:05 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2023.01.04 16:27:05 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA/18.1/quartus/bin64/
Info: cpu: # 2023.01.04 16:27:05 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2023.01.04 16:27:06 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2023.01.04 16:27:06 (*)   Elaborating CPU configuration settings
Info: cpu: # 2023.01.04 16:27:06 (*)   Creating all objects for CPU
Info: cpu: # 2023.01.04 16:27:06 (*)     Testbench
Info: cpu: # 2023.01.04 16:27:06 (*)     Instruction decoding
Info: cpu: # 2023.01.04 16:27:06 (*)       Instruction fields
Info: cpu: # 2023.01.04 16:27:06 (*)       Instruction decodes
Info: cpu: # 2023.01.04 16:27:06 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2023.01.04 16:27:06 (*)       Instruction controls
Info: cpu: # 2023.01.04 16:27:06 (*)     Pipeline frontend
Info: cpu: # 2023.01.04 16:27:06 (*)     Pipeline backend
Info: cpu: # 2023.01.04 16:27:08 (*)   Generating RTL from CPU objects
Info: cpu: # 2023.01.04 16:27:09 (*)   Creating encrypted RTL
Info: cpu: # 2023.01.04 16:27:10 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'lab1_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: nios2_gen2_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_0_data_master_limiter"
Info: Reusing file D:/ESN11/Lab1/lab1/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/ESN11/Lab1/lab1/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: lab1: Done "lab1" with 23 modules, 44 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
