#Start recording tcl command: 8/20/2019 21:14:48
#Project Location: E:/GIT/my_projects/FPGA/Verilog/SPI; Project name: SPI
prj_project open "E:/GIT/my_projects/FPGA/Verilog/SPI/SPI.ldf"
#Stop recording: 8/20/2019 21:15:09
