/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire [7:0] celloutsig_0_13z;
  wire [9:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  reg [8:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [9:0] celloutsig_0_25z;
  wire [7:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire [12:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  reg [13:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  reg [23:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [4:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [14:0] celloutsig_1_16z;
  wire [11:0] celloutsig_1_17z;
  wire [32:0] celloutsig_1_18z;
  wire [11:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [19:0] celloutsig_1_2z;
  wire [33:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [28:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [10:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = ~(celloutsig_1_7z | celloutsig_1_0z[1]);
  assign celloutsig_0_27z = ~(celloutsig_0_4z | celloutsig_0_25z[5]);
  assign celloutsig_1_10z = ~celloutsig_1_6z[17];
  assign celloutsig_1_12z = ~in_data[118];
  assign celloutsig_1_7z = ~((celloutsig_1_6z[0] | celloutsig_1_3z[2]) & celloutsig_1_0z[1]);
  assign celloutsig_0_9z = ~((celloutsig_0_3z[6] | celloutsig_0_1z) & celloutsig_0_1z);
  assign celloutsig_0_0z = in_data[92] ^ in_data[48];
  assign celloutsig_0_12z = celloutsig_0_8z[0] ^ celloutsig_0_2z;
  assign celloutsig_0_2z = in_data[7] ^ in_data[84];
  assign celloutsig_0_24z = celloutsig_0_4z ^ celloutsig_0_1z;
  assign celloutsig_0_6z = ~(celloutsig_0_4z ^ celloutsig_0_2z);
  assign celloutsig_1_13z = in_data[173:169] & celloutsig_1_8z[10:6];
  assign celloutsig_1_0z = in_data[148:145] & in_data[144:141];
  assign celloutsig_0_8z = { celloutsig_0_5z[13:10], celloutsig_0_2z } / { 1'h1, celloutsig_0_3z[5:2] };
  assign celloutsig_1_2z = { in_data[160:143], celloutsig_1_1z, celloutsig_1_1z } / { 1'h1, in_data[176:158] };
  assign celloutsig_1_4z = in_data[191:175] === { celloutsig_1_3z[24:9], celloutsig_1_1z };
  assign celloutsig_1_8z = celloutsig_1_6z[13:3] % { 1'h1, celloutsig_1_2z[16:7] };
  assign celloutsig_0_10z = { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_2z } % { 1'h1, in_data[63], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_1z, in_data[0] };
  assign celloutsig_0_17z = { in_data[9:1], celloutsig_0_4z } % { 1'h1, celloutsig_0_3z[4:1], celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_25z = { celloutsig_0_17z[7:0], celloutsig_0_4z, celloutsig_0_21z } % { 1'h1, celloutsig_0_22z[7:0], celloutsig_0_24z };
  assign celloutsig_0_26z = { celloutsig_0_25z[8:2], celloutsig_0_6z } % { 1'h1, celloutsig_0_22z[6:1], celloutsig_0_4z };
  assign celloutsig_0_1z = & in_data[66:59];
  assign celloutsig_1_1z = & in_data[174:171];
  assign celloutsig_1_14z = in_data[184] & celloutsig_1_1z;
  assign celloutsig_0_4z = celloutsig_0_0z & celloutsig_0_1z;
  assign celloutsig_1_5z = ~^ celloutsig_1_3z[14:2];
  assign celloutsig_0_21z = ~^ { celloutsig_0_13z[7:1], 1'h1, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_6z = in_data[142:114] << celloutsig_1_3z[30:2];
  assign celloutsig_1_3z = { celloutsig_1_2z[12:4], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z } << { celloutsig_1_2z[13:0], celloutsig_1_2z };
  assign celloutsig_1_18z = { celloutsig_1_13z[3:1], celloutsig_1_7z, celloutsig_1_14z, celloutsig_1_17z, celloutsig_1_13z, celloutsig_1_8z } >>> { celloutsig_1_16z[6:0], celloutsig_1_7z, celloutsig_1_17z, celloutsig_1_4z, celloutsig_1_17z };
  assign celloutsig_1_17z = { celloutsig_1_3z[19:14], celloutsig_1_1z, celloutsig_1_14z, celloutsig_1_0z } - in_data[155:144];
  assign celloutsig_0_3z = { in_data[69:61], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z } - { in_data[81:78], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_16z = { celloutsig_1_11z[12:6], celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_10z } ~^ { celloutsig_1_8z[1], celloutsig_1_12z, celloutsig_1_14z, celloutsig_1_14z, celloutsig_1_9z, celloutsig_1_13z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_1_19z = in_data[184:173] ~^ { celloutsig_1_17z[7], celloutsig_1_8z };
  always_latch
    if (clkin_data[96]) celloutsig_1_11z = 24'h000000;
    else if (clkin_data[0]) celloutsig_1_11z = celloutsig_1_6z[27:4];
  always_latch
    if (clkin_data[32]) celloutsig_0_5z = 14'h0000;
    else if (!celloutsig_1_19z[0]) celloutsig_0_5z = { celloutsig_0_1z, celloutsig_0_3z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_22z = 9'h000;
    else if (!celloutsig_1_19z[0]) celloutsig_0_22z = in_data[80:72];
  assign celloutsig_0_13z[7:1] = celloutsig_0_10z[8:2] ~^ celloutsig_0_5z[8:2];
  assign celloutsig_0_13z[0] = 1'h1;
  assign { out_data[159:128], out_data[107:96], out_data[39:32], out_data[0] } = { celloutsig_1_18z[31:0], celloutsig_1_19z, celloutsig_0_26z, celloutsig_0_27z };
endmodule
