--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml cuadro01.twx cuadro01.ncd -o cuadro01.twr cuadro01.pcf

Design file:              cuadro01.ncd
Physical constraint file: cuadro01.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
blank       |    0.811(R)|    0.508(R)|clk_BUFGP         |   0.000|
count_H<0>  |    5.358(R)|   -2.508(R)|clk_BUFGP         |   0.000|
count_H<1>  |    5.894(R)|   -2.083(R)|clk_BUFGP         |   0.000|
count_H<2>  |    5.563(R)|   -2.147(R)|clk_BUFGP         |   0.000|
count_H<3>  |    5.764(R)|   -1.837(R)|clk_BUFGP         |   0.000|
count_H<4>  |    5.540(R)|   -1.869(R)|clk_BUFGP         |   0.000|
count_H<5>  |    5.247(R)|   -1.675(R)|clk_BUFGP         |   0.000|
count_H<6>  |    5.060(R)|   -1.622(R)|clk_BUFGP         |   0.000|
count_H<7>  |    5.065(R)|   -1.066(R)|clk_BUFGP         |   0.000|
count_H<8>  |    4.841(R)|   -1.439(R)|clk_BUFGP         |   0.000|
count_H<9>  |    4.903(R)|   -1.520(R)|clk_BUFGP         |   0.000|
count_H<10> |    4.825(R)|   -1.479(R)|clk_BUFGP         |   0.000|
count_V<0>  |    3.876(R)|   -1.322(R)|clk_BUFGP         |   0.000|
count_V<1>  |    4.307(R)|   -1.087(R)|clk_BUFGP         |   0.000|
count_V<2>  |    4.356(R)|   -1.071(R)|clk_BUFGP         |   0.000|
count_V<3>  |    4.826(R)|   -1.384(R)|clk_BUFGP         |   0.000|
count_V<4>  |    4.307(R)|   -1.183(R)|clk_BUFGP         |   0.000|
count_V<5>  |    4.615(R)|   -1.302(R)|clk_BUFGP         |   0.000|
count_V<6>  |    4.325(R)|   -1.135(R)|clk_BUFGP         |   0.000|
count_V<7>  |    4.612(R)|   -1.613(R)|clk_BUFGP         |   0.000|
count_V<8>  |    3.888(R)|   -0.647(R)|clk_BUFGP         |   0.000|
count_V<9>  |    5.212(R)|   -1.905(R)|clk_BUFGP         |   0.000|
count_V<10> |    4.794(R)|   -1.571(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
OutRed<0>   |    6.036(R)|clk_BUFGP         |   0.000|
OutRed<1>   |    6.036(R)|clk_BUFGP         |   0.000|
OutRed<2>   |    6.028(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+


Analysis completed Sat May 16 09:54:20 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 333 MB



