// Seed: 1876722858
module module_0 (
    id_1
);
  inout tri1 id_1;
  assign id_1 = id_1++ - 1;
  assign id_1 = -1;
  wire id_2;
  assign id_1 = id_2;
endmodule
module module_1 #(
    parameter id_4 = 32'd66
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire _id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic [id_4 : 1  ==?  -1 'b0] id_7;
  module_0 modCall_1 (id_3);
  assign modCall_1.id_1 = 0;
endmodule
