1
1
true
00000000
40
00000140
00000000
000001ff
00000000
00000100
80000000
80000400
00040001
00000000
00000020
80000400
90000200
00040000


Parameters:
    MODE_SEL                  : std_ulogic_vector(3 downto 0);  --  0x0 = Gate Mode  --  0x1 = Trig Mode  --  0x2 = Trig Hold Mode
    DATA_MODE_SEL             : std_ulogic_vector(3 downto 0);  --  0x0 = time packed 0x1 = channel packed 
    STAY_ARMED                : boolean; -- false - don't stay armed at end of triggered gate, true - Stay armed at end of triggered gate
    OUTPUT_RATE_DIV           : std_ulogic_vector(31 downto 0); -- Output rate division (value + 1) 
    GATE_OUTPUT_DLY           : std_ulogic_vector(7 downto 0);	 -- Clock cycles of delay from gate to data output to absorb DDR4 latency and burst behavior
    TRIG_SPACE                : std_ulogic_vector(31 downto 0); -- Space between two triggers
    LL_START_ADDRESS          : std_ulogic_vector(31 downto 0); -- Linked List Start Address         
    INTERRUPT_ENABLE          : std_ulogic_vector(31 downto 0); -- Interrupt Enables
    LINK1_DESCR_WORD0         : std_ulogic_vector(31 downto 0); -- Value to load to delay counter (value)
    LINK1_DESCR_WORD1         : std_ulogic_vector(31 downto 0); -- Value to load to sample counter (value) 
    LINK1_DESCR_WORD2	      : std_ulogic_vector(31 downto 0); -- DDR4 start address
    LINK1_DESCR_WORD3         : std_ulogic_vector(31 downto 0); -- Last address before returning to start address
    LINK1_DESCR_WORD4	      : std_ulogic_vector(31 downto 0); -- bit[6:0] = Next Link Address / bit[16]=Disarm at End/ bit[17]=Interrupt at start/ bit[18]=Interrupt at end 
    LINK2_DESCR_WORD0         : std_ulogic_vector(31 downto 0); -- Value to load to delay counter (value)
    LINK2_DESCR_WORD1         : std_ulogic_vector(31 downto 0); -- Value to load to sample counter (value) 
    LINK2_DESCR_WORD2         : std_ulogic_vector(31 downto 0); -- DDR4 start address
    LINK2_DESCR_WORD3         : std_ulogic_vector(31 downto 0); -- Last address before returning to start address
    LINK2_DESCR_WORD4         : std_ulogic_vector(31 downto 0); -- bit[6:0] = Next Link Address / bit[16]=Disarm at End/ bit[17]=Interrupt at end/ bit[18]=Interrupt at start
    
Enter logic vectors in hex format without 0x prefix -- example 0xC1234567 is entered C1234567.

Enter logic vectors in hex format without 0x prefix -- example 0x3 is entered 3.
Enter boolean values as true or false