Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Jul 18 15:17:53 2020
| Host         : HAWKEJO-LAPTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_top_timing_summary_routed.rpt -pb vga_top_timing_summary_routed.pb -rpx vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (14)
7. checking multiple_clock (36)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (36)
-------------------------------
 There are 36 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     20.921        0.000                      0                   46        0.139        0.000                      0                   46        3.000        0.000                       0                    42  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)       Period(ns)      Frequency(MHz)
-----                         ------------       ----------      --------------
CLK100MHZ                     {0.000 5.000}      10.000          100.000         
  clkfbout_vga_pixel_clock    {0.000 5.000}      10.000          100.000         
  vgaClk_vga_pixel_clock      {0.000 12.500}     25.000          40.000          
sys_clk_pin                   {0.000 5.000}      10.000          100.000         
  clkfbout_vga_pixel_clock_1  {0.000 5.000}      10.000          100.000         
  vgaClk_vga_pixel_clock_1    {0.000 12.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                       3.000        0.000                       0                     1  
  clkfbout_vga_pixel_clock                                                                                                                                                      7.845        0.000                       0                     3  
  vgaClk_vga_pixel_clock           20.921        0.000                      0                   46        0.226        0.000                      0                   46       12.000        0.000                       0                    38  
sys_clk_pin                                                                                                                                                                     3.000        0.000                       0                     1  
  clkfbout_vga_pixel_clock_1                                                                                                                                                    7.845        0.000                       0                     3  
  vgaClk_vga_pixel_clock_1         20.924        0.000                      0                   46        0.226        0.000                      0                   46       12.000        0.000                       0                    38  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                --------                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
vgaClk_vga_pixel_clock_1  vgaClk_vga_pixel_clock         20.921        0.000                      0                   46        0.139        0.000                      0                   46  
vgaClk_vga_pixel_clock    vgaClk_vga_pixel_clock_1       20.921        0.000                      0                   46        0.139        0.000                      0                   46  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ip_clk_gen0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ip_clk_gen0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ip_clk_gen0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ip_clk_gen0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ip_clk_gen0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ip_clk_gen0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_vga_pixel_clock
  To Clock:  clkfbout_vga_pixel_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_vga_pixel_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ip_clk_gen0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   ip_clk_gen0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ip_clk_gen0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ip_clk_gen0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ip_clk_gen0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ip_clk_gen0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  vgaClk_vga_pixel_clock
  To Clock:  vgaClk_vga_pixel_clock

Setup :            0  Failing Endpoints,  Worst Slack       20.921ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.921ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (vgaClk_vga_pixel_clock rise@25.000ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        3.720ns  (logic 0.858ns (23.065%)  route 2.862ns (76.935%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 23.575 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.716    -0.824    driver0/hvsync0/CLK
    SLICE_X86Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y143        FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  driver0/hvsync0/counterY_reg[9]/Q
                         net (fo=4, routed)           0.995     0.627    driver0/hvsync0/counterY_reg_n_0_[9]
    SLICE_X86Y143        LUT6 (Prop_lut6_I0_O)        0.124     0.751 r  driver0/hvsync0/counterY[9]_i_7/O
                         net (fo=1, routed)           0.433     1.184    driver0/hvsync0/counterY[9]_i_7_n_0
    SLICE_X86Y143        LUT5 (Prop_lut5_I4_O)        0.124     1.308 r  driver0/hvsync0/counterY[9]_i_6/O
                         net (fo=10, routed)          0.869     2.177    driver0/hvsync0/counterY[9]_i_6_n_0
    SLICE_X87Y143        LUT5 (Prop_lut5_I0_O)        0.154     2.331 r  driver0/hvsync0/counterY[5]_i_1/O
                         net (fo=1, routed)           0.565     2.896    driver0/hvsync0/p_0_in__0[5]
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.596    23.575    driver0/hvsync0/CLK
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[5]/C
                         clock pessimism              0.579    24.154    
                         clock uncertainty           -0.087    24.067    
    SLICE_X87Y143        FDRE (Setup_fdre_C_D)       -0.250    23.817    driver0/hvsync0/counterY_reg[5]
  -------------------------------------------------------------------
                         required time                         23.817    
                         arrival time                          -2.896    
  -------------------------------------------------------------------
                         slack                                 20.921    

Slack (MET) :             21.475ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterY_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (vgaClk_vga_pixel_clock rise@25.000ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 1.133ns (35.064%)  route 2.098ns (64.936%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 23.575 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.713    -0.827    driver0/hvsync0/CLK
    SLICE_X84Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.478    -0.349 r  driver0/hvsync0/counterX_reg[10]/Q
                         net (fo=4, routed)           0.841     0.492    driver0/hvsync0/counterX_reg_n_0_[10]
    SLICE_X83Y141        LUT4 (Prop_lut4_I1_O)        0.323     0.815 r  driver0/hvsync0/counterY[9]_i_4/O
                         net (fo=1, routed)           0.266     1.080    driver0/hvsync0/counterY[9]_i_4_n_0
    SLICE_X83Y141        LUT5 (Prop_lut5_I1_O)        0.332     1.412 r  driver0/hvsync0/counterY[9]_i_1/O
                         net (fo=21, routed)          0.992     2.404    driver0/hvsync0/sel
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.596    23.575    driver0/hvsync0/CLK
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[0]/C
                         clock pessimism              0.560    24.135    
                         clock uncertainty           -0.087    24.048    
    SLICE_X88Y143        FDRE (Setup_fdre_C_CE)      -0.169    23.879    driver0/hvsync0/counterY_reg[0]
  -------------------------------------------------------------------
                         required time                         23.879    
                         arrival time                          -2.404    
  -------------------------------------------------------------------
                         slack                                 21.475    

Slack (MET) :             21.475ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterY_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (vgaClk_vga_pixel_clock rise@25.000ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 1.133ns (35.064%)  route 2.098ns (64.936%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 23.575 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.713    -0.827    driver0/hvsync0/CLK
    SLICE_X84Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.478    -0.349 r  driver0/hvsync0/counterX_reg[10]/Q
                         net (fo=4, routed)           0.841     0.492    driver0/hvsync0/counterX_reg_n_0_[10]
    SLICE_X83Y141        LUT4 (Prop_lut4_I1_O)        0.323     0.815 r  driver0/hvsync0/counterY[9]_i_4/O
                         net (fo=1, routed)           0.266     1.080    driver0/hvsync0/counterY[9]_i_4_n_0
    SLICE_X83Y141        LUT5 (Prop_lut5_I1_O)        0.332     1.412 r  driver0/hvsync0/counterY[9]_i_1/O
                         net (fo=21, routed)          0.992     2.404    driver0/hvsync0/sel
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.596    23.575    driver0/hvsync0/CLK
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[1]/C
                         clock pessimism              0.560    24.135    
                         clock uncertainty           -0.087    24.048    
    SLICE_X88Y143        FDRE (Setup_fdre_C_CE)      -0.169    23.879    driver0/hvsync0/counterY_reg[1]
  -------------------------------------------------------------------
                         required time                         23.879    
                         arrival time                          -2.404    
  -------------------------------------------------------------------
                         slack                                 21.475    

Slack (MET) :             21.475ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterY_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (vgaClk_vga_pixel_clock rise@25.000ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 1.133ns (35.064%)  route 2.098ns (64.936%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 23.575 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.713    -0.827    driver0/hvsync0/CLK
    SLICE_X84Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.478    -0.349 r  driver0/hvsync0/counterX_reg[10]/Q
                         net (fo=4, routed)           0.841     0.492    driver0/hvsync0/counterX_reg_n_0_[10]
    SLICE_X83Y141        LUT4 (Prop_lut4_I1_O)        0.323     0.815 r  driver0/hvsync0/counterY[9]_i_4/O
                         net (fo=1, routed)           0.266     1.080    driver0/hvsync0/counterY[9]_i_4_n_0
    SLICE_X83Y141        LUT5 (Prop_lut5_I1_O)        0.332     1.412 r  driver0/hvsync0/counterY[9]_i_1/O
                         net (fo=21, routed)          0.992     2.404    driver0/hvsync0/sel
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.596    23.575    driver0/hvsync0/CLK
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[2]/C
                         clock pessimism              0.560    24.135    
                         clock uncertainty           -0.087    24.048    
    SLICE_X88Y143        FDRE (Setup_fdre_C_CE)      -0.169    23.879    driver0/hvsync0/counterY_reg[2]
  -------------------------------------------------------------------
                         required time                         23.879    
                         arrival time                          -2.404    
  -------------------------------------------------------------------
                         slack                                 21.475    

Slack (MET) :             21.475ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterY_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (vgaClk_vga_pixel_clock rise@25.000ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 1.133ns (35.064%)  route 2.098ns (64.936%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 23.575 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.713    -0.827    driver0/hvsync0/CLK
    SLICE_X84Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.478    -0.349 r  driver0/hvsync0/counterX_reg[10]/Q
                         net (fo=4, routed)           0.841     0.492    driver0/hvsync0/counterX_reg_n_0_[10]
    SLICE_X83Y141        LUT4 (Prop_lut4_I1_O)        0.323     0.815 r  driver0/hvsync0/counterY[9]_i_4/O
                         net (fo=1, routed)           0.266     1.080    driver0/hvsync0/counterY[9]_i_4_n_0
    SLICE_X83Y141        LUT5 (Prop_lut5_I1_O)        0.332     1.412 r  driver0/hvsync0/counterY[9]_i_1/O
                         net (fo=21, routed)          0.992     2.404    driver0/hvsync0/sel
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.596    23.575    driver0/hvsync0/CLK
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[3]/C
                         clock pessimism              0.560    24.135    
                         clock uncertainty           -0.087    24.048    
    SLICE_X88Y143        FDRE (Setup_fdre_C_CE)      -0.169    23.879    driver0/hvsync0/counterY_reg[3]
  -------------------------------------------------------------------
                         required time                         23.879    
                         arrival time                          -2.404    
  -------------------------------------------------------------------
                         slack                                 21.475    

Slack (MET) :             21.538ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterY_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (vgaClk_vga_pixel_clock rise@25.000ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        3.132ns  (logic 1.133ns (36.180%)  route 1.999ns (63.820%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 23.575 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.713    -0.827    driver0/hvsync0/CLK
    SLICE_X84Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.478    -0.349 r  driver0/hvsync0/counterX_reg[10]/Q
                         net (fo=4, routed)           0.841     0.492    driver0/hvsync0/counterX_reg_n_0_[10]
    SLICE_X83Y141        LUT4 (Prop_lut4_I1_O)        0.323     0.815 r  driver0/hvsync0/counterY[9]_i_4/O
                         net (fo=1, routed)           0.266     1.080    driver0/hvsync0/counterY[9]_i_4_n_0
    SLICE_X83Y141        LUT5 (Prop_lut5_I1_O)        0.332     1.412 r  driver0/hvsync0/counterY[9]_i_1/O
                         net (fo=21, routed)          0.892     2.305    driver0/hvsync0/sel
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.596    23.575    driver0/hvsync0/CLK
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[4]/C
                         clock pessimism              0.560    24.135    
                         clock uncertainty           -0.087    24.048    
    SLICE_X87Y143        FDRE (Setup_fdre_C_CE)      -0.205    23.843    driver0/hvsync0/counterY_reg[4]
  -------------------------------------------------------------------
                         required time                         23.843    
                         arrival time                          -2.305    
  -------------------------------------------------------------------
                         slack                                 21.538    

Slack (MET) :             21.538ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterY_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (vgaClk_vga_pixel_clock rise@25.000ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        3.132ns  (logic 1.133ns (36.180%)  route 1.999ns (63.820%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 23.575 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.713    -0.827    driver0/hvsync0/CLK
    SLICE_X84Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.478    -0.349 r  driver0/hvsync0/counterX_reg[10]/Q
                         net (fo=4, routed)           0.841     0.492    driver0/hvsync0/counterX_reg_n_0_[10]
    SLICE_X83Y141        LUT4 (Prop_lut4_I1_O)        0.323     0.815 r  driver0/hvsync0/counterY[9]_i_4/O
                         net (fo=1, routed)           0.266     1.080    driver0/hvsync0/counterY[9]_i_4_n_0
    SLICE_X83Y141        LUT5 (Prop_lut5_I1_O)        0.332     1.412 r  driver0/hvsync0/counterY[9]_i_1/O
                         net (fo=21, routed)          0.892     2.305    driver0/hvsync0/sel
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.596    23.575    driver0/hvsync0/CLK
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[5]/C
                         clock pessimism              0.560    24.135    
                         clock uncertainty           -0.087    24.048    
    SLICE_X87Y143        FDRE (Setup_fdre_C_CE)      -0.205    23.843    driver0/hvsync0/counterY_reg[5]
  -------------------------------------------------------------------
                         required time                         23.843    
                         arrival time                          -2.305    
  -------------------------------------------------------------------
                         slack                                 21.538    

Slack (MET) :             21.538ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterY_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (vgaClk_vga_pixel_clock rise@25.000ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        3.132ns  (logic 1.133ns (36.180%)  route 1.999ns (63.820%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 23.575 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.713    -0.827    driver0/hvsync0/CLK
    SLICE_X84Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.478    -0.349 r  driver0/hvsync0/counterX_reg[10]/Q
                         net (fo=4, routed)           0.841     0.492    driver0/hvsync0/counterX_reg_n_0_[10]
    SLICE_X83Y141        LUT4 (Prop_lut4_I1_O)        0.323     0.815 r  driver0/hvsync0/counterY[9]_i_4/O
                         net (fo=1, routed)           0.266     1.080    driver0/hvsync0/counterY[9]_i_4_n_0
    SLICE_X83Y141        LUT5 (Prop_lut5_I1_O)        0.332     1.412 r  driver0/hvsync0/counterY[9]_i_1/O
                         net (fo=21, routed)          0.892     2.305    driver0/hvsync0/sel
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.596    23.575    driver0/hvsync0/CLK
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[6]/C
                         clock pessimism              0.560    24.135    
                         clock uncertainty           -0.087    24.048    
    SLICE_X87Y143        FDRE (Setup_fdre_C_CE)      -0.205    23.843    driver0/hvsync0/counterY_reg[6]
  -------------------------------------------------------------------
                         required time                         23.843    
                         arrival time                          -2.305    
  -------------------------------------------------------------------
                         slack                                 21.538    

Slack (MET) :             21.588ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterY_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (vgaClk_vga_pixel_clock rise@25.000ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        3.082ns  (logic 1.133ns (36.759%)  route 1.949ns (63.241%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 23.575 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.713    -0.827    driver0/hvsync0/CLK
    SLICE_X84Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.478    -0.349 r  driver0/hvsync0/counterX_reg[10]/Q
                         net (fo=4, routed)           0.841     0.492    driver0/hvsync0/counterX_reg_n_0_[10]
    SLICE_X83Y141        LUT4 (Prop_lut4_I1_O)        0.323     0.815 r  driver0/hvsync0/counterY[9]_i_4/O
                         net (fo=1, routed)           0.266     1.080    driver0/hvsync0/counterY[9]_i_4_n_0
    SLICE_X83Y141        LUT5 (Prop_lut5_I1_O)        0.332     1.412 r  driver0/hvsync0/counterY[9]_i_1/O
                         net (fo=21, routed)          0.843     2.255    driver0/hvsync0/sel
    SLICE_X86Y144        FDRE                                         r  driver0/hvsync0/counterY_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.596    23.575    driver0/hvsync0/CLK
    SLICE_X86Y144        FDRE                                         r  driver0/hvsync0/counterY_reg[7]/C
                         clock pessimism              0.560    24.135    
                         clock uncertainty           -0.087    24.048    
    SLICE_X86Y144        FDRE (Setup_fdre_C_CE)      -0.205    23.843    driver0/hvsync0/counterY_reg[7]
  -------------------------------------------------------------------
                         required time                         23.843    
                         arrival time                          -2.255    
  -------------------------------------------------------------------
                         slack                                 21.588    

Slack (MET) :             21.588ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterY_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (vgaClk_vga_pixel_clock rise@25.000ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        3.082ns  (logic 1.133ns (36.759%)  route 1.949ns (63.241%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 23.575 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.713    -0.827    driver0/hvsync0/CLK
    SLICE_X84Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.478    -0.349 r  driver0/hvsync0/counterX_reg[10]/Q
                         net (fo=4, routed)           0.841     0.492    driver0/hvsync0/counterX_reg_n_0_[10]
    SLICE_X83Y141        LUT4 (Prop_lut4_I1_O)        0.323     0.815 r  driver0/hvsync0/counterY[9]_i_4/O
                         net (fo=1, routed)           0.266     1.080    driver0/hvsync0/counterY[9]_i_4_n_0
    SLICE_X83Y141        LUT5 (Prop_lut5_I1_O)        0.332     1.412 r  driver0/hvsync0/counterY[9]_i_1/O
                         net (fo=21, routed)          0.843     2.255    driver0/hvsync0/sel
    SLICE_X86Y144        FDRE                                         r  driver0/hvsync0/counterY_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.596    23.575    driver0/hvsync0/CLK
    SLICE_X86Y144        FDRE                                         r  driver0/hvsync0/counterY_reg[8]/C
                         clock pessimism              0.560    24.135    
                         clock uncertainty           -0.087    24.048    
    SLICE_X86Y144        FDRE (Setup_fdre_C_CE)      -0.205    23.843    driver0/hvsync0/counterY_reg[8]
  -------------------------------------------------------------------
                         required time                         23.843    
                         arrival time                          -2.255    
  -------------------------------------------------------------------
                         slack                                 21.588    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterY_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterY_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock rise@0.000ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.300%)  route 0.144ns (43.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.601    -0.563    driver0/hvsync0/CLK
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  driver0/hvsync0/counterY_reg[6]/Q
                         net (fo=8, routed)           0.144    -0.278    driver0/hvsync0/counterY_reg_n_0_[6]
    SLICE_X86Y143        LUT6 (Prop_lut6_I1_O)        0.045    -0.233 r  driver0/hvsync0/counterY[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.233    driver0/hvsync0/p_0_in__0[9]
    SLICE_X86Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.872    -0.800    driver0/hvsync0/CLK
    SLICE_X86Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[9]/C
                         clock pessimism              0.250    -0.550    
    SLICE_X86Y143        FDRE (Hold_fdre_C_D)         0.091    -0.459    driver0/hvsync0/counterY_reg[9]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterX_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock rise@0.000ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.605%)  route 0.099ns (30.395%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.599    -0.565    driver0/hvsync0/CLK
    SLICE_X83Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y142        FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  driver0/hvsync0/counterX_reg[8]/Q
                         net (fo=7, routed)           0.099    -0.338    driver0/hvsync0/counterX[8]
    SLICE_X83Y142        LUT6 (Prop_lut6_I0_O)        0.099    -0.239 r  driver0/hvsync0/counterX[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    driver0/hvsync0/p_0_in[9]
    SLICE_X83Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.871    -0.802    driver0/hvsync0/CLK
    SLICE_X83Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[9]/C
                         clock pessimism              0.237    -0.565    
    SLICE_X83Y142        FDRE (Hold_fdre_C_D)         0.092    -0.473    driver0/hvsync0/counterX_reg[9]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterY_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterY_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock rise@0.000ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.637%)  route 0.099ns (30.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.601    -0.563    driver0/hvsync0/CLK
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y143        FDRE (Prop_fdre_C_Q)         0.128    -0.435 r  driver0/hvsync0/counterY_reg[5]/Q
                         net (fo=7, routed)           0.099    -0.336    driver0/hvsync0/counterY_reg_n_0_[5]
    SLICE_X87Y143        LUT6 (Prop_lut6_I0_O)        0.099    -0.237 r  driver0/hvsync0/counterY[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    driver0/hvsync0/p_0_in__0[6]
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.872    -0.800    driver0/hvsync0/CLK
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[6]/C
                         clock pessimism              0.237    -0.563    
    SLICE_X87Y143        FDRE (Hold_fdre_C_D)         0.091    -0.472    driver0/hvsync0/counterY_reg[6]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterY_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock rise@0.000ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.957%)  route 0.140ns (40.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.601    -0.563    driver0/hvsync0/CLK
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y143        FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  driver0/hvsync0/counterY_reg[2]/Q
                         net (fo=8, routed)           0.140    -0.260    driver0/hvsync0/counterY_reg_n_0_[2]
    SLICE_X87Y143        LUT6 (Prop_lut6_I1_O)        0.045    -0.215 r  driver0/hvsync0/counterY[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    driver0/hvsync0/p_0_in__0[4]
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.872    -0.800    driver0/hvsync0/CLK
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[4]/C
                         clock pessimism              0.253    -0.547    
    SLICE_X87Y143        FDRE (Hold_fdre_C_D)         0.092    -0.455    driver0/hvsync0/counterY_reg[4]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterY_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/vsInv_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock rise@0.000ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.384%)  route 0.169ns (47.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.601    -0.563    driver0/hvsync0/CLK
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  driver0/hvsync0/counterY_reg[6]/Q
                         net (fo=8, routed)           0.169    -0.253    driver0/hvsync0/counterY_reg_n_0_[6]
    SLICE_X86Y142        LUT6 (Prop_lut6_I4_O)        0.045    -0.208 r  driver0/hvsync0/vsInv_inv_i_1/O
                         net (fo=1, routed)           0.000    -0.208    driver0/hvsync0/vsInv0
    SLICE_X86Y142        FDRE                                         r  driver0/hvsync0/vsInv_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.871    -0.801    driver0/hvsync0/CLK
    SLICE_X86Y142        FDRE                                         r  driver0/hvsync0/vsInv_reg_inv/C
                         clock pessimism              0.253    -0.548    
    SLICE_X86Y142        FDRE (Hold_fdre_C_D)         0.092    -0.456    driver0/hvsync0/vsInv_reg_inv
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterX_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock rise@0.000ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.462%)  route 0.156ns (45.538%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.599    -0.565    driver0/hvsync0/CLK
    SLICE_X82Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  driver0/hvsync0/counterX_reg[4]/Q
                         net (fo=5, routed)           0.156    -0.269    driver0/hvsync0/counterX_reg_n_0_[4]
    SLICE_X82Y141        LUT6 (Prop_lut6_I5_O)        0.045    -0.224 r  driver0/hvsync0/counterX[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    driver0/hvsync0/p_0_in[4]
    SLICE_X82Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.871    -0.802    driver0/hvsync0/CLK
    SLICE_X82Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[4]/C
                         clock pessimism              0.237    -0.565    
    SLICE_X82Y141        FDRE (Hold_fdre_C_D)         0.092    -0.473    driver0/hvsync0/counterX_reg[4]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterX_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock rise@0.000ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.599    -0.565    driver0/hvsync0/CLK
    SLICE_X82Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  driver0/hvsync0/counterX_reg[2]/Q
                         net (fo=6, routed)           0.185    -0.239    driver0/hvsync0/counterX_reg_n_0_[2]
    SLICE_X82Y141        LUT5 (Prop_lut5_I3_O)        0.042    -0.197 r  driver0/hvsync0/counterX[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    driver0/hvsync0/p_0_in[3]
    SLICE_X82Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.871    -0.802    driver0/hvsync0/CLK
    SLICE_X82Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[3]/C
                         clock pessimism              0.237    -0.565    
    SLICE_X82Y141        FDRE (Hold_fdre_C_D)         0.107    -0.458    driver0/hvsync0/counterX_reg[3]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterX_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock rise@0.000ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.599    -0.565    driver0/hvsync0/CLK
    SLICE_X84Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.164    -0.401 f  driver0/hvsync0/counterX_reg[0]/Q
                         net (fo=8, routed)           0.175    -0.226    driver0/hvsync0/counterX_reg_n_0_[0]
    SLICE_X84Y141        LUT2 (Prop_lut2_I1_O)        0.045    -0.181 r  driver0/hvsync0/counterX[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    driver0/hvsync0/p_0_in[0]
    SLICE_X84Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.871    -0.802    driver0/hvsync0/CLK
    SLICE_X84Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[0]/C
                         clock pessimism              0.237    -0.565    
    SLICE_X84Y141        FDRE (Hold_fdre_C_D)         0.120    -0.445    driver0/hvsync0/counterX_reg[0]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterX_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock rise@0.000ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.183ns (48.868%)  route 0.191ns (51.132%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.599    -0.565    driver0/hvsync0/CLK
    SLICE_X83Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  driver0/hvsync0/counterX_reg[7]/Q
                         net (fo=8, routed)           0.191    -0.233    driver0/hvsync0/counterX[7]
    SLICE_X83Y142        LUT5 (Prop_lut5_I0_O)        0.042    -0.191 r  driver0/hvsync0/counterX[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    driver0/hvsync0/p_0_in[8]
    SLICE_X83Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.871    -0.802    driver0/hvsync0/CLK
    SLICE_X83Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[8]/C
                         clock pessimism              0.237    -0.565    
    SLICE_X83Y142        FDRE (Hold_fdre_C_D)         0.107    -0.458    driver0/hvsync0/counterX_reg[8]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterY_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterY_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock rise@0.000ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.601    -0.563    driver0/hvsync0/CLK
    SLICE_X86Y144        FDRE                                         r  driver0/hvsync0/counterY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y144        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  driver0/hvsync0/counterY_reg[7]/Q
                         net (fo=5, routed)           0.196    -0.226    driver0/hvsync0/counterY_reg_n_0_[7]
    SLICE_X86Y144        LUT5 (Prop_lut5_I2_O)        0.042    -0.184 r  driver0/hvsync0/counterY[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    driver0/hvsync0/p_0_in__0[8]
    SLICE_X86Y144        FDRE                                         r  driver0/hvsync0/counterY_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.872    -0.800    driver0/hvsync0/CLK
    SLICE_X86Y144        FDRE                                         r  driver0/hvsync0/counterY_reg[8]/C
                         clock pessimism              0.237    -0.563    
    SLICE_X86Y144        FDRE (Hold_fdre_C_D)         0.107    -0.456    driver0/hvsync0/counterY_reg[8]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.272    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vgaClk_vga_pixel_clock
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16   ip_clk_gen0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y2  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X84Y141    driver0/hvsync0/counterX_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X84Y141    driver0/hvsync0/counterX_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X82Y141    driver0/hvsync0/counterX_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X82Y141    driver0/hvsync0/counterX_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X82Y141    driver0/hvsync0/counterX_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X82Y141    driver0/hvsync0/counterX_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X84Y141    driver0/hvsync0/counterX_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X84Y141    driver0/hvsync0/counterX_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y2  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X84Y141    driver0/hvsync0/counterX_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X84Y141    driver0/hvsync0/counterX_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X82Y141    driver0/hvsync0/counterX_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X82Y141    driver0/hvsync0/counterX_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X82Y141    driver0/hvsync0/counterX_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X82Y141    driver0/hvsync0/counterX_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X84Y141    driver0/hvsync0/counterX_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X84Y141    driver0/hvsync0/counterX_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X83Y142    driver0/hvsync0/counterX_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X83Y142    driver0/hvsync0/counterX_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X88Y143    driver0/hvsync0/counterY_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X88Y143    driver0/hvsync0/counterY_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X88Y143    driver0/hvsync0/counterY_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X88Y143    driver0/hvsync0/counterY_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X87Y143    driver0/hvsync0/counterY_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X87Y143    driver0/hvsync0/counterY_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X87Y143    driver0/hvsync0/counterY_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X86Y144    driver0/hvsync0/counterY_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X86Y144    driver0/hvsync0/counterY_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X86Y143    driver0/hvsync0/counterY_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ip_clk_gen0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ip_clk_gen0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ip_clk_gen0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ip_clk_gen0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ip_clk_gen0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ip_clk_gen0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_vga_pixel_clock_1
  To Clock:  clkfbout_vga_pixel_clock_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_vga_pixel_clock_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ip_clk_gen0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   ip_clk_gen0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ip_clk_gen0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ip_clk_gen0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ip_clk_gen0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ip_clk_gen0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  vgaClk_vga_pixel_clock_1
  To Clock:  vgaClk_vga_pixel_clock_1

Setup :            0  Failing Endpoints,  Worst Slack       20.924ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.924ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (vgaClk_vga_pixel_clock_1 rise@25.000ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        3.720ns  (logic 0.858ns (23.065%)  route 2.862ns (76.935%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 23.575 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.716    -0.824    driver0/hvsync0/CLK
    SLICE_X86Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y143        FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  driver0/hvsync0/counterY_reg[9]/Q
                         net (fo=4, routed)           0.995     0.627    driver0/hvsync0/counterY_reg_n_0_[9]
    SLICE_X86Y143        LUT6 (Prop_lut6_I0_O)        0.124     0.751 r  driver0/hvsync0/counterY[9]_i_7/O
                         net (fo=1, routed)           0.433     1.184    driver0/hvsync0/counterY[9]_i_7_n_0
    SLICE_X86Y143        LUT5 (Prop_lut5_I4_O)        0.124     1.308 r  driver0/hvsync0/counterY[9]_i_6/O
                         net (fo=10, routed)          0.869     2.177    driver0/hvsync0/counterY[9]_i_6_n_0
    SLICE_X87Y143        LUT5 (Prop_lut5_I0_O)        0.154     2.331 r  driver0/hvsync0/counterY[5]_i_1/O
                         net (fo=1, routed)           0.565     2.896    driver0/hvsync0/p_0_in__0[5]
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.596    23.575    driver0/hvsync0/CLK
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[5]/C
                         clock pessimism              0.579    24.154    
                         clock uncertainty           -0.085    24.069    
    SLICE_X87Y143        FDRE (Setup_fdre_C_D)       -0.250    23.819    driver0/hvsync0/counterY_reg[5]
  -------------------------------------------------------------------
                         required time                         23.819    
                         arrival time                          -2.896    
  -------------------------------------------------------------------
                         slack                                 20.924    

Slack (MET) :             21.477ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterY_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (vgaClk_vga_pixel_clock_1 rise@25.000ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 1.133ns (35.064%)  route 2.098ns (64.936%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 23.575 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.713    -0.827    driver0/hvsync0/CLK
    SLICE_X84Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.478    -0.349 r  driver0/hvsync0/counterX_reg[10]/Q
                         net (fo=4, routed)           0.841     0.492    driver0/hvsync0/counterX_reg_n_0_[10]
    SLICE_X83Y141        LUT4 (Prop_lut4_I1_O)        0.323     0.815 r  driver0/hvsync0/counterY[9]_i_4/O
                         net (fo=1, routed)           0.266     1.080    driver0/hvsync0/counterY[9]_i_4_n_0
    SLICE_X83Y141        LUT5 (Prop_lut5_I1_O)        0.332     1.412 r  driver0/hvsync0/counterY[9]_i_1/O
                         net (fo=21, routed)          0.992     2.404    driver0/hvsync0/sel
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.596    23.575    driver0/hvsync0/CLK
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[0]/C
                         clock pessimism              0.560    24.135    
                         clock uncertainty           -0.085    24.050    
    SLICE_X88Y143        FDRE (Setup_fdre_C_CE)      -0.169    23.881    driver0/hvsync0/counterY_reg[0]
  -------------------------------------------------------------------
                         required time                         23.881    
                         arrival time                          -2.404    
  -------------------------------------------------------------------
                         slack                                 21.477    

Slack (MET) :             21.477ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterY_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (vgaClk_vga_pixel_clock_1 rise@25.000ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 1.133ns (35.064%)  route 2.098ns (64.936%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 23.575 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.713    -0.827    driver0/hvsync0/CLK
    SLICE_X84Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.478    -0.349 r  driver0/hvsync0/counterX_reg[10]/Q
                         net (fo=4, routed)           0.841     0.492    driver0/hvsync0/counterX_reg_n_0_[10]
    SLICE_X83Y141        LUT4 (Prop_lut4_I1_O)        0.323     0.815 r  driver0/hvsync0/counterY[9]_i_4/O
                         net (fo=1, routed)           0.266     1.080    driver0/hvsync0/counterY[9]_i_4_n_0
    SLICE_X83Y141        LUT5 (Prop_lut5_I1_O)        0.332     1.412 r  driver0/hvsync0/counterY[9]_i_1/O
                         net (fo=21, routed)          0.992     2.404    driver0/hvsync0/sel
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.596    23.575    driver0/hvsync0/CLK
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[1]/C
                         clock pessimism              0.560    24.135    
                         clock uncertainty           -0.085    24.050    
    SLICE_X88Y143        FDRE (Setup_fdre_C_CE)      -0.169    23.881    driver0/hvsync0/counterY_reg[1]
  -------------------------------------------------------------------
                         required time                         23.881    
                         arrival time                          -2.404    
  -------------------------------------------------------------------
                         slack                                 21.477    

Slack (MET) :             21.477ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterY_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (vgaClk_vga_pixel_clock_1 rise@25.000ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 1.133ns (35.064%)  route 2.098ns (64.936%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 23.575 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.713    -0.827    driver0/hvsync0/CLK
    SLICE_X84Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.478    -0.349 r  driver0/hvsync0/counterX_reg[10]/Q
                         net (fo=4, routed)           0.841     0.492    driver0/hvsync0/counterX_reg_n_0_[10]
    SLICE_X83Y141        LUT4 (Prop_lut4_I1_O)        0.323     0.815 r  driver0/hvsync0/counterY[9]_i_4/O
                         net (fo=1, routed)           0.266     1.080    driver0/hvsync0/counterY[9]_i_4_n_0
    SLICE_X83Y141        LUT5 (Prop_lut5_I1_O)        0.332     1.412 r  driver0/hvsync0/counterY[9]_i_1/O
                         net (fo=21, routed)          0.992     2.404    driver0/hvsync0/sel
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.596    23.575    driver0/hvsync0/CLK
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[2]/C
                         clock pessimism              0.560    24.135    
                         clock uncertainty           -0.085    24.050    
    SLICE_X88Y143        FDRE (Setup_fdre_C_CE)      -0.169    23.881    driver0/hvsync0/counterY_reg[2]
  -------------------------------------------------------------------
                         required time                         23.881    
                         arrival time                          -2.404    
  -------------------------------------------------------------------
                         slack                                 21.477    

Slack (MET) :             21.477ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterY_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (vgaClk_vga_pixel_clock_1 rise@25.000ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 1.133ns (35.064%)  route 2.098ns (64.936%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 23.575 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.713    -0.827    driver0/hvsync0/CLK
    SLICE_X84Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.478    -0.349 r  driver0/hvsync0/counterX_reg[10]/Q
                         net (fo=4, routed)           0.841     0.492    driver0/hvsync0/counterX_reg_n_0_[10]
    SLICE_X83Y141        LUT4 (Prop_lut4_I1_O)        0.323     0.815 r  driver0/hvsync0/counterY[9]_i_4/O
                         net (fo=1, routed)           0.266     1.080    driver0/hvsync0/counterY[9]_i_4_n_0
    SLICE_X83Y141        LUT5 (Prop_lut5_I1_O)        0.332     1.412 r  driver0/hvsync0/counterY[9]_i_1/O
                         net (fo=21, routed)          0.992     2.404    driver0/hvsync0/sel
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.596    23.575    driver0/hvsync0/CLK
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[3]/C
                         clock pessimism              0.560    24.135    
                         clock uncertainty           -0.085    24.050    
    SLICE_X88Y143        FDRE (Setup_fdre_C_CE)      -0.169    23.881    driver0/hvsync0/counterY_reg[3]
  -------------------------------------------------------------------
                         required time                         23.881    
                         arrival time                          -2.404    
  -------------------------------------------------------------------
                         slack                                 21.477    

Slack (MET) :             21.541ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterY_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (vgaClk_vga_pixel_clock_1 rise@25.000ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        3.132ns  (logic 1.133ns (36.180%)  route 1.999ns (63.820%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 23.575 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.713    -0.827    driver0/hvsync0/CLK
    SLICE_X84Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.478    -0.349 r  driver0/hvsync0/counterX_reg[10]/Q
                         net (fo=4, routed)           0.841     0.492    driver0/hvsync0/counterX_reg_n_0_[10]
    SLICE_X83Y141        LUT4 (Prop_lut4_I1_O)        0.323     0.815 r  driver0/hvsync0/counterY[9]_i_4/O
                         net (fo=1, routed)           0.266     1.080    driver0/hvsync0/counterY[9]_i_4_n_0
    SLICE_X83Y141        LUT5 (Prop_lut5_I1_O)        0.332     1.412 r  driver0/hvsync0/counterY[9]_i_1/O
                         net (fo=21, routed)          0.892     2.305    driver0/hvsync0/sel
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.596    23.575    driver0/hvsync0/CLK
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[4]/C
                         clock pessimism              0.560    24.135    
                         clock uncertainty           -0.085    24.050    
    SLICE_X87Y143        FDRE (Setup_fdre_C_CE)      -0.205    23.845    driver0/hvsync0/counterY_reg[4]
  -------------------------------------------------------------------
                         required time                         23.845    
                         arrival time                          -2.305    
  -------------------------------------------------------------------
                         slack                                 21.541    

Slack (MET) :             21.541ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterY_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (vgaClk_vga_pixel_clock_1 rise@25.000ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        3.132ns  (logic 1.133ns (36.180%)  route 1.999ns (63.820%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 23.575 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.713    -0.827    driver0/hvsync0/CLK
    SLICE_X84Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.478    -0.349 r  driver0/hvsync0/counterX_reg[10]/Q
                         net (fo=4, routed)           0.841     0.492    driver0/hvsync0/counterX_reg_n_0_[10]
    SLICE_X83Y141        LUT4 (Prop_lut4_I1_O)        0.323     0.815 r  driver0/hvsync0/counterY[9]_i_4/O
                         net (fo=1, routed)           0.266     1.080    driver0/hvsync0/counterY[9]_i_4_n_0
    SLICE_X83Y141        LUT5 (Prop_lut5_I1_O)        0.332     1.412 r  driver0/hvsync0/counterY[9]_i_1/O
                         net (fo=21, routed)          0.892     2.305    driver0/hvsync0/sel
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.596    23.575    driver0/hvsync0/CLK
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[5]/C
                         clock pessimism              0.560    24.135    
                         clock uncertainty           -0.085    24.050    
    SLICE_X87Y143        FDRE (Setup_fdre_C_CE)      -0.205    23.845    driver0/hvsync0/counterY_reg[5]
  -------------------------------------------------------------------
                         required time                         23.845    
                         arrival time                          -2.305    
  -------------------------------------------------------------------
                         slack                                 21.541    

Slack (MET) :             21.541ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterY_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (vgaClk_vga_pixel_clock_1 rise@25.000ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        3.132ns  (logic 1.133ns (36.180%)  route 1.999ns (63.820%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 23.575 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.713    -0.827    driver0/hvsync0/CLK
    SLICE_X84Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.478    -0.349 r  driver0/hvsync0/counterX_reg[10]/Q
                         net (fo=4, routed)           0.841     0.492    driver0/hvsync0/counterX_reg_n_0_[10]
    SLICE_X83Y141        LUT4 (Prop_lut4_I1_O)        0.323     0.815 r  driver0/hvsync0/counterY[9]_i_4/O
                         net (fo=1, routed)           0.266     1.080    driver0/hvsync0/counterY[9]_i_4_n_0
    SLICE_X83Y141        LUT5 (Prop_lut5_I1_O)        0.332     1.412 r  driver0/hvsync0/counterY[9]_i_1/O
                         net (fo=21, routed)          0.892     2.305    driver0/hvsync0/sel
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.596    23.575    driver0/hvsync0/CLK
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[6]/C
                         clock pessimism              0.560    24.135    
                         clock uncertainty           -0.085    24.050    
    SLICE_X87Y143        FDRE (Setup_fdre_C_CE)      -0.205    23.845    driver0/hvsync0/counterY_reg[6]
  -------------------------------------------------------------------
                         required time                         23.845    
                         arrival time                          -2.305    
  -------------------------------------------------------------------
                         slack                                 21.541    

Slack (MET) :             21.590ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterY_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (vgaClk_vga_pixel_clock_1 rise@25.000ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        3.082ns  (logic 1.133ns (36.759%)  route 1.949ns (63.241%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 23.575 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.713    -0.827    driver0/hvsync0/CLK
    SLICE_X84Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.478    -0.349 r  driver0/hvsync0/counterX_reg[10]/Q
                         net (fo=4, routed)           0.841     0.492    driver0/hvsync0/counterX_reg_n_0_[10]
    SLICE_X83Y141        LUT4 (Prop_lut4_I1_O)        0.323     0.815 r  driver0/hvsync0/counterY[9]_i_4/O
                         net (fo=1, routed)           0.266     1.080    driver0/hvsync0/counterY[9]_i_4_n_0
    SLICE_X83Y141        LUT5 (Prop_lut5_I1_O)        0.332     1.412 r  driver0/hvsync0/counterY[9]_i_1/O
                         net (fo=21, routed)          0.843     2.255    driver0/hvsync0/sel
    SLICE_X86Y144        FDRE                                         r  driver0/hvsync0/counterY_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.596    23.575    driver0/hvsync0/CLK
    SLICE_X86Y144        FDRE                                         r  driver0/hvsync0/counterY_reg[7]/C
                         clock pessimism              0.560    24.135    
                         clock uncertainty           -0.085    24.050    
    SLICE_X86Y144        FDRE (Setup_fdre_C_CE)      -0.205    23.845    driver0/hvsync0/counterY_reg[7]
  -------------------------------------------------------------------
                         required time                         23.845    
                         arrival time                          -2.255    
  -------------------------------------------------------------------
                         slack                                 21.590    

Slack (MET) :             21.590ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterY_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (vgaClk_vga_pixel_clock_1 rise@25.000ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        3.082ns  (logic 1.133ns (36.759%)  route 1.949ns (63.241%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 23.575 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.713    -0.827    driver0/hvsync0/CLK
    SLICE_X84Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.478    -0.349 r  driver0/hvsync0/counterX_reg[10]/Q
                         net (fo=4, routed)           0.841     0.492    driver0/hvsync0/counterX_reg_n_0_[10]
    SLICE_X83Y141        LUT4 (Prop_lut4_I1_O)        0.323     0.815 r  driver0/hvsync0/counterY[9]_i_4/O
                         net (fo=1, routed)           0.266     1.080    driver0/hvsync0/counterY[9]_i_4_n_0
    SLICE_X83Y141        LUT5 (Prop_lut5_I1_O)        0.332     1.412 r  driver0/hvsync0/counterY[9]_i_1/O
                         net (fo=21, routed)          0.843     2.255    driver0/hvsync0/sel
    SLICE_X86Y144        FDRE                                         r  driver0/hvsync0/counterY_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.596    23.575    driver0/hvsync0/CLK
    SLICE_X86Y144        FDRE                                         r  driver0/hvsync0/counterY_reg[8]/C
                         clock pessimism              0.560    24.135    
                         clock uncertainty           -0.085    24.050    
    SLICE_X86Y144        FDRE (Setup_fdre_C_CE)      -0.205    23.845    driver0/hvsync0/counterY_reg[8]
  -------------------------------------------------------------------
                         required time                         23.845    
                         arrival time                          -2.255    
  -------------------------------------------------------------------
                         slack                                 21.590    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterY_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterY_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock_1 rise@0.000ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.300%)  route 0.144ns (43.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.601    -0.563    driver0/hvsync0/CLK
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  driver0/hvsync0/counterY_reg[6]/Q
                         net (fo=8, routed)           0.144    -0.278    driver0/hvsync0/counterY_reg_n_0_[6]
    SLICE_X86Y143        LUT6 (Prop_lut6_I1_O)        0.045    -0.233 r  driver0/hvsync0/counterY[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.233    driver0/hvsync0/p_0_in__0[9]
    SLICE_X86Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.872    -0.800    driver0/hvsync0/CLK
    SLICE_X86Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[9]/C
                         clock pessimism              0.250    -0.550    
    SLICE_X86Y143        FDRE (Hold_fdre_C_D)         0.091    -0.459    driver0/hvsync0/counterY_reg[9]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterX_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock_1 rise@0.000ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.605%)  route 0.099ns (30.395%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.599    -0.565    driver0/hvsync0/CLK
    SLICE_X83Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y142        FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  driver0/hvsync0/counterX_reg[8]/Q
                         net (fo=7, routed)           0.099    -0.338    driver0/hvsync0/counterX[8]
    SLICE_X83Y142        LUT6 (Prop_lut6_I0_O)        0.099    -0.239 r  driver0/hvsync0/counterX[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    driver0/hvsync0/p_0_in[9]
    SLICE_X83Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.871    -0.802    driver0/hvsync0/CLK
    SLICE_X83Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[9]/C
                         clock pessimism              0.237    -0.565    
    SLICE_X83Y142        FDRE (Hold_fdre_C_D)         0.092    -0.473    driver0/hvsync0/counterX_reg[9]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterY_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterY_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock_1 rise@0.000ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.637%)  route 0.099ns (30.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.601    -0.563    driver0/hvsync0/CLK
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y143        FDRE (Prop_fdre_C_Q)         0.128    -0.435 r  driver0/hvsync0/counterY_reg[5]/Q
                         net (fo=7, routed)           0.099    -0.336    driver0/hvsync0/counterY_reg_n_0_[5]
    SLICE_X87Y143        LUT6 (Prop_lut6_I0_O)        0.099    -0.237 r  driver0/hvsync0/counterY[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    driver0/hvsync0/p_0_in__0[6]
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.872    -0.800    driver0/hvsync0/CLK
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[6]/C
                         clock pessimism              0.237    -0.563    
    SLICE_X87Y143        FDRE (Hold_fdre_C_D)         0.091    -0.472    driver0/hvsync0/counterY_reg[6]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterY_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock_1 rise@0.000ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.957%)  route 0.140ns (40.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.601    -0.563    driver0/hvsync0/CLK
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y143        FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  driver0/hvsync0/counterY_reg[2]/Q
                         net (fo=8, routed)           0.140    -0.260    driver0/hvsync0/counterY_reg_n_0_[2]
    SLICE_X87Y143        LUT6 (Prop_lut6_I1_O)        0.045    -0.215 r  driver0/hvsync0/counterY[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    driver0/hvsync0/p_0_in__0[4]
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.872    -0.800    driver0/hvsync0/CLK
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[4]/C
                         clock pessimism              0.253    -0.547    
    SLICE_X87Y143        FDRE (Hold_fdre_C_D)         0.092    -0.455    driver0/hvsync0/counterY_reg[4]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterY_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/vsInv_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock_1 rise@0.000ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.384%)  route 0.169ns (47.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.601    -0.563    driver0/hvsync0/CLK
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  driver0/hvsync0/counterY_reg[6]/Q
                         net (fo=8, routed)           0.169    -0.253    driver0/hvsync0/counterY_reg_n_0_[6]
    SLICE_X86Y142        LUT6 (Prop_lut6_I4_O)        0.045    -0.208 r  driver0/hvsync0/vsInv_inv_i_1/O
                         net (fo=1, routed)           0.000    -0.208    driver0/hvsync0/vsInv0
    SLICE_X86Y142        FDRE                                         r  driver0/hvsync0/vsInv_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.871    -0.801    driver0/hvsync0/CLK
    SLICE_X86Y142        FDRE                                         r  driver0/hvsync0/vsInv_reg_inv/C
                         clock pessimism              0.253    -0.548    
    SLICE_X86Y142        FDRE (Hold_fdre_C_D)         0.092    -0.456    driver0/hvsync0/vsInv_reg_inv
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterX_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock_1 rise@0.000ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.462%)  route 0.156ns (45.538%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.599    -0.565    driver0/hvsync0/CLK
    SLICE_X82Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  driver0/hvsync0/counterX_reg[4]/Q
                         net (fo=5, routed)           0.156    -0.269    driver0/hvsync0/counterX_reg_n_0_[4]
    SLICE_X82Y141        LUT6 (Prop_lut6_I5_O)        0.045    -0.224 r  driver0/hvsync0/counterX[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    driver0/hvsync0/p_0_in[4]
    SLICE_X82Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.871    -0.802    driver0/hvsync0/CLK
    SLICE_X82Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[4]/C
                         clock pessimism              0.237    -0.565    
    SLICE_X82Y141        FDRE (Hold_fdre_C_D)         0.092    -0.473    driver0/hvsync0/counterX_reg[4]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterX_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock_1 rise@0.000ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.599    -0.565    driver0/hvsync0/CLK
    SLICE_X82Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  driver0/hvsync0/counterX_reg[2]/Q
                         net (fo=6, routed)           0.185    -0.239    driver0/hvsync0/counterX_reg_n_0_[2]
    SLICE_X82Y141        LUT5 (Prop_lut5_I3_O)        0.042    -0.197 r  driver0/hvsync0/counterX[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    driver0/hvsync0/p_0_in[3]
    SLICE_X82Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.871    -0.802    driver0/hvsync0/CLK
    SLICE_X82Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[3]/C
                         clock pessimism              0.237    -0.565    
    SLICE_X82Y141        FDRE (Hold_fdre_C_D)         0.107    -0.458    driver0/hvsync0/counterX_reg[3]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterX_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock_1 rise@0.000ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.599    -0.565    driver0/hvsync0/CLK
    SLICE_X84Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.164    -0.401 f  driver0/hvsync0/counterX_reg[0]/Q
                         net (fo=8, routed)           0.175    -0.226    driver0/hvsync0/counterX_reg_n_0_[0]
    SLICE_X84Y141        LUT2 (Prop_lut2_I1_O)        0.045    -0.181 r  driver0/hvsync0/counterX[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    driver0/hvsync0/p_0_in[0]
    SLICE_X84Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.871    -0.802    driver0/hvsync0/CLK
    SLICE_X84Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[0]/C
                         clock pessimism              0.237    -0.565    
    SLICE_X84Y141        FDRE (Hold_fdre_C_D)         0.120    -0.445    driver0/hvsync0/counterX_reg[0]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterX_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock_1 rise@0.000ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.183ns (48.868%)  route 0.191ns (51.132%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.599    -0.565    driver0/hvsync0/CLK
    SLICE_X83Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  driver0/hvsync0/counterX_reg[7]/Q
                         net (fo=8, routed)           0.191    -0.233    driver0/hvsync0/counterX[7]
    SLICE_X83Y142        LUT5 (Prop_lut5_I0_O)        0.042    -0.191 r  driver0/hvsync0/counterX[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    driver0/hvsync0/p_0_in[8]
    SLICE_X83Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.871    -0.802    driver0/hvsync0/CLK
    SLICE_X83Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[8]/C
                         clock pessimism              0.237    -0.565    
    SLICE_X83Y142        FDRE (Hold_fdre_C_D)         0.107    -0.458    driver0/hvsync0/counterX_reg[8]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterY_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterY_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock_1 rise@0.000ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.601    -0.563    driver0/hvsync0/CLK
    SLICE_X86Y144        FDRE                                         r  driver0/hvsync0/counterY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y144        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  driver0/hvsync0/counterY_reg[7]/Q
                         net (fo=5, routed)           0.196    -0.226    driver0/hvsync0/counterY_reg_n_0_[7]
    SLICE_X86Y144        LUT5 (Prop_lut5_I2_O)        0.042    -0.184 r  driver0/hvsync0/counterY[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    driver0/hvsync0/p_0_in__0[8]
    SLICE_X86Y144        FDRE                                         r  driver0/hvsync0/counterY_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.872    -0.800    driver0/hvsync0/CLK
    SLICE_X86Y144        FDRE                                         r  driver0/hvsync0/counterY_reg[8]/C
                         clock pessimism              0.237    -0.563    
    SLICE_X86Y144        FDRE (Hold_fdre_C_D)         0.107    -0.456    driver0/hvsync0/counterY_reg[8]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.272    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vgaClk_vga_pixel_clock_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16   ip_clk_gen0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y2  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X84Y141    driver0/hvsync0/counterX_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X84Y141    driver0/hvsync0/counterX_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X82Y141    driver0/hvsync0/counterX_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X82Y141    driver0/hvsync0/counterX_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X82Y141    driver0/hvsync0/counterX_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X82Y141    driver0/hvsync0/counterX_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X84Y141    driver0/hvsync0/counterX_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X84Y141    driver0/hvsync0/counterX_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y2  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X84Y141    driver0/hvsync0/counterX_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X84Y141    driver0/hvsync0/counterX_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X82Y141    driver0/hvsync0/counterX_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X82Y141    driver0/hvsync0/counterX_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X82Y141    driver0/hvsync0/counterX_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X82Y141    driver0/hvsync0/counterX_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X84Y141    driver0/hvsync0/counterX_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X84Y141    driver0/hvsync0/counterX_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X83Y142    driver0/hvsync0/counterX_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X83Y142    driver0/hvsync0/counterX_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X88Y143    driver0/hvsync0/counterY_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X88Y143    driver0/hvsync0/counterY_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X88Y143    driver0/hvsync0/counterY_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X88Y143    driver0/hvsync0/counterY_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X87Y143    driver0/hvsync0/counterY_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X87Y143    driver0/hvsync0/counterY_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X87Y143    driver0/hvsync0/counterY_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X86Y144    driver0/hvsync0/counterY_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X86Y144    driver0/hvsync0/counterY_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X86Y143    driver0/hvsync0/counterY_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  vgaClk_vga_pixel_clock_1
  To Clock:  vgaClk_vga_pixel_clock

Setup :            0  Failing Endpoints,  Worst Slack       20.921ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.921ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (vgaClk_vga_pixel_clock rise@25.000ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        3.720ns  (logic 0.858ns (23.065%)  route 2.862ns (76.935%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 23.575 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.716    -0.824    driver0/hvsync0/CLK
    SLICE_X86Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y143        FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  driver0/hvsync0/counterY_reg[9]/Q
                         net (fo=4, routed)           0.995     0.627    driver0/hvsync0/counterY_reg_n_0_[9]
    SLICE_X86Y143        LUT6 (Prop_lut6_I0_O)        0.124     0.751 r  driver0/hvsync0/counterY[9]_i_7/O
                         net (fo=1, routed)           0.433     1.184    driver0/hvsync0/counterY[9]_i_7_n_0
    SLICE_X86Y143        LUT5 (Prop_lut5_I4_O)        0.124     1.308 r  driver0/hvsync0/counterY[9]_i_6/O
                         net (fo=10, routed)          0.869     2.177    driver0/hvsync0/counterY[9]_i_6_n_0
    SLICE_X87Y143        LUT5 (Prop_lut5_I0_O)        0.154     2.331 r  driver0/hvsync0/counterY[5]_i_1/O
                         net (fo=1, routed)           0.565     2.896    driver0/hvsync0/p_0_in__0[5]
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.596    23.575    driver0/hvsync0/CLK
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[5]/C
                         clock pessimism              0.579    24.154    
                         clock uncertainty           -0.087    24.067    
    SLICE_X87Y143        FDRE (Setup_fdre_C_D)       -0.250    23.817    driver0/hvsync0/counterY_reg[5]
  -------------------------------------------------------------------
                         required time                         23.817    
                         arrival time                          -2.896    
  -------------------------------------------------------------------
                         slack                                 20.921    

Slack (MET) :             21.475ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterY_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (vgaClk_vga_pixel_clock rise@25.000ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 1.133ns (35.064%)  route 2.098ns (64.936%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 23.575 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.713    -0.827    driver0/hvsync0/CLK
    SLICE_X84Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.478    -0.349 r  driver0/hvsync0/counterX_reg[10]/Q
                         net (fo=4, routed)           0.841     0.492    driver0/hvsync0/counterX_reg_n_0_[10]
    SLICE_X83Y141        LUT4 (Prop_lut4_I1_O)        0.323     0.815 r  driver0/hvsync0/counterY[9]_i_4/O
                         net (fo=1, routed)           0.266     1.080    driver0/hvsync0/counterY[9]_i_4_n_0
    SLICE_X83Y141        LUT5 (Prop_lut5_I1_O)        0.332     1.412 r  driver0/hvsync0/counterY[9]_i_1/O
                         net (fo=21, routed)          0.992     2.404    driver0/hvsync0/sel
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.596    23.575    driver0/hvsync0/CLK
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[0]/C
                         clock pessimism              0.560    24.135    
                         clock uncertainty           -0.087    24.048    
    SLICE_X88Y143        FDRE (Setup_fdre_C_CE)      -0.169    23.879    driver0/hvsync0/counterY_reg[0]
  -------------------------------------------------------------------
                         required time                         23.879    
                         arrival time                          -2.404    
  -------------------------------------------------------------------
                         slack                                 21.475    

Slack (MET) :             21.475ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterY_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (vgaClk_vga_pixel_clock rise@25.000ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 1.133ns (35.064%)  route 2.098ns (64.936%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 23.575 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.713    -0.827    driver0/hvsync0/CLK
    SLICE_X84Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.478    -0.349 r  driver0/hvsync0/counterX_reg[10]/Q
                         net (fo=4, routed)           0.841     0.492    driver0/hvsync0/counterX_reg_n_0_[10]
    SLICE_X83Y141        LUT4 (Prop_lut4_I1_O)        0.323     0.815 r  driver0/hvsync0/counterY[9]_i_4/O
                         net (fo=1, routed)           0.266     1.080    driver0/hvsync0/counterY[9]_i_4_n_0
    SLICE_X83Y141        LUT5 (Prop_lut5_I1_O)        0.332     1.412 r  driver0/hvsync0/counterY[9]_i_1/O
                         net (fo=21, routed)          0.992     2.404    driver0/hvsync0/sel
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.596    23.575    driver0/hvsync0/CLK
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[1]/C
                         clock pessimism              0.560    24.135    
                         clock uncertainty           -0.087    24.048    
    SLICE_X88Y143        FDRE (Setup_fdre_C_CE)      -0.169    23.879    driver0/hvsync0/counterY_reg[1]
  -------------------------------------------------------------------
                         required time                         23.879    
                         arrival time                          -2.404    
  -------------------------------------------------------------------
                         slack                                 21.475    

Slack (MET) :             21.475ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterY_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (vgaClk_vga_pixel_clock rise@25.000ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 1.133ns (35.064%)  route 2.098ns (64.936%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 23.575 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.713    -0.827    driver0/hvsync0/CLK
    SLICE_X84Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.478    -0.349 r  driver0/hvsync0/counterX_reg[10]/Q
                         net (fo=4, routed)           0.841     0.492    driver0/hvsync0/counterX_reg_n_0_[10]
    SLICE_X83Y141        LUT4 (Prop_lut4_I1_O)        0.323     0.815 r  driver0/hvsync0/counterY[9]_i_4/O
                         net (fo=1, routed)           0.266     1.080    driver0/hvsync0/counterY[9]_i_4_n_0
    SLICE_X83Y141        LUT5 (Prop_lut5_I1_O)        0.332     1.412 r  driver0/hvsync0/counterY[9]_i_1/O
                         net (fo=21, routed)          0.992     2.404    driver0/hvsync0/sel
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.596    23.575    driver0/hvsync0/CLK
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[2]/C
                         clock pessimism              0.560    24.135    
                         clock uncertainty           -0.087    24.048    
    SLICE_X88Y143        FDRE (Setup_fdre_C_CE)      -0.169    23.879    driver0/hvsync0/counterY_reg[2]
  -------------------------------------------------------------------
                         required time                         23.879    
                         arrival time                          -2.404    
  -------------------------------------------------------------------
                         slack                                 21.475    

Slack (MET) :             21.475ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterY_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (vgaClk_vga_pixel_clock rise@25.000ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 1.133ns (35.064%)  route 2.098ns (64.936%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 23.575 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.713    -0.827    driver0/hvsync0/CLK
    SLICE_X84Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.478    -0.349 r  driver0/hvsync0/counterX_reg[10]/Q
                         net (fo=4, routed)           0.841     0.492    driver0/hvsync0/counterX_reg_n_0_[10]
    SLICE_X83Y141        LUT4 (Prop_lut4_I1_O)        0.323     0.815 r  driver0/hvsync0/counterY[9]_i_4/O
                         net (fo=1, routed)           0.266     1.080    driver0/hvsync0/counterY[9]_i_4_n_0
    SLICE_X83Y141        LUT5 (Prop_lut5_I1_O)        0.332     1.412 r  driver0/hvsync0/counterY[9]_i_1/O
                         net (fo=21, routed)          0.992     2.404    driver0/hvsync0/sel
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.596    23.575    driver0/hvsync0/CLK
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[3]/C
                         clock pessimism              0.560    24.135    
                         clock uncertainty           -0.087    24.048    
    SLICE_X88Y143        FDRE (Setup_fdre_C_CE)      -0.169    23.879    driver0/hvsync0/counterY_reg[3]
  -------------------------------------------------------------------
                         required time                         23.879    
                         arrival time                          -2.404    
  -------------------------------------------------------------------
                         slack                                 21.475    

Slack (MET) :             21.538ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterY_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (vgaClk_vga_pixel_clock rise@25.000ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        3.132ns  (logic 1.133ns (36.180%)  route 1.999ns (63.820%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 23.575 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.713    -0.827    driver0/hvsync0/CLK
    SLICE_X84Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.478    -0.349 r  driver0/hvsync0/counterX_reg[10]/Q
                         net (fo=4, routed)           0.841     0.492    driver0/hvsync0/counterX_reg_n_0_[10]
    SLICE_X83Y141        LUT4 (Prop_lut4_I1_O)        0.323     0.815 r  driver0/hvsync0/counterY[9]_i_4/O
                         net (fo=1, routed)           0.266     1.080    driver0/hvsync0/counterY[9]_i_4_n_0
    SLICE_X83Y141        LUT5 (Prop_lut5_I1_O)        0.332     1.412 r  driver0/hvsync0/counterY[9]_i_1/O
                         net (fo=21, routed)          0.892     2.305    driver0/hvsync0/sel
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.596    23.575    driver0/hvsync0/CLK
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[4]/C
                         clock pessimism              0.560    24.135    
                         clock uncertainty           -0.087    24.048    
    SLICE_X87Y143        FDRE (Setup_fdre_C_CE)      -0.205    23.843    driver0/hvsync0/counterY_reg[4]
  -------------------------------------------------------------------
                         required time                         23.843    
                         arrival time                          -2.305    
  -------------------------------------------------------------------
                         slack                                 21.538    

Slack (MET) :             21.538ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterY_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (vgaClk_vga_pixel_clock rise@25.000ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        3.132ns  (logic 1.133ns (36.180%)  route 1.999ns (63.820%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 23.575 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.713    -0.827    driver0/hvsync0/CLK
    SLICE_X84Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.478    -0.349 r  driver0/hvsync0/counterX_reg[10]/Q
                         net (fo=4, routed)           0.841     0.492    driver0/hvsync0/counterX_reg_n_0_[10]
    SLICE_X83Y141        LUT4 (Prop_lut4_I1_O)        0.323     0.815 r  driver0/hvsync0/counterY[9]_i_4/O
                         net (fo=1, routed)           0.266     1.080    driver0/hvsync0/counterY[9]_i_4_n_0
    SLICE_X83Y141        LUT5 (Prop_lut5_I1_O)        0.332     1.412 r  driver0/hvsync0/counterY[9]_i_1/O
                         net (fo=21, routed)          0.892     2.305    driver0/hvsync0/sel
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.596    23.575    driver0/hvsync0/CLK
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[5]/C
                         clock pessimism              0.560    24.135    
                         clock uncertainty           -0.087    24.048    
    SLICE_X87Y143        FDRE (Setup_fdre_C_CE)      -0.205    23.843    driver0/hvsync0/counterY_reg[5]
  -------------------------------------------------------------------
                         required time                         23.843    
                         arrival time                          -2.305    
  -------------------------------------------------------------------
                         slack                                 21.538    

Slack (MET) :             21.538ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterY_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (vgaClk_vga_pixel_clock rise@25.000ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        3.132ns  (logic 1.133ns (36.180%)  route 1.999ns (63.820%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 23.575 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.713    -0.827    driver0/hvsync0/CLK
    SLICE_X84Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.478    -0.349 r  driver0/hvsync0/counterX_reg[10]/Q
                         net (fo=4, routed)           0.841     0.492    driver0/hvsync0/counterX_reg_n_0_[10]
    SLICE_X83Y141        LUT4 (Prop_lut4_I1_O)        0.323     0.815 r  driver0/hvsync0/counterY[9]_i_4/O
                         net (fo=1, routed)           0.266     1.080    driver0/hvsync0/counterY[9]_i_4_n_0
    SLICE_X83Y141        LUT5 (Prop_lut5_I1_O)        0.332     1.412 r  driver0/hvsync0/counterY[9]_i_1/O
                         net (fo=21, routed)          0.892     2.305    driver0/hvsync0/sel
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.596    23.575    driver0/hvsync0/CLK
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[6]/C
                         clock pessimism              0.560    24.135    
                         clock uncertainty           -0.087    24.048    
    SLICE_X87Y143        FDRE (Setup_fdre_C_CE)      -0.205    23.843    driver0/hvsync0/counterY_reg[6]
  -------------------------------------------------------------------
                         required time                         23.843    
                         arrival time                          -2.305    
  -------------------------------------------------------------------
                         slack                                 21.538    

Slack (MET) :             21.588ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterY_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (vgaClk_vga_pixel_clock rise@25.000ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        3.082ns  (logic 1.133ns (36.759%)  route 1.949ns (63.241%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 23.575 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.713    -0.827    driver0/hvsync0/CLK
    SLICE_X84Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.478    -0.349 r  driver0/hvsync0/counterX_reg[10]/Q
                         net (fo=4, routed)           0.841     0.492    driver0/hvsync0/counterX_reg_n_0_[10]
    SLICE_X83Y141        LUT4 (Prop_lut4_I1_O)        0.323     0.815 r  driver0/hvsync0/counterY[9]_i_4/O
                         net (fo=1, routed)           0.266     1.080    driver0/hvsync0/counterY[9]_i_4_n_0
    SLICE_X83Y141        LUT5 (Prop_lut5_I1_O)        0.332     1.412 r  driver0/hvsync0/counterY[9]_i_1/O
                         net (fo=21, routed)          0.843     2.255    driver0/hvsync0/sel
    SLICE_X86Y144        FDRE                                         r  driver0/hvsync0/counterY_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.596    23.575    driver0/hvsync0/CLK
    SLICE_X86Y144        FDRE                                         r  driver0/hvsync0/counterY_reg[7]/C
                         clock pessimism              0.560    24.135    
                         clock uncertainty           -0.087    24.048    
    SLICE_X86Y144        FDRE (Setup_fdre_C_CE)      -0.205    23.843    driver0/hvsync0/counterY_reg[7]
  -------------------------------------------------------------------
                         required time                         23.843    
                         arrival time                          -2.255    
  -------------------------------------------------------------------
                         slack                                 21.588    

Slack (MET) :             21.588ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterY_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (vgaClk_vga_pixel_clock rise@25.000ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        3.082ns  (logic 1.133ns (36.759%)  route 1.949ns (63.241%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 23.575 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.713    -0.827    driver0/hvsync0/CLK
    SLICE_X84Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.478    -0.349 r  driver0/hvsync0/counterX_reg[10]/Q
                         net (fo=4, routed)           0.841     0.492    driver0/hvsync0/counterX_reg_n_0_[10]
    SLICE_X83Y141        LUT4 (Prop_lut4_I1_O)        0.323     0.815 r  driver0/hvsync0/counterY[9]_i_4/O
                         net (fo=1, routed)           0.266     1.080    driver0/hvsync0/counterY[9]_i_4_n_0
    SLICE_X83Y141        LUT5 (Prop_lut5_I1_O)        0.332     1.412 r  driver0/hvsync0/counterY[9]_i_1/O
                         net (fo=21, routed)          0.843     2.255    driver0/hvsync0/sel
    SLICE_X86Y144        FDRE                                         r  driver0/hvsync0/counterY_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.596    23.575    driver0/hvsync0/CLK
    SLICE_X86Y144        FDRE                                         r  driver0/hvsync0/counterY_reg[8]/C
                         clock pessimism              0.560    24.135    
                         clock uncertainty           -0.087    24.048    
    SLICE_X86Y144        FDRE (Setup_fdre_C_CE)      -0.205    23.843    driver0/hvsync0/counterY_reg[8]
  -------------------------------------------------------------------
                         required time                         23.843    
                         arrival time                          -2.255    
  -------------------------------------------------------------------
                         slack                                 21.588    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterY_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterY_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock rise@0.000ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.300%)  route 0.144ns (43.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.601    -0.563    driver0/hvsync0/CLK
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  driver0/hvsync0/counterY_reg[6]/Q
                         net (fo=8, routed)           0.144    -0.278    driver0/hvsync0/counterY_reg_n_0_[6]
    SLICE_X86Y143        LUT6 (Prop_lut6_I1_O)        0.045    -0.233 r  driver0/hvsync0/counterY[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.233    driver0/hvsync0/p_0_in__0[9]
    SLICE_X86Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.872    -0.800    driver0/hvsync0/CLK
    SLICE_X86Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[9]/C
                         clock pessimism              0.250    -0.550    
                         clock uncertainty            0.087    -0.463    
    SLICE_X86Y143        FDRE (Hold_fdre_C_D)         0.091    -0.372    driver0/hvsync0/counterY_reg[9]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterX_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock rise@0.000ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.605%)  route 0.099ns (30.395%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.599    -0.565    driver0/hvsync0/CLK
    SLICE_X83Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y142        FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  driver0/hvsync0/counterX_reg[8]/Q
                         net (fo=7, routed)           0.099    -0.338    driver0/hvsync0/counterX[8]
    SLICE_X83Y142        LUT6 (Prop_lut6_I0_O)        0.099    -0.239 r  driver0/hvsync0/counterX[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    driver0/hvsync0/p_0_in[9]
    SLICE_X83Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.871    -0.802    driver0/hvsync0/CLK
    SLICE_X83Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[9]/C
                         clock pessimism              0.237    -0.565    
                         clock uncertainty            0.087    -0.478    
    SLICE_X83Y142        FDRE (Hold_fdre_C_D)         0.092    -0.386    driver0/hvsync0/counterX_reg[9]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterY_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterY_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock rise@0.000ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.637%)  route 0.099ns (30.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.601    -0.563    driver0/hvsync0/CLK
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y143        FDRE (Prop_fdre_C_Q)         0.128    -0.435 r  driver0/hvsync0/counterY_reg[5]/Q
                         net (fo=7, routed)           0.099    -0.336    driver0/hvsync0/counterY_reg_n_0_[5]
    SLICE_X87Y143        LUT6 (Prop_lut6_I0_O)        0.099    -0.237 r  driver0/hvsync0/counterY[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    driver0/hvsync0/p_0_in__0[6]
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.872    -0.800    driver0/hvsync0/CLK
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[6]/C
                         clock pessimism              0.237    -0.563    
                         clock uncertainty            0.087    -0.476    
    SLICE_X87Y143        FDRE (Hold_fdre_C_D)         0.091    -0.385    driver0/hvsync0/counterY_reg[6]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterY_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock rise@0.000ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.957%)  route 0.140ns (40.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.601    -0.563    driver0/hvsync0/CLK
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y143        FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  driver0/hvsync0/counterY_reg[2]/Q
                         net (fo=8, routed)           0.140    -0.260    driver0/hvsync0/counterY_reg_n_0_[2]
    SLICE_X87Y143        LUT6 (Prop_lut6_I1_O)        0.045    -0.215 r  driver0/hvsync0/counterY[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    driver0/hvsync0/p_0_in__0[4]
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.872    -0.800    driver0/hvsync0/CLK
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[4]/C
                         clock pessimism              0.253    -0.547    
                         clock uncertainty            0.087    -0.460    
    SLICE_X87Y143        FDRE (Hold_fdre_C_D)         0.092    -0.368    driver0/hvsync0/counterY_reg[4]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterY_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/vsInv_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock rise@0.000ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.384%)  route 0.169ns (47.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.601    -0.563    driver0/hvsync0/CLK
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  driver0/hvsync0/counterY_reg[6]/Q
                         net (fo=8, routed)           0.169    -0.253    driver0/hvsync0/counterY_reg_n_0_[6]
    SLICE_X86Y142        LUT6 (Prop_lut6_I4_O)        0.045    -0.208 r  driver0/hvsync0/vsInv_inv_i_1/O
                         net (fo=1, routed)           0.000    -0.208    driver0/hvsync0/vsInv0
    SLICE_X86Y142        FDRE                                         r  driver0/hvsync0/vsInv_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.871    -0.801    driver0/hvsync0/CLK
    SLICE_X86Y142        FDRE                                         r  driver0/hvsync0/vsInv_reg_inv/C
                         clock pessimism              0.253    -0.548    
                         clock uncertainty            0.087    -0.461    
    SLICE_X86Y142        FDRE (Hold_fdre_C_D)         0.092    -0.369    driver0/hvsync0/vsInv_reg_inv
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterX_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock rise@0.000ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.462%)  route 0.156ns (45.538%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.599    -0.565    driver0/hvsync0/CLK
    SLICE_X82Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  driver0/hvsync0/counterX_reg[4]/Q
                         net (fo=5, routed)           0.156    -0.269    driver0/hvsync0/counterX_reg_n_0_[4]
    SLICE_X82Y141        LUT6 (Prop_lut6_I5_O)        0.045    -0.224 r  driver0/hvsync0/counterX[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    driver0/hvsync0/p_0_in[4]
    SLICE_X82Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.871    -0.802    driver0/hvsync0/CLK
    SLICE_X82Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[4]/C
                         clock pessimism              0.237    -0.565    
                         clock uncertainty            0.087    -0.478    
    SLICE_X82Y141        FDRE (Hold_fdre_C_D)         0.092    -0.386    driver0/hvsync0/counterX_reg[4]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterX_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock rise@0.000ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.599    -0.565    driver0/hvsync0/CLK
    SLICE_X82Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  driver0/hvsync0/counterX_reg[2]/Q
                         net (fo=6, routed)           0.185    -0.239    driver0/hvsync0/counterX_reg_n_0_[2]
    SLICE_X82Y141        LUT5 (Prop_lut5_I3_O)        0.042    -0.197 r  driver0/hvsync0/counterX[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    driver0/hvsync0/p_0_in[3]
    SLICE_X82Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.871    -0.802    driver0/hvsync0/CLK
    SLICE_X82Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[3]/C
                         clock pessimism              0.237    -0.565    
                         clock uncertainty            0.087    -0.478    
    SLICE_X82Y141        FDRE (Hold_fdre_C_D)         0.107    -0.371    driver0/hvsync0/counterX_reg[3]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterX_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock rise@0.000ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.599    -0.565    driver0/hvsync0/CLK
    SLICE_X84Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.164    -0.401 f  driver0/hvsync0/counterX_reg[0]/Q
                         net (fo=8, routed)           0.175    -0.226    driver0/hvsync0/counterX_reg_n_0_[0]
    SLICE_X84Y141        LUT2 (Prop_lut2_I1_O)        0.045    -0.181 r  driver0/hvsync0/counterX[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    driver0/hvsync0/p_0_in[0]
    SLICE_X84Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.871    -0.802    driver0/hvsync0/CLK
    SLICE_X84Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[0]/C
                         clock pessimism              0.237    -0.565    
                         clock uncertainty            0.087    -0.478    
    SLICE_X84Y141        FDRE (Hold_fdre_C_D)         0.120    -0.358    driver0/hvsync0/counterX_reg[0]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterX_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock rise@0.000ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.183ns (48.868%)  route 0.191ns (51.132%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.599    -0.565    driver0/hvsync0/CLK
    SLICE_X83Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  driver0/hvsync0/counterX_reg[7]/Q
                         net (fo=8, routed)           0.191    -0.233    driver0/hvsync0/counterX[7]
    SLICE_X83Y142        LUT5 (Prop_lut5_I0_O)        0.042    -0.191 r  driver0/hvsync0/counterX[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    driver0/hvsync0/p_0_in[8]
    SLICE_X83Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.871    -0.802    driver0/hvsync0/CLK
    SLICE_X83Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[8]/C
                         clock pessimism              0.237    -0.565    
                         clock uncertainty            0.087    -0.478    
    SLICE_X83Y142        FDRE (Hold_fdre_C_D)         0.107    -0.371    driver0/hvsync0/counterX_reg[8]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterY_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterY_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock rise@0.000ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.601    -0.563    driver0/hvsync0/CLK
    SLICE_X86Y144        FDRE                                         r  driver0/hvsync0/counterY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y144        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  driver0/hvsync0/counterY_reg[7]/Q
                         net (fo=5, routed)           0.196    -0.226    driver0/hvsync0/counterY_reg_n_0_[7]
    SLICE_X86Y144        LUT5 (Prop_lut5_I2_O)        0.042    -0.184 r  driver0/hvsync0/counterY[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    driver0/hvsync0/p_0_in__0[8]
    SLICE_X86Y144        FDRE                                         r  driver0/hvsync0/counterY_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.872    -0.800    driver0/hvsync0/CLK
    SLICE_X86Y144        FDRE                                         r  driver0/hvsync0/counterY_reg[8]/C
                         clock pessimism              0.237    -0.563    
                         clock uncertainty            0.087    -0.476    
    SLICE_X86Y144        FDRE (Hold_fdre_C_D)         0.107    -0.369    driver0/hvsync0/counterY_reg[8]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.185    





---------------------------------------------------------------------------------------------------
From Clock:  vgaClk_vga_pixel_clock
  To Clock:  vgaClk_vga_pixel_clock_1

Setup :            0  Failing Endpoints,  Worst Slack       20.921ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.921ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (vgaClk_vga_pixel_clock_1 rise@25.000ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        3.720ns  (logic 0.858ns (23.065%)  route 2.862ns (76.935%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 23.575 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.716    -0.824    driver0/hvsync0/CLK
    SLICE_X86Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y143        FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  driver0/hvsync0/counterY_reg[9]/Q
                         net (fo=4, routed)           0.995     0.627    driver0/hvsync0/counterY_reg_n_0_[9]
    SLICE_X86Y143        LUT6 (Prop_lut6_I0_O)        0.124     0.751 r  driver0/hvsync0/counterY[9]_i_7/O
                         net (fo=1, routed)           0.433     1.184    driver0/hvsync0/counterY[9]_i_7_n_0
    SLICE_X86Y143        LUT5 (Prop_lut5_I4_O)        0.124     1.308 r  driver0/hvsync0/counterY[9]_i_6/O
                         net (fo=10, routed)          0.869     2.177    driver0/hvsync0/counterY[9]_i_6_n_0
    SLICE_X87Y143        LUT5 (Prop_lut5_I0_O)        0.154     2.331 r  driver0/hvsync0/counterY[5]_i_1/O
                         net (fo=1, routed)           0.565     2.896    driver0/hvsync0/p_0_in__0[5]
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.596    23.575    driver0/hvsync0/CLK
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[5]/C
                         clock pessimism              0.579    24.154    
                         clock uncertainty           -0.087    24.067    
    SLICE_X87Y143        FDRE (Setup_fdre_C_D)       -0.250    23.817    driver0/hvsync0/counterY_reg[5]
  -------------------------------------------------------------------
                         required time                         23.817    
                         arrival time                          -2.896    
  -------------------------------------------------------------------
                         slack                                 20.921    

Slack (MET) :             21.475ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterY_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (vgaClk_vga_pixel_clock_1 rise@25.000ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 1.133ns (35.064%)  route 2.098ns (64.936%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 23.575 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.713    -0.827    driver0/hvsync0/CLK
    SLICE_X84Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.478    -0.349 r  driver0/hvsync0/counterX_reg[10]/Q
                         net (fo=4, routed)           0.841     0.492    driver0/hvsync0/counterX_reg_n_0_[10]
    SLICE_X83Y141        LUT4 (Prop_lut4_I1_O)        0.323     0.815 r  driver0/hvsync0/counterY[9]_i_4/O
                         net (fo=1, routed)           0.266     1.080    driver0/hvsync0/counterY[9]_i_4_n_0
    SLICE_X83Y141        LUT5 (Prop_lut5_I1_O)        0.332     1.412 r  driver0/hvsync0/counterY[9]_i_1/O
                         net (fo=21, routed)          0.992     2.404    driver0/hvsync0/sel
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.596    23.575    driver0/hvsync0/CLK
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[0]/C
                         clock pessimism              0.560    24.135    
                         clock uncertainty           -0.087    24.048    
    SLICE_X88Y143        FDRE (Setup_fdre_C_CE)      -0.169    23.879    driver0/hvsync0/counterY_reg[0]
  -------------------------------------------------------------------
                         required time                         23.879    
                         arrival time                          -2.404    
  -------------------------------------------------------------------
                         slack                                 21.475    

Slack (MET) :             21.475ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterY_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (vgaClk_vga_pixel_clock_1 rise@25.000ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 1.133ns (35.064%)  route 2.098ns (64.936%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 23.575 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.713    -0.827    driver0/hvsync0/CLK
    SLICE_X84Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.478    -0.349 r  driver0/hvsync0/counterX_reg[10]/Q
                         net (fo=4, routed)           0.841     0.492    driver0/hvsync0/counterX_reg_n_0_[10]
    SLICE_X83Y141        LUT4 (Prop_lut4_I1_O)        0.323     0.815 r  driver0/hvsync0/counterY[9]_i_4/O
                         net (fo=1, routed)           0.266     1.080    driver0/hvsync0/counterY[9]_i_4_n_0
    SLICE_X83Y141        LUT5 (Prop_lut5_I1_O)        0.332     1.412 r  driver0/hvsync0/counterY[9]_i_1/O
                         net (fo=21, routed)          0.992     2.404    driver0/hvsync0/sel
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.596    23.575    driver0/hvsync0/CLK
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[1]/C
                         clock pessimism              0.560    24.135    
                         clock uncertainty           -0.087    24.048    
    SLICE_X88Y143        FDRE (Setup_fdre_C_CE)      -0.169    23.879    driver0/hvsync0/counterY_reg[1]
  -------------------------------------------------------------------
                         required time                         23.879    
                         arrival time                          -2.404    
  -------------------------------------------------------------------
                         slack                                 21.475    

Slack (MET) :             21.475ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterY_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (vgaClk_vga_pixel_clock_1 rise@25.000ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 1.133ns (35.064%)  route 2.098ns (64.936%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 23.575 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.713    -0.827    driver0/hvsync0/CLK
    SLICE_X84Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.478    -0.349 r  driver0/hvsync0/counterX_reg[10]/Q
                         net (fo=4, routed)           0.841     0.492    driver0/hvsync0/counterX_reg_n_0_[10]
    SLICE_X83Y141        LUT4 (Prop_lut4_I1_O)        0.323     0.815 r  driver0/hvsync0/counterY[9]_i_4/O
                         net (fo=1, routed)           0.266     1.080    driver0/hvsync0/counterY[9]_i_4_n_0
    SLICE_X83Y141        LUT5 (Prop_lut5_I1_O)        0.332     1.412 r  driver0/hvsync0/counterY[9]_i_1/O
                         net (fo=21, routed)          0.992     2.404    driver0/hvsync0/sel
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.596    23.575    driver0/hvsync0/CLK
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[2]/C
                         clock pessimism              0.560    24.135    
                         clock uncertainty           -0.087    24.048    
    SLICE_X88Y143        FDRE (Setup_fdre_C_CE)      -0.169    23.879    driver0/hvsync0/counterY_reg[2]
  -------------------------------------------------------------------
                         required time                         23.879    
                         arrival time                          -2.404    
  -------------------------------------------------------------------
                         slack                                 21.475    

Slack (MET) :             21.475ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterY_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (vgaClk_vga_pixel_clock_1 rise@25.000ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 1.133ns (35.064%)  route 2.098ns (64.936%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 23.575 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.713    -0.827    driver0/hvsync0/CLK
    SLICE_X84Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.478    -0.349 r  driver0/hvsync0/counterX_reg[10]/Q
                         net (fo=4, routed)           0.841     0.492    driver0/hvsync0/counterX_reg_n_0_[10]
    SLICE_X83Y141        LUT4 (Prop_lut4_I1_O)        0.323     0.815 r  driver0/hvsync0/counterY[9]_i_4/O
                         net (fo=1, routed)           0.266     1.080    driver0/hvsync0/counterY[9]_i_4_n_0
    SLICE_X83Y141        LUT5 (Prop_lut5_I1_O)        0.332     1.412 r  driver0/hvsync0/counterY[9]_i_1/O
                         net (fo=21, routed)          0.992     2.404    driver0/hvsync0/sel
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.596    23.575    driver0/hvsync0/CLK
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[3]/C
                         clock pessimism              0.560    24.135    
                         clock uncertainty           -0.087    24.048    
    SLICE_X88Y143        FDRE (Setup_fdre_C_CE)      -0.169    23.879    driver0/hvsync0/counterY_reg[3]
  -------------------------------------------------------------------
                         required time                         23.879    
                         arrival time                          -2.404    
  -------------------------------------------------------------------
                         slack                                 21.475    

Slack (MET) :             21.538ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterY_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (vgaClk_vga_pixel_clock_1 rise@25.000ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        3.132ns  (logic 1.133ns (36.180%)  route 1.999ns (63.820%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 23.575 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.713    -0.827    driver0/hvsync0/CLK
    SLICE_X84Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.478    -0.349 r  driver0/hvsync0/counterX_reg[10]/Q
                         net (fo=4, routed)           0.841     0.492    driver0/hvsync0/counterX_reg_n_0_[10]
    SLICE_X83Y141        LUT4 (Prop_lut4_I1_O)        0.323     0.815 r  driver0/hvsync0/counterY[9]_i_4/O
                         net (fo=1, routed)           0.266     1.080    driver0/hvsync0/counterY[9]_i_4_n_0
    SLICE_X83Y141        LUT5 (Prop_lut5_I1_O)        0.332     1.412 r  driver0/hvsync0/counterY[9]_i_1/O
                         net (fo=21, routed)          0.892     2.305    driver0/hvsync0/sel
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.596    23.575    driver0/hvsync0/CLK
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[4]/C
                         clock pessimism              0.560    24.135    
                         clock uncertainty           -0.087    24.048    
    SLICE_X87Y143        FDRE (Setup_fdre_C_CE)      -0.205    23.843    driver0/hvsync0/counterY_reg[4]
  -------------------------------------------------------------------
                         required time                         23.843    
                         arrival time                          -2.305    
  -------------------------------------------------------------------
                         slack                                 21.538    

Slack (MET) :             21.538ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterY_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (vgaClk_vga_pixel_clock_1 rise@25.000ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        3.132ns  (logic 1.133ns (36.180%)  route 1.999ns (63.820%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 23.575 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.713    -0.827    driver0/hvsync0/CLK
    SLICE_X84Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.478    -0.349 r  driver0/hvsync0/counterX_reg[10]/Q
                         net (fo=4, routed)           0.841     0.492    driver0/hvsync0/counterX_reg_n_0_[10]
    SLICE_X83Y141        LUT4 (Prop_lut4_I1_O)        0.323     0.815 r  driver0/hvsync0/counterY[9]_i_4/O
                         net (fo=1, routed)           0.266     1.080    driver0/hvsync0/counterY[9]_i_4_n_0
    SLICE_X83Y141        LUT5 (Prop_lut5_I1_O)        0.332     1.412 r  driver0/hvsync0/counterY[9]_i_1/O
                         net (fo=21, routed)          0.892     2.305    driver0/hvsync0/sel
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.596    23.575    driver0/hvsync0/CLK
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[5]/C
                         clock pessimism              0.560    24.135    
                         clock uncertainty           -0.087    24.048    
    SLICE_X87Y143        FDRE (Setup_fdre_C_CE)      -0.205    23.843    driver0/hvsync0/counterY_reg[5]
  -------------------------------------------------------------------
                         required time                         23.843    
                         arrival time                          -2.305    
  -------------------------------------------------------------------
                         slack                                 21.538    

Slack (MET) :             21.538ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterY_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (vgaClk_vga_pixel_clock_1 rise@25.000ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        3.132ns  (logic 1.133ns (36.180%)  route 1.999ns (63.820%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 23.575 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.713    -0.827    driver0/hvsync0/CLK
    SLICE_X84Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.478    -0.349 r  driver0/hvsync0/counterX_reg[10]/Q
                         net (fo=4, routed)           0.841     0.492    driver0/hvsync0/counterX_reg_n_0_[10]
    SLICE_X83Y141        LUT4 (Prop_lut4_I1_O)        0.323     0.815 r  driver0/hvsync0/counterY[9]_i_4/O
                         net (fo=1, routed)           0.266     1.080    driver0/hvsync0/counterY[9]_i_4_n_0
    SLICE_X83Y141        LUT5 (Prop_lut5_I1_O)        0.332     1.412 r  driver0/hvsync0/counterY[9]_i_1/O
                         net (fo=21, routed)          0.892     2.305    driver0/hvsync0/sel
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.596    23.575    driver0/hvsync0/CLK
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[6]/C
                         clock pessimism              0.560    24.135    
                         clock uncertainty           -0.087    24.048    
    SLICE_X87Y143        FDRE (Setup_fdre_C_CE)      -0.205    23.843    driver0/hvsync0/counterY_reg[6]
  -------------------------------------------------------------------
                         required time                         23.843    
                         arrival time                          -2.305    
  -------------------------------------------------------------------
                         slack                                 21.538    

Slack (MET) :             21.588ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterY_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (vgaClk_vga_pixel_clock_1 rise@25.000ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        3.082ns  (logic 1.133ns (36.759%)  route 1.949ns (63.241%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 23.575 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.713    -0.827    driver0/hvsync0/CLK
    SLICE_X84Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.478    -0.349 r  driver0/hvsync0/counterX_reg[10]/Q
                         net (fo=4, routed)           0.841     0.492    driver0/hvsync0/counterX_reg_n_0_[10]
    SLICE_X83Y141        LUT4 (Prop_lut4_I1_O)        0.323     0.815 r  driver0/hvsync0/counterY[9]_i_4/O
                         net (fo=1, routed)           0.266     1.080    driver0/hvsync0/counterY[9]_i_4_n_0
    SLICE_X83Y141        LUT5 (Prop_lut5_I1_O)        0.332     1.412 r  driver0/hvsync0/counterY[9]_i_1/O
                         net (fo=21, routed)          0.843     2.255    driver0/hvsync0/sel
    SLICE_X86Y144        FDRE                                         r  driver0/hvsync0/counterY_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.596    23.575    driver0/hvsync0/CLK
    SLICE_X86Y144        FDRE                                         r  driver0/hvsync0/counterY_reg[7]/C
                         clock pessimism              0.560    24.135    
                         clock uncertainty           -0.087    24.048    
    SLICE_X86Y144        FDRE (Setup_fdre_C_CE)      -0.205    23.843    driver0/hvsync0/counterY_reg[7]
  -------------------------------------------------------------------
                         required time                         23.843    
                         arrival time                          -2.255    
  -------------------------------------------------------------------
                         slack                                 21.588    

Slack (MET) :             21.588ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterY_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (vgaClk_vga_pixel_clock_1 rise@25.000ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        3.082ns  (logic 1.133ns (36.759%)  route 1.949ns (63.241%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 23.575 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.713    -0.827    driver0/hvsync0/CLK
    SLICE_X84Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.478    -0.349 r  driver0/hvsync0/counterX_reg[10]/Q
                         net (fo=4, routed)           0.841     0.492    driver0/hvsync0/counterX_reg_n_0_[10]
    SLICE_X83Y141        LUT4 (Prop_lut4_I1_O)        0.323     0.815 r  driver0/hvsync0/counterY[9]_i_4/O
                         net (fo=1, routed)           0.266     1.080    driver0/hvsync0/counterY[9]_i_4_n_0
    SLICE_X83Y141        LUT5 (Prop_lut5_I1_O)        0.332     1.412 r  driver0/hvsync0/counterY[9]_i_1/O
                         net (fo=21, routed)          0.843     2.255    driver0/hvsync0/sel
    SLICE_X86Y144        FDRE                                         r  driver0/hvsync0/counterY_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.596    23.575    driver0/hvsync0/CLK
    SLICE_X86Y144        FDRE                                         r  driver0/hvsync0/counterY_reg[8]/C
                         clock pessimism              0.560    24.135    
                         clock uncertainty           -0.087    24.048    
    SLICE_X86Y144        FDRE (Setup_fdre_C_CE)      -0.205    23.843    driver0/hvsync0/counterY_reg[8]
  -------------------------------------------------------------------
                         required time                         23.843    
                         arrival time                          -2.255    
  -------------------------------------------------------------------
                         slack                                 21.588    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterY_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterY_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock_1 rise@0.000ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.300%)  route 0.144ns (43.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.601    -0.563    driver0/hvsync0/CLK
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  driver0/hvsync0/counterY_reg[6]/Q
                         net (fo=8, routed)           0.144    -0.278    driver0/hvsync0/counterY_reg_n_0_[6]
    SLICE_X86Y143        LUT6 (Prop_lut6_I1_O)        0.045    -0.233 r  driver0/hvsync0/counterY[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.233    driver0/hvsync0/p_0_in__0[9]
    SLICE_X86Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.872    -0.800    driver0/hvsync0/CLK
    SLICE_X86Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[9]/C
                         clock pessimism              0.250    -0.550    
                         clock uncertainty            0.087    -0.463    
    SLICE_X86Y143        FDRE (Hold_fdre_C_D)         0.091    -0.372    driver0/hvsync0/counterY_reg[9]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterX_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock_1 rise@0.000ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.605%)  route 0.099ns (30.395%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.599    -0.565    driver0/hvsync0/CLK
    SLICE_X83Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y142        FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  driver0/hvsync0/counterX_reg[8]/Q
                         net (fo=7, routed)           0.099    -0.338    driver0/hvsync0/counterX[8]
    SLICE_X83Y142        LUT6 (Prop_lut6_I0_O)        0.099    -0.239 r  driver0/hvsync0/counterX[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    driver0/hvsync0/p_0_in[9]
    SLICE_X83Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.871    -0.802    driver0/hvsync0/CLK
    SLICE_X83Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[9]/C
                         clock pessimism              0.237    -0.565    
                         clock uncertainty            0.087    -0.478    
    SLICE_X83Y142        FDRE (Hold_fdre_C_D)         0.092    -0.386    driver0/hvsync0/counterX_reg[9]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterY_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterY_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock_1 rise@0.000ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.637%)  route 0.099ns (30.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.601    -0.563    driver0/hvsync0/CLK
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y143        FDRE (Prop_fdre_C_Q)         0.128    -0.435 r  driver0/hvsync0/counterY_reg[5]/Q
                         net (fo=7, routed)           0.099    -0.336    driver0/hvsync0/counterY_reg_n_0_[5]
    SLICE_X87Y143        LUT6 (Prop_lut6_I0_O)        0.099    -0.237 r  driver0/hvsync0/counterY[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    driver0/hvsync0/p_0_in__0[6]
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.872    -0.800    driver0/hvsync0/CLK
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[6]/C
                         clock pessimism              0.237    -0.563    
                         clock uncertainty            0.087    -0.476    
    SLICE_X87Y143        FDRE (Hold_fdre_C_D)         0.091    -0.385    driver0/hvsync0/counterY_reg[6]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterY_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock_1 rise@0.000ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.957%)  route 0.140ns (40.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.601    -0.563    driver0/hvsync0/CLK
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y143        FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  driver0/hvsync0/counterY_reg[2]/Q
                         net (fo=8, routed)           0.140    -0.260    driver0/hvsync0/counterY_reg_n_0_[2]
    SLICE_X87Y143        LUT6 (Prop_lut6_I1_O)        0.045    -0.215 r  driver0/hvsync0/counterY[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    driver0/hvsync0/p_0_in__0[4]
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.872    -0.800    driver0/hvsync0/CLK
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[4]/C
                         clock pessimism              0.253    -0.547    
                         clock uncertainty            0.087    -0.460    
    SLICE_X87Y143        FDRE (Hold_fdre_C_D)         0.092    -0.368    driver0/hvsync0/counterY_reg[4]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterY_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/vsInv_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock_1 rise@0.000ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.384%)  route 0.169ns (47.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.601    -0.563    driver0/hvsync0/CLK
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  driver0/hvsync0/counterY_reg[6]/Q
                         net (fo=8, routed)           0.169    -0.253    driver0/hvsync0/counterY_reg_n_0_[6]
    SLICE_X86Y142        LUT6 (Prop_lut6_I4_O)        0.045    -0.208 r  driver0/hvsync0/vsInv_inv_i_1/O
                         net (fo=1, routed)           0.000    -0.208    driver0/hvsync0/vsInv0
    SLICE_X86Y142        FDRE                                         r  driver0/hvsync0/vsInv_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.871    -0.801    driver0/hvsync0/CLK
    SLICE_X86Y142        FDRE                                         r  driver0/hvsync0/vsInv_reg_inv/C
                         clock pessimism              0.253    -0.548    
                         clock uncertainty            0.087    -0.461    
    SLICE_X86Y142        FDRE (Hold_fdre_C_D)         0.092    -0.369    driver0/hvsync0/vsInv_reg_inv
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterX_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock_1 rise@0.000ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.462%)  route 0.156ns (45.538%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.599    -0.565    driver0/hvsync0/CLK
    SLICE_X82Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  driver0/hvsync0/counterX_reg[4]/Q
                         net (fo=5, routed)           0.156    -0.269    driver0/hvsync0/counterX_reg_n_0_[4]
    SLICE_X82Y141        LUT6 (Prop_lut6_I5_O)        0.045    -0.224 r  driver0/hvsync0/counterX[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    driver0/hvsync0/p_0_in[4]
    SLICE_X82Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.871    -0.802    driver0/hvsync0/CLK
    SLICE_X82Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[4]/C
                         clock pessimism              0.237    -0.565    
                         clock uncertainty            0.087    -0.478    
    SLICE_X82Y141        FDRE (Hold_fdre_C_D)         0.092    -0.386    driver0/hvsync0/counterX_reg[4]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterX_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock_1 rise@0.000ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.599    -0.565    driver0/hvsync0/CLK
    SLICE_X82Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  driver0/hvsync0/counterX_reg[2]/Q
                         net (fo=6, routed)           0.185    -0.239    driver0/hvsync0/counterX_reg_n_0_[2]
    SLICE_X82Y141        LUT5 (Prop_lut5_I3_O)        0.042    -0.197 r  driver0/hvsync0/counterX[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    driver0/hvsync0/p_0_in[3]
    SLICE_X82Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.871    -0.802    driver0/hvsync0/CLK
    SLICE_X82Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[3]/C
                         clock pessimism              0.237    -0.565    
                         clock uncertainty            0.087    -0.478    
    SLICE_X82Y141        FDRE (Hold_fdre_C_D)         0.107    -0.371    driver0/hvsync0/counterX_reg[3]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterX_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock_1 rise@0.000ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.599    -0.565    driver0/hvsync0/CLK
    SLICE_X84Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.164    -0.401 f  driver0/hvsync0/counterX_reg[0]/Q
                         net (fo=8, routed)           0.175    -0.226    driver0/hvsync0/counterX_reg_n_0_[0]
    SLICE_X84Y141        LUT2 (Prop_lut2_I1_O)        0.045    -0.181 r  driver0/hvsync0/counterX[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    driver0/hvsync0/p_0_in[0]
    SLICE_X84Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.871    -0.802    driver0/hvsync0/CLK
    SLICE_X84Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[0]/C
                         clock pessimism              0.237    -0.565    
                         clock uncertainty            0.087    -0.478    
    SLICE_X84Y141        FDRE (Hold_fdre_C_D)         0.120    -0.358    driver0/hvsync0/counterX_reg[0]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterX_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock_1 rise@0.000ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.183ns (48.868%)  route 0.191ns (51.132%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.599    -0.565    driver0/hvsync0/CLK
    SLICE_X83Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  driver0/hvsync0/counterX_reg[7]/Q
                         net (fo=8, routed)           0.191    -0.233    driver0/hvsync0/counterX[7]
    SLICE_X83Y142        LUT5 (Prop_lut5_I0_O)        0.042    -0.191 r  driver0/hvsync0/counterX[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    driver0/hvsync0/p_0_in[8]
    SLICE_X83Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.871    -0.802    driver0/hvsync0/CLK
    SLICE_X83Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[8]/C
                         clock pessimism              0.237    -0.565    
                         clock uncertainty            0.087    -0.478    
    SLICE_X83Y142        FDRE (Hold_fdre_C_D)         0.107    -0.371    driver0/hvsync0/counterX_reg[8]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterY_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            driver0/hvsync0/counterY_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock_1 rise@0.000ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.601    -0.563    driver0/hvsync0/CLK
    SLICE_X86Y144        FDRE                                         r  driver0/hvsync0/counterY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y144        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  driver0/hvsync0/counterY_reg[7]/Q
                         net (fo=5, routed)           0.196    -0.226    driver0/hvsync0/counterY_reg_n_0_[7]
    SLICE_X86Y144        LUT5 (Prop_lut5_I2_O)        0.042    -0.184 r  driver0/hvsync0/counterY[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    driver0/hvsync0/p_0_in__0[8]
    SLICE_X86Y144        FDRE                                         r  driver0/hvsync0/counterY_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.872    -0.800    driver0/hvsync0/CLK
    SLICE_X86Y144        FDRE                                         r  driver0/hvsync0/counterY_reg[8]/C
                         clock pessimism              0.237    -0.563    
                         clock uncertainty            0.087    -0.476    
    SLICE_X86Y144        FDRE (Hold_fdre_C_D)         0.107    -0.369    driver0/hvsync0/counterY_reg[8]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.185    





