SDC Constraints report for bts_xcvr
Tue Oct 28 13:06:46 2025
Quartus Prime Version 24.2.0 Build 40 06/27/2024 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Post-Elaboration Constraints
  2. Post-Synthesis Constraints



+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Post-Elaboration Constraints                                                                                                                         ;
+---------------+--------------------------+-----------------------------------------------------------------------------------------------+-----------+
; Constraint ID ; Command                  ; Value and Target Options                                                                      ; File Name ;
+---------------+--------------------------+-----------------------------------------------------------------------------------------------+-----------+
; 0             ; SDC::stmt_of_source_file ; [-qip] { dni/sandboxes/WinLabFPGADesktop_13836_0/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0.qip }  ; :0        ;
+---------------+--------------------------+-----------------------------------------------------------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Post-Synthesis Constraints                                                                                                                           ;
+---------------+--------------------------+-----------------------------------------------------------------------------------------------+-----------+
; Constraint ID ; Command                  ; Value and Target Options                                                                      ; File Name ;
+---------------+--------------------------+-----------------------------------------------------------------------------------------------+-----------+
; 0             ; SDC::stmt_of_source_file ; [-qip] { dni/sandboxes/WinLabFPGADesktop_13836_0/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0.qip }  ; :0        ;
+---------------+--------------------------+-----------------------------------------------------------------------------------------------+-----------+


