#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun May 19 08:37:44 2024
# Process ID: 6692
# Current directory: F:/A/2024/plan0427/Bulid
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7528 F:\A\2024\plan0427\Bulid\Top.xpr
# Log file: F:/A/2024/plan0427/Bulid/vivado.log
# Journal file: F:/A/2024/plan0427/Bulid\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/A/2024/plan0427/Bulid/Top.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-17exit
INFO: [Common 17-206] Exiting VivINFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx2018/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 746.641 ; gain = 158.934
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1148]
INFO: [VRFC 10-2458] undeclared symbol port1_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1162]
INFO: [VRFC 10-2458] undeclared symbol port2_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1176]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1182]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1183]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1184]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1185]
INFO: [VRFC 10-2458] undeclared symbol port3_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1190]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1196]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1197]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1198]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1199]
INFO: [VRFC 10-2458] undeclared symbol port4_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1204]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1210]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1211]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1212]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1213]
INFO: [VRFC 10-2458] undeclared symbol port5_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1218]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1224]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1225]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1226]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1227]
INFO: [VRFC 10-2458] undeclared symbol port6_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1232]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1238]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1239]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1240]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1241]
INFO: [VRFC 10-2458] undeclared symbol port7_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1246]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1252]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1253]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1254]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1255]
INFO: [VRFC 10-2458] undeclared symbol port8_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1260]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1266]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1267]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1268]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1269]
INFO: [VRFC 10-2458] undeclared symbol port9_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1274]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1280]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1281]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1282]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1283]
INFO: [VRFC 10-2458] undeclared symbol port10_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1288]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1294]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1295]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1296]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1297]
INFO: [VRFC 10-2458] undeclared symbol port11_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1302]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1308]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1309]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1310]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1311]
INFO: [VRFC 10-2458] undeclared symbol port12_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1316]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1322]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1323]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1324]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1325]
INFO: [VRFC 10-2458] undeclared symbol port13_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1330]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1336]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1337]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1338]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1339]
INFO: [VRFC 10-2458] undeclared symbol port14_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1344]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1350]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1351]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1352]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1353]
INFO: [VRFC 10-2458] undeclared symbol port15_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1358]
INFO: [VRFC 10-2458] undeclared symbol port_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2968]
INFO: [VRFC 10-2458] undeclared symbol rd_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2970]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3100]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3101]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3102]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3103]
INFO: [VRFC 10-2458] undeclared symbol wr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3122]
INFO: [VRFC 10-2458] undeclared symbol rd_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3123]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3131]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3132]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3133]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3134]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3162]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3163]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3164]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3165]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3193]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3194]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3195]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3196]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3224]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3225]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3226]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3227]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3255]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3256]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3257]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3258]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3286]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3287]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3288]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3289]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_re
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:69]
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:70]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 782.867 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1185]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1199]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1213]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1227]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1241]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1255]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1269]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1283]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1297]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1311]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1325]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1339]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1353]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2209]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 32 for port 'port3_info' [F:/A/2024/plan0427/Src/Top.v:2242]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2256]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2302]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2346]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2390]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2434]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2478]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2522]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2566]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2610]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2654]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2698]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2742]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2786]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2830]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2874]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port0_rd_info' [F:/A/2024/plan0427/Src/Top.v:2912]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'port1_rd_info' [F:/A/2024/plan0427/Src/Top.v:2913]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port2_rd_info' [F:/A/2024/plan0427/Src/Top.v:2914]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port3_rd_info' [F:/A/2024/plan0427/Src/Top.v:2915]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port4_rd_info' [F:/A/2024/plan0427/Src/Top.v:2916]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port5_rd_info' [F:/A/2024/plan0427/Src/Top.v:2917]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port6_rd_info' [F:/A/2024/plan0427/Src/Top.v:2918]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port7_rd_info' [F:/A/2024/plan0427/Src/Top.v:2919]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port8_rd_info' [F:/A/2024/plan0427/Src/Top.v:2920]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port9_rd_info' [F:/A/2024/plan0427/Src/Top.v:2921]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port10_rd_info' [F:/A/2024/plan0427/Src/Top.v:2922]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port11_rd_info' [F:/A/2024/plan0427/Src/Top.v:2923]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port12_rd_info' [F:/A/2024/plan0427/Src/Top.v:2924]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port13_rd_info' [F:/A/2024/plan0427/Src/Top.v:2925]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port14_rd_info' [F:/A/2024/plan0427/Src/Top.v:2926]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port15_rd_info' [F:/A/2024/plan0427/Src/Top.v:2927]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 28 for port 'port_rd_info' [F:/A/2024/plan0427/Src/Top.v:2964]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3103]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3122]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3123]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3134]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3153]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3154]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3184]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3185]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3196]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3215]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3216]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3227]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3246]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3247]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3258]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3277]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3278]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3289]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3308]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3309]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3320]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3339]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3340]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3351]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3370]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3371]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3382]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3401]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3402]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3413]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3432]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3433]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3444]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3463]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3464]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3475]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3494]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3495]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3506]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3525]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3526]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3537]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3556]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3557]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3568]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3587]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3588]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3599]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3618]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3619]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3630]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3649]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3650]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3661]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3680]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3681]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3692]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3711]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3712]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3723]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3742]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3743]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3754]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3773]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3774]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3785]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3804]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3816]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3835]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3836]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3847]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3866]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3867]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3878]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3897]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3898]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3909]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3928]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3929]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3940]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3959]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3960]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3971]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3990]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3991]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4002]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4021]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4022]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4033]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4052]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4053]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4064]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.addr_ctrl
Compiling module xil_defaultlib.addr_re
Compiling module xil_defaultlib.wr_sram
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=1)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=2)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=3)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=4)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=5)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=6)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=7)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=8)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=9)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=10)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=11)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=12)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=13)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=14)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=15)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=16)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=17)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=18)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=19)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=20)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=21)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=22)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=23)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=24)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=25)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=26)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=27)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=28)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=29)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=30)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=31)
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:09 ; elapsed = 00:01:03 . Memory (MB): peak = 782.867 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '63' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Top_behav -key {Behavioral:sim_1:Functional:tb_Top} -tclbatch {tb_Top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_Top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 803.535 ; gain = 20.668
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:28 ; elapsed = 00:01:26 . Memory (MB): peak = 803.535 ; gain = 20.668
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 825.715 ; gain = 3.023
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 825.715 ; gain = 0.000
run 20 us
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 852.402 ; gain = 0.000
run 20 us
WARNING: [Simulator 45-29] Cannot open source file /wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v: file does not exist.
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 852.402 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open F:/A/2024/plan0427/Src/check.v w ]
add_files F:/A/2024/plan0427/Src/check.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open F:/A/2024/plan0427/Sim/tb_check.v w ]
add_files -fileset sim_1 F:/A/2024/plan0427/Sim/tb_check.v
update_compile_order -fileset sim_1
set_property top tb_check [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_check' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_check_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/check.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check
ERROR: [VRFC 10-1280] procedural assignment to a non-register rd_data is not permitted, left-hand side should be reg/integer/time/genvar [F:/A/2024/plan0427/Src/check.v:51]
ERROR: [VRFC 10-1280] procedural assignment to a non-register rd_data is not permitted, left-hand side should be reg/integer/time/genvar [F:/A/2024/plan0427/Src/check.v:53]
ERROR: [VRFC 10-1280] procedural assignment to a non-register rd_data is not permitted, left-hand side should be reg/integer/time/genvar [F:/A/2024/plan0427/Src/check.v:55]
ERROR: [VRFC 10-1280] procedural assignment to a non-register rd_data is not permitted, left-hand side should be reg/integer/time/genvar [F:/A/2024/plan0427/Src/check.v:57]
ERROR: [VRFC 10-1280] procedural assignment to a non-register rd_sop is not permitted, left-hand side should be reg/integer/time/genvar [F:/A/2024/plan0427/Src/check.v:64]
ERROR: [VRFC 10-1280] procedural assignment to a non-register rd_eop is not permitted, left-hand side should be reg/integer/time/genvar [F:/A/2024/plan0427/Src/check.v:65]
ERROR: [VRFC 10-1280] procedural assignment to a non-register rd_vld is not permitted, left-hand side should be reg/integer/time/genvar [F:/A/2024/plan0427/Src/check.v:66]
ERROR: [VRFC 10-1280] procedural assignment to a non-register rd_sop is not permitted, left-hand side should be reg/integer/time/genvar [F:/A/2024/plan0427/Src/check.v:70]
ERROR: [VRFC 10-1280] procedural assignment to a non-register rd_eop is not permitted, left-hand side should be reg/integer/time/genvar [F:/A/2024/plan0427/Src/check.v:71]
ERROR: [VRFC 10-1280] procedural assignment to a non-register rd_vld is not permitted, left-hand side should be reg/integer/time/genvar [F:/A/2024/plan0427/Src/check.v:72]
ERROR: [VRFC 10-2865] module 'check' ignored due to previous errors [F:/A/2024/plan0427/Src/check.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 906.676 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_check' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_check_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/check.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_check.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_check
ERROR: [VRFC 10-2989] 'port0_wr_vld' is not declared [F:/A/2024/plan0427/Sim/tb_check.v:95]
ERROR: [VRFC 10-2865] module 'tb_check' ignored due to previous errors [F:/A/2024/plan0427/Sim/tb_check.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 906.676 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_check' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_check_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/check.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_check.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_check
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_check_behav xil_defaultlib.tb_check xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.check
Compiling module xil_defaultlib.tb_check
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_check_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/xsim.dir/tb_check_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 84.434 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Sun May 19 09:25:32 2024...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 906.676 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_check_behav -key {Behavioral:sim_1:Functional:tb_check} -tclbatch {tb_check.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_check.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 910.250 ; gain = 3.574
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_check_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:31 . Memory (MB): peak = 910.250 ; gain = 3.574
run 20 us
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 911.438 ; gain = 0.000
set_property top tb_Top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1148]
INFO: [VRFC 10-2458] undeclared symbol port1_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1162]
INFO: [VRFC 10-2458] undeclared symbol port2_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1176]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1182]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1183]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1184]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1185]
INFO: [VRFC 10-2458] undeclared symbol port3_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1190]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1196]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1197]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1198]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1199]
INFO: [VRFC 10-2458] undeclared symbol port4_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1204]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1210]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1211]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1212]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1213]
INFO: [VRFC 10-2458] undeclared symbol port5_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1218]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1224]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1225]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1226]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1227]
INFO: [VRFC 10-2458] undeclared symbol port6_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1232]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1238]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1239]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1240]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1241]
INFO: [VRFC 10-2458] undeclared symbol port7_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1246]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1252]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1253]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1254]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1255]
INFO: [VRFC 10-2458] undeclared symbol port8_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1260]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1266]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1267]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1268]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1269]
INFO: [VRFC 10-2458] undeclared symbol port9_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1274]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1280]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1281]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1282]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1283]
INFO: [VRFC 10-2458] undeclared symbol port10_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1288]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1294]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1295]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1296]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1297]
INFO: [VRFC 10-2458] undeclared symbol port11_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1302]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1308]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1309]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1310]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1311]
INFO: [VRFC 10-2458] undeclared symbol port12_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1316]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1322]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1323]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1324]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1325]
INFO: [VRFC 10-2458] undeclared symbol port13_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1330]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1336]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1337]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1338]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1339]
INFO: [VRFC 10-2458] undeclared symbol port14_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1344]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1350]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1351]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1352]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1353]
INFO: [VRFC 10-2458] undeclared symbol port15_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1358]
INFO: [VRFC 10-2458] undeclared symbol port_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2995]
INFO: [VRFC 10-2458] undeclared symbol rd_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2997]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3127]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3128]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3129]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3130]
INFO: [VRFC 10-2458] undeclared symbol wr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3149]
INFO: [VRFC 10-2458] undeclared symbol rd_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3150]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3158]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3159]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3160]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3161]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3189]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3190]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3191]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3192]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3220]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3221]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3222]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3223]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3251]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3252]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3253]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3254]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3282]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3283]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3284]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3285]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3313]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3314]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3315]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3316]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_re
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/check.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:69]
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:70]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 942.867 ; gain = 3.625
INFO: [USF-XSim-69] 'compile' step finished in '15' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1185]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1199]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1213]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1227]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1241]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1255]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1269]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1283]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1297]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1311]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1325]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1339]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1353]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'rd_data' [F:/A/2024/plan0427/Src/Top.v:1508]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2236]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 32 for port 'port3_info' [F:/A/2024/plan0427/Src/Top.v:2269]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2283]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2329]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2373]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2417]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2461]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2505]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2549]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2593]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2637]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2681]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2725]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2769]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2813]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2857]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2901]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port0_rd_info' [F:/A/2024/plan0427/Src/Top.v:2939]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'port1_rd_info' [F:/A/2024/plan0427/Src/Top.v:2940]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port2_rd_info' [F:/A/2024/plan0427/Src/Top.v:2941]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port3_rd_info' [F:/A/2024/plan0427/Src/Top.v:2942]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port4_rd_info' [F:/A/2024/plan0427/Src/Top.v:2943]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port5_rd_info' [F:/A/2024/plan0427/Src/Top.v:2944]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port6_rd_info' [F:/A/2024/plan0427/Src/Top.v:2945]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port7_rd_info' [F:/A/2024/plan0427/Src/Top.v:2946]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port8_rd_info' [F:/A/2024/plan0427/Src/Top.v:2947]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port9_rd_info' [F:/A/2024/plan0427/Src/Top.v:2948]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port10_rd_info' [F:/A/2024/plan0427/Src/Top.v:2949]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port11_rd_info' [F:/A/2024/plan0427/Src/Top.v:2950]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port12_rd_info' [F:/A/2024/plan0427/Src/Top.v:2951]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port13_rd_info' [F:/A/2024/plan0427/Src/Top.v:2952]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port14_rd_info' [F:/A/2024/plan0427/Src/Top.v:2953]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port15_rd_info' [F:/A/2024/plan0427/Src/Top.v:2954]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 28 for port 'port_rd_info' [F:/A/2024/plan0427/Src/Top.v:2991]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3130]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3149]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3150]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3161]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3180]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3181]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3192]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3211]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3212]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3223]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3242]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3243]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3254]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3273]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3274]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3285]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3304]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3305]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3316]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3335]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3336]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3347]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3366]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3367]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3378]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3397]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3398]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3409]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3428]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3429]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3440]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3459]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3460]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3471]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3490]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3491]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3502]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3521]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3522]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3533]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3552]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3553]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3564]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3583]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3584]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3595]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3614]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3615]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3626]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3645]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3646]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3657]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3676]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3677]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3688]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3707]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3708]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3719]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3738]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3739]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3750]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3769]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3770]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3781]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3800]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3801]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3812]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3831]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3832]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3843]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3862]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3863]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3874]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3893]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3894]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3905]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3924]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3925]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3936]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3955]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3956]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3967]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3986]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3987]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3998]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4017]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4018]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4029]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4048]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4049]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4060]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4079]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4080]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4091]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'rd_data' [F:/A/2024/plan0427/Src/Top.v:1522]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module xil_defaultlib.check
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.addr_ctrl
Compiling module xil_defaultlib.addr_re
Compiling module xil_defaultlib.wr_sram
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=1)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=2)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=3)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=4)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=5)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=6)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=7)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=8)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=9)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=10)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=11)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=12)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=13)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=14)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=15)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=16)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=17)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=18)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=19)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=20)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=21)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=22)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=23)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=24)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=25)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=26)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=27)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=28)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=29)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=30)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=31)
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:02:13 . Memory (MB): peak = 942.867 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '134' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Top_behav -key {Behavioral:sim_1:Functional:tb_Top} -tclbatch {tb_Top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_Top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 949.449 ; gain = 6.582
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:02:51 . Memory (MB): peak = 949.449 ; gain = 10.453
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 949.449 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1148]
INFO: [VRFC 10-2458] undeclared symbol port1_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1162]
INFO: [VRFC 10-2458] undeclared symbol port2_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1176]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1182]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1183]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1184]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1185]
INFO: [VRFC 10-2458] undeclared symbol port3_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1190]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1196]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1197]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1198]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1199]
INFO: [VRFC 10-2458] undeclared symbol port4_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1204]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1210]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1211]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1212]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1213]
INFO: [VRFC 10-2458] undeclared symbol port5_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1218]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1224]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1225]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1226]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1227]
INFO: [VRFC 10-2458] undeclared symbol port6_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1232]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1238]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1239]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1240]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1241]
INFO: [VRFC 10-2458] undeclared symbol port7_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1246]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1252]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1253]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1254]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1255]
INFO: [VRFC 10-2458] undeclared symbol port8_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1260]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1266]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1267]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1268]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1269]
INFO: [VRFC 10-2458] undeclared symbol port9_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1274]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1280]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1281]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1282]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1283]
INFO: [VRFC 10-2458] undeclared symbol port10_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1288]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1294]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1295]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1296]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1297]
INFO: [VRFC 10-2458] undeclared symbol port11_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1302]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1308]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1309]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1310]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1311]
INFO: [VRFC 10-2458] undeclared symbol port12_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1316]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1322]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1323]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1324]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1325]
INFO: [VRFC 10-2458] undeclared symbol port13_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1330]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1336]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1337]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1338]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1339]
INFO: [VRFC 10-2458] undeclared symbol port14_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1344]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1350]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1351]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1352]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1353]
INFO: [VRFC 10-2458] undeclared symbol port15_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1358]
INFO: [VRFC 10-2458] undeclared symbol port_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2995]
INFO: [VRFC 10-2458] undeclared symbol rd_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2997]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3127]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3128]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3129]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3130]
INFO: [VRFC 10-2458] undeclared symbol wr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3149]
INFO: [VRFC 10-2458] undeclared symbol rd_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3150]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3158]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3159]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3160]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3161]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3189]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3190]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3191]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3192]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3220]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3221]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3222]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3223]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3251]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3252]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3253]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3254]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3282]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3283]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3284]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3285]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3313]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3314]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3315]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3316]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_re
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/check.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:69]
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:70]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 949.449 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '17' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 949.449 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'port0_rd_data' [F:/A/2024/plan0427/Sim/tb_Top.v:226]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'port1_rd_data' [F:/A/2024/plan0427/Sim/tb_Top.v:236]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'port2_rd_data' [F:/A/2024/plan0427/Sim/tb_Top.v:246]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1185]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1199]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1213]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1227]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1241]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1255]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1269]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1283]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1297]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1311]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1325]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1339]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1353]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2236]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 32 for port 'port3_info' [F:/A/2024/plan0427/Src/Top.v:2269]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2283]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2329]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2373]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2417]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2461]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2505]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2549]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2593]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2637]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2681]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2725]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2769]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2813]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2857]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2901]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port0_rd_info' [F:/A/2024/plan0427/Src/Top.v:2939]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'port1_rd_info' [F:/A/2024/plan0427/Src/Top.v:2940]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port2_rd_info' [F:/A/2024/plan0427/Src/Top.v:2941]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port3_rd_info' [F:/A/2024/plan0427/Src/Top.v:2942]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port4_rd_info' [F:/A/2024/plan0427/Src/Top.v:2943]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port5_rd_info' [F:/A/2024/plan0427/Src/Top.v:2944]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port6_rd_info' [F:/A/2024/plan0427/Src/Top.v:2945]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port7_rd_info' [F:/A/2024/plan0427/Src/Top.v:2946]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port8_rd_info' [F:/A/2024/plan0427/Src/Top.v:2947]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port9_rd_info' [F:/A/2024/plan0427/Src/Top.v:2948]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port10_rd_info' [F:/A/2024/plan0427/Src/Top.v:2949]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port11_rd_info' [F:/A/2024/plan0427/Src/Top.v:2950]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port12_rd_info' [F:/A/2024/plan0427/Src/Top.v:2951]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port13_rd_info' [F:/A/2024/plan0427/Src/Top.v:2952]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port14_rd_info' [F:/A/2024/plan0427/Src/Top.v:2953]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port15_rd_info' [F:/A/2024/plan0427/Src/Top.v:2954]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 28 for port 'port_rd_info' [F:/A/2024/plan0427/Src/Top.v:2991]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3130]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3149]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3150]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3161]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3180]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3181]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3192]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3211]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3212]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3223]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3242]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3243]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3254]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3273]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3274]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3285]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3304]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3305]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3316]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3335]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3336]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3347]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3366]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3367]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3378]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3397]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3398]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3409]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3428]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3429]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3440]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3459]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3460]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3471]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3490]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3491]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3502]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3521]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3522]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3533]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3552]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3553]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3564]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3583]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3584]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3595]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3614]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3615]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3626]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3645]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3646]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3657]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3676]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3677]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3688]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3707]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3708]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3719]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3738]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3739]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3750]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3769]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3770]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3781]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3800]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3801]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3812]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3831]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3832]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3843]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3862]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3863]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3874]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3893]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3894]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3905]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3924]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3925]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3936]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3955]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3956]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3967]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3986]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3987]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3998]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4017]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4018]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4029]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4048]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4049]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4060]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4079]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4080]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4091]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module xil_defaultlib.check
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.addr_ctrl
Compiling module xil_defaultlib.addr_re
Compiling module xil_defaultlib.wr_sram
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=1)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=2)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=3)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=4)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=5)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=6)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=7)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=8)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=9)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=10)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=11)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=12)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=13)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=14)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=15)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=16)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=17)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=18)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=19)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=20)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=21)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=22)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=23)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=24)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=25)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=26)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=27)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=28)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=29)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=30)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=31)
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:54 . Memory (MB): peak = 949.449 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '54' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:54 . Memory (MB): peak = 949.449 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:01:34 . Memory (MB): peak = 949.449 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 949.449 ; gain = 0.000
run 20 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 949.449 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1148]
INFO: [VRFC 10-2458] undeclared symbol port1_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1162]
INFO: [VRFC 10-2458] undeclared symbol port2_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1176]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1182]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1183]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1184]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1185]
INFO: [VRFC 10-2458] undeclared symbol port3_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1190]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1196]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1197]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1198]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1199]
INFO: [VRFC 10-2458] undeclared symbol port4_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1204]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1210]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1211]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1212]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1213]
INFO: [VRFC 10-2458] undeclared symbol port5_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1218]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1224]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1225]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1226]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1227]
INFO: [VRFC 10-2458] undeclared symbol port6_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1232]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1238]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1239]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1240]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1241]
INFO: [VRFC 10-2458] undeclared symbol port7_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1246]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1252]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1253]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1254]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1255]
INFO: [VRFC 10-2458] undeclared symbol port8_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1260]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1266]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1267]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1268]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1269]
INFO: [VRFC 10-2458] undeclared symbol port9_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1274]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1280]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1281]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1282]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1283]
INFO: [VRFC 10-2458] undeclared symbol port10_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1288]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1294]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1295]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1296]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1297]
INFO: [VRFC 10-2458] undeclared symbol port11_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1302]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1308]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1309]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1310]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1311]
INFO: [VRFC 10-2458] undeclared symbol port12_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1316]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1322]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1323]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1324]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1325]
INFO: [VRFC 10-2458] undeclared symbol port13_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1330]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1336]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1337]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1338]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1339]
INFO: [VRFC 10-2458] undeclared symbol port14_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1344]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1350]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1351]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1352]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1353]
INFO: [VRFC 10-2458] undeclared symbol port15_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1358]
INFO: [VRFC 10-2458] undeclared symbol port_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2995]
INFO: [VRFC 10-2458] undeclared symbol rd_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2997]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3127]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3128]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3129]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3130]
INFO: [VRFC 10-2458] undeclared symbol wr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3149]
INFO: [VRFC 10-2458] undeclared symbol rd_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3150]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3158]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3159]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3160]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3161]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3189]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3190]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3191]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3192]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3220]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3221]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3222]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3223]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3251]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3252]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3253]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3254]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3282]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3283]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3284]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3285]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3313]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3314]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3315]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3316]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_re
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/check.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:69]
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:70]
ERROR: [VRFC 10-1280] procedural assignment to a non-register port_rd_sop is not permitted, left-hand side should be reg/integer/time/genvar [F:/A/2024/plan0427/Src/wr_sram.v:366]
ERROR: [VRFC 10-1280] procedural assignment to a non-register port_rd_sop is not permitted, left-hand side should be reg/integer/time/genvar [F:/A/2024/plan0427/Src/wr_sram.v:368]
ERROR: [VRFC 10-1280] procedural assignment to a non-register port_rd_sop is not permitted, left-hand side should be reg/integer/time/genvar [F:/A/2024/plan0427/Src/wr_sram.v:370]
ERROR: [VRFC 10-2865] module 'wr_sram' ignored due to previous errors [F:/A/2024/plan0427/Src/wr_sram.v:23]
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 949.449 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
INFO: [USF-XSim-99] Step results log file:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 949.449 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1148]
INFO: [VRFC 10-2458] undeclared symbol port1_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1162]
INFO: [VRFC 10-2458] undeclared symbol port2_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1176]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1182]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1183]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1184]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1185]
INFO: [VRFC 10-2458] undeclared symbol port3_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1190]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1196]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1197]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1198]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1199]
INFO: [VRFC 10-2458] undeclared symbol port4_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1204]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1210]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1211]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1212]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1213]
INFO: [VRFC 10-2458] undeclared symbol port5_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1218]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1224]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1225]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1226]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1227]
INFO: [VRFC 10-2458] undeclared symbol port6_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1232]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1238]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1239]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1240]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1241]
INFO: [VRFC 10-2458] undeclared symbol port7_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1246]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1252]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1253]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1254]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1255]
INFO: [VRFC 10-2458] undeclared symbol port8_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1260]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1266]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1267]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1268]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1269]
INFO: [VRFC 10-2458] undeclared symbol port9_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1274]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1280]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1281]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1282]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1283]
INFO: [VRFC 10-2458] undeclared symbol port10_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1288]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1294]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1295]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1296]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1297]
INFO: [VRFC 10-2458] undeclared symbol port11_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1302]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1308]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1309]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1310]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1311]
INFO: [VRFC 10-2458] undeclared symbol port12_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1316]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1322]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1323]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1324]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1325]
INFO: [VRFC 10-2458] undeclared symbol port13_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1330]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1336]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1337]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1338]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1339]
INFO: [VRFC 10-2458] undeclared symbol port14_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1344]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1350]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1351]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1352]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1353]
INFO: [VRFC 10-2458] undeclared symbol port15_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1358]
INFO: [VRFC 10-2458] undeclared symbol port_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2995]
INFO: [VRFC 10-2458] undeclared symbol rd_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2997]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3127]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3128]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3129]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3130]
INFO: [VRFC 10-2458] undeclared symbol wr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3149]
INFO: [VRFC 10-2458] undeclared symbol rd_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3150]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3158]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3159]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3160]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3161]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3189]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3190]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3191]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3192]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3220]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3221]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3222]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3223]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3251]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3252]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3253]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3254]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3282]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3283]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3284]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3285]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3313]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3314]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3315]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3316]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_re
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/check.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:69]
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:70]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 949.449 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 949.449 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'port0_rd_data' [F:/A/2024/plan0427/Sim/tb_Top.v:226]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'port1_rd_data' [F:/A/2024/plan0427/Sim/tb_Top.v:236]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'port2_rd_data' [F:/A/2024/plan0427/Sim/tb_Top.v:246]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1185]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1199]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1213]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1227]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1241]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1255]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1269]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1283]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1297]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1311]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1325]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1339]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1353]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2236]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 32 for port 'port3_info' [F:/A/2024/plan0427/Src/Top.v:2269]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2283]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2329]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2373]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2417]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2461]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2505]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2549]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2593]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2637]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2681]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2725]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2769]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2813]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2857]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2901]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port0_rd_info' [F:/A/2024/plan0427/Src/Top.v:2939]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'port1_rd_info' [F:/A/2024/plan0427/Src/Top.v:2940]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port2_rd_info' [F:/A/2024/plan0427/Src/Top.v:2941]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port3_rd_info' [F:/A/2024/plan0427/Src/Top.v:2942]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port4_rd_info' [F:/A/2024/plan0427/Src/Top.v:2943]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port5_rd_info' [F:/A/2024/plan0427/Src/Top.v:2944]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port6_rd_info' [F:/A/2024/plan0427/Src/Top.v:2945]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port7_rd_info' [F:/A/2024/plan0427/Src/Top.v:2946]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port8_rd_info' [F:/A/2024/plan0427/Src/Top.v:2947]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port9_rd_info' [F:/A/2024/plan0427/Src/Top.v:2948]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port10_rd_info' [F:/A/2024/plan0427/Src/Top.v:2949]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port11_rd_info' [F:/A/2024/plan0427/Src/Top.v:2950]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port12_rd_info' [F:/A/2024/plan0427/Src/Top.v:2951]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port13_rd_info' [F:/A/2024/plan0427/Src/Top.v:2952]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port14_rd_info' [F:/A/2024/plan0427/Src/Top.v:2953]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port15_rd_info' [F:/A/2024/plan0427/Src/Top.v:2954]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 28 for port 'port_rd_info' [F:/A/2024/plan0427/Src/Top.v:2991]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3130]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3149]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3150]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3161]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3180]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3181]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3192]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3211]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3212]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3223]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3242]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3243]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3254]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3273]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3274]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3285]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3304]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3305]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3316]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3335]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3336]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3347]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3366]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3367]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3378]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3397]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3398]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3409]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3428]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3429]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3440]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3459]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3460]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3471]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3490]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3491]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3502]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3521]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3522]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3533]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3552]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3553]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3564]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3583]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3584]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3595]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3614]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3615]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3626]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3645]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3646]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3657]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3676]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3677]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3688]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3707]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3708]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3719]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3738]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3739]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3750]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3769]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3770]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3781]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3800]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3801]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3812]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3831]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3832]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3843]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3862]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3863]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3874]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3893]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3894]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3905]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3924]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3925]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3936]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3955]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3956]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3967]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3986]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3987]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3998]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4017]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4018]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4029]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4048]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4049]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4060]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4079]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4080]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4091]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module xil_defaultlib.check
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.addr_ctrl
Compiling module xil_defaultlib.addr_re
Compiling module xil_defaultlib.wr_sram
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=1)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=2)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=3)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=4)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=5)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=6)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=7)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=8)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=9)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=10)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=11)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=12)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=13)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=14)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=15)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=16)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=17)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=18)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=19)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=20)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=21)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=22)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=23)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=24)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=25)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=26)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=27)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=28)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=29)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=30)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=31)
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:54 . Memory (MB): peak = 949.449 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '54' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:54 . Memory (MB): peak = 949.449 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 949.449 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:01:10 . Memory (MB): peak = 949.449 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 949.449 ; gain = 0.000
run 20 us
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 949.449 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1148]
INFO: [VRFC 10-2458] undeclared symbol port1_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1162]
INFO: [VRFC 10-2458] undeclared symbol port2_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1176]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1182]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1183]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1184]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1185]
INFO: [VRFC 10-2458] undeclared symbol port3_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1190]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1196]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1197]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1198]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1199]
INFO: [VRFC 10-2458] undeclared symbol port4_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1204]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1210]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1211]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1212]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1213]
INFO: [VRFC 10-2458] undeclared symbol port5_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1218]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1224]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1225]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1226]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1227]
INFO: [VRFC 10-2458] undeclared symbol port6_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1232]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1238]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1239]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1240]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1241]
INFO: [VRFC 10-2458] undeclared symbol port7_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1246]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1252]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1253]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1254]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1255]
INFO: [VRFC 10-2458] undeclared symbol port8_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1260]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1266]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1267]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1268]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1269]
INFO: [VRFC 10-2458] undeclared symbol port9_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1274]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1280]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1281]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1282]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1283]
INFO: [VRFC 10-2458] undeclared symbol port10_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1288]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1294]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1295]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1296]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1297]
INFO: [VRFC 10-2458] undeclared symbol port11_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1302]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1308]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1309]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1310]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1311]
INFO: [VRFC 10-2458] undeclared symbol port12_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1316]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1322]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1323]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1324]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1325]
INFO: [VRFC 10-2458] undeclared symbol port13_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1330]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1336]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1337]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1338]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1339]
INFO: [VRFC 10-2458] undeclared symbol port14_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1344]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1350]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1351]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1352]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1353]
INFO: [VRFC 10-2458] undeclared symbol port15_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1358]
INFO: [VRFC 10-2458] undeclared symbol port_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2995]
INFO: [VRFC 10-2458] undeclared symbol rd_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2997]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3127]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3128]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3129]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3130]
INFO: [VRFC 10-2458] undeclared symbol wr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3149]
INFO: [VRFC 10-2458] undeclared symbol rd_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3150]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3158]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3159]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3160]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3161]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3189]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3190]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3191]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3192]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3220]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3221]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3222]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3223]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3251]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3252]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3253]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3254]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3282]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3283]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3284]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3285]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3313]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3314]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3315]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3316]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_re
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/check.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:69]
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:70]
ERROR: [VRFC 10-1280] procedural assignment to a non-register port_rd_eop is not permitted, left-hand side should be reg/integer/time/genvar [F:/A/2024/plan0427/Src/wr_sram.v:378]
ERROR: [VRFC 10-1280] procedural assignment to a non-register port_rd_eop is not permitted, left-hand side should be reg/integer/time/genvar [F:/A/2024/plan0427/Src/wr_sram.v:380]
ERROR: [VRFC 10-1280] procedural assignment to a non-register port_rd_eop is not permitted, left-hand side should be reg/integer/time/genvar [F:/A/2024/plan0427/Src/wr_sram.v:382]
ERROR: [VRFC 10-2865] module 'wr_sram' ignored due to previous errors [F:/A/2024/plan0427/Src/wr_sram.v:23]
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 949.449 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
INFO: [USF-XSim-99] Step results log file:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 949.449 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1148]
INFO: [VRFC 10-2458] undeclared symbol port1_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1162]
INFO: [VRFC 10-2458] undeclared symbol port2_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1176]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1182]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1183]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1184]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1185]
INFO: [VRFC 10-2458] undeclared symbol port3_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1190]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1196]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1197]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1198]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1199]
INFO: [VRFC 10-2458] undeclared symbol port4_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1204]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1210]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1211]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1212]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1213]
INFO: [VRFC 10-2458] undeclared symbol port5_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1218]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1224]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1225]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1226]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1227]
INFO: [VRFC 10-2458] undeclared symbol port6_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1232]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1238]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1239]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1240]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1241]
INFO: [VRFC 10-2458] undeclared symbol port7_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1246]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1252]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1253]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1254]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1255]
INFO: [VRFC 10-2458] undeclared symbol port8_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1260]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1266]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1267]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1268]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1269]
INFO: [VRFC 10-2458] undeclared symbol port9_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1274]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1280]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1281]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1282]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1283]
INFO: [VRFC 10-2458] undeclared symbol port10_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1288]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1294]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1295]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1296]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1297]
INFO: [VRFC 10-2458] undeclared symbol port11_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1302]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1308]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1309]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1310]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1311]
INFO: [VRFC 10-2458] undeclared symbol port12_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1316]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1322]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1323]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1324]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1325]
INFO: [VRFC 10-2458] undeclared symbol port13_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1330]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1336]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1337]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1338]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1339]
INFO: [VRFC 10-2458] undeclared symbol port14_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1344]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1350]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1351]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1352]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1353]
INFO: [VRFC 10-2458] undeclared symbol port15_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1358]
INFO: [VRFC 10-2458] undeclared symbol port_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2995]
INFO: [VRFC 10-2458] undeclared symbol rd_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2997]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3127]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3128]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3129]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3130]
INFO: [VRFC 10-2458] undeclared symbol wr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3149]
INFO: [VRFC 10-2458] undeclared symbol rd_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3150]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3158]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3159]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3160]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3161]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3189]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3190]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3191]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3192]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3220]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3221]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3222]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3223]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3251]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3252]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3253]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3254]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3282]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3283]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3284]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3285]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3313]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3314]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3315]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3316]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_re
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/check.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:69]
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:70]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 949.449 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 949.449 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'port0_rd_data' [F:/A/2024/plan0427/Sim/tb_Top.v:226]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'port1_rd_data' [F:/A/2024/plan0427/Sim/tb_Top.v:236]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'port2_rd_data' [F:/A/2024/plan0427/Sim/tb_Top.v:246]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1185]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1199]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1213]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1227]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1241]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1255]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1269]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1283]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1297]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1311]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1325]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1339]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1353]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2236]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 32 for port 'port3_info' [F:/A/2024/plan0427/Src/Top.v:2269]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2283]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2329]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2373]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2417]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2461]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2505]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2549]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2593]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2637]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2681]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2725]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2769]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2813]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2857]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2901]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port0_rd_info' [F:/A/2024/plan0427/Src/Top.v:2939]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'port1_rd_info' [F:/A/2024/plan0427/Src/Top.v:2940]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port2_rd_info' [F:/A/2024/plan0427/Src/Top.v:2941]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port3_rd_info' [F:/A/2024/plan0427/Src/Top.v:2942]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port4_rd_info' [F:/A/2024/plan0427/Src/Top.v:2943]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port5_rd_info' [F:/A/2024/plan0427/Src/Top.v:2944]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port6_rd_info' [F:/A/2024/plan0427/Src/Top.v:2945]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port7_rd_info' [F:/A/2024/plan0427/Src/Top.v:2946]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port8_rd_info' [F:/A/2024/plan0427/Src/Top.v:2947]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port9_rd_info' [F:/A/2024/plan0427/Src/Top.v:2948]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port10_rd_info' [F:/A/2024/plan0427/Src/Top.v:2949]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port11_rd_info' [F:/A/2024/plan0427/Src/Top.v:2950]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port12_rd_info' [F:/A/2024/plan0427/Src/Top.v:2951]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port13_rd_info' [F:/A/2024/plan0427/Src/Top.v:2952]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port14_rd_info' [F:/A/2024/plan0427/Src/Top.v:2953]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port15_rd_info' [F:/A/2024/plan0427/Src/Top.v:2954]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 28 for port 'port_rd_info' [F:/A/2024/plan0427/Src/Top.v:2991]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3130]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3149]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3150]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3161]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3180]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3181]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3192]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3211]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3212]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3223]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3242]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3243]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3254]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3273]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3274]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3285]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3304]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3305]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3316]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3335]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3336]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3347]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3366]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3367]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3378]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3397]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3398]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3409]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3428]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3429]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3440]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3459]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3460]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3471]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3490]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3491]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3502]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3521]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3522]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3533]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3552]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3553]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3564]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3583]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3584]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3595]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3614]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3615]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3626]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3645]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3646]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3657]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3676]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3677]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3688]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3707]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3708]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3719]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3738]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3739]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3750]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3769]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3770]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3781]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3800]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3801]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3812]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3831]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3832]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3843]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3862]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3863]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3874]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3893]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3894]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3905]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3924]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3925]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3936]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3955]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3956]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3967]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3986]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3987]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3998]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4017]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4018]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4029]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4048]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4049]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4060]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4079]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4080]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4091]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module xil_defaultlib.check
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.addr_ctrl
Compiling module xil_defaultlib.addr_re
Compiling module xil_defaultlib.wr_sram
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=1)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=2)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=3)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=4)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=5)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=6)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=7)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=8)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=9)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=10)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=11)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=12)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=13)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=14)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=15)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=16)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=17)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=18)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=19)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=20)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=21)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=22)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=23)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=24)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=25)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=26)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=27)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=28)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=29)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=30)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=31)
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:48 . Memory (MB): peak = 949.449 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '49' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:49 . Memory (MB): peak = 949.449 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:01:09 . Memory (MB): peak = 949.449 ; gain = 0.000
run 20 us
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 949.449 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 962.777 ; gain = 0.000
run 20 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 962.777 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1148]
INFO: [VRFC 10-2458] undeclared symbol port1_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1162]
INFO: [VRFC 10-2458] undeclared symbol port2_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1176]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1182]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1183]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1184]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1185]
INFO: [VRFC 10-2458] undeclared symbol port3_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1190]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1196]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1197]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1198]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1199]
INFO: [VRFC 10-2458] undeclared symbol port4_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1204]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1210]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1211]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1212]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1213]
INFO: [VRFC 10-2458] undeclared symbol port5_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1218]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1224]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1225]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1226]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1227]
INFO: [VRFC 10-2458] undeclared symbol port6_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1232]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1238]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1239]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1240]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1241]
INFO: [VRFC 10-2458] undeclared symbol port7_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1246]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1252]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1253]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1254]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1255]
INFO: [VRFC 10-2458] undeclared symbol port8_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1260]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1266]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1267]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1268]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1269]
INFO: [VRFC 10-2458] undeclared symbol port9_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1274]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1280]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1281]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1282]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1283]
INFO: [VRFC 10-2458] undeclared symbol port10_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1288]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1294]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1295]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1296]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1297]
INFO: [VRFC 10-2458] undeclared symbol port11_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1302]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1308]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1309]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1310]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1311]
INFO: [VRFC 10-2458] undeclared symbol port12_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1316]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1322]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1323]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1324]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1325]
INFO: [VRFC 10-2458] undeclared symbol port13_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1330]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1336]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1337]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1338]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1339]
INFO: [VRFC 10-2458] undeclared symbol port14_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1344]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1350]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1351]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1352]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1353]
INFO: [VRFC 10-2458] undeclared symbol port15_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1358]
INFO: [VRFC 10-2458] undeclared symbol port_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2995]
INFO: [VRFC 10-2458] undeclared symbol rd_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2997]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3127]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3128]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3129]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3130]
INFO: [VRFC 10-2458] undeclared symbol wr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3149]
INFO: [VRFC 10-2458] undeclared symbol rd_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3150]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3158]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3159]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3160]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3161]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3189]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3190]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3191]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3192]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3220]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3221]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3222]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3223]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3251]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3252]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3253]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3254]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3282]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3283]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3284]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3285]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3313]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3314]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3315]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3316]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_re
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/check.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:69]
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:70]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 962.777 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 962.777 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'port0_rd_data' [F:/A/2024/plan0427/Sim/tb_Top.v:226]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'port1_rd_data' [F:/A/2024/plan0427/Sim/tb_Top.v:236]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'port2_rd_data' [F:/A/2024/plan0427/Sim/tb_Top.v:246]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1185]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1199]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1213]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1227]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1241]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1255]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1269]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1283]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1297]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1311]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1325]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1339]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1353]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2236]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 32 for port 'port3_info' [F:/A/2024/plan0427/Src/Top.v:2269]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2283]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2329]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2373]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2417]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2461]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2505]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2549]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2593]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2637]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2681]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2725]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2769]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2813]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2857]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2901]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port0_rd_info' [F:/A/2024/plan0427/Src/Top.v:2939]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'port1_rd_info' [F:/A/2024/plan0427/Src/Top.v:2940]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port2_rd_info' [F:/A/2024/plan0427/Src/Top.v:2941]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port3_rd_info' [F:/A/2024/plan0427/Src/Top.v:2942]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port4_rd_info' [F:/A/2024/plan0427/Src/Top.v:2943]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port5_rd_info' [F:/A/2024/plan0427/Src/Top.v:2944]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port6_rd_info' [F:/A/2024/plan0427/Src/Top.v:2945]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port7_rd_info' [F:/A/2024/plan0427/Src/Top.v:2946]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port8_rd_info' [F:/A/2024/plan0427/Src/Top.v:2947]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port9_rd_info' [F:/A/2024/plan0427/Src/Top.v:2948]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port10_rd_info' [F:/A/2024/plan0427/Src/Top.v:2949]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port11_rd_info' [F:/A/2024/plan0427/Src/Top.v:2950]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port12_rd_info' [F:/A/2024/plan0427/Src/Top.v:2951]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port13_rd_info' [F:/A/2024/plan0427/Src/Top.v:2952]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port14_rd_info' [F:/A/2024/plan0427/Src/Top.v:2953]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port15_rd_info' [F:/A/2024/plan0427/Src/Top.v:2954]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 28 for port 'port_rd_info' [F:/A/2024/plan0427/Src/Top.v:2991]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3130]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3149]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3150]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3161]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3180]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3181]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3192]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3211]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3212]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3223]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3242]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3243]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3254]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3273]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3274]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3285]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3304]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3305]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3316]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3335]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3336]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3347]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3366]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3367]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3378]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3397]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3398]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3409]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3428]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3429]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3440]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3459]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3460]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3471]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3490]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3491]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3502]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3521]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3522]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3533]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3552]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3553]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3564]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3583]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3584]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3595]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3614]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3615]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3626]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3645]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3646]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3657]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3676]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3677]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3688]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3707]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3708]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3719]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3738]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3739]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3750]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3769]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3770]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3781]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3800]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3801]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3812]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3831]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3832]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3843]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3862]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3863]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3874]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3893]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3894]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3905]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3924]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3925]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3936]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3955]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3956]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3967]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3986]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3987]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3998]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4017]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4018]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4029]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4048]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4049]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4060]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4079]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4080]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4091]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module xil_defaultlib.check
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.addr_ctrl
Compiling module xil_defaultlib.addr_re
Compiling module xil_defaultlib.wr_sram
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=1)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=2)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=3)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=4)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=5)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=6)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=7)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=8)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=9)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=10)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=11)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=12)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=13)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=14)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=15)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=16)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=17)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=18)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=19)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=20)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=21)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=22)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=23)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=24)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=25)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=26)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=27)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=28)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=29)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=30)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=31)
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:54 . Memory (MB): peak = 962.777 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '54' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:54 . Memory (MB): peak = 962.777 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:01:14 . Memory (MB): peak = 962.777 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 976.707 ; gain = 0.000
run 20 us
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 976.707 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 976.707 ; gain = 0.000
run 20 us
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 976.707 ; gain = 0.000
run 20 us
WARNING: [Simulator 45-29] Cannot open source file /wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v: file does not exist.
run 20 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1148]
INFO: [VRFC 10-2458] undeclared symbol port1_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1162]
INFO: [VRFC 10-2458] undeclared symbol port2_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1176]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1182]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1183]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1184]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1185]
INFO: [VRFC 10-2458] undeclared symbol port3_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1190]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1196]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1197]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1198]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1199]
INFO: [VRFC 10-2458] undeclared symbol port4_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1204]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1210]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1211]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1212]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1213]
INFO: [VRFC 10-2458] undeclared symbol port5_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1218]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1224]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1225]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1226]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1227]
INFO: [VRFC 10-2458] undeclared symbol port6_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1232]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1238]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1239]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1240]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1241]
INFO: [VRFC 10-2458] undeclared symbol port7_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1246]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1252]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1253]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1254]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1255]
INFO: [VRFC 10-2458] undeclared symbol port8_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1260]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1266]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1267]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1268]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1269]
INFO: [VRFC 10-2458] undeclared symbol port9_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1274]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1280]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1281]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1282]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1283]
INFO: [VRFC 10-2458] undeclared symbol port10_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1288]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1294]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1295]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1296]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1297]
INFO: [VRFC 10-2458] undeclared symbol port11_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1302]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1308]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1309]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1310]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1311]
INFO: [VRFC 10-2458] undeclared symbol port12_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1316]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1322]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1323]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1324]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1325]
INFO: [VRFC 10-2458] undeclared symbol port13_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1330]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1336]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1337]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1338]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1339]
INFO: [VRFC 10-2458] undeclared symbol port14_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1344]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1350]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1351]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1352]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1353]
INFO: [VRFC 10-2458] undeclared symbol port15_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1358]
INFO: [VRFC 10-2458] undeclared symbol port_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2996]
INFO: [VRFC 10-2458] undeclared symbol rd_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2998]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3128]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3129]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3130]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3131]
INFO: [VRFC 10-2458] undeclared symbol wr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3150]
INFO: [VRFC 10-2458] undeclared symbol rd_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3151]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3159]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3160]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3161]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3162]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3190]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3191]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3192]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3193]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3221]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3222]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3223]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3224]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3252]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3253]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3254]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3255]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3283]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3284]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3285]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3286]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3314]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3315]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3316]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3317]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
WARNING: [VRFC 10-2096] empty statement in sequential block [F:/A/2024/plan0427/Src/addr_gen.v:185]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_re
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/check.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:69]
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:70]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 976.707 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 976.707 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'port0_rd_data' [F:/A/2024/plan0427/Sim/tb_Top.v:226]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'port1_rd_data' [F:/A/2024/plan0427/Sim/tb_Top.v:236]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'port2_rd_data' [F:/A/2024/plan0427/Sim/tb_Top.v:246]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1185]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1199]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1213]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1227]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1241]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1255]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1269]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1283]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1297]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1311]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1325]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1339]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1353]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2237]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 32 for port 'port3_info' [F:/A/2024/plan0427/Src/Top.v:2270]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2284]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2330]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2374]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2418]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2462]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2506]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2550]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2594]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2638]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2682]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2726]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2770]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2814]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2858]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2902]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port0_rd_info' [F:/A/2024/plan0427/Src/Top.v:2940]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'port1_rd_info' [F:/A/2024/plan0427/Src/Top.v:2941]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port2_rd_info' [F:/A/2024/plan0427/Src/Top.v:2942]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port3_rd_info' [F:/A/2024/plan0427/Src/Top.v:2943]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port4_rd_info' [F:/A/2024/plan0427/Src/Top.v:2944]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port5_rd_info' [F:/A/2024/plan0427/Src/Top.v:2945]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port6_rd_info' [F:/A/2024/plan0427/Src/Top.v:2946]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port7_rd_info' [F:/A/2024/plan0427/Src/Top.v:2947]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port8_rd_info' [F:/A/2024/plan0427/Src/Top.v:2948]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port9_rd_info' [F:/A/2024/plan0427/Src/Top.v:2949]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port10_rd_info' [F:/A/2024/plan0427/Src/Top.v:2950]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port11_rd_info' [F:/A/2024/plan0427/Src/Top.v:2951]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port12_rd_info' [F:/A/2024/plan0427/Src/Top.v:2952]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port13_rd_info' [F:/A/2024/plan0427/Src/Top.v:2953]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port14_rd_info' [F:/A/2024/plan0427/Src/Top.v:2954]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port15_rd_info' [F:/A/2024/plan0427/Src/Top.v:2955]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 28 for port 'port_rd_info' [F:/A/2024/plan0427/Src/Top.v:2992]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3131]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3150]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3151]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3162]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3181]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3182]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3193]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3212]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3213]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3224]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3243]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3244]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3255]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3274]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3275]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3286]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3305]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3306]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3317]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3336]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3337]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3348]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3367]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3368]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3379]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3398]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3399]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3410]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3429]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3430]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3441]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3460]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3461]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3472]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3491]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3492]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3503]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3522]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3523]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3534]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3553]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3554]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3565]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3584]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3585]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3596]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3615]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3616]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3627]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3646]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3647]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3658]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3677]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3678]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3689]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3708]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3709]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3720]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3739]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3740]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3751]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3770]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3771]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3782]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3801]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3802]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3813]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3832]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3833]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3844]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3863]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3864]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3875]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3894]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3895]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3906]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3925]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3926]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3937]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3956]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3957]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3968]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3987]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3988]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3999]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4018]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4019]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4030]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4049]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4050]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4061]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4080]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4081]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4092]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module xil_defaultlib.check
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.addr_ctrl
Compiling module xil_defaultlib.addr_re
Compiling module xil_defaultlib.wr_sram
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=1)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=2)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=3)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=4)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=5)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=6)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=7)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=8)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=9)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=10)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=11)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=12)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=13)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=14)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=15)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=16)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=17)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=18)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=19)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=20)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=21)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=22)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=23)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=24)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=25)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=26)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=27)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=28)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=29)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=30)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=31)
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:42 . Memory (MB): peak = 976.707 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '42' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:42 . Memory (MB): peak = 976.707 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:59 . Memory (MB): peak = 976.707 ; gain = 0.000
run 20 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 976.707 ; gain = 0.000
run 20 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 976.707 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun May 19 11:20:09 2024...
