{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678810987220 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678810987220 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 14 10:23:07 2023 " "Processing started: Tue Mar 14 10:23:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678810987220 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678810987220 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TransmisorReceptor -c TransmisorReceptor " "Command: quartus_map --read_settings_files=on --write_settings_files=off TransmisorReceptor -c TransmisorReceptor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678810987220 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1678810987565 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1678810987565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victo/onedrive/escritorio/escuela victoria/universidad/logica programable/7 segmentos/seven7.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/victo/onedrive/escritorio/escuela victoria/universidad/logica programable/7 segmentos/seven7.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven7 " "Found entity 1: seven7" {  } { { "../../7 segmentos/seven7.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/7 segmentos/seven7.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678810994794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678810994794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receptor.v 1 1 " "Found 1 design units, including 1 entities, in source file receptor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Receptor " "Found entity 1: Receptor" {  } { { "Receptor.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Transmisor-Receptor/TrasmisorReceptor/Receptor.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678810994795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678810994795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmisor.v 1 1 " "Found 1 design units, including 1 entities, in source file transmisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Transmisor " "Found entity 1: Transmisor" {  } { { "Transmisor.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Transmisor-Receptor/TrasmisorReceptor/Transmisor.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678810994797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678810994797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "TOP.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Transmisor-Receptor/TrasmisorReceptor/TOP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678810994798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678810994798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 WRAPPER " "Found entity 1: WRAPPER" {  } { { "WRAPPER.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Transmisor-Receptor/TrasmisorReceptor/WRAPPER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678810994799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678810994799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tb " "Found entity 1: uart_tb" {  } { { "uart_tb.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Transmisor-Receptor/TrasmisorReceptor/uart_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678810994801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678810994801 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Receptor Receptor.v(23) " "Verilog HDL Parameter Declaration warning at Receptor.v(23): Parameter Declaration in module \"Receptor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Receptor.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Transmisor-Receptor/TrasmisorReceptor/Receptor.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1678810994801 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Receptor Receptor.v(24) " "Verilog HDL Parameter Declaration warning at Receptor.v(24): Parameter Declaration in module \"Receptor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Receptor.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Transmisor-Receptor/TrasmisorReceptor/Receptor.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1678810994801 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Receptor Receptor.v(25) " "Verilog HDL Parameter Declaration warning at Receptor.v(25): Parameter Declaration in module \"Receptor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Receptor.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Transmisor-Receptor/TrasmisorReceptor/Receptor.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1678810994801 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Receptor Receptor.v(26) " "Verilog HDL Parameter Declaration warning at Receptor.v(26): Parameter Declaration in module \"Receptor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Receptor.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Transmisor-Receptor/TrasmisorReceptor/Receptor.v" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1678810994801 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Receptor Receptor.v(27) " "Verilog HDL Parameter Declaration warning at Receptor.v(27): Parameter Declaration in module \"Receptor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Receptor.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Transmisor-Receptor/TrasmisorReceptor/Receptor.v" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1678810994801 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Transmisor Transmisor.v(25) " "Verilog HDL Parameter Declaration warning at Transmisor.v(25): Parameter Declaration in module \"Transmisor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Transmisor.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Transmisor-Receptor/TrasmisorReceptor/Transmisor.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1678810994802 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Transmisor Transmisor.v(26) " "Verilog HDL Parameter Declaration warning at Transmisor.v(26): Parameter Declaration in module \"Transmisor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Transmisor.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Transmisor-Receptor/TrasmisorReceptor/Transmisor.v" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1678810994802 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Transmisor Transmisor.v(27) " "Verilog HDL Parameter Declaration warning at Transmisor.v(27): Parameter Declaration in module \"Transmisor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Transmisor.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Transmisor-Receptor/TrasmisorReceptor/Transmisor.v" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1678810994802 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Transmisor Transmisor.v(28) " "Verilog HDL Parameter Declaration warning at Transmisor.v(28): Parameter Declaration in module \"Transmisor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Transmisor.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Transmisor-Receptor/TrasmisorReceptor/Transmisor.v" 28 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1678810994802 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Transmisor Transmisor.v(29) " "Verilog HDL Parameter Declaration warning at Transmisor.v(29): Parameter Declaration in module \"Transmisor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Transmisor.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Transmisor-Receptor/TrasmisorReceptor/Transmisor.v" 29 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1678810994802 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "WRAPPER " "Elaborating entity \"WRAPPER\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1678810994827 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..2\] WRAPPER.v(4) " "Output port \"LEDR\[9..2\]\" at WRAPPER.v(4) has no driver" {  } { { "WRAPPER.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Transmisor-Receptor/TrasmisorReceptor/WRAPPER.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678810994828 "|WRAPPER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOP TOP:WRAPPER " "Elaborating entity \"TOP\" for hierarchy \"TOP:WRAPPER\"" {  } { { "WRAPPER.v" "WRAPPER" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Transmisor-Receptor/TrasmisorReceptor/WRAPPER.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678810994828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Transmisor TOP:WRAPPER\|Transmisor:TRANSMISOR " "Elaborating entity \"Transmisor\" for hierarchy \"TOP:WRAPPER\|Transmisor:TRANSMISOR\"" {  } { { "TOP.v" "TRANSMISOR" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Transmisor-Receptor/TrasmisorReceptor/TOP.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678810994838 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Transmisor.v(68) " "Verilog HDL assignment warning at Transmisor.v(68): truncated value with size 32 to match size of target (16)" {  } { { "Transmisor.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Transmisor-Receptor/TrasmisorReceptor/Transmisor.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678810994839 "|TOP|Transmisor:TRANSMISOR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Transmisor.v(86) " "Verilog HDL assignment warning at Transmisor.v(86): truncated value with size 32 to match size of target (16)" {  } { { "Transmisor.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Transmisor-Receptor/TrasmisorReceptor/Transmisor.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678810994839 "|TOP|Transmisor:TRANSMISOR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Transmisor.v(96) " "Verilog HDL assignment warning at Transmisor.v(96): truncated value with size 32 to match size of target (4)" {  } { { "Transmisor.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Transmisor-Receptor/TrasmisorReceptor/Transmisor.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678810994839 "|TOP|Transmisor:TRANSMISOR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Transmisor.v(116) " "Verilog HDL assignment warning at Transmisor.v(116): truncated value with size 32 to match size of target (16)" {  } { { "Transmisor.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Transmisor-Receptor/TrasmisorReceptor/Transmisor.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678810994839 "|TOP|Transmisor:TRANSMISOR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Receptor TOP:WRAPPER\|Receptor:RECEPTOR " "Elaborating entity \"Receptor\" for hierarchy \"TOP:WRAPPER\|Receptor:RECEPTOR\"" {  } { { "TOP.v" "RECEPTOR" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Transmisor-Receptor/TrasmisorReceptor/TOP.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678810994840 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Receptor.v(80) " "Verilog HDL assignment warning at Receptor.v(80): truncated value with size 32 to match size of target (16)" {  } { { "Receptor.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Transmisor-Receptor/TrasmisorReceptor/Receptor.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678810994840 "|TOP|Receptor:RECEPTOR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Receptor.v(91) " "Verilog HDL assignment warning at Receptor.v(91): truncated value with size 32 to match size of target (16)" {  } { { "Receptor.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Transmisor-Receptor/TrasmisorReceptor/Receptor.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678810994841 "|TOP|Receptor:RECEPTOR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Receptor.v(102) " "Verilog HDL assignment warning at Receptor.v(102): truncated value with size 32 to match size of target (4)" {  } { { "Receptor.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Transmisor-Receptor/TrasmisorReceptor/Receptor.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678810994841 "|TOP|Receptor:RECEPTOR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Receptor.v(120) " "Verilog HDL assignment warning at Receptor.v(120): truncated value with size 32 to match size of target (16)" {  } { { "Receptor.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Transmisor-Receptor/TrasmisorReceptor/Receptor.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678810994841 "|TOP|Receptor:RECEPTOR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven7 TOP:WRAPPER\|seven7:DISPLAY_1 " "Elaborating entity \"seven7\" for hierarchy \"TOP:WRAPPER\|seven7:DISPLAY_1\"" {  } { { "TOP.v" "DISPLAY_1" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Transmisor-Receptor/TrasmisorReceptor/TOP.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678810994841 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o_Tx_Done WRAPPER " "Port \"o_Tx_Done\" does not exist in macrofunction \"WRAPPER\"" {  } { { "WRAPPER.v" "WRAPPER" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Transmisor-Receptor/TrasmisorReceptor/WRAPPER.v" 22 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678810994869 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1678810994873 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 21 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4698 " "Peak virtual memory: 4698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678810994941 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 14 10:23:14 2023 " "Processing ended: Tue Mar 14 10:23:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678810994941 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678810994941 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678810994941 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678810994941 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 21 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 21 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678810995530 ""}
