
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/div_24b/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/div_24b
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/div_24b.v
# synth_design -part xc7z020clg484-3 -top div_24b -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top div_24b -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 234120 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.535 ; gain = 26.895 ; free physical = 245236 ; free virtual = 313010
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'div_24b' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/div_24b.v:187]
INFO: [Synth 8-6155] done synthesizing module 'div_24b' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/div_24b.v:187]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 72.660 ; free physical = 245264 ; free virtual = 313039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 72.660 ; free physical = 245262 ; free virtual = 313037
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.297 ; gain = 80.656 ; free physical = 245262 ; free virtual = 313037
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.301 ; gain = 88.660 ; free physical = 245254 ; free virtual = 313028
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     46 Bit       Adders := 1     
	   3 Input     45 Bit       Adders := 1     
	   3 Input     44 Bit       Adders := 1     
	   3 Input     43 Bit       Adders := 1     
	   3 Input     42 Bit       Adders := 1     
	   3 Input     41 Bit       Adders := 1     
	   3 Input     40 Bit       Adders := 1     
	   3 Input     39 Bit       Adders := 1     
	   3 Input     38 Bit       Adders := 1     
	   3 Input     37 Bit       Adders := 1     
	   3 Input     36 Bit       Adders := 1     
	   3 Input     35 Bit       Adders := 1     
	   3 Input     34 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     31 Bit       Adders := 1     
	   3 Input     30 Bit       Adders := 1     
	   3 Input     29 Bit       Adders := 1     
	   3 Input     28 Bit       Adders := 1     
	   3 Input     27 Bit       Adders := 1     
	   3 Input     26 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 1     
	   3 Input     24 Bit       Adders := 1     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 23    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module div_24b 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     46 Bit       Adders := 1     
	   3 Input     45 Bit       Adders := 1     
	   3 Input     44 Bit       Adders := 1     
	   3 Input     43 Bit       Adders := 1     
	   3 Input     42 Bit       Adders := 1     
	   3 Input     41 Bit       Adders := 1     
	   3 Input     40 Bit       Adders := 1     
	   3 Input     39 Bit       Adders := 1     
	   3 Input     38 Bit       Adders := 1     
	   3 Input     37 Bit       Adders := 1     
	   3 Input     36 Bit       Adders := 1     
	   3 Input     35 Bit       Adders := 1     
	   3 Input     34 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     31 Bit       Adders := 1     
	   3 Input     30 Bit       Adders := 1     
	   3 Input     29 Bit       Adders := 1     
	   3 Input     28 Bit       Adders := 1     
	   3 Input     27 Bit       Adders := 1     
	   3 Input     26 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 1     
	   3 Input     24 Bit       Adders := 1     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 23    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1781.039 ; gain = 307.398 ; free physical = 244430 ; free virtual = 312206
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1781.043 ; gain = 307.402 ; free physical = 244432 ; free virtual = 312208
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1781.043 ; gain = 307.402 ; free physical = 244434 ; free virtual = 312210
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1781.043 ; gain = 307.402 ; free physical = 244352 ; free virtual = 312128
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1781.043 ; gain = 307.402 ; free physical = 244422 ; free virtual = 312198
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1781.043 ; gain = 307.402 ; free physical = 244420 ; free virtual = 312197
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1781.043 ; gain = 307.402 ; free physical = 244420 ; free virtual = 312196
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1781.043 ; gain = 307.402 ; free physical = 244415 ; free virtual = 312191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1781.043 ; gain = 307.402 ; free physical = 244416 ; free virtual = 312192
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   321|
|2     |LUT1   |     1|
|3     |LUT2   |    87|
|4     |LUT3   |   485|
|5     |LUT4   |   703|
|6     |LUT5   |   593|
|7     |LUT6   |   577|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  2767|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1781.043 ; gain = 307.402 ; free physical = 244416 ; free virtual = 312192
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1781.043 ; gain = 307.402 ; free physical = 244413 ; free virtual = 312189
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1781.047 ; gain = 307.402 ; free physical = 244423 ; free virtual = 312199
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 321 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'div_24b' is not ideal for floorplanning, since the cellview 'div_24b' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1859.211 ; gain = 0.000 ; free physical = 244382 ; free virtual = 312159
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1859.211 ; gain = 385.668 ; free physical = 244438 ; free virtual = 312214
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2421.867 ; gain = 562.656 ; free physical = 245188 ; free virtual = 312962
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2421.867 ; gain = 0.000 ; free physical = 245188 ; free virtual = 312962
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2445.879 ; gain = 0.000 ; free physical = 245178 ; free virtual = 312955
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/div_24b/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/div_24b/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2526.941 ; gain = 0.000 ; free physical = 244634 ; free virtual = 312409

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1389226f7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2526.941 ; gain = 0.000 ; free physical = 244633 ; free virtual = 312408

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1389226f7

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2526.941 ; gain = 0.000 ; free physical = 244545 ; free virtual = 312321
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1389226f7

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2526.941 ; gain = 0.000 ; free physical = 244531 ; free virtual = 312306
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: a9d90c43

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2526.941 ; gain = 0.000 ; free physical = 244536 ; free virtual = 312311
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: a9d90c43

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2526.941 ; gain = 0.000 ; free physical = 244535 ; free virtual = 312310
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 564f17a3

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2526.941 ; gain = 0.000 ; free physical = 244490 ; free virtual = 312266
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 564f17a3

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2526.941 ; gain = 0.000 ; free physical = 244487 ; free virtual = 312263
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2526.941 ; gain = 0.000 ; free physical = 244484 ; free virtual = 312259
Ending Logic Optimization Task | Checksum: 564f17a3

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2526.941 ; gain = 0.000 ; free physical = 244481 ; free virtual = 312257

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 564f17a3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2526.941 ; gain = 0.000 ; free physical = 244467 ; free virtual = 312242

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 564f17a3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2526.941 ; gain = 0.000 ; free physical = 244467 ; free virtual = 312242

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2526.941 ; gain = 0.000 ; free physical = 244467 ; free virtual = 312242
Ending Netlist Obfuscation Task | Checksum: 564f17a3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2526.941 ; gain = 0.000 ; free physical = 244466 ; free virtual = 312242
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2526.941 ; gain = 0.000 ; free physical = 244466 ; free virtual = 312242
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 564f17a3
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module div_24b ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2542.934 ; gain = 0.000 ; free physical = 244390 ; free virtual = 312166
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2542.934 ; gain = 0.000 ; free physical = 244390 ; free virtual = 312166
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2542.934 ; gain = 0.000 ; free physical = 244390 ; free virtual = 312166
Power optimization passes: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2542.934 ; gain = 0.000 ; free physical = 244388 ; free virtual = 312164
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2542.934 ; gain = 0.000 ; free physical = 244385 ; free virtual = 312161
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2673.996 ; gain = 0.000 ; free physical = 245532 ; free virtual = 313306


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design div_24b ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 0
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 564f17a3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2673.996 ; gain = 0.000 ; free physical = 245528 ; free virtual = 313303
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 564f17a3
Power optimization: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2673.996 ; gain = 147.055 ; free physical = 245528 ; free virtual = 313303
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 27691608 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 564f17a3

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2673.996 ; gain = 0.000 ; free physical = 245554 ; free virtual = 313329
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 564f17a3

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2673.996 ; gain = 0.000 ; free physical = 245552 ; free virtual = 313327
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 564f17a3

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2673.996 ; gain = 0.000 ; free physical = 245542 ; free virtual = 313316
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 564f17a3

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2673.996 ; gain = 0.000 ; free physical = 245539 ; free virtual = 313314
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 564f17a3

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2673.996 ; gain = 0.000 ; free physical = 245537 ; free virtual = 313312

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2673.996 ; gain = 0.000 ; free physical = 245537 ; free virtual = 313312
Ending Netlist Obfuscation Task | Checksum: 564f17a3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2673.996 ; gain = 0.000 ; free physical = 245536 ; free virtual = 313311
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2673.996 ; gain = 0.000 ; free physical = 245325 ; free virtual = 313100
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 0ec38a3d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2673.996 ; gain = 0.000 ; free physical = 245325 ; free virtual = 313100
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2673.996 ; gain = 0.000 ; free physical = 245323 ; free virtual = 313098

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 0ec38a3d

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2673.996 ; gain = 0.000 ; free physical = 245286 ; free virtual = 313061

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 48264e52

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2673.996 ; gain = 0.000 ; free physical = 245266 ; free virtual = 313040

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 48264e52

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2673.996 ; gain = 0.000 ; free physical = 245264 ; free virtual = 313039
Phase 1 Placer Initialization | Checksum: 48264e52

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2673.996 ; gain = 0.000 ; free physical = 245264 ; free virtual = 313038

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 48264e52

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2673.996 ; gain = 0.000 ; free physical = 245261 ; free virtual = 313036
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: c2146414

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2673.996 ; gain = 0.000 ; free physical = 245182 ; free virtual = 312957

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: c2146414

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2673.996 ; gain = 0.000 ; free physical = 245181 ; free virtual = 312956

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c921ad4e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2673.996 ; gain = 0.000 ; free physical = 245182 ; free virtual = 312957

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 168a3ff21

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2673.996 ; gain = 0.000 ; free physical = 245177 ; free virtual = 312951

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 168a3ff21

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2673.996 ; gain = 0.000 ; free physical = 245174 ; free virtual = 312949

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1182bbb83

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2673.996 ; gain = 0.000 ; free physical = 245157 ; free virtual = 312931

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1182bbb83

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2673.996 ; gain = 0.000 ; free physical = 245155 ; free virtual = 312930

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1182bbb83

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2673.996 ; gain = 0.000 ; free physical = 245153 ; free virtual = 312928
Phase 3 Detail Placement | Checksum: 1182bbb83

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2673.996 ; gain = 0.000 ; free physical = 245152 ; free virtual = 312927

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1182bbb83

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2673.996 ; gain = 0.000 ; free physical = 245152 ; free virtual = 312927

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1182bbb83

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2673.996 ; gain = 0.000 ; free physical = 245151 ; free virtual = 312926

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1182bbb83

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2673.996 ; gain = 0.000 ; free physical = 245149 ; free virtual = 312923

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2673.996 ; gain = 0.000 ; free physical = 245149 ; free virtual = 312923
Phase 4.4 Final Placement Cleanup | Checksum: 1182bbb83

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2673.996 ; gain = 0.000 ; free physical = 245148 ; free virtual = 312923
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1182bbb83

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2673.996 ; gain = 0.000 ; free physical = 245145 ; free virtual = 312920
Ending Placer Task | Checksum: fa943a81

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2673.996 ; gain = 0.000 ; free physical = 245176 ; free virtual = 312951
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2673.996 ; gain = 0.000 ; free physical = 245176 ; free virtual = 312951
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
3 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2673.996 ; gain = 0.000 ; free physical = 245141 ; free virtual = 312916
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2673.996 ; gain = 0.000 ; free physical = 245117 ; free virtual = 312892
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2673.996 ; gain = 0.000 ; free physical = 245260 ; free virtual = 313038
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/div_24b/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: ebd0b044 ConstDB: 0 ShapeSum: ec38a3d RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "numer[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "denom[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "denom[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "numer[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "numer[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 11aab00ca

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2673.996 ; gain = 0.000 ; free physical = 243892 ; free virtual = 311668
Post Restoration Checksum: NetGraph: 9b9b9a84 NumContArr: 7f0f6646 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11aab00ca

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2673.996 ; gain = 0.000 ; free physical = 243896 ; free virtual = 311672

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 11aab00ca

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2673.996 ; gain = 0.000 ; free physical = 243851 ; free virtual = 311627

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 11aab00ca

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2673.996 ; gain = 0.000 ; free physical = 243850 ; free virtual = 311626
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 146b32c38

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2673.996 ; gain = 0.000 ; free physical = 243819 ; free virtual = 311595
Phase 2 Router Initialization | Checksum: 146b32c38

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2673.996 ; gain = 0.000 ; free physical = 243818 ; free virtual = 311594

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b983d9a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2673.996 ; gain = 0.000 ; free physical = 243800 ; free virtual = 311577

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1b983d9a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2673.996 ; gain = 0.000 ; free physical = 243801 ; free virtual = 311577
WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: 1b983d9a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2673.996 ; gain = 0.000 ; free physical = 243802 ; free virtual = 311578

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 251
 Number of Nodes with overlaps = 0
Phase 4.2 Global Iteration 1 | Checksum: 911817e2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2673.996 ; gain = 0.000 ; free physical = 243800 ; free virtual = 311576
Phase 4 Rip-up And Reroute | Checksum: 911817e2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2673.996 ; gain = 0.000 ; free physical = 243800 ; free virtual = 311576

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 911817e2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2673.996 ; gain = 0.000 ; free physical = 243800 ; free virtual = 311576

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 911817e2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2673.996 ; gain = 0.000 ; free physical = 243800 ; free virtual = 311576
Phase 5 Delay and Skew Optimization | Checksum: 911817e2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2673.996 ; gain = 0.000 ; free physical = 243800 ; free virtual = 311576

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 911817e2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2673.996 ; gain = 0.000 ; free physical = 243800 ; free virtual = 311576
Phase 6.1 Hold Fix Iter | Checksum: 911817e2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2673.996 ; gain = 0.000 ; free physical = 243800 ; free virtual = 311576
Phase 6 Post Hold Fix | Checksum: 911817e2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2673.996 ; gain = 0.000 ; free physical = 243800 ; free virtual = 311576

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.380812 %
  Global Horizontal Routing Utilization  = 0.530003 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 911817e2

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2673.996 ; gain = 0.000 ; free physical = 243800 ; free virtual = 311576

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 911817e2

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2673.996 ; gain = 0.000 ; free physical = 243799 ; free virtual = 311575

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 6ae84bc2

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2673.996 ; gain = 0.000 ; free physical = 243799 ; free virtual = 311575

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 6ae84bc2

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2673.996 ; gain = 0.000 ; free physical = 243800 ; free virtual = 311576
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2673.996 ; gain = 0.000 ; free physical = 243832 ; free virtual = 311608

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
7 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2673.996 ; gain = 0.000 ; free physical = 243832 ; free virtual = 311608
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2673.996 ; gain = 0.000 ; free physical = 243831 ; free virtual = 311608
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2673.996 ; gain = 0.000 ; free physical = 243816 ; free virtual = 311592
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2673.996 ; gain = 0.000 ; free physical = 243797 ; free virtual = 311577
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/div_24b/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/div_24b/post_route_power.rpt
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/div_24b/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/div_24b/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2842.152 ; gain = 0.000 ; free physical = 243152 ; free virtual = 310928
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 21:36:11 2022...
