@inproceedings{kanev2015profiling,
  title={Profiling a warehouse-scale computer},
  author={Kanev, Svilen and Darago, Juan Pablo and Hazelwood, Kim and Ranganathan, Parthasarathy and Moseley, Tipp and Wei, Gu-Yeon and Brooks, David},
  booktitle={Computer Architecture (ISCA), 2015 ACM/IEEE 42nd Annual International Symposium on},
  pages={158--169},
  year={2015},
  organization={IEEE}
}

@inproceedings{sodaspr,
  title={Software data spreading: leveraging distributed caches to improve single thread performance},
  author={Kamruzzaman, Md and Swanson, Steven and Tullsen, Dean M},
  booktitle={ACM Sigplan Notices},
  volume={45},
  number={6},
  pages={460--470},
  year={2010},
  organization={ACM}
}

@article{andersonThreads,
 author = {Anderson, T. E. and Lazowska, D. D. and Levy, H. M.},
 title = {The Performance Implications of Thread Management Alternatives for Shared-memory Multiprocessors},
 journal = {SIGMETRICS Perform. Eval. Rev.},
 issue_date = {May 1989},
 volume = {17},
 number = {1},
 month = {4},
 year = {1989},
 issn = {0163-5999},
 pages = {49--60},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/75372.75378},
 doi = {10.1145/75372.75378},
 acmid = {75378},
 publisher = {ACM},
 address = {New York, NY, USA},
}
@online{c10k,
    title={The C10K problem},
    author={Kegel, Daniel}, %??
    year={1999},% bottom of the page
    url={http://www.kegel.com/c10k.html},
    urldate={2018-02-13},
}

@inproceedings{flashwebsrv,
 author = {Pai, Vivek S. and Druschel, Peter and Zwaenepoel, Willy},
 title = {Flash: An Efficient and Portable Web Server},
 booktitle = {Proceedings of the Annual Conference on USENIX Annual Technical Conference},
 series = {ATEC '99},
 year = {1999},
 location = {Monterey, California},
 pages = {15--15},
 numpages = {1},
 url = {http://dl.acm.org/citation.cfm?id=1268708.1268723},
 acmid = {1268723},
 publisher = {USENIX Association},
 address = {Berkeley, CA, USA},
}

@article{freeBSDSchedulerLoad,
 author = {McKusick, Marshall Kirk and Neville-Neil, George V.},
 title = {Thread Scheduling in FreeBSD 5.2},
 journal = {Queue},
 issue_date = {October 2004},
 volume = {2},
 number = {7},
 month = {10},
 year = {2004},
 issn = {1542-7730},
 pages = {58--64},
 numpages = {7},
 url = {http://doi.acm.org/10.1145/1035594.1035622},
 doi = {10.1145/1035594.1035622},
 acmid = {1035622},
 publisher = {ACM},
 address = {New York, NY, USA},
}

@inproceedings{cohort,
  title={Using cohort scheduling to enhance server performance},
  author={Larus, James R and Parkes, Michael},
  booktitle={ACM SIGPLAN Notices},
  volume={36},
  number={8},
  pages={182--187},
  year={2001},
  organization={ACM}
}

@inproceedings{seda,
  title={SEDA: an architecture for well-conditioned, scalable internet services},
  author={Welsh, Matt and Culler, David and Brewer, Eric},
  booktitle={ACM SIGOPS Operating Systems Review},
  volume={35},
  number={5},
  pages={230--243},
  year={2001},
  organization={ACM}
}

% special-case papers on SEDA for database systems:
@inproceedings{harizopoulos2003case,
  title={A case for staged database systems},
  author={Harizopoulos, Stavros and Ailamaki, Anastassia},
  booktitle={CIDR},
  number={DIAS-CONF-2003-001},
  year={2003}
}
@online{shore,
    title={SHORE Storage Manager: The Multi-Threaded Version},
    author={The Board of Regents of the University of Wisconsin System}, %??
    year={2012},% bottom of the page
    url={http://research.cs.wisc.edu/shore-mt/},
    urldate={2018-02-09},
}
@online{shoreRelease,
    title={SHORE 6.0.0 release tarball},
    author={The Board of Regents of the University of Wisconsin System}, %??
    year={2010},% apache-generated index, likely file age
    url={http://research.cs.wisc.edu/shore-mt/ftp/6.0/shore-sm-6.0.0.tar.gz},
    urldate={2018-02-09},
}

@inproceedings{steps,
 author = {Harizopoulos, Stavros and Ailamaki, Anastassia},
 title = {Steps Towards Cache-resident Transaction Processing},
 booktitle = {Proceedings of the Thirtieth International Conference on Very Large Data Bases - Volume 30},
 series = {VLDB '04},
 year = {2004},
 isbn = {0-12-088469-0},
 location = {Toronto, Canada},
 pages = {660--671},
 numpages = {12},
 url = {http://dl.acm.org/citation.cfm?id=1316689.1316747},
 acmid = {1316747},
 publisher = {VLDB Endowment},
}

@phdthesis{harizopoulos2005staged,
  title={Staged database systems},
  author={Harizopoulos, Stavros},
  year={2005},
}

@book{hennessy2002,
 author = {Hennessy, John L. and Patterson, David A.},
 title = {Computer Architecture: A Quantitative Approach},
 year = {2002},
 isbn = {1-55860-596-7},
 edition = {3rd},
 publisher = {Morgan Kaufmann Publishers Inc.},
 address = {San Francisco, CA, USA},
}

@book{hennessy2002DynamicPipeline,
  title={Computer Organization and Design, Third Edition: The Hardware/Software Interface},
  author={Patterson, D.A. and Hennessy, J.L.},
  isbn={9780080550336},
  lccn={2004400333},
  series={The Morgan Kaufmann Series in Computer Architecture and Design},
  year={2005},
  publisher={Elsevier Science}
}

@online{intelVtuneHelpRef,
    author="Intel Corporation",
    title={Intel VTune Amplifier 2018 Help},
    chapter={Reference, CPU Metrics},
    url={https://software.intel.com/sites/default/files/managed/db/b7/intel-vtune-amplifier-help-2018.zip},
    date={2017},
    urldate={2018-03-20},
}

@book{intelArchPipeline,
	author        = "Intel Corporation",
	title         = {{Intel 64 and IA-32 Architectures Optimization Reference Manual}},
	year          = {2016},
	month         = {6},
	number        = {248966-033},
    chapter       = {2.3: Intel Microarchitecture Code Name Sandy Bridge},
}

@online{haswellCacheLatency,
    title={7-Zip LZMA Benchmark --- Haswell},
    author={7-cpu.com},
    url={http://www.7-cpu.com/cpu/Haswell.html},
    urldate={2018-02-14},
}
@online{nehalemCacheHierarchy,
    title={Cache Hierarchy Nehalem: Everything You Need to Know about Intel's New Architecture},
    shorthand={NehAnand},
    author={Anand Lal Shimpi},
    year={2008},
    url={https://www.anandtech.com/show/2594/9},
    urldate={2018-02-14},
}
@online{skylakeServerCacheHierarchy,
    title={Skylake (server) - Microarchitectures - Intel},
    shorthand={SkyWch},
    author={The wikichip.org Users},
    url={https://en.wikichip.org/wiki/intel/microarchitectures/skylake_(server)#Memory_Hierarchy},
    urldate={2018-02-14},
}

@article{compspr,
 author = {Chakraborty, Koushik and Wells, Philip M. and Sohi, Gurindar S.},
 title = {Computation Spreading: Employing Hardware Migration to Specialize CMP Cores On-the-fly},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {December 2006},
 volume = {34},
 number = {5},
 month = {10},
 year = {2006},
 issn = {0163-5964},
 pages = {283--292},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/1168919.1168893},
 doi = {10.1145/1168919.1168893},
 acmid = {1168893},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {cache locality, dynamic specialization},
}

@unpublished{kitOSSFMA,
    title={Towards Fully Automatic Staged Computation},
    author={{Mathias Gottschlag}, {Christian Schwarz}, {Marc Rittinghaus} and {Frank Bellosa}},
    year={2018},
    howpublished={Accepted to the 8th Workshop on Systems for Multi-core and Heterogeneous Architectures},
}

@article{osCacheFootprint,
 author = {Agarwal, Anant and Hennessy, John and Horowitz, Mark},
 title = {Cache Performance of Operating System and Multiprogramming Workloads},
 journal = {ACM Trans. Comput. Syst.},
 issue_date = {Nov. 1988},
 volume = {6},
 number = {4},
 month = {11},
 year = {1988},
 issn = {0734-2071},
 pages = {393--431},
 numpages = {39},
 url = {http://doi.acm.org/10.1145/48012.48037},
 doi = {10.1145/48012.48037},
 acmid = {48037},
 publisher = {ACM},
 address = {New York, NY, USA},
}

@article{schedulerActivations,
  title={Scheduler activations: Effective kernel support for the user-level management of parallelism},
  author={Anderson, Thomas E and Bershad, Brian N and Lazowska, Edward D and Levy, Henry M},
  journal={ACM Transactions on Computer Systems (TOCS)},
  volume={10},
  number={1},
  pages={53--79},
  year={1992},
  publisher={ACM}
}
@online{schedulerActivationsNetBSD,
    title={Merging newlock2: consequences on in-kernel locking, SMP and threading},
    author={Hubert Feyrer},
    year={2007},
    url={http://www.feyrer.de/NetBSD/bx/blosxom.cgi/index.front?-tags=threads},
    urldate={2017-11-03},
}

@online{mysqlThreading,
  title={MySQL 5.6 Reference Manual :: 24.1.1 MySQL Threads},
  shorthand={MySQL},
  url={https://dev.mysql.com/doc/refman/5.6/en/mysql-threads.html},
  urldate={2018-03-08}
}
@online{mysqlPopularity,
  author={Solid IT GmbH},
  title={DB-Engines Ranking --- popularity ranking of database management systems},
  url={https://db-engines.com/en/ranking},
  urldate={2018-03-08},
}
@online{mysqlBeginDevelopment,
  author={Unknown Interviewer and Michael Widenius},
  title={Five Questions With Michael Widenius - Founder And Original Developer Of MySQL},
  url={https://web.archive.org/web/20090313160628/http://www.opensourcereleasefeed.com/interview/show/five-questions-with-michael-widenius-founder-and-original-developer-of-mysql},
  urldate={2018-03-08},
}

@online{javaThreadConcurrency,
    title={The Java Tutorials: Thread Pools},
    url={https://docs.oracle.com/javase/tutorial/essential/concurrency/pools.html},
    author={Oracle},
    urldate={2018-03-21},
}

@online{oltpbench,
  title = {OLTPBenchmark Project},
  shorthand={OLTP},
  url={https://github.com/oltpbenchmark/oltpbench},
  urldate={2017-11-03}
}

% OSv
@inproceedings{osvMain,
  title={OS v—Optimizing the Operating System for Virtual Machines},
  author={Kivity, Avi and Costa, Dor Laor Glauber and Enberg, Pekka},
  booktitle={Proceedings of USENIX ATC’14: 2014 USENIX Annual Technical Conference},
  pages={61-72},
  year={2014}
}
@misc{osvGit,
    author={Cloudious Systems},
    title={OSv Git Repository},
    subtitle={Commit d52cb125},
    year={2017},
}

@online{osvBugSyncThreadMig,
    author={Christian Schwarz},
    title={OSv issue \#952: high-frequency thread pinning / sched\_setaffinity causes failed assertion wrt timers},
    url={https://github.com/cloudius-systems/osv/issues/952},
    urldate={2018-03-24},
}

@inproceedings{mirageOS,
  title={Unikernels: Library operating systems for the cloud},
  author={Madhavapeddy, Anil and Mortier, Richard and Rotsos, Charalampos and Scott, David and Singh, Balraj and Gazagnaire, Thomas and Smith, Steven and Hand, Steven and Crowcroft, Jon},
  booktitle={Acm Sigplan Notices},
  volume={48},
  number={4},
  pages={461--472},
  year={2013},
  organization={ACM}
}
@inproceedings{readCopyUpdate,
  title={Read-copy update: Using execution history to solve concurrency problems},
  author={McKenney, Paul E and Slingwine, John D},
  booktitle={Parallel and Distributed Computing and Systems},
  pages={509--518},
  year={1998}
}

% misc
@inproceedings{yasinTopdown,
    author={A. Yasin},
booktitle={2014 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)},
title={A Top-Down method for performance analysis and counters architecture},
year={2014},
volume={},
number={},
pages={35-44},
doi={10.1109/ISPASS.2014.6844459},
ISSN={},
month={03},
}

@online{perfTimeMultiplexing,
    author={Perf Wiki Authors},
    title={Linux kernel profiling with perf},
    %url={https://perf.wiki.kernel.org/index.php/Tutorial#multiplexing_and_scaling_events},
    url={https://perf.wiki.kernel.org/index.php/Tutorial},
    urldate={2018-03-09},
}

@online{tpccSpec,
    author={Transaction Processing Performance Council},
    title={The TPC Benchmark C Standard Specification, Revision 5.11},
    url={http://www.tpc.org/TPC_Documents_Current_Versions/pdf/tpc-c_v5.11.0.pdf},
    urldate={2018-03-09},
}

@book{intelSDMMWAIT,
    shorthand     = "SDM810",
	author        = "Intel Corporation",
	title         = {{Intel 64 and IA-32 Architectures Software Developer's Manual}},
	year          = {2017},
	month         = {10},
	number        = {253669-033US},
    volume        = {3B},
    chapter       = {8.10: Management of Idle and Blocked Conditions}
}


@book{intelSDMLAPICTimer,
    shorthand     = "SDM105",
	author        = "Intel Corporation",
	title         = {{Intel 64 and IA-32 Architectures Software Developer's Manual}},
	year          = {2017},
	month         = {10},
	number        = {253669-033US},
    volume        = {3B},
    chapter       = {{10.5.4: APIC Timer}},
}

@book{intelSDMTopology,
    shorthand     = "SDM87",
	author        = "Intel Corporation",
	title         = {{Intel 64 and IA-32 Architectures Software Developer's Manual}},
	year          = {2017},
	month         = {10},
	number        = {253669-033US},
    volume        = {3A},
    chapter       = {8.9.2: Hierarchical Mapping of CPUID Extended Topology Leaf},
}


@book{intelSDMHyperthreading,
    shorthand     = "SDM87",
	author        = "Intel Corporation",
	title         = {{Intel 64 and IA-32 Architectures Software Developer's Manual}},
	year          = {2017},
	month         = {10},
	number        = {253669-033US},
    volume        = {3A},
    chapter       = {8.7: Intel Hyper-Threading Technology Architecture},
}

@article{darkSilicon,
    author={N. Hardavellas and M. Ferdman and B. Falsafi and A. Ailamaki},
    journal={IEEE Micro},
    title={Toward Dark Silicon in Servers},
    year={2011},
    volume={31},
    number={4},
    pages={6-15},
    keywords={microprocessor chips;multiprocessing systems;dark silicon;server chips;specialized multicore processors;Bandwidth;Computational modeling;Logic gates;Multicore processing;Servers;Transistors;Voltage control;Dark silicon;energy;multicore;power;scalability;specialized computing},
    doi={10.1109/MM.2011.77},
    ISSN={0272-1732},
    month={7},
}

@masterthesis{ipiLatencyPopcornLinux,
  title={Popcorn Linux: enabling efficient inter-core communication in a Linux-based multikernel operating system},
  author={Shelton, Benjamin H},
  year={2013},
  school={Virginia Tech}
}
