v 20220529 2
C 3500 5900 1 270 0 vpulse-1.sym
{
T 4350 5200 5 10 0 0 270 0 1
device=vpulse
T 4550 5200 5 10 0 0 270 0 1
footprint=none
T 3600 5750 5 10 1 1 0 0 1
refdes=V1
T 3400 5550 5 10 1 1 0 7 1
value=pulse 0 2.5 10u 1n 1n 10u 20u
}
C 3500 4900 1 270 0 vpulse-1.sym
{
T 4350 4200 5 10 0 0 270 0 1
device=vpulse
T 4550 4200 5 10 0 0 270 0 1
footprint=none
T 3600 4750 5 10 1 1 0 0 1
refdes=V2
T 3400 4550 5 10 1 1 0 7 1
value=pulse 0 2.5 20u 1n 1n 20u 40u
}
C 3500 3900 1 270 0 vpulse-1.sym
{
T 4350 3200 5 10 0 0 270 0 1
device=vpulse
T 4550 3200 5 10 0 0 270 0 1
footprint=none
T 3600 3750 5 10 1 1 0 0 1
refdes=V3
T 3400 3550 5 10 1 1 0 7 1
value=pulse 0 2.5 40u 1n 1n 40u 80u
}
C 3500 2900 1 270 0 vpulse-1.sym
{
T 4350 2200 5 10 0 0 270 0 1
device=vpulse
T 4550 2200 5 10 0 0 270 0 1
footprint=none
T 3600 2750 5 10 1 1 0 0 1
refdes=V4
T 3400 2550 5 10 1 1 0 7 1
value=pulse 0 2.5 80u 1n 1n 80u 160u
}
C 3500 1900 1 270 0 vpulse-1.sym
{
T 4350 1200 5 10 0 0 270 0 1
device=vpulse
T 4550 1200 5 10 0 0 270 0 1
footprint=none
T 3600 1750 5 10 1 1 0 0 1
refdes=V6
T 3400 1550 5 10 1 1 0 7 1
value=pulse 0 2.5 160u 1n 1n 160u 320u
}
C 5000 4800 1 0 0 cnot.sym
{
T 5350 5100 5 10 1 1 0 4 1
refdes=I1
}
C 5300 4500 1 0 0 gnd-1.sym
C 5200 5400 1 0 0 vdd-1.sym
C 5000 3800 1 0 0 cnot.sym
{
T 5350 4100 5 10 1 1 0 4 1
refdes=I2
}
C 5300 3500 1 0 0 gnd-1.sym
C 5200 4400 1 0 0 vdd-1.sym
C 5000 2800 1 0 0 cnot.sym
{
T 5350 3100 5 10 1 1 0 4 1
refdes=I3
}
C 5300 2500 1 0 0 gnd-1.sym
C 5200 3400 1 0 0 vdd-1.sym
C 5000 1800 1 0 0 cnot.sym
{
T 5350 2100 5 10 1 1 0 4 1
refdes=I4
}
C 5300 1500 1 0 0 gnd-1.sym
C 5200 2400 1 0 0 vdd-1.sym
C 5000 800 1 0 0 cnot.sym
{
T 5350 1100 5 10 1 1 0 4 1
refdes=I5
}
C 5300 500 1 0 0 gnd-1.sym
C 5200 1400 1 0 0 vdd-1.sym
N 4700 5600 6400 5600 4
{
T 4800 5650 5 10 1 1 0 0 1
netname=P1
}
N 4700 4600 6200 4600 4
{
T 4800 4650 5 10 1 1 0 0 1
netname=P2
}
N 4700 3600 6100 3600 4
{
T 4800 3650 5 10 1 1 0 0 1
netname=P3
}
N 4700 2600 6300 2600 4
{
T 4800 2650 5 10 1 1 0 0 1
netname=P4
}
N 4700 1600 6500 1600 4
{
T 4800 1650 5 10 1 1 0 0 1
netname=P5
}
N 5000 5100 5000 5600 4
N 5000 4100 5000 4600 4
N 5000 3600 5000 3100 4
N 5000 2600 5000 2100 4
N 5000 1600 5000 1100 4
N 6200 3100 6200 3700 4
N 6300 2600 6300 3500 4
N 6500 1600 6500 3100 4
N 6200 4600 6200 4300 4
N 5800 5100 6300 5100 4
N 6300 5100 6300 4500 4
N 6400 5600 6400 4700 4
N 5800 2100 6400 2100 4
N 6400 2100 6400 3300 4
N 5800 1100 6600 1100 4
N 6600 1100 6600 2900 4
C 3400 1300 1 0 0 gnd-1.sym
N 6100 3600 6100 3900 4
N 6200 3100 5800 3100 4
C 3500 6900 1 270 0 vpulse-1.sym
{
T 4350 6200 5 10 0 0 270 0 1
device=vpulse
T 4550 6200 5 10 0 0 270 0 1
footprint=none
T 3600 6750 5 10 1 1 0 0 1
refdes=V0
T 3400 6550 5 10 1 1 0 7 1
value=pulse 0 2.5 5u 1n 1n 5u 10u
}
C 5000 5800 1 0 0 cnot.sym
{
T 5350 6100 5 10 1 1 0 4 1
refdes=I0
}
C 5300 5500 1 0 0 gnd-1.sym
C 5200 6400 1 0 0 vdd-1.sym
N 4700 6600 6600 6600 4
{
T 4800 6650 5 10 1 1 0 0 1
netname=P0
}
N 6600 6600 6600 5100 4
N 5000 6100 5000 6600 4
N 5800 6100 6500 6100 4
{
T 6000 6100 5 10 1 1 0 0 1
netname=P0#
}
N 6500 6100 6500 4900 4
C 3400 2300 1 0 0 gnd-1.sym
C 3400 3300 1 0 0 gnd-1.sym
C 3400 4300 1 0 0 gnd-1.sym
C 3400 5300 1 0 0 gnd-1.sym
C 3400 6300 1 0 0 gnd-1.sym
C 1800 7500 1 0 0 spice-directive-1.sym
{
T 1900 7800 5 10 0 1 0 0 1
device=directive
T 1900 7900 5 10 1 1 0 0 1
refdes=A1
T 1900 7600 5 10 1 1 0 0 1
value=tran 1u 330u uic
}
N 6600 5100 7800 5100 4
N 6500 4900 7800 4900 4
N 6400 4700 7800 4700 4
N 6300 4500 7800 4500 4
N 6200 4300 7800 4300 4
N 5800 4100 7800 4100 4
N 6100 3900 7800 3900 4
N 6200 3700 7800 3700 4
N 6300 3500 7800 3500 4
N 6400 3300 7800 3300 4
N 6500 3100 7800 3100 4
N 6600 2900 7800 2900 4
C 7700 1400 1 0 0 gnd-1.sym
C 8400 1000 1 0 0 gnd-1.sym
C 7200 7400 1 0 1 vdc-1.sym
{
T 6500 8250 5 10 0 0 0 6 1
device=VOLTAGE_SOURCE
T 6500 8450 5 10 0 0 0 6 1
footprint=none
T 6500 8050 5 10 1 1 0 6 1
refdes=V
T 6500 7850 5 10 1 1 0 6 1
value=DC 2.5V
}
C 7000 7100 1 0 1 gnd-1.sym
C 7100 8600 1 0 1 vdd-1.sym
C 8700 8600 1 0 1 vdd-1.sym
C 7100 1400 1 90 0 resistor-load.sym
{
T 6700 1700 5 10 0 0 90 0 1
device=RESISTOR
T 6950 2050 5 10 1 1 90 0 1
refdes=R6
T 7000 1800 5 10 0 1 90 0 1
footprint=0603-boxed
T 7000 1800 5 10 0 1 90 0 1
value=3.3k
}
C 7600 1400 1 90 0 resistor-load.sym
{
T 7200 1700 5 10 0 0 90 0 1
device=RESISTOR
T 7476 2058 5 10 1 1 90 0 1
refdes=R7
T 7500 1800 5 10 0 1 90 0 1
footprint=0603-boxed
T 7500 1800 5 10 0 1 90 0 1
value=3.3k
}
N 7800 2700 7000 2700 4
{
T 7200 2650 5 10 1 1 0 2 1
netname=P6
}
N 7000 2700 7000 2300 4
N 7500 2300 7800 2300 4
{
T 7600 2350 5 10 1 1 0 0 1
netname=P7
}
C 6900 1100 1 0 0 gnd-1.sym
C 7400 1100 1 0 0 gnd-1.sym
C 1800 6900 1 0 0 spice-directive-1.sym
{
T 1900 7200 5 10 0 1 0 0 1
device=directive
T 1900 7300 5 10 1 1 0 0 1
refdes=A2
T 1900 7000 5 10 1 1 0 0 1
value=.param INFINITY=1e6
}
C 7800 1300 1 0 0 dram64byte.sym
{
T 8800 4300 5 10 1 1 90 4 1
source=dram32byte.sch
T 8500 5100 5 10 1 1 0 4 1
refdes=M
}
N 7800 2100 7800 2300 4
N 7800 2500 7800 2700 4
C 9400 2500 1 0 1 vdd-1.sym
C 9100 2600 1 0 0 gnd-1.sym
N 7800 8100 7800 5300 4
N 7800 6500 7600 6500 4
C 7500 6200 1 0 0 gnd-1.sym
C 10400 2600 1 90 1 vpulse-1.sym
{
T 9550 1900 5 10 0 0 270 2 1
device=vpulse
T 9350 1900 5 10 0 0 270 2 1
footprint=none
T 10100 2350 5 10 1 1 0 0 1
refdes=Vclk
T 9400 2850 5 10 1 1 0 1 1
value=pulse 0 2.5 1u 1n 1n 4u 5u
}
C 10300 2000 1 0 0 gnd-1.sym
N 9200 1700 12100 1700 4
C 12400 1700 1 0 1 vdc-1.sym
{
T 11700 2550 5 10 0 0 0 6 1
device=VOLTAGE_SOURCE
T 11700 2750 5 10 0 0 0 6 1
footprint=none
T 11700 2350 5 10 1 1 0 6 1
refdes=Vss
T 11700 2150 5 10 1 1 0 6 1
value=DC 5V
}
C 12400 2600 1 0 1 gnd-1.sym
N 12100 2900 12300 2900 4
