#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Mar  5 15:20:24 2019
# Process ID: 2632
# Current directory: Z:/Xilinx_Ethernet_1G_ZZ
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12500 Z:\Xilinx_Ethernet_1G_ZZ\Ethernet_1G_ZZ.xpr
# Log file: Z:/Xilinx_Ethernet_1G_ZZ/vivado.log
# Journal file: Z:/Xilinx_Ethernet_1G_ZZ\vivado.jou
#-----------------------------------------------------------
start_gui
open_project Z:/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 848.441 ; gain = 90.871
update_compile_order -fileset sources_1
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'Z:/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tfgg484-2
INFO: [Project 1-454] Reading design checkpoint 'z:/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.dcp' for cell 'u1/fifo'
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tfgg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [z:/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.xdc] for cell 'u1/fifo/U0'
Finished Parsing XDC File [z:/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.xdc] for cell 'u1/fifo/U0'
Parsing XDC File [Z:/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/constrs_1/new/constrs_1.xdc]
Finished Parsing XDC File [Z:/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/constrs_1/new/constrs_1.xdc]
Parsing XDC File [z:/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc] for cell 'u1/fifo/U0'
Finished Parsing XDC File [z:/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x_clocks.xdc] for cell 'u1/fifo/U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 1780.793 ; gain = 912.137
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "Z:/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/synth/func/xsim/testbench_top_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:Z:/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/synth/func/xsim/testbench_top_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'Z:/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_top' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj testbench_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/synth/func/xsim/testbench_top_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc
INFO: [VRFC 10-311] analyzing module ethernet_port
INFO: [VRFC 10-311] analyzing module ethernet_top
INFO: [VRFC 10-311] analyzing module fifo_x
INFO: [VRFC 10-311] analyzing module fifo_x_xpm_cdc_gray
INFO: [VRFC 10-311] analyzing module fifo_x_xpm_cdc_gray__1
INFO: [VRFC 10-311] analyzing module ipsend
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-311] analyzing module fifo_x_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module fifo_x_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module fifo_x_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module fifo_x_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module fifo_x_blk_mem_gen_v8_4_1
INFO: [VRFC 10-311] analyzing module fifo_x_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-311] analyzing module fifo_x_clk_x_pntrs
INFO: [VRFC 10-311] analyzing module fifo_x_compare
INFO: [VRFC 10-311] analyzing module fifo_x_compare_0
INFO: [VRFC 10-311] analyzing module fifo_x_compare_1
INFO: [VRFC 10-311] analyzing module fifo_x_compare_2
INFO: [VRFC 10-311] analyzing module fifo_x_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_x_fifo_generator_top
INFO: [VRFC 10-311] analyzing module fifo_x_fifo_generator_v13_2_2
INFO: [VRFC 10-311] analyzing module fifo_x_fifo_generator_v13_2_2_synth
INFO: [VRFC 10-311] analyzing module fifo_x_memory
INFO: [VRFC 10-311] analyzing module fifo_x_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_x_rd_logic
INFO: [VRFC 10-311] analyzing module fifo_x_rd_status_flags_as
INFO: [VRFC 10-311] analyzing module fifo_x_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_x_wr_logic
INFO: [VRFC 10-311] analyzing module fifo_x_wr_pf_as
INFO: [VRFC 10-311] analyzing module fifo_x_wr_status_flags_as
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/crc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc
WARNING: [VRFC 10-2845] overwriting previous definition of module crc [Z:/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/crc.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ethernet_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_port
WARNING: [VRFC 10-2845] overwriting previous definition of module ethernet_port [Z:/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ethernet_port.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ipsend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipsend
WARNING: [VRFC 10-2845] overwriting previous definition of module ipsend [Z:/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ipsend.v:4]
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
WARNING: [VRFC 10-2845] overwriting previous definition of module udp [Z:/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/udp.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sim_1/new/testbench_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_top
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1781.934 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '14' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e448ba1d27646e78f79cf59cf834898 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot testbench_top_func_synth xil_defaultlib.testbench_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port tx_state [Z:/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ethernet_port.v:90]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.fifo_x_xpm_cdc_gray
Compiling module xil_defaultlib.fifo_x_xpm_cdc_gray__1
Compiling module xil_defaultlib.fifo_x_clk_x_pntrs
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.fifo_x_compare_1
Compiling module xil_defaultlib.fifo_x_compare_2
Compiling module unisims_ver.FDPE_default
Compiling module xil_defaultlib.fifo_x_rd_status_flags_as
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.fifo_x_rd_bin_cntr
Compiling module xil_defaultlib.fifo_x_rd_logic
Compiling module xil_defaultlib.fifo_x_wr_pf_as
Compiling module xil_defaultlib.fifo_x_compare
Compiling module xil_defaultlib.fifo_x_compare_0
Compiling module xil_defaultlib.fifo_x_wr_status_flags_as
Compiling module xil_defaultlib.fifo_x_wr_bin_cntr
Compiling module xil_defaultlib.fifo_x_wr_logic
Compiling module unisims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB18E1(READ_WIDTH_A=18,READ_WI...
Compiling module xil_defaultlib.fifo_x_blk_mem_gen_prim_wrapper
Compiling module xil_defaultlib.fifo_x_blk_mem_gen_prim_width
Compiling module xil_defaultlib.fifo_x_blk_mem_gen_generic_cstr
Compiling module xil_defaultlib.fifo_x_blk_mem_gen_top
Compiling module xil_defaultlib.fifo_x_blk_mem_gen_v8_4_1_synth
Compiling module xil_defaultlib.fifo_x_blk_mem_gen_v8_4_1
Compiling module xil_defaultlib.fifo_x_memory
Compiling module xil_defaultlib.fifo_x_fifo_generator_ramfifo
Compiling module xil_defaultlib.fifo_x_fifo_generator_top
Compiling module xil_defaultlib.fifo_x_fifo_generator_v13_2_2_sy...
Compiling module xil_defaultlib.fifo_x_fifo_generator_v13_2_2
Compiling module xil_defaultlib.fifo_x
Compiling module xil_defaultlib.ipsend
Compiling module xil_defaultlib.crc
Compiling module xil_defaultlib.udp
Compiling module xil_defaultlib.ethernet_port
Compiling module xil_defaultlib.testbench_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_top_func_synth

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Z:/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/synth/func/xsim/xsim.dir/testbench_top_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'Z:/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/synth/func/xsim/xsim.dir/testbench_top_func_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Mar  5 15:23:00 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 68.254 ; gain = 14.180
INFO: [Common 17-206] Exiting Webtalk at Tue Mar  5 15:23:00 2019...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 1781.934 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'Z:/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_top_func_synth -key {Post-Synthesis:sim_1:Functional:testbench_top} -tclbatch {testbench_top.tcl} -view {Z:/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulreset_run fifo_x_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'DESKTOP-I7N4BMH' and cannot be killed from host 'DESKTOP-7QSQRD0'

exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar  5 15:24:49 2019...
ngth [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_top_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:47 ; elapsed = 00:01:18 . Memory (MB): peak = 1804.855 ; gain = 939.207
run 1 ms
set_property -dict [list CONFIG.Performance_Options {First_Word_Fall_Through} CONFIG.Empty_Threshold_Assert_Value {4} CONFIG.Empty_Threshold_Negate_Value {5}] [get_ips fifo_x]
generate_target all [get_files  Z:/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_x'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_x'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_x'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_x'...
generate_target: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1833.668 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all fifo_x] }
config_ip_cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1833.668 ; gain = 0.000
export_ip_user_files -of_objects [get_files Z:/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.xci] -no_script -sync -force -quiet
reset_run fifo_x_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory Z:/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/fifo_x_synth_1

reset_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1833.668 ; gain = 0.000
launch_runs -jobs 4 fifo_x_synth_1
config_ip_cache: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1833.668 ; gain = 0.000
[Tue Mar  5 15:25:31 2019] Launched fifo_x_synth_1...
Run output will be captured here: Z:/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.runs/fifo_x_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1833.668 ; gain = 0.000
export_simulation -of_objects [get_files Z:/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.xci] -directory Z:/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.ip_user_files/sim_scripts -ip_user_files_dir Z:/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.ip_user_files -ipstatic_source_dir Z:/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.ip_user_files/ipstatic -lib_map_path [list {modelsim=Z:/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.cache/compile_simlib/modelsim} {questa=Z:/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.cache/compile_simlib/questa} {riviera=Z:/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.cache/compile_simlib/riviera} {activehdl=Z:/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1833.668 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar  5 15:26:44 2019...
