LISTING FOR LOGIC DESCRIPTION FILE: V29.pld                          Page 1

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# MW-10400000
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Mon Nov 13 05:25:00 2023

  1:/*
  2: *   Philips PM8546 Logo Generator
  3: *   Open source recreation
  4: * 
  5: *   File        : V29.pld
  6: *   Author      : Matt Millman
  7: *   Description : UV/BR encoder PAL (Monochrome version)
  8: *
  9: *   This code is -only- for testing the V28 monochrome PAL.
 10: *
 11: *   This is free software: you can redistribute it and/or modify
 12: *   it under the terms of the GNU General Public License as published by
 13: *   the Free Software Foundation, either version 2 of the License, or
 14: *   (at your option) any later version.
 15: *   This software is distributed in the hope that it will be useful,
 16: *   but WITHOUT ANY WARRANTY; without even the implied warranty of
 17: *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 18: *   GNU General Public License for more details.
 19: *   You should have received a copy of the GNU General Public License
 20: *   along with this software.  If not, see <http://www.gnu.org/licenses/>.
 21: */
 22: 
 23:Name     V29 ;
 24:PartNo   00 ;
 25:Date     29/09/2023 ;
 26:Revision 01 ;
 27:Designer Matt Millman ;
 28:Company  - ;
 29:Assembly None ;
 30:Location  ;
 31:Device   g22v10 ;
 32:
 33:/* &=AND #=OR $=XOR */
 34:
 35:PIN 1 = GCLK;
 36:PIN 2 = nTEXT_BLANK;
 37:PIN 6 = G_DATA;
 38:PIN 7 = B_DATA;
 39:PIN 8 = R_DATA;
 40:PIN 9 = RGB_MODE;
 41:PIN 10 = DELAY_ON;
 42:PIN 13 = IDX;
 43:
 44:PIN [19..23] = [V4..0];
 45:PIN [14..18] = [U4..0];
 46:
 47:Field COL_IN = [RGB_MODE, nTEXT_BLANK, IDX, G_DATA, B_DATA, R_DATA];
 48:Field U_OUT = [U4..0];
 49:Field V_OUT = [V4..0];
 50:
 51:/*
 52: * Peg U/V at 0v for testing.
 53: */

LISTING FOR LOGIC DESCRIPTION FILE: V29.pld                          Page 2

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# MW-10400000
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Mon Nov 13 05:25:00 2023

 54:
 55:U_OUT.d = 'd'16;
 56:V_OUT.d = 'd'16;
 57:
 58:U_OUT.oe = 'b'11111;
 59:U_OUT.sp = 'b'00000;
 60:U_OUT.ar = 'b'00000;
 61:
 62:V_OUT.oe = 'b'11111;
 63:V_OUT.sp = 'b'00000;
 64:V_OUT.ar = 'b'00000;
 65:
 66:



Jedec Fuse Checksum       (442d)
Jedec Transmit Checksum   (3eaf)
