# VHDL Implementation of a 32-bit RISC Processor
VHDL implementation of a 32-bit RISC processor based on the Beta ISA, proposed by the MIT's Computer Science Department.

![Hardware_Excepciones](https://user-images.githubusercontent.com/95151624/234753070-4c6ca73c-297d-4361-a42d-7a51b25cc2aa.png)
