--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml QuadratureDecoder.twx QuadratureDecoder.ncd -o
QuadratureDecoder.twr QuadratureDecoder.pcf -ucf basys.ucf

Design file:              QuadratureDecoder.ncd
Physical constraint file: QuadratureDecoder.pcf
Device,package,speed:     xc3s100e,tq144,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
QuadA       |    0.241(R)|    1.183(R)|Clk_BUFGP         |   0.000|
QuadB       |    0.498(R)|    0.978(R)|Clk_BUFGP         |   0.000|
enable      |    6.386(R)|   -2.864(R)|Clk_BUFGP         |   0.000|
reset       |    5.581(R)|   -0.066(R)|Clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock Clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Position<0> |    7.175(R)|Clk_BUFGP         |   0.000|
Position<1> |    7.108(R)|Clk_BUFGP         |   0.000|
Position<2> |    6.622(R)|Clk_BUFGP         |   0.000|
Position<3> |    6.867(R)|Clk_BUFGP         |   0.000|
Position<4> |    6.694(R)|Clk_BUFGP         |   0.000|
Position<5> |    6.884(R)|Clk_BUFGP         |   0.000|
Position<6> |    6.694(R)|Clk_BUFGP         |   0.000|
Position<7> |    6.913(R)|Clk_BUFGP         |   0.000|
a_to_g<0>   |    7.125(R)|Clk_BUFGP         |   0.000|
a_to_g<1>   |    7.300(R)|Clk_BUFGP         |   0.000|
a_to_g<2>   |    7.296(R)|Clk_BUFGP         |   0.000|
a_to_g<3>   |    6.914(R)|Clk_BUFGP         |   0.000|
a_to_g<4>   |    7.293(R)|Clk_BUFGP         |   0.000|
a_to_g<5>   |    7.295(R)|Clk_BUFGP         |   0.000|
a_to_g<6>   |    7.730(R)|Clk_BUFGP         |   0.000|
an<0>       |    5.761(R)|Clk_BUFGP         |   0.000|
an<1>       |    5.757(R)|Clk_BUFGP         |   0.000|
an<2>       |    5.757(R)|Clk_BUFGP         |   0.000|
an<3>       |    5.749(R)|Clk_BUFGP         |   0.000|
ld<0>       |    6.903(R)|Clk_BUFGP         |   0.000|
ld<1>       |    7.114(R)|Clk_BUFGP         |   0.000|
ld<2>       |    6.910(R)|Clk_BUFGP         |   0.000|
ld<3>       |    7.121(R)|Clk_BUFGP         |   0.000|
ld<4>       |    7.135(R)|Clk_BUFGP         |   0.000|
ld<5>       |    7.624(R)|Clk_BUFGP         |   0.000|
ld<6>       |    7.153(R)|Clk_BUFGP         |   0.000|
ld<7>       |    7.144(R)|Clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    5.266|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Mar 18 11:21:33 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 154 MB



