xilinx rtfpga
INFO: [Synth 8-5544] ROM "result" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "result" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "result" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'out_buffer_write_req_symbol_join.gj_out_buffer_write_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' into 'in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join/placegen[4].placeBlock.dly/UnitDelay.ack_reg' [/home/aiml/Desktop/IITB_AI_ML/KC705_WITH_DRAM/UNET/vhdl_libs/ahir.vhdl:13367]
INFO: [Synth 8-4471] merging register 'out_buffer_write_req_symbol_join.gj_out_buffer_write_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' into 'in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' [/home/aiml/Desktop/IITB_AI_ML/KC705_WITH_DRAM/UNET/vhdl_libs/ahir.vhdl:13367]
INFO: [Synth 8-4471] merging register 'access_T_CP_458.access_T_cp_element_group_32.gj_access_T_cp_element_group_32/placegen[2].placeBlock.dly/UnitDelay.ack_reg' into 'access_T_CP_458.access_T_cp_element_group_15.gj_access_T_cp_element_group_15/placegen[2].placeBlock.dly/UnitDelay.ack_reg' [/home/aiml/Desktop/IITB_AI_ML/KC705_WITH_DRAM/UNET/vhdl_libs/ahir.vhdl:13367]
INFO: [Synth 8-4471] merging register 'access_T_CP_458.access_T_cp_element_group_51.gj_access_T_cp_element_group_51/placegen[2].placeBlock.dly/UnitDelay.ack_reg' into 'access_T_CP_458.access_T_cp_element_group_15.gj_access_T_cp_element_group_15/placegen[2].placeBlock.dly/UnitDelay.ack_reg' [/home/aiml/Desktop/IITB_AI_ML/KC705_WITH_DRAM/UNET/vhdl_libs/ahir.vhdl:13367]
INFO: [Synth 8-4471] merging register 'access_T_CP_458.access_T_cp_element_group_70.gj_access_T_cp_element_group_70/placegen[2].placeBlock.dly/UnitDelay.ack_reg' into 'access_T_CP_458.access_T_cp_element_group_15.gj_access_T_cp_element_group_15/placegen[2].placeBlock.dly/UnitDelay.ack_reg' [/home/aiml/Desktop/IITB_AI_ML/KC705_WITH_DRAM/UNET/vhdl_libs/ahir.vhdl:13367]
INFO: [Synth 8-5546] ROM "result" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP x, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP x.
DSP Report: register A is absorbed into DSP x.
DSP Report: operator x is absorbed into DSP x.
WARNING: [Synth 8-3331] design SplitGuardInterface__parameterized15__1 has unconnected port guards[3]
WARNING: [Synth 8-3331] design SplitGuardInterface__parameterized15__1 has unconnected port guards[2]
WARNING: [Synth 8-3331] design SplitGuardInterface__parameterized15__1 has unconnected port guards[1]
WARNING: [Synth 8-3331] design base_bank_dual_port_for_xst__parameterized91 has unconnected port reset
INFO: [Synth 8-3333] propagating constant 0 across sequential element (access_T_instance/\data_path.type_cast_405_inst_block.type_cast_405_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (access_T_instance/\data_path.type_cast_415_inst_block.type_cast_415_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31] )
WARNING: [Synth 8-3332] Sequential element (DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/addr_reg_0_reg[3]) is unused and will be removed from module PipeBase__parameterized653.
WARNING: [Synth 8-3332] Sequential element (DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/addr_reg_0_reg[2]) is unused and will be removed from module PipeBase__parameterized653.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
