Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\ece385_summer23\lab5\lab61soc.qsys --block-symbol-file --output-directory=C:\ece385_summer23\lab5\lab61soc --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading lab5/lab61soc.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding clk_1 [altpll 18.1]
Progress: Parameterizing module clk_1
Progress: Adding hex_digits_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module hex_digits_pio
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding key [altera_avalon_pio 18.1]
Progress: Parameterizing module key
Progress: Adding keycode [altera_avalon_pio 18.1]
Progress: Parameterizing module keycode
Progress: Adding led [altera_avalon_pio 18.1]
Progress: Parameterizing module led
Progress: Adding leds_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module leds_pio
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Adding spi_0 [altera_avalon_spi 18.1]
Progress: Parameterizing module spi_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Adding usb_gpx [altera_avalon_pio 18.1]
Progress: Parameterizing module usb_gpx
Progress: Adding usb_irq [altera_avalon_pio 18.1]
Progress: Parameterizing module usb_irq
Progress: Adding usb_rst [altera_avalon_pio 18.1]
Progress: Parameterizing module usb_rst
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: lab61soc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: lab61soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: lab61soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\ece385_summer23\lab5\lab61soc.qsys --synthesis=VERILOG --output-directory=C:\ece385_summer23\lab5\lab61soc\synthesis --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading lab5/lab61soc.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding clk_1 [altpll 18.1]
Progress: Parameterizing module clk_1
Progress: Adding hex_digits_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module hex_digits_pio
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding key [altera_avalon_pio 18.1]
Progress: Parameterizing module key
Progress: Adding keycode [altera_avalon_pio 18.1]
Progress: Parameterizing module keycode
Progress: Adding led [altera_avalon_pio 18.1]
Progress: Parameterizing module led
Progress: Adding leds_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module leds_pio
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Adding spi_0 [altera_avalon_spi 18.1]
Progress: Parameterizing module spi_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Adding usb_gpx [altera_avalon_pio 18.1]
Progress: Parameterizing module usb_gpx
Progress: Adding usb_irq [altera_avalon_pio 18.1]
Progress: Parameterizing module usb_irq
Progress: Adding usb_rst [altera_avalon_pio 18.1]
Progress: Parameterizing module usb_rst
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: lab61soc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: lab61soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: lab61soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: lab61soc: Generating lab61soc "lab61soc" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src5 and cmd_mux_005.sink1
Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5
Info: Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_001.sink5
Info: clk_1: "lab61soc" instantiated altpll "clk_1"
Info: led: Starting RTL generation for module 'lab61soc_led'
Info: led:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab61soc_led --dir=C:/Users/THEWUM~1/AppData/Local/Temp/alt9559_5208683804723526432.dir/0004_led_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/THEWUM~1/AppData/Local/Temp/alt9559_5208683804723526432.dir/0004_led_gen//lab61soc_led_component_configuration.pl  --do_build_sim=0  ]
Info: led: Done RTL generation for module 'lab61soc_led'
Info: led: "lab61soc" instantiated altera_avalon_pio "led"
Info: nios2_gen2_0: "lab61soc" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'lab61soc_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab61soc_onchip_memory2_0 --dir=C:/Users/THEWUM~1/AppData/Local/Temp/alt9559_5208683804723526432.dir/0005_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/THEWUM~1/AppData/Local/Temp/alt9559_5208683804723526432.dir/0005_onchip_memory2_0_gen//lab61soc_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'lab61soc_onchip_memory2_0'
Info: onchip_memory2_0: "lab61soc" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: sdram: Starting RTL generation for module 'lab61soc_sdram'
Info: sdram:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=lab61soc_sdram --dir=C:/Users/THEWUM~1/AppData/Local/Temp/alt9559_5208683804723526432.dir/0006_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/THEWUM~1/AppData/Local/Temp/alt9559_5208683804723526432.dir/0006_sdram_gen//lab61soc_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'lab61soc_sdram'
Info: sdram: "lab61soc" instantiated altera_avalon_new_sdram_controller "sdram"
Error: Generation stopped, 6 or more modules remaining
Info: lab61soc: Done "lab61soc" with 11 modules, 6 files
Error: qsys-generate failed with exit code 1: 1 Error, 0 Warnings
Info: Stopping: Create HDL design files for synthesis
