
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.292505                       # Number of seconds simulated
sim_ticks                                292505209000                       # Number of ticks simulated
final_tick                               9127619269500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  80168                       # Simulator instruction rate (inst/s)
host_op_rate                                   106519                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              234496938                       # Simulator tick rate (ticks/s)
host_mem_usage                                2221080                       # Number of bytes of host memory used
host_seconds                                  1247.37                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     132869130                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             10240                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data           1188672                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1198912                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        10240                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10240                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       202240                       # Number of bytes written to this memory
system.physmem.bytes_written::total            202240                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                160                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data              18573                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 18733                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3160                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3160                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst                35008                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data              4063764                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 4098771                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst           35008                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              35008                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks            691406                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                 691406                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks            691406                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst               35008                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data             4063764                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                4790178                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                          14627                       # number of replacements
system.l2.tagsinuse                       3949.285093                       # Cycle average of tags in use
system.l2.total_refs                           839132                       # Total number of references to valid blocks.
system.l2.sampled_refs                          18719                       # Sample count of references to valid blocks.
system.l2.avg_refs                          44.827822                       # Average number of references to valid blocks.
system.l2.warmup_cycle                   9093984924000                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           105.206695                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst              18.790687                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            3825.287710                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.025685                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.004588                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.933908                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.964181                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                    3                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data               681057                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  681060                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           160445                       # number of Writeback hits
system.l2.Writeback_hits::total                160445                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data              24668                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 24668                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                     3                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                705725                       # number of demand (read+write) hits
system.l2.demand_hits::total                   705728                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    3                       # number of overall hits
system.l2.overall_hits::cpu.data               705725                       # number of overall hits
system.l2.overall_hits::total                  705728                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                160                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data              18094                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 18254                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              479                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 479                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 160                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               18573                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18733                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                160                       # number of overall misses
system.l2.overall_misses::cpu.data              18573                       # number of overall misses
system.l2.overall_misses::total                 18733                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst      8607500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data    945812500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       954420000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     25044500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      25044500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst       8607500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     970857000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        979464500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst      8607500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    970857000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       979464500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst              163                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data           699151                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              699314                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       160445                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            160445                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          25147                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             25147                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               163                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            724298                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               724461                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              163                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           724298                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              724461                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.981595                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.025880                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.026103                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.019048                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.019048                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.981595                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.025643                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.025858                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.981595                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.025643                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.025858                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53796.875000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 52272.162043                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52285.526460                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52284.968685                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52284.968685                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53796.875000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52272.492328                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52285.512198                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53796.875000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52272.492328                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52285.512198                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 3160                       # number of writebacks
system.l2.writebacks::total                      3160                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst           160                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data         18094                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            18254                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          479                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            479                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            160                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          18573                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             18733                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           160                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         18573                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            18733                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst      6658500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data    726215500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    732874000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     19256500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     19256500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst      6658500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    745472000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    752130500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst      6658500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    745472000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    752130500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.981595                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.025880                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.026103                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.019048                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.019048                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.981595                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.025643                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.025858                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.981595                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.025643                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.025858                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41615.625000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40135.707969                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40148.679741                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40201.461378                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40201.461378                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41615.625000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40137.403758                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40150.029360                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41615.625000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40137.403758                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40150.029360                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                 7236636                       # Number of BP lookups
system.cpu.branchPred.condPredicted           7236636                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            194828                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              5224195                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 5208266                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.695092                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                        585250377                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           10353221                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      114641621                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     7236636                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            5208266                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      44010362                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 5220727                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              485372545                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                    1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  10206780                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1304                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          544761531                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.281877                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.992239                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                501927024     92.14%     92.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2087575      0.38%     92.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3109747      0.57%     93.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  5299928      0.97%     94.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 32337257      5.94%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            544761531                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.012365                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.195885                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 30094842                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             466886787                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  27153645                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              15600865                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                5025390                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              153308851                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                5025390                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 40467936                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               418389994                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  27739142                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              53139067                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              152883727                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents              17710045                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               24075135                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                477112                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           178455201                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             399396099                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        147537302                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         251858797                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             153629897                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 24825148                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  77922309                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             24558196                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4849120                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2910410                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           293038                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  152819355                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  13                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 146537044                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            208141                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        19934833                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     20827469                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             13                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     544761531                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.268993                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.545407                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           421536684     77.38%     77.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           103785088     19.05%     96.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            15847639      2.91%     99.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             3311802      0.61%     99.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              280318      0.05%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       544761531                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   71265      1.07%      1.07% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      1.07% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      1.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd               6606005     98.93%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             16736      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              53124584     36.25%     36.26% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     36.26% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     36.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            64114698     43.75%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             24443529     16.68%     96.70% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             4837497      3.30%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              146537044                       # Type of FU issued
system.cpu.iq.rate                           0.250384                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     6677270                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.045567                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          666504667                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          72823842                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     60713977                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           178216361                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           99930862                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     85649201                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               60805860                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                92391718                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           635803                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      2367131                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          503                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       243848                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            29                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                5025390                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles               123354350                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles              13965276                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           152819368                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             13201                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              24558196                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              4849120                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                8077482                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  5353                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            503                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         108351                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        86970                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               195321                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             146398561                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              24436011                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            138481                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     29272911                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  6555537                       # Number of branches executed
system.cpu.iew.exec_stores                    4836900                       # Number of stores executed
system.cpu.iew.exec_rate                     0.250147                       # Inst execution rate
system.cpu.iew.wb_sent                      146367112                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     146363178                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 106433070                       # num instructions producing a value
system.cpu.iew.wb_consumers                 193610434                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.250086                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.549728                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        19950648                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts            194828                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    539736141                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.246174                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.853608                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    486966234     90.22%     90.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     18660608      3.46%     93.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      8588413      1.59%     95.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      5051848      0.94%     96.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     20469038      3.79%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    539736141                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              132869130                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       26796323                       # Number of memory references committed
system.cpu.commit.loads                      22191051                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    5672435                       # Number of branches committed
system.cpu.commit.fp_insts                   82142745                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  73405045                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              20469038                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    672086881                       # The number of ROB reads
system.cpu.rob.rob_writes                   310665133                       # The number of ROB writes
system.cpu.timesIdled                         9763524                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                        40488846                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     132869130                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               5.852504                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         5.852504                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.170867                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.170867                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                167920983                       # number of integer regfile reads
system.cpu.int_regfile_writes                91999205                       # number of integer regfile writes
system.cpu.fp_regfile_reads                 166726314                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 79712370                       # number of floating regfile writes
system.cpu.misc_regfile_reads                43569801                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                     11                       # number of replacements
system.cpu.icache.tagsinuse                139.325590                       # Cycle average of tags in use
system.cpu.icache.total_refs                 10206578                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    163                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               62617.042945                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     139.325590                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.272120                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.272120                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     10206578                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10206578                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      10206578                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10206578                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     10206578                       # number of overall hits
system.cpu.icache.overall_hits::total        10206578                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          202                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           202                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          202                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            202                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          202                       # number of overall misses
system.cpu.icache.overall_misses::total           202                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     10765000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10765000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     10765000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10765000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     10765000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10765000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     10206780                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10206780                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     10206780                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10206780                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     10206780                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10206780                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000020                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000020                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000020                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 53292.079208                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53292.079208                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 53292.079208                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53292.079208                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 53292.079208                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53292.079208                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           23                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           23                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           39                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           39                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           39                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           39                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           39                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           39                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          163                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          163                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          163                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          163                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          163                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          163                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst      8802000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      8802000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst      8802000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      8802000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst      8802000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      8802000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000016                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000016                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000016                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000016                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst        54000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        54000                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst        54000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        54000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst        54000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        54000                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 723786                       # number of replacements
system.cpu.dcache.tagsinuse                511.908918                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 27451415                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 724298                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  37.900719                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           8835934478000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     511.908918                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999822                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999822                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     22871667                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        22871667                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      4579748                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4579748                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      27451415                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         27451415                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     27451415                       # number of overall hits
system.cpu.dcache.overall_hits::total        27451415                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       928520                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        928520                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        25524                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        25524                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       954044                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         954044                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       954044                       # number of overall misses
system.cpu.dcache.overall_misses::total        954044                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  13088714000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  13088714000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    349314500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    349314500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  13438028500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  13438028500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  13438028500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  13438028500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     23800187                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     23800187                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      4605272                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4605272                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     28405459                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     28405459                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     28405459                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     28405459                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.039013                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.039013                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.005542                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005542                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.033587                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.033587                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.033587                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.033587                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 14096.318873                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14096.318873                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 13685.727159                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13685.727159                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 14085.334115                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14085.334115                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 14085.334115                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14085.334115                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1166                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                81                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    14.395062                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       160445                       # number of writebacks
system.cpu.dcache.writebacks::total            160445                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       229369                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       229369                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          377                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          377                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       229746                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       229746                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       229746                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       229746                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       699151                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       699151                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        25147                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        25147                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       724298                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       724298                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       724298                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       724298                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   8458492500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8458492500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    297059000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    297059000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   8755551500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8755551500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   8755551500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8755551500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.029376                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.029376                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.005460                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005460                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.025499                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.025499                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.025499                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.025499                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12098.234144                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12098.234144                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 11812.900147                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11812.900147                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 12088.327594                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12088.327594                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 12088.327594                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12088.327594                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
