GPGPU-Sim version 4.2.0 (build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a-modified_590.0) configured with AccelWattch.

----------------------------------------------------------------------------
INFO - If you only care about PTX execution, ignore this message. GPGPU-Sim supports PTX execution in modern CUDA.
If you want to run PTXPLUS (sm_1x SASS) with a modern card configuration - set the envronment variable
$PTXAS_CUDA_INSTALL_PATH to point a CUDA version compabible with your card configurations (i.e. 8+ for PASCAL, 9+ for VOLTA etc..)
For example: "export $PTXAS_CUDA_INSTALL_PATH=/usr/local/cuda-9.1"

The following text describes why:
If you are using PTXPLUS, only sm_1x is supported and it requires that the app and simulator binaries are compiled in CUDA 4.2 or less.
The simulator requires it since CUDA headers desribe struct sizes in the exec which change from gen to gen.
The apps require 4.2 because new versions of CUDA tools have dropped parsing support for generating sm_1x
When running using modern config (i.e. volta) and PTXPLUS with CUDA 4.2, the $PTXAS_CUDA_INSTALL_PATH env variable is required to get proper register usage
(and hence occupancy) using a version of CUDA that knows the register usage on the real card.

----------------------------------------------------------------------------
setup_environment succeeded
Accel-Sim [build accelsim-commit-e02c99dbadefc0b9dc95317100be2a446eec142c_modified_0.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a_modified_0.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:256,L:T:m:L:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      46 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         254 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132:1132:1132:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               /benchrun/accelsim-sass/vectoradd/sm86_rtx3070/input-1000000/results/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  4,1 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  4,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                  4,1 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                  4,1 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                  4,1 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007efdab600000,8000000
launching memcpy command : MemcpyHtoD,0x00007efdb2a00000,8000000
launching memcpy command : MemcpyHtoD,0x00007efdb3200000,8000000
Processing kernel /benchrun/accelsim-sass/vectoradd/sm86_rtx3070/input-1000000/results/traces/kernel-1.traceg
-kernel name = _Z6vecAddPdS_S_i
-kernel id = 1
-grid dim = (977,1,1)
-block dim = (1024,1,1)
-shmem = 0
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007efdd6000000
-local mem base_addr = 0x00007efdd4000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/vectoradd/sm86_rtx3070/input-1000000/results/traces/kernel-1.traceg
launching kernel name: _Z6vecAddPdS_S_i uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6vecAddPdS_S_i'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 19,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 20,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 21,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 22,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 23,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 24,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 25,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 26,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 27,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 28,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 29,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 30,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 31,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 32,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 33,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 34,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 35,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 36,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 37,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 38,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 39,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 40,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 41,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 42,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 43,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 44,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 45,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 46,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 47,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 48,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 49,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 50,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 51,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 52,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 53,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 54,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 55,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 56,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 57,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 58,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 59,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 60,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 61,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 62,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 63,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 64,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 65,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 66,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 67,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 68,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 69,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 70,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 71,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 72,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 73,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 74,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 75,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 76,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 77,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 78,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 79,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 80,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 81,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 82,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 83,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 84,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 85,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 86,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 87,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 88,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 89,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 90,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 91,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 92,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 93,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 94,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 95,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 96,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 97,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 98,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 99,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 100,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 101,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 102,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 103,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 104,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 105,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 106,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 107,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 108,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 109,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 110,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 111,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 112,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 113,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 114,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 115,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 116,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 117,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 118,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 119,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 120,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 121,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 122,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 123,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 124,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 125,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 126,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 127,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 128,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 129,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 130,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 131,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 132,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 133,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 134,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 135,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 136,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 137,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 138,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 139,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 140,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 141,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 142,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 143,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 144,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 145,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 146,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 147,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 148,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 149,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 150,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 151,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 152,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 153,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 154,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 155,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 156,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 157,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 158,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 159,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 160,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 161,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 162,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 163,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 164,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 165,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 166,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 167,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 168,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 169,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 170,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 171,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 172,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 173,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 174,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 175,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 176,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 177,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 178,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 179,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 180,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 181,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 182,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 183,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 184,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 185,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 186,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 187,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 188,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 189,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 190,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 191,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 192,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 193,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 194,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 195,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 196,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 197,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 198,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 199,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 200,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 201,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 202,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 203,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 204,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 205,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 206,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 207,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 208,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 209,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 210,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 211,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 212,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 213,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 214,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 215,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 216,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 217,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 218,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 219,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 220,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 221,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 222,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 223,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 224,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 225,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 226,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 227,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 228,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 229,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 230,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 231,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 232,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 233,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 234,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 235,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 236,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 237,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 238,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 239,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 240,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 241,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 242,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 243,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 244,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 245,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 246,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 247,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 248,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 249,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 250,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 251,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 252,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 253,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 254,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 255,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 256,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 257,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 258,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 259,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 260,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 261,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 262,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 263,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 264,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 265,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 266,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 267,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 268,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 269,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 270,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 271,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 272,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 273,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 274,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 275,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 276,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 277,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 278,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 279,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 280,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 281,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 282,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 283,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 284,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 285,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 286,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 287,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 288,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 289,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 290,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 291,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 292,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 293,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 294,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 295,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 296,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 297,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 298,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 299,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 300,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 301,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 302,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 303,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 304,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 305,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 306,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 307,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 308,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 309,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 310,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 311,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 312,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 313,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 314,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 315,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 316,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 317,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 318,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 319,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 320,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 321,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 322,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 323,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 324,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 325,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 326,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 327,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 328,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 329,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 330,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 331,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 332,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 333,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 334,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 335,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 336,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 337,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 338,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 339,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 340,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 341,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 342,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 343,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 344,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 345,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 346,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 347,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 348,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 349,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 350,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 351,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 352,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 353,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 354,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 355,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 356,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 357,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 358,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 359,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 360,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 361,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 362,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 363,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 364,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 365,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 366,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 367,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 368,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 369,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 370,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 371,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 372,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 373,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 374,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 375,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 376,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 377,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 378,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 379,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 380,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 381,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 382,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 383,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 384,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 385,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 386,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 387,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 388,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 389,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 390,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 391,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 392,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 393,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 394,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 395,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 396,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 397,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 398,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 399,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 400,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 401,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 402,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 403,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 404,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 405,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 406,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 407,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 408,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 409,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 410,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 411,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 412,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 413,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 414,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 415,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 416,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 417,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 418,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 419,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 420,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 421,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 422,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 423,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 424,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 425,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 426,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 427,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 428,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 429,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 430,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 431,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 432,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 433,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 434,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 435,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 436,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 437,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 438,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 439,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 440,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 441,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 442,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 443,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 444,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 445,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 446,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 447,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 448,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 449,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 450,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 451,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 452,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 453,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 454,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 455,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 456,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 457,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 458,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 459,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 460,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 461,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 462,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 463,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 464,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 465,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 466,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 467,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 468,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 469,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 470,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 471,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 472,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 473,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 474,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 475,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 476,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 477,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 478,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 479,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 480,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 481,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 482,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 483,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 484,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 485,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 486,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 487,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 488,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 489,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 490,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 491,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 492,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 493,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 494,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 495,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 496,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 497,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 498,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 499,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 500,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 501,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 502,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 503,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 504,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 505,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 506,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 507,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 508,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 509,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 510,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 511,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 512,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 513,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 514,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 515,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 516,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 517,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 518,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 519,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 520,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 521,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 522,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 523,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 524,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 525,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 526,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 527,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 528,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 529,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 530,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 531,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 532,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 533,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 534,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 535,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 536,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 537,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 538,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 539,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 540,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 541,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 542,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 543,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 544,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 545,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 546,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 547,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 548,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 549,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 550,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 551,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 552,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 553,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 554,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 555,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 556,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 557,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 558,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 559,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 560,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 561,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 562,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 563,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 564,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 565,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 566,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 567,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 568,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 569,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 570,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 571,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 572,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 573,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 574,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 575,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 576,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 577,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 578,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 579,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 580,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 581,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 582,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 583,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 584,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 585,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 586,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 587,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 588,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 589,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 590,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 591,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 592,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 593,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 594,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 595,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 596,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 597,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 598,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 599,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 600,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 601,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 602,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 603,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 604,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 605,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 606,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 607,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 608,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 609,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 610,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 611,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 612,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 613,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 614,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 615,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 616,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 617,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 618,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 619,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 620,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 621,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 622,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 623,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 624,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 625,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 626,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 627,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 628,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 629,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 630,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 631,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 632,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 633,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 634,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 635,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 636,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 637,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 638,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 639,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 640,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 641,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 642,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 643,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 644,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 645,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 646,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 647,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 648,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 649,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 650,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 651,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 652,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 653,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 654,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 655,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 656,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 657,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 658,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 659,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 660,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 661,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 662,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 663,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 664,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 665,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 666,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 667,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 668,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 669,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 670,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 671,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 672,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 673,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 674,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 675,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 676,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 677,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 678,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 679,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 680,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 681,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 682,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 683,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 684,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 685,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 686,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 687,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 688,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 689,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 690,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 691,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 692,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 693,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 694,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 695,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 696,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 697,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 698,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 699,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 700,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 701,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 702,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 703,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 704,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 705,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 706,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 707,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 708,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 709,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 710,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 711,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 712,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 713,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 714,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 715,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 716,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 717,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 718,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 719,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 720,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 721,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 722,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 723,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 724,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 725,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 726,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 727,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 728,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 729,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 730,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 731,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 732,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 733,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 734,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 735,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 736,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 737,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 738,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 739,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 740,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 741,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 742,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 743,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 744,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 745,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 746,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 747,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 748,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 749,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 750,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 751,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 752,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 753,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 754,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 755,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 756,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 757,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 758,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 759,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 760,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 761,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 762,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 763,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 764,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 765,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 766,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 767,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 768,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 769,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 770,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 771,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 772,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 773,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 774,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 775,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 776,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 777,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 778,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 779,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 780,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 781,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 782,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 783,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 784,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 785,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 786,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 787,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 788,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 789,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 790,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 791,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 792,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 793,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 794,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 795,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 796,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 797,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 798,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 799,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 800,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 801,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 802,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 803,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 804,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 805,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 806,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 807,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 808,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 809,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 810,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 811,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 812,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 813,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 814,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 815,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 816,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 817,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 818,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 819,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 820,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 821,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 822,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 823,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 824,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 825,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 826,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 827,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 828,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 829,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 830,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 831,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 832,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 833,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 834,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 835,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 836,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 837,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 838,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 839,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 840,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 841,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 842,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 843,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 844,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 845,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 846,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 847,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 848,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 849,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 850,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 851,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 852,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 853,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 854,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 855,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 856,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 857,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 858,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 859,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 860,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 861,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 862,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 863,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 864,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 865,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 866,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 867,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 868,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 869,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 870,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 871,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 872,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 873,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 874,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 875,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 876,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 877,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 878,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 879,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 880,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 881,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 882,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 883,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 884,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 885,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 886,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 887,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 888,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 889,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 890,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 891,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 892,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 893,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 894,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 895,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 896,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 897,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 898,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 899,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 900,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 901,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 902,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 903,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 904,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 905,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 906,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 907,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 908,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 909,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 910,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 911,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 912,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 913,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 914,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 915,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 916,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 917,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 918,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 919,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 920,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 921,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 922,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 923,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 924,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 925,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 926,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 927,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 928,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 929,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 930,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 931,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 932,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 933,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 934,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 935,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 936,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 937,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 938,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 939,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 940,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 941,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 942,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 943,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 944,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 945,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 946,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 947,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 948,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 949,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 950,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 951,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 952,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 953,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 954,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 955,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 956,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 957,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 958,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 959,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 960,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 961,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 962,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 963,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 964,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 965,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 966,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 967,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 968,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 969,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 970,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 971,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 972,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 973,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 974,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 975,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6vecAddPdS_S_i'
thread block = 976,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z6vecAddPdS_S_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 68871
gpu_sim_insn = 22004032
gpu_ipc =     319.4963
gpu_tot_sim_cycle = 68871
gpu_tot_sim_insn = 22004032
gpu_tot_ipc =     319.4963
gpu_tot_issued_cta = 977
gpu_occupancy = 55.2044% 
gpu_tot_occupancy = 55.2044% 
max_total_param_size = 0
gpu_stall_dramfull = 488782
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      10.8899
partiton_level_parallism_total  =      10.8899
partiton_level_parallism_util =      12.2647
partiton_level_parallism_util_total  =      12.2647
L2_BW  =     394.4766 GB/Sec
L2_BW_total  =     394.4766 GB/Sec
gpu_total_sim_rate=166697

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16128, Miss = 16128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 44873
	L1D_cache_core[1]: Access = 16896, Miss = 16896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 53568
	L1D_cache_core[2]: Access = 16896, Miss = 16896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 49549
	L1D_cache_core[3]: Access = 16896, Miss = 16896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43544
	L1D_cache_core[4]: Access = 16896, Miss = 16896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 46800
	L1D_cache_core[5]: Access = 16896, Miss = 16896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 45374
	L1D_cache_core[6]: Access = 16896, Miss = 16896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 56290
	L1D_cache_core[7]: Access = 16128, Miss = 16128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 44254
	L1D_cache_core[8]: Access = 16128, Miss = 16128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 48737
	L1D_cache_core[9]: Access = 16128, Miss = 16128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 55916
	L1D_cache_core[10]: Access = 16896, Miss = 16896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54578
	L1D_cache_core[11]: Access = 16896, Miss = 16896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50012
	L1D_cache_core[12]: Access = 16128, Miss = 16128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50204
	L1D_cache_core[13]: Access = 16128, Miss = 16128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41681
	L1D_cache_core[14]: Access = 16128, Miss = 16128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 45074
	L1D_cache_core[15]: Access = 15360, Miss = 15360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 45063
	L1D_cache_core[16]: Access = 16560, Miss = 16560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 45860
	L1D_cache_core[17]: Access = 16128, Miss = 16128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50672
	L1D_cache_core[18]: Access = 16128, Miss = 16128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 44684
	L1D_cache_core[19]: Access = 16128, Miss = 16128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 44816
	L1D_cache_core[20]: Access = 16128, Miss = 16128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 46964
	L1D_cache_core[21]: Access = 16896, Miss = 16896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50747
	L1D_cache_core[22]: Access = 16896, Miss = 16896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 53435
	L1D_cache_core[23]: Access = 16896, Miss = 16896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54520
	L1D_cache_core[24]: Access = 16128, Miss = 16128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40430
	L1D_cache_core[25]: Access = 15360, Miss = 15360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 44789
	L1D_cache_core[26]: Access = 16128, Miss = 16128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 44645
	L1D_cache_core[27]: Access = 16128, Miss = 16128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 45208
	L1D_cache_core[28]: Access = 16128, Miss = 16128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47637
	L1D_cache_core[29]: Access = 16128, Miss = 16128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43420
	L1D_cache_core[30]: Access = 16128, Miss = 16128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 48868
	L1D_cache_core[31]: Access = 16128, Miss = 16128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 45566
	L1D_cache_core[32]: Access = 16128, Miss = 16128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50121
	L1D_cache_core[33]: Access = 16128, Miss = 16128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 42193
	L1D_cache_core[34]: Access = 16128, Miss = 16128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41413
	L1D_cache_core[35]: Access = 16128, Miss = 16128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47004
	L1D_cache_core[36]: Access = 16128, Miss = 16128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41964
	L1D_cache_core[37]: Access = 16128, Miss = 16128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47799
	L1D_cache_core[38]: Access = 16128, Miss = 16128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 42039
	L1D_cache_core[39]: Access = 15360, Miss = 15360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41157
	L1D_cache_core[40]: Access = 16128, Miss = 16128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43385
	L1D_cache_core[41]: Access = 16128, Miss = 16128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41564
	L1D_cache_core[42]: Access = 16896, Miss = 16896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 53898
	L1D_cache_core[43]: Access = 16896, Miss = 16896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 53727
	L1D_cache_core[44]: Access = 16128, Miss = 16128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 51483
	L1D_cache_core[45]: Access = 16128, Miss = 16128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 44507
	L1D_total_cache_accesses = 750000
	L1D_total_cache_misses = 750000
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 2170032
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.172
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 125000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2139980
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 375000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 62500
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 30052
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 187500
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 500000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 250000

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 599631
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1540349
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 30052
ctas_completed 977, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
483, 483, 483, 483, 483, 483, 483, 483, 483, 483, 483, 483, 483, 483, 483, 483, 483, 483, 483, 483, 483, 483, 483, 483, 483, 483, 483, 483, 483, 483, 483, 483, 
gpgpu_n_tot_thrd_icount = 23004032
gpgpu_n_tot_w_icount = 718876
gpgpu_n_stall_shd_mem = 900880
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 500000
gpgpu_n_mem_write_global = 250000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2000000
gpgpu_n_store_insn = 1000000
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 807130
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 93750
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1524348	W0_Idle:2529646	W0_Scoreboard:6852880	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:687626
single_issue_nums: WS0:179726	WS1:179726	WS2:179712	WS3:179712	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4000000 {8:500000,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10000000 {40:250000,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 20000000 {40:500000,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2000000 {8:250000,}
maxmflatency = 2941 
max_icnt2mem_latency = 1557 
maxmrqlatency = 851 
max_icnt2sh_latency = 385 
averagemflatency = 936 
avg_icnt2mem_latency = 230 
avg_mrq_latency = 103 
avg_icnt2sh_latency = 24 
mrq_lat_table:48996 	7170 	14989 	31160 	60763 	95071 	117725 	121658 	52190 	1083 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	38342 	137421 	258474 	310273 	5490 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	166706 	173592 	210324 	98320 	93244 	7814 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	367017 	115889 	69224 	55269 	46966 	51092 	41200 	3343 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	1 	80 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        54        53        50        50        55        58        47        52        57        60        58        64        49        57 
dram[1]:        64        64        50        52        46        52        54        61        47        48        56        59        55        62        48        52 
dram[2]:        64        64        58        56        45        48        54        58        53        62        46        50        60        64        59        50 
dram[3]:        56        64        52        57        53        57        49        51        50        58        53        60        52        64        55        55 
dram[4]:        64        64        56        57        51        64        52        55        47        55        57        58        61        64        51        56 
dram[5]:        64        64        55        57        52        64        56        44        46        54        51        59        56        64        51        56 
dram[6]:        64        64        52        57        55        55        63        57        49        53        50        51        53        64        52        64 
dram[7]:        64        64        54        56        52        47        45        50        49        50        54        53        62        63        55        60 
dram[8]:        64        64        46        46        51        57        57        56        49        51        53        61        56        64        48        52 
dram[9]:        64        64        50        63        46        64        51        59        46        48        50        59        54        64        57        61 
dram[10]:        53        60        42        44        51        59        45        54        47        55        53        57        54        57        54        58 
dram[11]:        57        64        52        54        49        56        55        57        53        54        54        63        58        63        55        58 
dram[12]:        56        64        51        49        44        53        42        61        49        52        58        58        53        60        61        63 
dram[13]:        56        62        57        56        45        49        52        58        52        52        57        62        55        62        56        62 
dram[14]:        64        64        48        53        52        52        54        60        48        49        62        64        50        62        53        54 
dram[15]:        64        64        55        64        55        64        52        54        46        59        53        60        58        64        56        58 
maximum service time to same row:
dram[0]:      5631      5621      5616      5608      5625      5621      5613      5608      5635      5626      5618      5609      8575      8574      8686      8682 
dram[1]:      5616      5608      5631      5622      5613      5608      5625      5621      5618      5609      5637      5627      8576      8575      8688      8687 
dram[2]:      5632      5622      5615      5608      5623      5619      5613      5608      5637      5627      5617      5609      8573      8570      8692      8692 
dram[3]:      5615      5608      5632      5622      5613      5608      5623      5619      5617      5609      5637      5627      8580      8579      8685      8683 
dram[4]:      5616      5608      5625      5617      5613      5608      5626      5617      5620      5609      5664      5663      8585      8584      8675      8676 
dram[5]:      5632      5624      5612      5608      5626      5622      5612      5608      5639      5630      5661      5660      8583      8582      8683      8684 
dram[6]:      5615      5608      5625      5616      5613      5608      5625      5617      5619      5609      5657      5656      8578      8576      8685      8685 
dram[7]:      5637      5625      5612      5608      5624      5621      5612      5608      5641      5630      5654      5651      8581      8580      8687      8680 
dram[8]:      5631      5624      5615      5608      5625      5621      5613      5608      5638      5632      5617      5609      8581      8578      8669      8664 
dram[9]:      5615      5608      5631      5623      5613      5608      5624      5621      5617      5609      5635      5629      8574      8568      8677      8676 
dram[10]:      5632      5621      5616      5608      5626      5619      5613      5608      5634      5623      5618      5609      8564      8560      8679      8678 
dram[11]:      5616      5608      5632      5620      5613      5608      5625      5619      5618      5609      5634      5622      8601      8597      8663      8658 
dram[12]:      5615      5608      5631      5623      5613      5608      5624      5621      5617      5609      5635      5629      8556      8552      8678      8672 
dram[13]:      5632      5624      5615      5608      5625      5621      5613      5608      5639      5632      5617      5609      8563      8559      8672      8668 
dram[14]:      5616      5608      5632      5620      5613      5608      5625      5619      5618      5609      5634      5622      8571      8568      8674      8672 
dram[15]:      5632      5621      5616      5608      5626      5619      5613      5608      5634      5623      5618      5609      8578      8575      8660      8655 
average row accesses per activate:
dram[0]:  9.559322  9.851528  9.360996 10.026667  8.558233 10.196173  8.833333  9.724771  8.800000  9.345133 10.105263 11.416216 10.009479 12.068571  8.800000  9.777778 
dram[1]:  9.170732 10.071428  9.894737  9.682404  8.364706  9.193966  9.464286 10.241546  8.620408  9.732718  9.556561 11.000000 10.775510 11.604396  9.823256 10.352942 
dram[2]:  9.982301 10.898551  8.386617  9.766233  8.773663  9.310043  8.161538  8.841666  9.142858 10.455445  8.448000 10.560000 10.202899 11.668509  8.873950  9.643836 
dram[3]:  9.245902 10.208145  8.774319  9.478992  8.920502 10.450980  8.095420  8.911765  8.915612  9.604546  9.600000 10.775510  9.732718  9.643836  8.585366  9.688073 
dram[4]:  9.894737 10.493023  7.971732  8.881889  8.714286  9.981308  8.552420  8.692623  8.414343  9.103448  9.962264 11.416216  9.303965 11.540983  8.448000  9.732718 
dram[5]:  9.808696 10.116591  9.208163 10.071428  9.475555 10.056603  8.617887  9.298245  9.142858 10.009479  9.732718 11.865169 10.507463 11.865169  8.314960  9.386666 
dram[6]:  9.096774 10.396314  8.847059  9.766233  8.160919  8.920502  9.307017  9.515695  8.949153  9.513514 10.202899 11.733334 10.455445 11.668509  9.182609 10.302439 
dram[7]: 10.162162 11.451777  8.382899  9.056225  8.957983  8.631579  8.878661  9.107296  9.222708  9.915493 10.455445 11.174603  9.643836 10.720812  9.643836 11.733334 
dram[8]:  8.643678 10.071428  8.676923  9.518988  8.854772  9.971963  9.788018 10.841837  8.481928  9.600000 10.666667 10.352942 10.403941 11.540983  9.345133 10.455445 
dram[9]:  9.682404 10.542056  8.426967  9.698276  8.208494  8.789256  9.094420  9.901869  8.516129  9.182609 10.775510 11.540983  9.428572 10.403941  8.873950  9.869159 
dram[10]:  9.322314 10.794258  9.208163  9.322314  9.033898  9.603603  9.597285 10.004717  8.250000  9.732718 10.455445 12.350877  8.873950  9.263158  8.987234  9.823256 
dram[11]:  9.133603 10.301370  9.225410  9.960177  8.974684  8.936975  9.253275  9.764977  8.873950  9.643836 10.666667 12.800000  9.600000 12.000000  9.182609 10.943006 
dram[12]:  9.400000 10.396314  9.060241 10.348624  8.582330  9.291305  8.911765  9.957747  8.250000  9.732718 10.352942 11.932203  9.103448  9.470852 10.775510 11.668509 
dram[13]:  8.778210  9.982301  9.129555  9.595745  8.818182  9.569507  8.605691  9.085837  8.987234  9.732718 10.403941 11.865169  9.513514 10.507463 10.057143 10.455445 
dram[14]:  9.360996  9.766233  8.481203  9.641026  8.945606  9.757991  8.325490  9.190476  8.481928  8.836820 11.540983 12.497042  9.915493 11.234042 10.403941 11.234042 
dram[15]:  8.706564  9.474790  9.591490  9.715517  9.251082  9.802752  8.626017  9.307017  9.732718 10.455445 10.252427 11.234042  9.025641  9.643836  9.643836 10.886598 
average row locality = 550805/57185 = 9.631984
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2048      2048      2048      2048      1928      1928      1920      1920      1920      1920      1920      1920      1920      1920      1920      1920 
dram[1]:      2048      2048      2048      2048      1928      1928      1920      1920      1920      1920      1920      1920      1920      1920      1920      1920 
dram[2]:      2048      2048      2048      2048      1928      1928      1920      1920      1920      1920      1920      1920      1920      1920      1920      1920 
dram[3]:      2048      2048      2048      2048      1928      1928      1920      1920      1920      1920      1920      1920      1920      1920      1920      1920 
dram[4]:      2048      2048      2048      2048      1928      1928      1920      1920      1920      1920      1920      1920      1920      1920      1920      1920 
dram[5]:      2048      2048      2048      2048      1928      1928      1920      1920      1920      1920      1920      1920      1920      1920      1920      1920 
dram[6]:      2048      2048      2048      2048      1928      1928      1920      1920      1920      1920      1920      1920      1920      1920      1920      1920 
dram[7]:      2048      2048      2048      2048      1928      1928      1920      1920      1920      1920      1920      1920      1920      1920      1920      1920 
dram[8]:      2048      2048      2048      2048      1928      1928      1920      1920      1920      1920      1920      1920      1920      1920      1920      1920 
dram[9]:      2048      2048      2048      2048      1928      1928      1920      1920      1920      1920      1920      1920      1920      1920      1920      1920 
dram[10]:      2048      2048      2048      2048      1928      1928      1920      1920      1920      1920      1920      1920      1920      1920      1920      1920 
dram[11]:      2048      2048      2048      2048      1928      1928      1920      1920      1920      1920      1920      1920      1920      1920      1920      1920 
dram[12]:      2048      2048      2048      2048      1932      1932      1920      1920      1920      1920      1920      1920      1920      1920      1920      1920 
dram[13]:      2048      2048      2048      2048      1932      1932      1920      1920      1920      1920      1920      1920      1920      1920      1920      1920 
dram[14]:      2048      2048      2048      2048      1932      1932      1920      1920      1920      1920      1920      1920      1920      1920      1920      1920 
dram[15]:      2048      2048      2048      2048      1932      1932      1920      1920      1920      1920      1920      1920      1920      1920      1920      1920 
total dram reads = 500000
bank skew: 2048/1920 = 1.07
chip skew: 31256/31248 = 1.00
number of total write accesses:
dram[0]:       832       832       832       832       812       812       800       800       768       768       768       768       768       768       768       768 
dram[1]:       832       832       832       832       820       820       800       800       768       768       768       768       768       768       768       768 
dram[2]:       832       832       832       832       816       816       808       808       768       768       768       768       768       768       768       768 
dram[3]:       832       832       828       832       816       816       804       804       772       772       768       768       768       768       768       768 
dram[4]:       832       832       832       832       828       832       804       804       768       768       768       768       768       768       768       768 
dram[5]:       832       832       832       832       816       816       800       800       768       768       768       768       768       768       768       768 
dram[6]:       832       832       832       832       808       816       808       808       768       768       768       768       768       768       768       768 
dram[7]:       832       832       828       828       816       816       808       808       768       768       768       768       768       768       768       768 
dram[8]:       832       832       832       832       824       824       816       820       768       768       768       768       768       768       768       768 
dram[9]:       832       832       808       808       792       796       796       796       768       768       768       768       768       768       768       768 
dram[10]:       832       832       832       832       816       816       804       804       768       768       768       768       768       768       768       768 
dram[11]:       832       832       812       812       796       796       796       796       768       768       768       768       768       768       768       768 
dram[12]:       832       832       832       832       820       820       804       804       768       768       768       768       768       768       768       768 
dram[13]:       832       832       828       828       808       808       788       788       768       768       768       768       768       768       768       768 
dram[14]:       832       832       832       832       824       820       812       812       768       768       768       768       768       768       768       768 
dram[15]:       828       828       824       824       820       820       808       808       768       768       768       768       768       768       768       768 
total dram writes = 203220
bank skew: 832/768 = 1.08
chip skew: 12756/12604 = 1.01
average mf latency per bank:
dram[0]:       1040      1045      1034      1037      1031      1047      1059      1058      1052      1052      1058      1074      1038      1049      1034      1038
dram[1]:        892       899       889       893       870       875       890       898       913       922       904       917       893       895       892       901
dram[2]:       1047      1051      1033      1050      1026      1028      1027      1034      1057      1072      1069      1095      1057      1060      1050      1064
dram[3]:        968       977       951       960       958       974       978       989      1000      1009      1005      1013       981       980       974       985
dram[4]:       1074      1080      1062      1085      1051      1076      1095      1096      1105      1116      1109      1125      1095      1106      1088      1105
dram[5]:        991       999       965       987       980       991       997       996      1012      1023      1005      1017       994       996       989      1000
dram[6]:       1048      1056      1048      1055      1060      1064      1060      1054      1083      1095      1093      1109      1066      1078      1059      1071
dram[7]:        963       975       954       963       977       970       953       954       988      1000       987       992       960       965       956       970
dram[8]:        969       982       953       960       950       966       953       966       983       998       989       990       965       976       963       979
dram[9]:        988       994      1005      1014       994      1005       994      1003      1020      1041      1014      1017      1015      1021      1004      1011
dram[10]:        981       992       986       979       982       978       975       979       998      1018       984      1013       986       988       970       975
dram[11]:        960       976       967       960       974       978       967       976      1000      1007       997      1018       956       975       962       977
dram[12]:       1012      1025      1014      1021      1004      1009      1008      1019      1045      1067      1042      1055      1040      1048      1001      1016
dram[13]:        980       981       971       969       974       976       974       979      1003      1016       990      1003       964       975       967       972
dram[14]:        938       942       940       955       921       931       945       953       968       970       956       970       948       968       952       959
dram[15]:        930       946       949       956       941       942       948       949       965       975       966       968       932       937       933       947
maximum mf latency per bank:
dram[0]:       2201      2387      2258      2294      2231      2230      2365      2291      2428      2460      2379      2428      2256      2265      2438      2306
dram[1]:       2230      2072      2062      2094      2177      2049      2136      2298      2141      2183      2111      2093      2204      2307      2081      2144
dram[2]:       2307      2183      2089      2219      2232      2184      2374      2334      2369      2349      2291      2271      2379      2309      2384      2408
dram[3]:       2041      2159      2077      2104      2157      2267      2344      2289      2375      2383      2282      2328      2350      2320      2201      2164
dram[4]:       2244      2271      2240      2247      2247      2267      2384      2325      2370      2415      2378      2325      2455      2409      2357      2542
dram[5]:       2207      2357      2114      2232      2259      2312      2941      2874      2443      2423      2365      2410      2245      2163      2123      2126
dram[6]:       2200      2252      2283      2172      2361      2255      2213      2234      2368      2382      2331      2531      2413      2361      2283      2307
dram[7]:       2064      2049      2090      2119      2242      2131      2186      2172      2264      2275      2315      2118      2133      2142      2133      2142
dram[8]:       2282      2197      2030      2189      2181      2471      2200      2197      2215      2251      2186      2174      2134      2070      2419      2227
dram[9]:       2239      2238      2323      2196      2166      2250      2602      2634      2341      2350      2180      2125      2191      2118      2223      2431
dram[10]:       2189      2230      2143      2094      2132      2110      2213      2106      2185      2222      2157      2134      2095      2227      2249      2460
dram[11]:       2213      2269      2112      2236      2135      2141      2311      2272      2433      2469      2229      2299      2191      2235      2301      2298
dram[12]:       2215      2286      2069      2195      2271      2267      2300      2313      2442      2384      2424      2314      2329      2305      2211      2210
dram[13]:       2250      2238      2066      2120      2133      2140      2349      2244      2290      2375      2141      2130      2282      2219      2440      2199
dram[14]:       2233      2145      2115      2238      2125      2088      2285      2357      2350      2379      2345      2297      2198      2154      2369      2146
dram[15]:       2068      2092      2091      2089      2236      2278      2287      2281      2279      2267      2339      2325      2242      2165      2297      2297
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=212968 n_nop=162518 n_act=3549 n_pre=3533 n_ref_event=0 n_req=34422 n_rd=31248 n_rd_L2_A=0 n_write=0 n_wr_bk=12696 bw_util=0.8254
n_activity=190131 dram_eff=0.9245
bk0: 2048a 129194i bk1: 2048a 128269i bk2: 2048a 128897i bk3: 2048a 126922i bk4: 1928a 128190i bk5: 1928a 127277i bk6: 1920a 124656i bk7: 1920a 124952i bk8: 1920a 128067i bk9: 1920a 127704i bk10: 1920a 136052i bk11: 1920a 135427i bk12: 1920a 134775i bk13: 1920a 134052i bk14: 1920a 131480i bk15: 1920a 132044i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896897
Row_Buffer_Locality_read = 0.911386
Row_Buffer_Locality_write = 0.754253
Bank_Level_Parallism = 7.218153
Bank_Level_Parallism_Col = 6.535697
Bank_Level_Parallism_Ready = 2.973917
write_to_read_ratio_blp_rw_average = 0.408331
GrpLevelPara = 3.776790 

BW Util details:
bwutil = 0.825363 
total_CMD = 212968 
util_bw = 175776 
Wasted_Col = 13187 
Wasted_Row = 549 
Idle = 23456 

BW Util Bottlenecks: 
RCDc_limit = 5994 
RCDWRc_limit = 1234 
WTRc_limit = 19715 
RTWc_limit = 37375 
CCDLc_limit = 10816 
rwq = 0 
CCDLc_limit_alone = 6306 
WTRc_limit_alone = 18558 
RTWc_limit_alone = 34022 

Commands details: 
total_CMD = 212968 
n_nop = 162518 
Read = 31248 
Write = 0 
L2_Alloc = 0 
L2_WB = 12696 
n_act = 3549 
n_pre = 3533 
n_ref = 0 
n_req = 34422 
total_req = 43944 

Dual Bus Interface Util: 
issued_total_row = 7082 
issued_total_col = 43944 
Row_Bus_Util =  0.033254 
CoL_Bus_Util = 0.206341 
Either_Row_CoL_Bus_Util = 0.236890 
Issued_on_Two_Bus_Simul_Util = 0.002705 
issued_two_Eff = 0.011417 
queue_avg = 51.957790 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.9578
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=212968 n_nop=162543 n_act=3521 n_pre=3505 n_ref_event=0 n_req=34426 n_rd=31248 n_rd_L2_A=0 n_write=0 n_wr_bk=12712 bw_util=0.8257
n_activity=189572 dram_eff=0.9276
bk0: 2048a 130614i bk1: 2048a 129919i bk2: 2048a 130820i bk3: 2048a 129637i bk4: 1928a 127882i bk5: 1928a 127925i bk6: 1920a 132726i bk7: 1920a 130600i bk8: 1920a 132213i bk9: 1920a 132783i bk10: 1920a 133164i bk11: 1920a 132067i bk12: 1920a 136907i bk13: 1920a 135227i bk14: 1920a 132705i bk15: 1920a 130261i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897723
Row_Buffer_Locality_read = 0.912058
Row_Buffer_Locality_write = 0.756765
Bank_Level_Parallism = 7.094164
Bank_Level_Parallism_Col = 6.420148
Bank_Level_Parallism_Ready = 2.973531
write_to_read_ratio_blp_rw_average = 0.395693
GrpLevelPara = 3.743364 

BW Util details:
bwutil = 0.825664 
total_CMD = 212968 
util_bw = 175840 
Wasted_Col = 12555 
Wasted_Row = 522 
Idle = 24051 

BW Util Bottlenecks: 
RCDc_limit = 6062 
RCDWRc_limit = 1268 
WTRc_limit = 16264 
RTWc_limit = 33673 
CCDLc_limit = 9108 
rwq = 0 
CCDLc_limit_alone = 5310 
WTRc_limit_alone = 15404 
RTWc_limit_alone = 30735 

Commands details: 
total_CMD = 212968 
n_nop = 162543 
Read = 31248 
Write = 0 
L2_Alloc = 0 
L2_WB = 12712 
n_act = 3521 
n_pre = 3505 
n_ref = 0 
n_req = 34426 
total_req = 43960 

Dual Bus Interface Util: 
issued_total_row = 7026 
issued_total_col = 43960 
Row_Bus_Util =  0.032991 
CoL_Bus_Util = 0.206416 
Either_Row_CoL_Bus_Util = 0.236773 
Issued_on_Two_Bus_Simul_Util = 0.002634 
issued_two_Eff = 0.011125 
queue_avg = 49.818802 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.8188
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=212968 n_nop=162319 n_act=3633 n_pre=3617 n_ref_event=0 n_req=34428 n_rd=31248 n_rd_L2_A=0 n_write=0 n_wr_bk=12720 bw_util=0.8258
n_activity=190711 dram_eff=0.9222
bk0: 2048a 132748i bk1: 2048a 131127i bk2: 2048a 125235i bk3: 2048a 123352i bk4: 1928a 122892i bk5: 1928a 124754i bk6: 1920a 128555i bk7: 1920a 126100i bk8: 1920a 130905i bk9: 1920a 131971i bk10: 1920a 132891i bk11: 1920a 135973i bk12: 1920a 132747i bk13: 1920a 133707i bk14: 1920a 132433i bk15: 1920a 132641i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894475
Row_Buffer_Locality_read = 0.909690
Row_Buffer_Locality_write = 0.744969
Bank_Level_Parallism = 7.197449
Bank_Level_Parallism_Col = 6.499846
Bank_Level_Parallism_Ready = 2.918216
write_to_read_ratio_blp_rw_average = 0.407460
GrpLevelPara = 3.760982 

BW Util details:
bwutil = 0.825814 
total_CMD = 212968 
util_bw = 175872 
Wasted_Col = 13696 
Wasted_Row = 498 
Idle = 22902 

BW Util Bottlenecks: 
RCDc_limit = 6746 
RCDWRc_limit = 1118 
WTRc_limit = 21151 
RTWc_limit = 38098 
CCDLc_limit = 11657 
rwq = 0 
CCDLc_limit_alone = 6851 
WTRc_limit_alone = 19698 
RTWc_limit_alone = 34745 

Commands details: 
total_CMD = 212968 
n_nop = 162319 
Read = 31248 
Write = 0 
L2_Alloc = 0 
L2_WB = 12720 
n_act = 3633 
n_pre = 3617 
n_ref = 0 
n_req = 34428 
total_req = 43968 

Dual Bus Interface Util: 
issued_total_row = 7250 
issued_total_col = 43968 
Row_Bus_Util =  0.034043 
CoL_Bus_Util = 0.206454 
Either_Row_CoL_Bus_Util = 0.237824 
Issued_on_Two_Bus_Simul_Util = 0.002672 
issued_two_Eff = 0.011234 
queue_avg = 52.119164 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.1192
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 68878 -   mf: uid=1982989, sid4294967295:w4294967295, part=3, addr=0x7efdb3815b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (68624), 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=212968 n_nop=162242 n_act=3676 n_pre=3660 n_ref_event=0 n_req=34427 n_rd=31248 n_rd_L2_A=0 n_write=0 n_wr_bk=12713 bw_util=0.8257
n_activity=190019 dram_eff=0.9254
bk0: 2048a 131055i bk1: 2048a 129179i bk2: 2048a 123827i bk3: 2048a 123311i bk4: 1928a 129263i bk5: 1928a 125982i bk6: 1920a 126197i bk7: 1920a 125741i bk8: 1920a 130896i bk9: 1920a 129570i bk10: 1920a 132296i bk11: 1920a 129888i bk12: 1920a 133376i bk13: 1920a 132490i bk14: 1920a 134865i bk15: 1920a 133566i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893223
Row_Buffer_Locality_read = 0.907642
Row_Buffer_Locality_write = 0.751494
Bank_Level_Parallism = 7.259262
Bank_Level_Parallism_Col = 6.556129
Bank_Level_Parallism_Ready = 2.959324
write_to_read_ratio_blp_rw_average = 0.414598
GrpLevelPara = 3.762218 

BW Util details:
bwutil = 0.825683 
total_CMD = 212968 
util_bw = 175842 
Wasted_Col = 12931 
Wasted_Row = 637 
Idle = 23558 

BW Util Bottlenecks: 
RCDc_limit = 5919 
RCDWRc_limit = 1250 
WTRc_limit = 16752 
RTWc_limit = 37221 
CCDLc_limit = 10879 
rwq = 0 
CCDLc_limit_alone = 6075 
WTRc_limit_alone = 15734 
RTWc_limit_alone = 33435 

Commands details: 
total_CMD = 212968 
n_nop = 162242 
Read = 31248 
Write = 0 
L2_Alloc = 0 
L2_WB = 12713 
n_act = 3676 
n_pre = 3660 
n_ref = 0 
n_req = 34427 
total_req = 43961 

Dual Bus Interface Util: 
issued_total_row = 7336 
issued_total_col = 43961 
Row_Bus_Util =  0.034446 
CoL_Bus_Util = 0.206421 
Either_Row_CoL_Bus_Util = 0.238186 
Issued_on_Two_Bus_Simul_Util = 0.002681 
issued_two_Eff = 0.011257 
queue_avg = 51.227325 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.2273
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=212968 n_nop=162206 n_act=3688 n_pre=3672 n_ref_event=0 n_req=34433 n_rd=31248 n_rd_L2_A=0 n_write=0 n_wr_bk=12740 bw_util=0.8262
n_activity=190553 dram_eff=0.9234
bk0: 2048a 129014i bk1: 2048a 128805i bk2: 2048a 127844i bk3: 2048a 123121i bk4: 1928a 125474i bk5: 1928a 122960i bk6: 1920a 128192i bk7: 1920a 126753i bk8: 1920a 129190i bk9: 1920a 126830i bk10: 1920a 135383i bk11: 1920a 136306i bk12: 1920a 132656i bk13: 1920a 133657i bk14: 1920a 131490i bk15: 1920a 133401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892893
Row_Buffer_Locality_read = 0.907866
Row_Buffer_Locality_write = 0.745997
Bank_Level_Parallism = 7.240228
Bank_Level_Parallism_Col = 6.530465
Bank_Level_Parallism_Ready = 2.944105
write_to_read_ratio_blp_rw_average = 0.402630
GrpLevelPara = 3.777784 

BW Util details:
bwutil = 0.826190 
total_CMD = 212968 
util_bw = 175952 
Wasted_Col = 13490 
Wasted_Row = 467 
Idle = 23059 

BW Util Bottlenecks: 
RCDc_limit = 6549 
RCDWRc_limit = 1266 
WTRc_limit = 21858 
RTWc_limit = 38176 
CCDLc_limit = 11288 
rwq = 0 
CCDLc_limit_alone = 6491 
WTRc_limit_alone = 20191 
RTWc_limit_alone = 35046 

Commands details: 
total_CMD = 212968 
n_nop = 162206 
Read = 31248 
Write = 0 
L2_Alloc = 0 
L2_WB = 12740 
n_act = 3688 
n_pre = 3672 
n_ref = 0 
n_req = 34433 
total_req = 43988 

Dual Bus Interface Util: 
issued_total_row = 7360 
issued_total_col = 43988 
Row_Bus_Util =  0.034559 
CoL_Bus_Util = 0.206547 
Either_Row_CoL_Bus_Util = 0.238355 
Issued_on_Two_Bus_Simul_Util = 0.002752 
issued_two_Eff = 0.011544 
queue_avg = 52.143723 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.1437
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=212968 n_nop=162526 n_act=3528 n_pre=3512 n_ref_event=0 n_req=34424 n_rd=31248 n_rd_L2_A=0 n_write=0 n_wr_bk=12704 bw_util=0.8255
n_activity=189764 dram_eff=0.9265
bk0: 2048a 131286i bk1: 2048a 130546i bk2: 2048a 132534i bk3: 2048a 132203i bk4: 1928a 126186i bk5: 1928a 127470i bk6: 1920a 124475i bk7: 1920a 123874i bk8: 1920a 130871i bk9: 1920a 130048i bk10: 1920a 132336i bk11: 1920a 131158i bk12: 1920a 133854i bk13: 1920a 135694i bk14: 1920a 130936i bk15: 1920a 132431i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897513
Row_Buffer_Locality_read = 0.912346
Row_Buffer_Locality_write = 0.751574
Bank_Level_Parallism = 7.185281
Bank_Level_Parallism_Col = 6.498003
Bank_Level_Parallism_Ready = 2.954864
write_to_read_ratio_blp_rw_average = 0.411144
GrpLevelPara = 3.769596 

BW Util details:
bwutil = 0.825514 
total_CMD = 212968 
util_bw = 175808 
Wasted_Col = 12990 
Wasted_Row = 428 
Idle = 23742 

BW Util Bottlenecks: 
RCDc_limit = 6235 
RCDWRc_limit = 1115 
WTRc_limit = 18853 
RTWc_limit = 36933 
CCDLc_limit = 10390 
rwq = 0 
CCDLc_limit_alone = 5936 
WTRc_limit_alone = 17659 
RTWc_limit_alone = 33673 

Commands details: 
total_CMD = 212968 
n_nop = 162526 
Read = 31248 
Write = 0 
L2_Alloc = 0 
L2_WB = 12704 
n_act = 3528 
n_pre = 3512 
n_ref = 0 
n_req = 34424 
total_req = 43952 

Dual Bus Interface Util: 
issued_total_row = 7040 
issued_total_col = 43952 
Row_Bus_Util =  0.033057 
CoL_Bus_Util = 0.206378 
Either_Row_CoL_Bus_Util = 0.236852 
Issued_on_Two_Bus_Simul_Util = 0.002583 
issued_two_Eff = 0.010904 
queue_avg = 51.682606 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.6826
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=212968 n_nop=162438 n_act=3565 n_pre=3549 n_ref_event=0 n_req=34426 n_rd=31248 n_rd_L2_A=0 n_write=0 n_wr_bk=12712 bw_util=0.8257
n_activity=190333 dram_eff=0.9239
bk0: 2048a 126513i bk1: 2048a 128611i bk2: 2048a 129874i bk3: 2048a 129473i bk4: 1928a 125307i bk5: 1928a 122709i bk6: 1920a 131845i bk7: 1920a 131847i bk8: 1920a 130046i bk9: 1920a 129031i bk10: 1920a 135164i bk11: 1920a 133999i bk12: 1920a 137881i bk13: 1920a 136818i bk14: 1920a 135471i bk15: 1920a 132081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896445
Row_Buffer_Locality_read = 0.911162
Row_Buffer_Locality_write = 0.751731
Bank_Level_Parallism = 7.108584
Bank_Level_Parallism_Col = 6.425144
Bank_Level_Parallism_Ready = 2.900521
write_to_read_ratio_blp_rw_average = 0.399792
GrpLevelPara = 3.762097 

BW Util details:
bwutil = 0.825664 
total_CMD = 212968 
util_bw = 175840 
Wasted_Col = 13488 
Wasted_Row = 428 
Idle = 23212 

BW Util Bottlenecks: 
RCDc_limit = 6490 
RCDWRc_limit = 1187 
WTRc_limit = 20604 
RTWc_limit = 37360 
CCDLc_limit = 11451 
rwq = 0 
CCDLc_limit_alone = 6691 
WTRc_limit_alone = 19345 
RTWc_limit_alone = 33859 

Commands details: 
total_CMD = 212968 
n_nop = 162438 
Read = 31248 
Write = 0 
L2_Alloc = 0 
L2_WB = 12712 
n_act = 3565 
n_pre = 3549 
n_ref = 0 
n_req = 34426 
total_req = 43960 

Dual Bus Interface Util: 
issued_total_row = 7114 
issued_total_col = 43960 
Row_Bus_Util =  0.033404 
CoL_Bus_Util = 0.206416 
Either_Row_CoL_Bus_Util = 0.237266 
Issued_on_Two_Bus_Simul_Util = 0.002554 
issued_two_Eff = 0.010766 
queue_avg = 52.290527 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.2905
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 68996 -   mf: uid=1983037, sid4294967295:w4294967295, part=7, addr=0x7efdb3816d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (68742), 
Ready @ 69000 -   mf: uid=1983038, sid4294967295:w4294967295, part=7, addr=0x7efdb3816d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (68746), 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=212968 n_nop=162458 n_act=3542 n_pre=3526 n_ref_event=0 n_req=34426 n_rd=31248 n_rd_L2_A=0 n_write=0 n_wr_bk=12712 bw_util=0.8257
n_activity=189721 dram_eff=0.9268
bk0: 2048a 129135i bk1: 2048a 125677i bk2: 2048a 127962i bk3: 2048a 127050i bk4: 1928a 127845i bk5: 1928a 126300i bk6: 1920a 129716i bk7: 1920a 129947i bk8: 1920a 127543i bk9: 1920a 126082i bk10: 1920a 134941i bk11: 1920a 136079i bk12: 1920a 131699i bk13: 1920a 131573i bk14: 1920a 136174i bk15: 1920a 135020i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897113
Row_Buffer_Locality_read = 0.911290
Row_Buffer_Locality_write = 0.757709
Bank_Level_Parallism = 7.205956
Bank_Level_Parallism_Col = 6.525894
Bank_Level_Parallism_Ready = 2.958617
write_to_read_ratio_blp_rw_average = 0.405708
GrpLevelPara = 3.754816 

BW Util details:
bwutil = 0.825664 
total_CMD = 212968 
util_bw = 175840 
Wasted_Col = 12930 
Wasted_Row = 430 
Idle = 23768 

BW Util Bottlenecks: 
RCDc_limit = 6108 
RCDWRc_limit = 1256 
WTRc_limit = 17285 
RTWc_limit = 37759 
CCDLc_limit = 10613 
rwq = 0 
CCDLc_limit_alone = 6160 
WTRc_limit_alone = 16235 
RTWc_limit_alone = 34356 

Commands details: 
total_CMD = 212968 
n_nop = 162458 
Read = 31248 
Write = 0 
L2_Alloc = 0 
L2_WB = 12712 
n_act = 3542 
n_pre = 3526 
n_ref = 0 
n_req = 34426 
total_req = 43960 

Dual Bus Interface Util: 
issued_total_row = 7068 
issued_total_col = 43960 
Row_Bus_Util =  0.033188 
CoL_Bus_Util = 0.206416 
Either_Row_CoL_Bus_Util = 0.237172 
Issued_on_Two_Bus_Simul_Util = 0.002432 
issued_two_Eff = 0.010255 
queue_avg = 51.426586 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.4266
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=212968 n_nop=162499 n_act=3535 n_pre=3519 n_ref_event=0 n_req=34437 n_rd=31248 n_rd_L2_A=0 n_write=0 n_wr_bk=12756 bw_util=0.8265
n_activity=189830 dram_eff=0.9272
bk0: 2048a 131039i bk1: 2048a 128734i bk2: 2048a 129354i bk3: 2048a 128865i bk4: 1928a 126100i bk5: 1928a 126593i bk6: 1920a 129232i bk7: 1920a 127850i bk8: 1920a 128081i bk9: 1920a 128670i bk10: 1920a 135454i bk11: 1920a 132839i bk12: 1920a 136113i bk13: 1920a 135631i bk14: 1920a 134755i bk15: 1920a 132860i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897349
Row_Buffer_Locality_read = 0.912762
Row_Buffer_Locality_write = 0.746315
Bank_Level_Parallism = 7.161510
Bank_Level_Parallism_Col = 6.472895
Bank_Level_Parallism_Ready = 2.996539
write_to_read_ratio_blp_rw_average = 0.401879
GrpLevelPara = 3.765493 

BW Util details:
bwutil = 0.826490 
total_CMD = 212968 
util_bw = 176016 
Wasted_Col = 12701 
Wasted_Row = 388 
Idle = 23863 

BW Util Bottlenecks: 
RCDc_limit = 6032 
RCDWRc_limit = 1309 
WTRc_limit = 18028 
RTWc_limit = 35723 
CCDLc_limit = 9798 
rwq = 0 
CCDLc_limit_alone = 5716 
WTRc_limit_alone = 16842 
RTWc_limit_alone = 32827 

Commands details: 
total_CMD = 212968 
n_nop = 162499 
Read = 31248 
Write = 0 
L2_Alloc = 0 
L2_WB = 12756 
n_act = 3535 
n_pre = 3519 
n_ref = 0 
n_req = 34437 
total_req = 44004 

Dual Bus Interface Util: 
issued_total_row = 7054 
issued_total_col = 44004 
Row_Bus_Util =  0.033122 
CoL_Bus_Util = 0.206623 
Either_Row_CoL_Bus_Util = 0.236979 
Issued_on_Two_Bus_Simul_Util = 0.002766 
issued_two_Eff = 0.011671 
queue_avg = 51.194218 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.1942
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 14): 
Ready @ 68936 -   mf: uid=1983015, sid4294967295:w4294967295, part=9, addr=0x7efdb381ac80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (68682), 
Ready @ 68940 -   mf: uid=1983017, sid4294967295:w4294967295, part=9, addr=0x7efdb381ac00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (68686), 
Ready @ 68953 -   mf: uid=1983022, sid4294967295:w4294967295, part=9, addr=0x7efdb3833b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (68699), 
Ready @ 68957 -   mf: uid=1983024, sid4294967295:w4294967295, part=9, addr=0x7efdb3833b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (68703), 
Ready @ 68962 -   mf: uid=1983025, sid4294967295:w4294967295, part=9, addr=0x7efdb381cb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (68708), 
Ready @ 68966 -   mf: uid=1983026, sid4294967295:w4294967295, part=9, addr=0x7efdb3818e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (68712), 
Ready @ 68968 -   mf: uid=1983027, sid4294967295:w4294967295, part=9, addr=0x7efdb381cb00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (68714), 
Ready @ 68972 -   mf: uid=1983030, sid4294967295:w4294967295, part=9, addr=0x7efdb3818e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (68718), 
Ready @ 69008 -   mf: uid=1983039, sid4294967295:w4294967295, part=9, addr=0x7efdb3810480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (68754), 
Ready @ 69012 -   mf: uid=1983040, sid4294967295:w4294967295, part=9, addr=0x7efdb3810400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (68758), 
Ready @ 69016 -   mf: uid=1983041, sid4294967295:w4294967295, part=9, addr=0x7efdb3815180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (68762), 
Ready @ 69023 -   mf: uid=1983043, sid4294967295:w4294967295, part=9, addr=0x7efdb3815100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (68769), 
Ready @ 69113 -   mf: uid=1983047, sid4294967295:w4294967295, part=9, addr=0x7efdb3811480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (68859), 
Ready @ 69117 -   mf: uid=1983048, sid4294967295:w4294967295, part=9, addr=0x7efdb3811400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (68863), 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=212968 n_nop=162446 n_act=3630 n_pre=3614 n_ref_event=0 n_req=34399 n_rd=31248 n_rd_L2_A=0 n_write=0 n_wr_bk=12604 bw_util=0.8236
n_activity=189616 dram_eff=0.9251
bk0: 2048a 131785i bk1: 2048a 129284i bk2: 2048a 128116i bk3: 2048a 128027i bk4: 1928a 125597i bk5: 1928a 124438i bk6: 1920a 130370i bk7: 1920a 129011i bk8: 1920a 126162i bk9: 1920a 124591i bk10: 1920a 132808i bk11: 1920a 132686i bk12: 1920a 134336i bk13: 1920a 130838i bk14: 1920a 136347i bk15: 1920a 135398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894474
Row_Buffer_Locality_read = 0.910074
Row_Buffer_Locality_write = 0.739765
Bank_Level_Parallism = 7.227536
Bank_Level_Parallism_Col = 6.516536
Bank_Level_Parallism_Ready = 2.947645
write_to_read_ratio_blp_rw_average = 0.409693
GrpLevelPara = 3.765443 

BW Util details:
bwutil = 0.823635 
total_CMD = 212968 
util_bw = 175408 
Wasted_Col = 13237 
Wasted_Row = 406 
Idle = 23917 

BW Util Bottlenecks: 
RCDc_limit = 6441 
RCDWRc_limit = 1284 
WTRc_limit = 18446 
RTWc_limit = 36650 
CCDLc_limit = 10177 
rwq = 0 
CCDLc_limit_alone = 6101 
WTRc_limit_alone = 17483 
RTWc_limit_alone = 33537 

Commands details: 
total_CMD = 212968 
n_nop = 162446 
Read = 31248 
Write = 0 
L2_Alloc = 0 
L2_WB = 12604 
n_act = 3630 
n_pre = 3614 
n_ref = 0 
n_req = 34399 
total_req = 43852 

Dual Bus Interface Util: 
issued_total_row = 7244 
issued_total_col = 43852 
Row_Bus_Util =  0.034015 
CoL_Bus_Util = 0.205909 
Either_Row_CoL_Bus_Util = 0.237228 
Issued_on_Two_Bus_Simul_Util = 0.002695 
issued_two_Eff = 0.011361 
queue_avg = 51.254978 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.255
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=212968 n_nop=162381 n_act=3591 n_pre=3575 n_ref_event=0 n_req=34426 n_rd=31248 n_rd_L2_A=0 n_write=0 n_wr_bk=12712 bw_util=0.8257
n_activity=189939 dram_eff=0.9258
bk0: 2048a 130270i bk1: 2048a 128546i bk2: 2048a 127964i bk3: 2048a 127645i bk4: 1928a 127303i bk5: 1928a 127451i bk6: 1920a 128135i bk7: 1920a 128307i bk8: 1920a 131248i bk9: 1920a 127605i bk10: 1920a 134462i bk11: 1920a 130186i bk12: 1920a 132169i bk13: 1920a 133139i bk14: 1920a 133519i bk15: 1920a 133669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.895689
Row_Buffer_Locality_read = 0.911514
Row_Buffer_Locality_write = 0.740088
Bank_Level_Parallism = 7.196676
Bank_Level_Parallism_Col = 6.496242
Bank_Level_Parallism_Ready = 2.940036
write_to_read_ratio_blp_rw_average = 0.419500
GrpLevelPara = 3.762084 

BW Util details:
bwutil = 0.825664 
total_CMD = 212968 
util_bw = 175840 
Wasted_Col = 13204 
Wasted_Row = 473 
Idle = 23451 

BW Util Bottlenecks: 
RCDc_limit = 6119 
RCDWRc_limit = 1228 
WTRc_limit = 16772 
RTWc_limit = 40603 
CCDLc_limit = 10659 
rwq = 0 
CCDLc_limit_alone = 6196 
WTRc_limit_alone = 15896 
RTWc_limit_alone = 37016 

Commands details: 
total_CMD = 212968 
n_nop = 162381 
Read = 31248 
Write = 0 
L2_Alloc = 0 
L2_WB = 12712 
n_act = 3591 
n_pre = 3575 
n_ref = 0 
n_req = 34426 
total_req = 43960 

Dual Bus Interface Util: 
issued_total_row = 7166 
issued_total_col = 43960 
Row_Bus_Util =  0.033648 
CoL_Bus_Util = 0.206416 
Either_Row_CoL_Bus_Util = 0.237533 
Issued_on_Two_Bus_Simul_Util = 0.002531 
issued_two_Eff = 0.010655 
queue_avg = 51.905586 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.9056
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 10): 
Ready @ 68937 -   mf: uid=1983016, sid4294967295:w4294967295, part=11, addr=0x7efdb3818c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (68683), 
Ready @ 68941 -   mf: uid=1983018, sid4294967295:w4294967295, part=11, addr=0x7efdb3818c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (68687), 
Ready @ 68952 -   mf: uid=1983021, sid4294967295:w4294967295, part=11, addr=0x7efdb3813480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (68698), 
Ready @ 68955 -   mf: uid=1983023, sid4294967295:w4294967295, part=11, addr=0x7efdb3813400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (68701), 
Ready @ 68969 -   mf: uid=1983028, sid4294967295:w4294967295, part=11, addr=0x7efdb381fb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (68715), 
Ready @ 68969 -   mf: uid=1983029, sid4294967295:w4294967295, part=11, addr=0x7efdb3810680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (68715), 
Ready @ 68976 -   mf: uid=1983031, sid4294967295:w4294967295, part=11, addr=0x7efdb3810600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (68722), 
Ready @ 68976 -   mf: uid=1983032, sid4294967295:w4294967295, part=11, addr=0x7efdb381fb00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (68722), 
Ready @ 69021 -   mf: uid=1983042, sid4294967295:w4294967295, part=11, addr=0x7efdb3816180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (68767), 
Ready @ 69025 -   mf: uid=1983044, sid4294967295:w4294967295, part=11, addr=0x7efdb3816100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (68771), 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=212968 n_nop=162665 n_act=3496 n_pre=3480 n_ref_event=0 n_req=34402 n_rd=31248 n_rd_L2_A=0 n_write=0 n_wr_bk=12612 bw_util=0.8238
n_activity=189396 dram_eff=0.9263
bk0: 2048a 131254i bk1: 2048a 129817i bk2: 2048a 129870i bk3: 2048a 132575i bk4: 1928a 127623i bk5: 1928a 124683i bk6: 1920a 132885i bk7: 1920a 130143i bk8: 1920a 130951i bk9: 1920a 129938i bk10: 1920a 135180i bk11: 1920a 134603i bk12: 1920a 133156i bk13: 1920a 132599i bk14: 1920a 132663i bk15: 1920a 132310i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.898378
Row_Buffer_Locality_read = 0.913210
Row_Buffer_Locality_write = 0.751427
Bank_Level_Parallism = 7.125835
Bank_Level_Parallism_Col = 6.454040
Bank_Level_Parallism_Ready = 2.960954
write_to_read_ratio_blp_rw_average = 0.408910
GrpLevelPara = 3.763737 

BW Util details:
bwutil = 0.823786 
total_CMD = 212968 
util_bw = 175437 
Wasted_Col = 12784 
Wasted_Row = 544 
Idle = 24203 

BW Util Bottlenecks: 
RCDc_limit = 6098 
RCDWRc_limit = 1271 
WTRc_limit = 15774 
RTWc_limit = 38544 
CCDLc_limit = 10281 
rwq = 0 
CCDLc_limit_alone = 5881 
WTRc_limit_alone = 14847 
RTWc_limit_alone = 35071 

Commands details: 
total_CMD = 212968 
n_nop = 162665 
Read = 31248 
Write = 0 
L2_Alloc = 0 
L2_WB = 12612 
n_act = 3496 
n_pre = 3480 
n_ref = 0 
n_req = 34402 
total_req = 43860 

Dual Bus Interface Util: 
issued_total_row = 6976 
issued_total_col = 43860 
Row_Bus_Util =  0.032756 
CoL_Bus_Util = 0.205946 
Either_Row_CoL_Bus_Util = 0.236200 
Issued_on_Two_Bus_Simul_Util = 0.002503 
issued_two_Eff = 0.010596 
queue_avg = 51.437351 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.4374
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=212968 n_nop=162458 n_act=3540 n_pre=3524 n_ref_event=0 n_req=34436 n_rd=31256 n_rd_L2_A=0 n_write=0 n_wr_bk=12720 bw_util=0.826
n_activity=190190 dram_eff=0.9249
bk0: 2048a 127716i bk1: 2048a 125414i bk2: 2048a 127217i bk3: 2048a 124065i bk4: 1932a 127611i bk5: 1932a 126994i bk6: 1920a 128903i bk7: 1920a 128512i bk8: 1920a 127186i bk9: 1920a 127543i bk10: 1920a 130112i bk11: 1920a 129464i bk12: 1920a 133177i bk13: 1920a 133725i bk14: 1920a 137008i bk15: 1920a 133612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897201
Row_Buffer_Locality_read = 0.911889
Row_Buffer_Locality_write = 0.752830
Bank_Level_Parallism = 7.267433
Bank_Level_Parallism_Col = 6.592196
Bank_Level_Parallism_Ready = 2.950217
write_to_read_ratio_blp_rw_average = 0.404769
GrpLevelPara = 3.775595 

BW Util details:
bwutil = 0.825964 
total_CMD = 212968 
util_bw = 175904 
Wasted_Col = 13065 
Wasted_Row = 602 
Idle = 23397 

BW Util Bottlenecks: 
RCDc_limit = 6131 
RCDWRc_limit = 1179 
WTRc_limit = 20158 
RTWc_limit = 36008 
CCDLc_limit = 10701 
rwq = 0 
CCDLc_limit_alone = 6145 
WTRc_limit_alone = 18885 
RTWc_limit_alone = 32725 

Commands details: 
total_CMD = 212968 
n_nop = 162458 
Read = 31256 
Write = 0 
L2_Alloc = 0 
L2_WB = 12720 
n_act = 3540 
n_pre = 3524 
n_ref = 0 
n_req = 34436 
total_req = 43976 

Dual Bus Interface Util: 
issued_total_row = 7064 
issued_total_col = 43976 
Row_Bus_Util =  0.033169 
CoL_Bus_Util = 0.206491 
Either_Row_CoL_Bus_Util = 0.237172 
Issued_on_Two_Bus_Simul_Util = 0.002489 
issued_two_Eff = 0.010493 
queue_avg = 51.797199 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.7972
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 10): 
Ready @ 68890 -   mf: uid=1983007, sid4294967295:w4294967295, part=13, addr=0x7efdb3836a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (68636), 
Ready @ 68896 -   mf: uid=1983008, sid4294967295:w4294967295, part=13, addr=0x7efdb3836a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (68642), 
Ready @ 68901 -   mf: uid=1983009, sid4294967295:w4294967295, part=13, addr=0x7efdb3831d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (68647), 
Ready @ 68902 -   mf: uid=1983010, sid4294967295:w4294967295, part=13, addr=0x7efdb3837a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (68648), 
Ready @ 68907 -   mf: uid=1983011, sid4294967295:w4294967295, part=13, addr=0x7efdb3831d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (68653), 
Ready @ 68910 -   mf: uid=1983012, sid4294967295:w4294967295, part=13, addr=0x7efdb3837a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (68656), 
Ready @ 68911 -   mf: uid=1983013, sid4294967295:w4294967295, part=13, addr=0x7efdb3832f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (68657), 
Ready @ 68917 -   mf: uid=1983014, sid4294967295:w4294967295, part=13, addr=0x7efdb3832f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (68663), 
Ready @ 69047 -   mf: uid=1983045, sid4294967295:w4294967295, part=13, addr=0x7efdb3815580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (68793), 
Ready @ 69052 -   mf: uid=1983046, sid4294967295:w4294967295, part=13, addr=0x7efdb3815500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (68798), 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=212968 n_nop=162454 n_act=3577 n_pre=3561 n_ref_event=0 n_req=34420 n_rd=31256 n_rd_L2_A=0 n_write=0 n_wr_bk=12656 bw_util=0.8248
n_activity=189775 dram_eff=0.9256
bk0: 2048a 130271i bk1: 2048a 130122i bk2: 2048a 129085i bk3: 2048a 129011i bk4: 1932a 131496i bk5: 1932a 130302i bk6: 1920a 128193i bk7: 1920a 128695i bk8: 1920a 130228i bk9: 1920a 129256i bk10: 1920a 132572i bk11: 1920a 131850i bk12: 1920a 133890i bk13: 1920a 133423i bk14: 1920a 133218i bk15: 1920a 135344i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896078
Row_Buffer_Locality_read = 0.910545
Row_Buffer_Locality_write = 0.753161
Bank_Level_Parallism = 7.136909
Bank_Level_Parallism_Col = 6.455964
Bank_Level_Parallism_Ready = 2.934724
write_to_read_ratio_blp_rw_average = 0.402250
GrpLevelPara = 3.766927 

BW Util details:
bwutil = 0.824762 
total_CMD = 212968 
util_bw = 175648 
Wasted_Col = 12768 
Wasted_Row = 646 
Idle = 23906 

BW Util Bottlenecks: 
RCDc_limit = 5924 
RCDWRc_limit = 1302 
WTRc_limit = 18553 
RTWc_limit = 33527 
CCDLc_limit = 9854 
rwq = 0 
CCDLc_limit_alone = 5889 
WTRc_limit_alone = 17303 
RTWc_limit_alone = 30812 

Commands details: 
total_CMD = 212968 
n_nop = 162454 
Read = 31256 
Write = 0 
L2_Alloc = 0 
L2_WB = 12656 
n_act = 3577 
n_pre = 3561 
n_ref = 0 
n_req = 34420 
total_req = 43912 

Dual Bus Interface Util: 
issued_total_row = 7138 
issued_total_col = 43912 
Row_Bus_Util =  0.033517 
CoL_Bus_Util = 0.206191 
Either_Row_CoL_Bus_Util = 0.237191 
Issued_on_Two_Bus_Simul_Util = 0.002517 
issued_two_Eff = 0.010611 
queue_avg = 51.083260 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.0833
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=212968 n_nop=162460 n_act=3548 n_pre=3532 n_ref_event=0 n_req=34441 n_rd=31256 n_rd_L2_A=0 n_write=0 n_wr_bk=12740 bw_util=0.8263
n_activity=189704 dram_eff=0.9277
bk0: 2048a 129090i bk1: 2048a 127011i bk2: 2048a 128306i bk3: 2048a 126030i bk4: 1932a 129606i bk5: 1932a 129742i bk6: 1920a 128458i bk7: 1920a 126724i bk8: 1920a 126275i bk9: 1920a 127353i bk10: 1920a 135940i bk11: 1920a 134570i bk12: 1920a 134879i bk13: 1920a 132000i bk14: 1920a 138466i bk15: 1920a 136547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896983
Row_Buffer_Locality_read = 0.910993
Row_Buffer_Locality_write = 0.759498
Bank_Level_Parallism = 7.163576
Bank_Level_Parallism_Col = 6.477872
Bank_Level_Parallism_Ready = 2.966609
write_to_read_ratio_blp_rw_average = 0.399335
GrpLevelPara = 3.773051 

BW Util details:
bwutil = 0.826340 
total_CMD = 212968 
util_bw = 175984 
Wasted_Col = 12669 
Wasted_Row = 469 
Idle = 23846 

BW Util Bottlenecks: 
RCDc_limit = 6386 
RCDWRc_limit = 1207 
WTRc_limit = 15983 
RTWc_limit = 36272 
CCDLc_limit = 9699 
rwq = 0 
CCDLc_limit_alone = 5627 
WTRc_limit_alone = 15112 
RTWc_limit_alone = 33071 

Commands details: 
total_CMD = 212968 
n_nop = 162460 
Read = 31256 
Write = 0 
L2_Alloc = 0 
L2_WB = 12740 
n_act = 3548 
n_pre = 3532 
n_ref = 0 
n_req = 34441 
total_req = 43996 

Dual Bus Interface Util: 
issued_total_row = 7080 
issued_total_col = 43996 
Row_Bus_Util =  0.033244 
CoL_Bus_Util = 0.206585 
Either_Row_CoL_Bus_Util = 0.237162 
Issued_on_Two_Bus_Simul_Util = 0.002667 
issued_two_Eff = 0.011246 
queue_avg = 51.333920 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.3339
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 68941 -   mf: uid=1983019, sid4294967295:w4294967295, part=15, addr=0x7efdb3810280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (68687), 
Ready @ 68945 -   mf: uid=1983020, sid4294967295:w4294967295, part=15, addr=0x7efdb3810200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (68691), 
Ready @ 68980 -   mf: uid=1983033, sid4294967295:w4294967295, part=15, addr=0x7efdb3815780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (68726), 
Ready @ 68981 -   mf: uid=1983034, sid4294967295:w4294967295, part=15, addr=0x7efdb380cb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (68727), 
Ready @ 68990 -   mf: uid=1983035, sid4294967295:w4294967295, part=15, addr=0x7efdb3815700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (68736), 
Ready @ 68992 -   mf: uid=1983036, sid4294967295:w4294967295, part=15, addr=0x7efdb380cb00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (68738), 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=212968 n_nop=162422 n_act=3566 n_pre=3550 n_ref_event=0 n_req=34432 n_rd=31256 n_rd_L2_A=0 n_write=0 n_wr_bk=12704 bw_util=0.8257
n_activity=189951 dram_eff=0.9257
bk0: 2048a 129564i bk1: 2048a 127348i bk2: 2048a 129655i bk3: 2048a 128802i bk4: 1932a 130973i bk5: 1932a 127739i bk6: 1920a 127776i bk7: 1920a 130355i bk8: 1920a 134341i bk9: 1920a 131782i bk10: 1920a 133294i bk11: 1920a 131793i bk12: 1920a 133185i bk13: 1920a 131887i bk14: 1920a 135462i bk15: 1920a 134927i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896434
Row_Buffer_Locality_read = 0.911441
Row_Buffer_Locality_write = 0.748741
Bank_Level_Parallism = 7.116610
Bank_Level_Parallism_Col = 6.423214
Bank_Level_Parallism_Ready = 2.959475
write_to_read_ratio_blp_rw_average = 0.394663
GrpLevelPara = 3.772854 

BW Util details:
bwutil = 0.825664 
total_CMD = 212968 
util_bw = 175840 
Wasted_Col = 13020 
Wasted_Row = 440 
Idle = 23668 

BW Util Bottlenecks: 
RCDc_limit = 6188 
RCDWRc_limit = 1172 
WTRc_limit = 17530 
RTWc_limit = 36696 
CCDLc_limit = 10305 
rwq = 0 
CCDLc_limit_alone = 6197 
WTRc_limit_alone = 16488 
RTWc_limit_alone = 33630 

Commands details: 
total_CMD = 212968 
n_nop = 162422 
Read = 31256 
Write = 0 
L2_Alloc = 0 
L2_WB = 12704 
n_act = 3566 
n_pre = 3550 
n_ref = 0 
n_req = 34432 
total_req = 43960 

Dual Bus Interface Util: 
issued_total_row = 7116 
issued_total_col = 43960 
Row_Bus_Util =  0.033413 
CoL_Bus_Util = 0.206416 
Either_Row_CoL_Bus_Util = 0.237341 
Issued_on_Two_Bus_Simul_Util = 0.002489 
issued_two_Eff = 0.010485 
queue_avg = 51.090183 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.0902

========= L2 cache stats =========
L2_cache_bank[0]: Access = 23436, Miss = 23436, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1839
L2_cache_bank[1]: Access = 23436, Miss = 23436, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 315
L2_cache_bank[2]: Access = 23436, Miss = 23436, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 820
L2_cache_bank[3]: Access = 23436, Miss = 23436, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1237
L2_cache_bank[4]: Access = 23440, Miss = 23440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1405
L2_cache_bank[5]: Access = 23440, Miss = 23440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1071
L2_cache_bank[6]: Access = 23440, Miss = 23440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 688
L2_cache_bank[7]: Access = 23440, Miss = 23440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1773
L2_cache_bank[8]: Access = 23436, Miss = 23436, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 198
L2_cache_bank[9]: Access = 23436, Miss = 23436, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2132
L2_cache_bank[10]: Access = 23436, Miss = 23436, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 736
L2_cache_bank[11]: Access = 23436, Miss = 23436, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1682
L2_cache_bank[12]: Access = 23436, Miss = 23436, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 361
L2_cache_bank[13]: Access = 23436, Miss = 23436, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2150
L2_cache_bank[14]: Access = 23436, Miss = 23436, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1584
L2_cache_bank[15]: Access = 23436, Miss = 23436, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1017
L2_cache_bank[16]: Access = 23436, Miss = 23436, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2063
L2_cache_bank[17]: Access = 23436, Miss = 23436, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 450
L2_cache_bank[18]: Access = 23436, Miss = 23436, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1508
L2_cache_bank[19]: Access = 23436, Miss = 23436, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 885
L2_cache_bank[20]: Access = 23436, Miss = 23436, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 811
L2_cache_bank[21]: Access = 23436, Miss = 23436, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2036
L2_cache_bank[22]: Access = 23436, Miss = 23436, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1947
L2_cache_bank[23]: Access = 23436, Miss = 23436, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 588
L2_cache_bank[24]: Access = 23440, Miss = 23440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1044
L2_cache_bank[25]: Access = 23440, Miss = 23440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1222
L2_cache_bank[26]: Access = 23440, Miss = 23440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1217
L2_cache_bank[27]: Access = 23440, Miss = 23440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1174
L2_cache_bank[28]: Access = 23440, Miss = 23440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1042
L2_cache_bank[29]: Access = 23440, Miss = 23440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1528
L2_cache_bank[30]: Access = 23440, Miss = 23440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1122
L2_cache_bank[31]: Access = 23440, Miss = 23440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1307
L2_total_cache_accesses = 750000
L2_total_cache_misses = 750000
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 38952
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 125000
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 38952
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 375000
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 62500
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 187500
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 500000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 250000
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 38952
L2_cache_data_port_util = 0.031
L2_cache_fill_port_util = 0.227

icnt_total_pkts_mem_to_simt=750000
icnt_total_pkts_simt_to_mem=750000
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 750000
Req_Network_cycles = 68871
Req_Network_injected_packets_per_cycle =      10.8899 
Req_Network_conflicts_per_cycle =       5.6429
Req_Network_conflicts_per_cycle_util =       6.2029
Req_Bank_Level_Parallism =      11.9707
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       6.3796
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =      19.8910

Reply_Network_injected_packets_num = 750000
Reply_Network_cycles = 68871
Reply_Network_injected_packets_per_cycle =       10.8899
Reply_Network_conflicts_per_cycle =        7.2633
Reply_Network_conflicts_per_cycle_util =       7.9597
Reply_Bank_Level_Parallism =      11.9339
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       7.7062
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2367
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 12 sec (132 sec)
gpgpu_simulation_rate = 166697 (inst/sec)
gpgpu_simulation_rate = 521 (cycle/sec)
gpgpu_silicon_slowdown = 2172744x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
