// Seed: 2761443684
module module_0 (
    input wire id_0,
    input supply1 id_1,
    input wor id_2,
    output uwire id_3,
    input supply1 id_4,
    output tri1 id_5,
    input wor id_6,
    input tri id_7,
    input wor id_8,
    input supply1 id_9,
    input tri0 id_10
);
  wire id_12;
  wire id_13;
  assign module_1.type_11 = 0;
  assign id_13 = id_13;
endmodule
module module_0 (
    output wand id_0,
    output wor id_1,
    input wor id_2,
    input supply1 id_3,
    output wor module_1,
    output supply1 id_5,
    input tri0 id_6
);
  xor primCall (id_0, id_2, id_8, id_6);
  wire id_8;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_6,
      id_0,
      id_6,
      id_0,
      id_6,
      id_6,
      id_2,
      id_6,
      id_3
  );
endmodule
