<?xml version="1" encoding="UTF-8"?>
<!DOCTYPE gowin-fpga-project>
<Project>
    <Template>FPGA</Template>
    <Version>5</Version>
    <Device name="GW2A-18C" pn="GW2A-LV18PG256C8/I7">gw2a18c-011</Device>
    <FileList>
        <File path="/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/CM0_SoC.v" type="file.verilog" enable="1"/>
        <File path="/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/CORTEXM0INTEGRATION.v" type="file.verilog" enable="1"/>
        <File path="/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/cm0_mtx/cm0_mtx.v" type="file.verilog" enable="1"/>
        <File path="/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/cm0_mtx/cm0_mtx_arb.v" type="file.verilog" enable="1"/>
        <File path="/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/cm0_mtx/cm0_mtx_decS0.v" type="file.verilog" enable="1"/>
        <File path="/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/cm0_mtx/cm0_mtx_default_slave.v" type="file.verilog" enable="1"/>
        <File path="/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/cm0_mtx/cm0_mtx_i.v" type="file.verilog" enable="1"/>
        <File path="/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/cm0_mtx/cm0_mtx_lite.v" type="file.verilog" enable="1"/>
        <File path="/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/cm0_mtx/cm0_mtx_o.v" type="file.verilog" enable="1"/>
        <File path="src/gowin_rpll/gowin_rpll.v" type="file.verilog" enable="1"/>
        <File path="src/gowin_sp/dtcm.v" type="file.verilog" enable="1"/>
        <File path="src/gowin_sp/itcm.v" type="file.verilog" enable="1"/>
        <File path="/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/cmsdk_ahb_gpio.v" type="file.verilog" enable="1"/>
        <File path="/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/cmsdk_ahb_to_iop.v" type="file.verilog" enable="1"/>
        <File path="/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/cmsdk_ahb_to_sram.v" type="file.verilog" enable="1"/>
        <File path="/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/cmsdk_iop_gpio.v" type="file.verilog" enable="1"/>
        <File path="/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/cortexm0ds_logic.v" type="file.verilog" enable="1"/>
        <File path="src/cm0atprimer.cst" type="file.cst" enable="1"/>
    </FileList>
</Project>
