INFO: [XSIM 43-3496] Using init file passed via -initfile option "E:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_convolve_top -prj convolve.prj -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 --initfile E:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s convolve -debug wave 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution1/sim/verilog/AESL_axi_slave_conv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_conv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution1/sim/verilog/convolve.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_convolve_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution1/sim/verilog/convolve.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolve
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution1/sim/verilog/convolve_ama_addmcud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolve_ama_addmcud_DSP48_0
INFO: [VRFC 10-311] analyzing module convolve_ama_addmcud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution1/sim/verilog/convolve_conv_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolve_conv_s_axi
INFO: [VRFC 10-311] analyzing module convolve_conv_s_axi_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution1/sim/verilog/convolve_mac_muladEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolve_mac_muladEe_DSP48_1
INFO: [VRFC 10-311] analyzing module convolve_mac_muladEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution1/sim/verilog/convolve_mul_6ns_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolve_mul_6ns_bkb_MulnS_0
INFO: [VRFC 10-311] analyzing module convolve_mul_6ns_bkb
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.convolve_conv_s_axi_ram(DEPTH=12...
Compiling module xil_defaultlib.convolve_conv_s_axi_ram(DEPTH=3)
Compiling module xil_defaultlib.convolve_conv_s_axi(C_S_AXI_ADDR...
Compiling module xil_defaultlib.convolve_mul_6ns_bkb_MulnS_0
Compiling module xil_defaultlib.convolve_mul_6ns_bkb(ID=1,NUM_ST...
Compiling module xil_defaultlib.convolve_ama_addmcud_DSP48_0
Compiling module xil_defaultlib.convolve_ama_addmcud(ID=1,NUM_ST...
Compiling module xil_defaultlib.convolve_mac_muladEe_DSP48_1
Compiling module xil_defaultlib.convolve_mac_muladEe(ID=1,NUM_ST...
Compiling module xil_defaultlib.convolve
Compiling module xil_defaultlib.AESL_axi_slave_conv
Compiling module xil_defaultlib.apatb_convolve_top
Built simulation snapshot convolve
