<def f='include/c++/7/bits/stl_vector.h' l='708' ll='715' type='void std::vector::resize(size_type __new_size, const value_type &amp; __x)'/>
<doc f='include/c++/7/bits/stl_vector.h' l='697'>/**
       *  @brief  Resizes the %vector to the specified number of elements.
       *  @param  __new_size  Number of elements the %vector should contain.
       *  @param  __x  Data with which new elements should be populated.
       *
       *  This function will %resize the %vector to the specified
       *  number of elements.  If the number is smaller than the
       *  %vector&apos;s current size the %vector is truncated, otherwise
       *  the %vector is extended and new elements are populated with
       *  given data.
       */</doc>
<use f='llvm/clang/lib/Analysis/ThreadSafetyCommon.cpp' l='818' u='c' c='_ZN5clang12threadSafety12SExprBuilder8enterCFGEPNS_3CFGEPKNS_9NamedDeclEPKNS_8CFGBlockE'/>
<use f='llvm/clang/lib/Format/Format.cpp' l='565' u='c' c='_ZN4llvm4yaml18DocumentListTraitsISt6vectorIN5clang6format11FormatStyleESaIS5_EEE7elementERNS0_2IOERS7_m'/>
<use f='llvm/clang/lib/Lex/MacroArgs.cpp' l='319' u='c' c='_ZN5clang9MacroArgs22getStringifiedArgumentEjRNS_12PreprocessorENS_14SourceLocationES3_'/>
<use f='llvm/clang/utils/TableGen/ClangDiagnosticsEmitter.cpp' l='853' u='c' c='_ZN12_GLOBAL__N_118DiagTextDocPrinter10VisitMultiEPNS_10MultiPieceE'/>
<use f='llvm/llvm/lib/BinaryFormat/MsgPackDocument.cpp' l='56' u='c' c='_ZN4llvm7msgpack12ArrayDocNodeixEm'/>
<use f='llvm/llvm/include/llvm/CodeGen/LatencyPriorityQueue.h' l='54' u='c' c='_ZN4llvm20LatencyPriorityQueue9initNodesERSt6vectorINS_5SUnitESaIS2_EE'/>
<use f='llvm/llvm/include/llvm/CodeGen/LatencyPriorityQueue.h' l='58' u='c' c='_ZN4llvm20LatencyPriorityQueue7addNodeEPKNS_5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/RegUsageInfoCollector.cpp' l='95' u='c' c='_ZN12_GLOBAL__N_121RegUsageInfoCollector20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/include/llvm/CodeGen/ResourcePriorityQueue.h' l='84' u='c' c='_ZN4llvm21ResourcePriorityQueue7addNodeEPKNS_5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ResourcePriorityQueue.cpp' l='165' u='c' c='_ZN4llvm21ResourcePriorityQueue9initNodesERSt6vectorINS_5SUnitESaIS2_EE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGFast.cpp' l='121' u='c' c='_ZN12_GLOBAL__N_115ScheduleDAGFast8ScheduleEv'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGFast.cpp' l='122' u='c' c='_ZN12_GLOBAL__N_115ScheduleDAGFast8ScheduleEv'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='2015' u='c' c='_ZN12_GLOBAL__N_118RegReductionPQBase7addNodeEPKN4llvm5SUnitE'/>
<use f='llvm/llvm/lib/ExecutionEngine/ExecutionEngine.cpp' l='1170' u='c' c='_ZN4llvm15ExecutionEngine19LoadValueFromMemoryERNS_12GenericValueEPS1_PNS_4TypeE'/>
<use f='llvm/llvm/lib/ProfileData/Coverage/CoverageMappingReader.cpp' l='277' u='c' c='_ZN4llvm8coverage24RawCoverageMappingReader4readEv'/>
<use f='llvm/llvm/lib/ProfileData/Coverage/CoverageMappingWriter.cpp' l='48' u='c' c='_ZN12_GLOBAL__N_127CounterExpressionsMinimizerC1EN4llvm8ArrayRefINS1_8coverage17CounterExpressionEEENS2_INS3_20CounterMappingRegionEEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='533' u='c' c='_ZN4llvm15SIScheduleBlock13finalizeUnitsEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='810' u='c' c='_ZN4llvm22SIScheduleBlockCreator32colorComputeReservedDependenciesEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='811' u='c' c='_ZN4llvm22SIScheduleBlockCreator32colorComputeReservedDependenciesEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1199' u='c' c='_ZN4llvm22SIScheduleBlockCreator22createBlocksForVariantENS_30SISchedulerBlockCreatorVariantE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1225' u='c' c='_ZN4llvm22SIScheduleBlockCreator22createBlocksForVariantENS_30SISchedulerBlockCreatorVariantE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1491' u='c' c='_ZN4llvm24SIScheduleBlockSchedulerC1EPNS_15SIScheduleDAGMIENS_32SISchedulerBlockSchedulerVariantENS_16SIScheduleBlocksE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1953' u='c' c='_ZN4llvm15SIScheduleDAGMI8scheduleEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1954' u='c' c='_ZN4llvm15SIScheduleDAGMI8scheduleEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1955' u='c' c='_ZN4llvm15SIScheduleDAGMI8scheduleEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonGenInsert.cpp' l='273' u='c' c='_ZN12_GLOBAL__N_113CellMapShadow6lookupEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelDAGToDAGHVX.cpp' l='342' u='c' c='_ZN12_GLOBAL__N_111PermNetworkC1EN4llvm8ArrayRefIiEEj'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyMachineFunctionInfo.h' l='78' u='c' c='_ZN4llvm23WebAssemblyFunctionInfo12setNumLocalsEm'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyMachineFunctionInfo.cpp' l='26' u='c' c='_ZN4llvm23WebAssemblyFunctionInfo10initWARegsEv'/>
<use f='llvm/llvm/tools/llvm-profdata/llvm-profdata.cpp' l='718' u='c' c='_ZL21traverseAllValueSitesRKN4llvm15InstrProfRecordEjR15ValueSitesStatsRNS_14raw_fd_ostreamEPNS_15InstrProfSymtabE'/>
<use f='llvm/llvm/utils/TableGen/SubtargetEmitter.cpp' l='1110' u='c' c='_ZN12_GLOBAL__N_116SubtargetEmitter19GenSchedClassTablesERKN4llvm16CodeGenProcModelERNS0_16SchedClassTablesE'/>
