Classic Timing Analyzer report for IOP
Tue Nov 29 16:02:28 2011
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'P_WE1'
  7. Clock Setup: 'P_WE0'
  8. Clock Setup: 'P_CS'
  9. Clock Setup: 'AICLK'
 10. tsu
 11. tco
 12. tpd
 13. th
 14. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                           ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                                       ; To                                                                                    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 0.368 ns                                       ; P_DATA[3]                                                                                                  ; DFF_8:inst26|lpm_ff:lpm_ff_component|dffs[3]                                          ; --         ; P_WE0    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.976 ns                                       ; COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1]                       ; EXTRA14                                                                               ; P_WE0      ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 5.682 ns                                       ; AICLK2                                                                                                     ; TP1                                                                                   ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 2.945 ns                                       ; P_DATA[0]                                                                                                  ; DFF_8:inst26|lpm_ff:lpm_ff_component|dffs[0]                                          ; --         ; P_WE0    ; 0            ;
; Clock Setup: 'AICLK'         ; N/A   ; None          ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; mem:inst34|altdpram:altdpram_component|alt_le_rden_reg:latch_emulator|a_hdffe:rden_reg|a_hdffe:ldffe|ldffe ; mem:inst34|altdpram:altdpram_component|xq[14]                                         ; AICLK      ; AICLK    ; 0            ;
; Clock Setup: 'P_CS'          ; N/A   ; None          ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; COUNTER_25:inst28|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[0]                      ; COUNTER_25:inst28|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] ; P_CS       ; P_CS     ; 0            ;
; Clock Setup: 'P_WE0'         ; N/A   ; None          ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[0]                       ; COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1]  ; P_WE0      ; P_WE0    ; 0            ;
; Clock Setup: 'P_WE1'         ; N/A   ; None          ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; COUNTER_25:inst27|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[0]                      ; COUNTER_25:inst27|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] ; P_WE1      ; P_WE1    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                                            ;                                                                                       ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EPM2210F256C3      ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; P_WE1           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; P_WE0           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; P_CS            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; AICLK           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'P_WE1'                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                  ; To                                                                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; COUNTER_25:inst27|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[0] ; COUNTER_25:inst27|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] ; P_WE1      ; P_WE1    ; None                        ; None                      ; 1.883 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; COUNTER_25:inst27|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[0] ; COUNTER_25:inst27|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[0] ; P_WE1      ; P_WE1    ; None                        ; None                      ; 1.285 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; COUNTER_25:inst27|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] ; COUNTER_25:inst27|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] ; P_WE1      ; P_WE1    ; None                        ; None                      ; 0.939 ns                ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'P_WE0'                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                 ; To                                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[0] ; COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] ; P_WE0      ; P_WE0    ; None                        ; None                      ; 1.883 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[0] ; COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[0] ; P_WE0      ; P_WE0    ; None                        ; None                      ; 1.285 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] ; COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] ; P_WE0      ; P_WE0    ; None                        ; None                      ; 1.231 ns                ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'P_CS'                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                  ; To                                                                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; COUNTER_25:inst28|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[0] ; COUNTER_25:inst28|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] ; P_CS       ; P_CS     ; None                        ; None                      ; 1.883 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; COUNTER_25:inst28|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] ; COUNTER_25:inst28|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] ; P_CS       ; P_CS     ; None                        ; None                      ; 1.285 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; COUNTER_25:inst28|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[0] ; COUNTER_25:inst28|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[0] ; P_CS       ; P_CS     ; None                        ; None                      ; 1.285 ns                ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'AICLK'                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                       ; To                                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; mem:inst34|altdpram:altdpram_component|alt_le_rden_reg:latch_emulator|a_hdffe:rden_reg|a_hdffe:ldffe|ldffe ; mem:inst34|altdpram:altdpram_component|xq[10] ; AICLK      ; AICLK    ; None                        ; None                      ; 1.551 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; mem:inst34|altdpram:altdpram_component|alt_le_rden_reg:latch_emulator|a_hdffe:rden_reg|a_hdffe:ldffe|ldffe ; mem:inst34|altdpram:altdpram_component|xq[4]  ; AICLK      ; AICLK    ; None                        ; None                      ; 1.551 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; mem:inst34|altdpram:altdpram_component|alt_le_rden_reg:latch_emulator|a_hdffe:rden_reg|a_hdffe:ldffe|ldffe ; mem:inst34|altdpram:altdpram_component|xq[7]  ; AICLK      ; AICLK    ; None                        ; None                      ; 1.551 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; mem:inst34|altdpram:altdpram_component|alt_le_rden_reg:latch_emulator|a_hdffe:rden_reg|a_hdffe:ldffe|ldffe ; mem:inst34|altdpram:altdpram_component|xq[14] ; AICLK      ; AICLK    ; None                        ; None                      ; 1.551 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; mem:inst34|altdpram:altdpram_component|alt_le_rden_reg:latch_emulator|a_hdffe:rden_reg|a_hdffe:ldffe|ldffe ; mem:inst34|altdpram:altdpram_component|xq[6]  ; AICLK      ; AICLK    ; None                        ; None                      ; 1.548 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; mem:inst34|altdpram:altdpram_component|alt_le_rden_reg:latch_emulator|a_hdffe:rden_reg|a_hdffe:ldffe|ldffe ; mem:inst34|altdpram:altdpram_component|xq[15] ; AICLK      ; AICLK    ; None                        ; None                      ; 1.548 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; mem:inst34|altdpram:altdpram_component|alt_le_rden_reg:latch_emulator|a_hdffe:rden_reg|a_hdffe:ldffe|ldffe ; mem:inst34|altdpram:altdpram_component|xq[13] ; AICLK      ; AICLK    ; None                        ; None                      ; 1.548 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; mem:inst34|altdpram:altdpram_component|cells[0][1]                                                         ; mem:inst34|altdpram:altdpram_component|xq[1]  ; AICLK      ; AICLK    ; None                        ; None                      ; 1.547 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; mem:inst34|altdpram:altdpram_component|cells[0][9]                                                         ; mem:inst34|altdpram:altdpram_component|xq[9]  ; AICLK      ; AICLK    ; None                        ; None                      ; 1.465 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; mem:inst34|altdpram:altdpram_component|cells[0][3]                                                         ; mem:inst34|altdpram:altdpram_component|xq[3]  ; AICLK      ; AICLK    ; None                        ; None                      ; 1.464 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; mem:inst34|altdpram:altdpram_component|cells[0][2]                                                         ; mem:inst34|altdpram:altdpram_component|xq[2]  ; AICLK      ; AICLK    ; None                        ; None                      ; 1.399 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; mem:inst34|altdpram:altdpram_component|alt_le_rden_reg:latch_emulator|a_hdffe:rden_reg|a_hdffe:ldffe|ldffe ; mem:inst34|altdpram:altdpram_component|xq[8]  ; AICLK      ; AICLK    ; None                        ; None                      ; 1.317 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; mem:inst34|altdpram:altdpram_component|alt_le_rden_reg:latch_emulator|a_hdffe:rden_reg|a_hdffe:ldffe|ldffe ; mem:inst34|altdpram:altdpram_component|xq[9]  ; AICLK      ; AICLK    ; None                        ; None                      ; 1.317 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; mem:inst34|altdpram:altdpram_component|alt_le_rden_reg:latch_emulator|a_hdffe:rden_reg|a_hdffe:ldffe|ldffe ; mem:inst34|altdpram:altdpram_component|xq[11] ; AICLK      ; AICLK    ; None                        ; None                      ; 1.317 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; mem:inst34|altdpram:altdpram_component|alt_le_rden_reg:latch_emulator|a_hdffe:rden_reg|a_hdffe:ldffe|ldffe ; mem:inst34|altdpram:altdpram_component|xq[5]  ; AICLK      ; AICLK    ; None                        ; None                      ; 1.317 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; mem:inst34|altdpram:altdpram_component|alt_le_rden_reg:latch_emulator|a_hdffe:rden_reg|a_hdffe:ldffe|ldffe ; mem:inst34|altdpram:altdpram_component|xq[0]  ; AICLK      ; AICLK    ; None                        ; None                      ; 1.317 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; mem:inst34|altdpram:altdpram_component|alt_le_rden_reg:latch_emulator|a_hdffe:rden_reg|a_hdffe:ldffe|ldffe ; mem:inst34|altdpram:altdpram_component|xq[1]  ; AICLK      ; AICLK    ; None                        ; None                      ; 1.317 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; mem:inst34|altdpram:altdpram_component|alt_le_rden_reg:latch_emulator|a_hdffe:rden_reg|a_hdffe:ldffe|ldffe ; mem:inst34|altdpram:altdpram_component|xq[3]  ; AICLK      ; AICLK    ; None                        ; None                      ; 1.317 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; mem:inst34|altdpram:altdpram_component|alt_le_rden_reg:latch_emulator|a_hdffe:rden_reg|a_hdffe:ldffe|ldffe ; mem:inst34|altdpram:altdpram_component|xq[2]  ; AICLK      ; AICLK    ; None                        ; None                      ; 1.317 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; mem:inst34|altdpram:altdpram_component|alt_le_rden_reg:latch_emulator|a_hdffe:rden_reg|a_hdffe:ldffe|ldffe ; mem:inst34|altdpram:altdpram_component|xq[12] ; AICLK      ; AICLK    ; None                        ; None                      ; 1.317 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; mem:inst34|altdpram:altdpram_component|cells[0][12]                                                        ; mem:inst34|altdpram:altdpram_component|xq[12] ; AICLK      ; AICLK    ; None                        ; None                      ; 1.174 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; mem:inst34|altdpram:altdpram_component|cells[0][8]                                                         ; mem:inst34|altdpram:altdpram_component|xq[8]  ; AICLK      ; AICLK    ; None                        ; None                      ; 1.028 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; mem:inst34|altdpram:altdpram_component|cells[0][11]                                                        ; mem:inst34|altdpram:altdpram_component|xq[11] ; AICLK      ; AICLK    ; None                        ; None                      ; 1.028 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; mem:inst34|altdpram:altdpram_component|cells[0][5]                                                         ; mem:inst34|altdpram:altdpram_component|xq[5]  ; AICLK      ; AICLK    ; None                        ; None                      ; 1.014 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; mem:inst34|altdpram:altdpram_component|cells[0][0]                                                         ; mem:inst34|altdpram:altdpram_component|xq[0]  ; AICLK      ; AICLK    ; None                        ; None                      ; 1.008 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; mem:inst34|altdpram:altdpram_component|cells[0][10]                                                        ; mem:inst34|altdpram:altdpram_component|xq[10] ; AICLK      ; AICLK    ; None                        ; None                      ; 0.778 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; mem:inst34|altdpram:altdpram_component|cells[0][14]                                                        ; mem:inst34|altdpram:altdpram_component|xq[14] ; AICLK      ; AICLK    ; None                        ; None                      ; 0.775 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; mem:inst34|altdpram:altdpram_component|cells[0][4]                                                         ; mem:inst34|altdpram:altdpram_component|xq[4]  ; AICLK      ; AICLK    ; None                        ; None                      ; 0.772 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; mem:inst34|altdpram:altdpram_component|cells[0][7]                                                         ; mem:inst34|altdpram:altdpram_component|xq[7]  ; AICLK      ; AICLK    ; None                        ; None                      ; 0.772 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; mem:inst34|altdpram:altdpram_component|cells[0][6]                                                         ; mem:inst34|altdpram:altdpram_component|xq[6]  ; AICLK      ; AICLK    ; None                        ; None                      ; 0.771 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; mem:inst34|altdpram:altdpram_component|cells[0][15]                                                        ; mem:inst34|altdpram:altdpram_component|xq[15] ; AICLK      ; AICLK    ; None                        ; None                      ; 0.769 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; mem:inst34|altdpram:altdpram_component|cells[0][13]                                                        ; mem:inst34|altdpram:altdpram_component|xq[13] ; AICLK      ; AICLK    ; None                        ; None                      ; 0.766 ns                ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------+
; tsu                                                                                                      ;
+-------+--------------+------------+------------+----------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                           ; To Clock ;
+-------+--------------+------------+------------+----------------------------------------------+----------+
; N/A   ; None         ; 0.368 ns   ; P_DATA[3]  ; DFF_8:inst26|lpm_ff:lpm_ff_component|dffs[3] ; P_WE0    ;
; N/A   ; None         ; 0.153 ns   ; P_DATA[5]  ; DFF_8:inst26|lpm_ff:lpm_ff_component|dffs[5] ; P_WE0    ;
; N/A   ; None         ; 0.136 ns   ; P_DATA[2]  ; DFF_8:inst26|lpm_ff:lpm_ff_component|dffs[2] ; P_WE0    ;
; N/A   ; None         ; 0.091 ns   ; P_DATA[1]  ; DFF_8:inst26|lpm_ff:lpm_ff_component|dffs[1] ; P_WE0    ;
; N/A   ; None         ; 0.070 ns   ; P_DATA[8]  ; DFF_8:inst24|lpm_ff:lpm_ff_component|dffs[0] ; P_WE1    ;
; N/A   ; None         ; 0.049 ns   ; P_DATA[12] ; DFF_8:inst24|lpm_ff:lpm_ff_component|dffs[4] ; P_WE1    ;
; N/A   ; None         ; 0.025 ns   ; P_DATA[7]  ; DFF_8:inst26|lpm_ff:lpm_ff_component|dffs[7] ; P_WE0    ;
; N/A   ; None         ; 0.023 ns   ; P_DATA[4]  ; DFF_8:inst26|lpm_ff:lpm_ff_component|dffs[4] ; P_WE0    ;
; N/A   ; None         ; -1.547 ns  ; P_DATA[13] ; DFF_8:inst24|lpm_ff:lpm_ff_component|dffs[5] ; P_WE1    ;
; N/A   ; None         ; -1.826 ns  ; P_DATA[14] ; DFF_8:inst24|lpm_ff:lpm_ff_component|dffs[6] ; P_WE1    ;
; N/A   ; None         ; -1.978 ns  ; P_DATA[11] ; DFF_8:inst24|lpm_ff:lpm_ff_component|dffs[3] ; P_WE1    ;
; N/A   ; None         ; -2.179 ns  ; P_DATA[15] ; DFF_8:inst24|lpm_ff:lpm_ff_component|dffs[7] ; P_WE1    ;
; N/A   ; None         ; -2.285 ns  ; P_DATA[9]  ; DFF_8:inst24|lpm_ff:lpm_ff_component|dffs[1] ; P_WE1    ;
; N/A   ; None         ; -2.296 ns  ; P_DATA[10] ; DFF_8:inst24|lpm_ff:lpm_ff_component|dffs[2] ; P_WE1    ;
; N/A   ; None         ; -2.480 ns  ; P_DATA[6]  ; DFF_8:inst26|lpm_ff:lpm_ff_component|dffs[6] ; P_WE0    ;
; N/A   ; None         ; -2.599 ns  ; P_DATA[0]  ; DFF_8:inst26|lpm_ff:lpm_ff_component|dffs[0] ; P_WE0    ;
+-------+--------------+------------+------------+----------------------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                              ;
+-------+--------------+------------+---------------------------------------------------------------------------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                  ; To      ; From Clock ;
+-------+--------------+------------+---------------------------------------------------------------------------------------+---------+------------+
; N/A   ; None         ; 6.976 ns   ; COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1]  ; EXTRA14 ; P_WE0      ;
; N/A   ; None         ; 6.254 ns   ; COUNTER_25:inst27|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] ; EXTRA16 ; P_WE1      ;
+-------+--------------+------------+---------------------------------------------------------------------------------------+---------+------------+


+------------------------------------------------------------------+
; tpd                                                              ;
+-------+-------------------+-----------------+----------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From     ; To      ;
+-------+-------------------+-----------------+----------+---------+
; N/A   ; None              ; 5.682 ns        ; AICLK2   ; TP1     ;
; N/A   ; None              ; 3.899 ns        ; SDO_DAC1 ; EXTRA32 ;
+-------+-------------------+-----------------+----------+---------+


+----------------------------------------------------------------------------------------------------------------+
; th                                                                                                             ;
+---------------+-------------+-----------+------------+----------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                           ; To Clock ;
+---------------+-------------+-----------+------------+----------------------------------------------+----------+
; N/A           ; None        ; 2.945 ns  ; P_DATA[0]  ; DFF_8:inst26|lpm_ff:lpm_ff_component|dffs[0] ; P_WE0    ;
; N/A           ; None        ; 2.826 ns  ; P_DATA[6]  ; DFF_8:inst26|lpm_ff:lpm_ff_component|dffs[6] ; P_WE0    ;
; N/A           ; None        ; 2.642 ns  ; P_DATA[10] ; DFF_8:inst24|lpm_ff:lpm_ff_component|dffs[2] ; P_WE1    ;
; N/A           ; None        ; 2.631 ns  ; P_DATA[9]  ; DFF_8:inst24|lpm_ff:lpm_ff_component|dffs[1] ; P_WE1    ;
; N/A           ; None        ; 2.525 ns  ; P_DATA[15] ; DFF_8:inst24|lpm_ff:lpm_ff_component|dffs[7] ; P_WE1    ;
; N/A           ; None        ; 2.324 ns  ; P_DATA[11] ; DFF_8:inst24|lpm_ff:lpm_ff_component|dffs[3] ; P_WE1    ;
; N/A           ; None        ; 2.172 ns  ; P_DATA[14] ; DFF_8:inst24|lpm_ff:lpm_ff_component|dffs[6] ; P_WE1    ;
; N/A           ; None        ; 1.893 ns  ; P_DATA[13] ; DFF_8:inst24|lpm_ff:lpm_ff_component|dffs[5] ; P_WE1    ;
; N/A           ; None        ; 0.323 ns  ; P_DATA[4]  ; DFF_8:inst26|lpm_ff:lpm_ff_component|dffs[4] ; P_WE0    ;
; N/A           ; None        ; 0.321 ns  ; P_DATA[7]  ; DFF_8:inst26|lpm_ff:lpm_ff_component|dffs[7] ; P_WE0    ;
; N/A           ; None        ; 0.297 ns  ; P_DATA[12] ; DFF_8:inst24|lpm_ff:lpm_ff_component|dffs[4] ; P_WE1    ;
; N/A           ; None        ; 0.276 ns  ; P_DATA[8]  ; DFF_8:inst24|lpm_ff:lpm_ff_component|dffs[0] ; P_WE1    ;
; N/A           ; None        ; 0.255 ns  ; P_DATA[1]  ; DFF_8:inst26|lpm_ff:lpm_ff_component|dffs[1] ; P_WE0    ;
; N/A           ; None        ; 0.210 ns  ; P_DATA[2]  ; DFF_8:inst26|lpm_ff:lpm_ff_component|dffs[2] ; P_WE0    ;
; N/A           ; None        ; 0.193 ns  ; P_DATA[5]  ; DFF_8:inst26|lpm_ff:lpm_ff_component|dffs[5] ; P_WE0    ;
; N/A           ; None        ; -0.022 ns ; P_DATA[3]  ; DFF_8:inst26|lpm_ff:lpm_ff_component|dffs[3] ; P_WE0    ;
+---------------+-------------+-----------+------------+----------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Tue Nov 29 16:02:27 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off IOP -c IOP
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "P_WE1" is an undefined clock
    Info: Assuming node "P_WE0" is an undefined clock
    Info: Assuming node "P_CS" is an undefined clock
    Info: Assuming node "AICLK" is an undefined clock
Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "COUNTER_25:inst27|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "COUNTER_25:inst1|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[17]" as buffer
    Info: Detected ripple clock "COUNTER_25:inst1|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[14]" as buffer
    Info: Detected ripple clock "COUNTER_25:inst1|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[20]" as buffer
Info: Clock "P_WE1" Internal fmax is restricted to 304.04 MHz between source register "COUNTER_25:inst27|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[0]" and destination register "COUNTER_25:inst27|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1]"
    Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.883 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X20_Y6_N8; Fanout = 3; REG Node = 'COUNTER_25:inst27|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[0]'
            Info: 2: + IC(0.546 ns) + CELL(0.611 ns) = 1.157 ns; Loc. = LC_X20_Y6_N8; Fanout = 1; COMB Node = 'COUNTER_25:inst27|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|counter_cella0~COUT'
            Info: 3: + IC(0.000 ns) + CELL(0.726 ns) = 1.883 ns; Loc. = LC_X20_Y6_N9; Fanout = 10; REG Node = 'COUNTER_25:inst27|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1]'
            Info: Total cell delay = 1.337 ns ( 71.00 % )
            Info: Total interconnect delay = 0.546 ns ( 29.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "P_WE1" to destination register is 4.086 ns
                Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_A7; Fanout = 2; CLK Node = 'P_WE1'
                Info: 2: + IC(2.804 ns) + CELL(0.574 ns) = 4.086 ns; Loc. = LC_X20_Y6_N9; Fanout = 10; REG Node = 'COUNTER_25:inst27|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1]'
                Info: Total cell delay = 1.282 ns ( 31.38 % )
                Info: Total interconnect delay = 2.804 ns ( 68.62 % )
            Info: - Longest clock path from clock "P_WE1" to source register is 4.086 ns
                Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_A7; Fanout = 2; CLK Node = 'P_WE1'
                Info: 2: + IC(2.804 ns) + CELL(0.574 ns) = 4.086 ns; Loc. = LC_X20_Y6_N8; Fanout = 3; REG Node = 'COUNTER_25:inst27|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[0]'
                Info: Total cell delay = 1.282 ns ( 31.38 % )
                Info: Total interconnect delay = 2.804 ns ( 68.62 % )
        Info: + Micro clock to output delay of source is 0.235 ns
        Info: + Micro setup delay of destination is 0.208 ns
Info: Clock "P_WE0" Internal fmax is restricted to 304.04 MHz between source register "COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[0]" and destination register "COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1]"
    Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.883 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X20_Y5_N6; Fanout = 3; REG Node = 'COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[0]'
            Info: 2: + IC(0.546 ns) + CELL(0.611 ns) = 1.157 ns; Loc. = LC_X20_Y5_N6; Fanout = 1; COMB Node = 'COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|counter_cella0~COUT'
            Info: 3: + IC(0.000 ns) + CELL(0.726 ns) = 1.883 ns; Loc. = LC_X20_Y5_N7; Fanout = 10; REG Node = 'COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1]'
            Info: Total cell delay = 1.337 ns ( 71.00 % )
            Info: Total interconnect delay = 0.546 ns ( 29.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "P_WE0" to destination register is 4.399 ns
                Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_C8; Fanout = 2; CLK Node = 'P_WE0'
                Info: 2: + IC(3.117 ns) + CELL(0.574 ns) = 4.399 ns; Loc. = LC_X20_Y5_N7; Fanout = 10; REG Node = 'COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1]'
                Info: Total cell delay = 1.282 ns ( 29.14 % )
                Info: Total interconnect delay = 3.117 ns ( 70.86 % )
            Info: - Longest clock path from clock "P_WE0" to source register is 4.399 ns
                Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_C8; Fanout = 2; CLK Node = 'P_WE0'
                Info: 2: + IC(3.117 ns) + CELL(0.574 ns) = 4.399 ns; Loc. = LC_X20_Y5_N6; Fanout = 3; REG Node = 'COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[0]'
                Info: Total cell delay = 1.282 ns ( 29.14 % )
                Info: Total interconnect delay = 3.117 ns ( 70.86 % )
        Info: + Micro clock to output delay of source is 0.235 ns
        Info: + Micro setup delay of destination is 0.208 ns
Info: Clock "P_CS" Internal fmax is restricted to 304.04 MHz between source register "COUNTER_25:inst28|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[0]" and destination register "COUNTER_25:inst28|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1]"
    Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.883 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y11_N3; Fanout = 3; REG Node = 'COUNTER_25:inst28|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[0]'
            Info: 2: + IC(0.546 ns) + CELL(0.611 ns) = 1.157 ns; Loc. = LC_X10_Y11_N3; Fanout = 1; COMB Node = 'COUNTER_25:inst28|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|counter_cella0~COUT'
            Info: 3: + IC(0.000 ns) + CELL(0.726 ns) = 1.883 ns; Loc. = LC_X10_Y11_N4; Fanout = 20; REG Node = 'COUNTER_25:inst28|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1]'
            Info: Total cell delay = 1.337 ns ( 71.00 % )
            Info: Total interconnect delay = 0.546 ns ( 29.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "P_CS" to destination register is 2.583 ns
                Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_B7; Fanout = 2; CLK Node = 'P_CS'
                Info: 2: + IC(1.301 ns) + CELL(0.574 ns) = 2.583 ns; Loc. = LC_X10_Y11_N4; Fanout = 20; REG Node = 'COUNTER_25:inst28|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1]'
                Info: Total cell delay = 1.282 ns ( 49.63 % )
                Info: Total interconnect delay = 1.301 ns ( 50.37 % )
            Info: - Longest clock path from clock "P_CS" to source register is 2.583 ns
                Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_B7; Fanout = 2; CLK Node = 'P_CS'
                Info: 2: + IC(1.301 ns) + CELL(0.574 ns) = 2.583 ns; Loc. = LC_X10_Y11_N3; Fanout = 3; REG Node = 'COUNTER_25:inst28|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[0]'
                Info: Total cell delay = 1.282 ns ( 49.63 % )
                Info: Total interconnect delay = 1.301 ns ( 50.37 % )
        Info: + Micro clock to output delay of source is 0.235 ns
        Info: + Micro setup delay of destination is 0.208 ns
Info: Clock "AICLK" Internal fmax is restricted to 304.04 MHz between source register "mem:inst34|altdpram:altdpram_component|alt_le_rden_reg:latch_emulator|a_hdffe:rden_reg|a_hdffe:ldffe|ldffe" and destination register "mem:inst34|altdpram:altdpram_component|xq[10]"
    Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.551 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X19_Y7_N9; Fanout = 16; REG Node = 'mem:inst34|altdpram:altdpram_component|alt_le_rden_reg:latch_emulator|a_hdffe:rden_reg|a_hdffe:ldffe|ldffe'
            Info: 2: + IC(0.774 ns) + CELL(0.777 ns) = 1.551 ns; Loc. = LC_X18_Y7_N2; Fanout = 1; REG Node = 'mem:inst34|altdpram:altdpram_component|xq[10]'
            Info: Total cell delay = 0.777 ns ( 50.10 % )
            Info: Total interconnect delay = 0.774 ns ( 49.90 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "AICLK" to destination register is 2.472 ns
                Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_H5; Fanout = 33; CLK Node = 'AICLK'
                Info: 2: + IC(1.171 ns) + CELL(0.574 ns) = 2.472 ns; Loc. = LC_X18_Y7_N2; Fanout = 1; REG Node = 'mem:inst34|altdpram:altdpram_component|xq[10]'
                Info: Total cell delay = 1.301 ns ( 52.63 % )
                Info: Total interconnect delay = 1.171 ns ( 47.37 % )
            Info: - Longest clock path from clock "AICLK" to source register is 2.472 ns
                Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_H5; Fanout = 33; CLK Node = 'AICLK'
                Info: 2: + IC(1.171 ns) + CELL(0.574 ns) = 2.472 ns; Loc. = LC_X19_Y7_N9; Fanout = 16; REG Node = 'mem:inst34|altdpram:altdpram_component|alt_le_rden_reg:latch_emulator|a_hdffe:rden_reg|a_hdffe:ldffe|ldffe'
                Info: Total cell delay = 1.301 ns ( 52.63 % )
                Info: Total interconnect delay = 1.171 ns ( 47.37 % )
        Info: + Micro clock to output delay of source is 0.235 ns
        Info: + Micro setup delay of destination is 0.208 ns
Info: tsu for register "DFF_8:inst26|lpm_ff:lpm_ff_component|dffs[3]" (data pin = "P_DATA[3]", clock pin = "P_WE0") is 0.368 ns
    Info: + Longest pin to register delay is 5.909 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_A2; Fanout = 1; PIN Node = 'P_DATA[3]'
        Info: 2: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = IOC_X1_Y14_N0; Fanout = 1; COMB Node = 'P_DATA~12'
        Info: 3: + IC(5.026 ns) + CELL(0.175 ns) = 5.909 ns; Loc. = LC_X20_Y5_N1; Fanout = 1; REG Node = 'DFF_8:inst26|lpm_ff:lpm_ff_component|dffs[3]'
        Info: Total cell delay = 0.883 ns ( 14.94 % )
        Info: Total interconnect delay = 5.026 ns ( 85.06 % )
    Info: + Micro setup delay of destination is 0.208 ns
    Info: - Shortest clock path from clock "P_WE0" to destination register is 5.749 ns
        Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_C8; Fanout = 2; CLK Node = 'P_WE0'
        Info: 2: + IC(3.117 ns) + CELL(0.809 ns) = 4.634 ns; Loc. = LC_X20_Y5_N7; Fanout = 10; REG Node = 'COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1]'
        Info: 3: + IC(0.541 ns) + CELL(0.574 ns) = 5.749 ns; Loc. = LC_X20_Y5_N1; Fanout = 1; REG Node = 'DFF_8:inst26|lpm_ff:lpm_ff_component|dffs[3]'
        Info: Total cell delay = 2.091 ns ( 36.37 % )
        Info: Total interconnect delay = 3.658 ns ( 63.63 % )
Info: tco from clock "P_WE0" to destination pin "EXTRA14" through register "COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1]" is 6.976 ns
    Info: + Longest clock path from clock "P_WE0" to source register is 4.399 ns
        Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_C8; Fanout = 2; CLK Node = 'P_WE0'
        Info: 2: + IC(3.117 ns) + CELL(0.574 ns) = 4.399 ns; Loc. = LC_X20_Y5_N7; Fanout = 10; REG Node = 'COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1]'
        Info: Total cell delay = 1.282 ns ( 29.14 % )
        Info: Total interconnect delay = 3.117 ns ( 70.86 % )
    Info: + Micro clock to output delay of source is 0.235 ns
    Info: + Longest register to pin delay is 2.342 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X20_Y5_N7; Fanout = 10; REG Node = 'COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1]'
        Info: 2: + IC(0.888 ns) + CELL(1.454 ns) = 2.342 ns; Loc. = PIN_K14; Fanout = 0; PIN Node = 'EXTRA14'
        Info: Total cell delay = 1.454 ns ( 62.08 % )
        Info: Total interconnect delay = 0.888 ns ( 37.92 % )
Info: Longest tpd from source pin "AICLK2" to destination pin "TP1" is 5.682 ns
    Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_E14; Fanout = 1; PIN Node = 'AICLK2'
    Info: 2: + IC(3.520 ns) + CELL(1.454 ns) = 5.682 ns; Loc. = PIN_J5; Fanout = 0; PIN Node = 'TP1'
    Info: Total cell delay = 2.162 ns ( 38.05 % )
    Info: Total interconnect delay = 3.520 ns ( 61.95 % )
Info: th for register "DFF_8:inst26|lpm_ff:lpm_ff_component|dffs[0]" (data pin = "P_DATA[0]", clock pin = "P_WE0") is 2.945 ns
    Info: + Longest clock path from clock "P_WE0" to destination register is 5.749 ns
        Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_C8; Fanout = 2; CLK Node = 'P_WE0'
        Info: 2: + IC(3.117 ns) + CELL(0.809 ns) = 4.634 ns; Loc. = LC_X20_Y5_N7; Fanout = 10; REG Node = 'COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1]'
        Info: 3: + IC(0.541 ns) + CELL(0.574 ns) = 5.749 ns; Loc. = LC_X20_Y5_N2; Fanout = 1; REG Node = 'DFF_8:inst26|lpm_ff:lpm_ff_component|dffs[0]'
        Info: Total cell delay = 2.091 ns ( 36.37 % )
        Info: Total interconnect delay = 3.658 ns ( 63.63 % )
    Info: + Micro hold delay of destination is 0.138 ns
    Info: - Shortest pin to register delay is 2.942 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_L16; Fanout = 1; PIN Node = 'P_DATA[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = IOC_X21_Y5_N2; Fanout = 1; COMB Node = 'P_DATA~15'
        Info: 3: + IC(2.059 ns) + CELL(0.175 ns) = 2.942 ns; Loc. = LC_X20_Y5_N2; Fanout = 1; REG Node = 'DFF_8:inst26|lpm_ff:lpm_ff_component|dffs[0]'
        Info: Total cell delay = 0.883 ns ( 30.01 % )
        Info: Total interconnect delay = 2.059 ns ( 69.99 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 132 megabytes
    Info: Processing ended: Tue Nov 29 16:02:28 2011
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


