
****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M500_W9_N6/run.tcl
# read_verilog -sv /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M500_W9_N6/design.sv
# read_xdc /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M500_W9_N6/design.xdc
# synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Command: synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3816755
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3039.137 ; gain = 241.801 ; free physical = 125583 ; free virtual = 228899
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.603; parent = 2372.446; children = 254.156
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4012.219; parent = 3039.141; children = 973.078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dotprod' [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M500_W9_N6/design.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'dotprod' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M500_W9_N6/design.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3138.105 ; gain = 340.770 ; free physical = 125495 ; free virtual = 228813
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.603; parent = 2372.446; children = 254.156
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4111.188; parent = 3138.109; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3155.918 ; gain = 358.582 ; free physical = 125502 ; free virtual = 228820
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.603; parent = 2372.446; children = 254.156
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4129.000; parent = 3155.922; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3155.918 ; gain = 358.582 ; free physical = 125503 ; free virtual = 228821
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.603; parent = 2372.446; children = 254.156
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4129.000; parent = 3155.922; children = 973.078
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3155.918 ; gain = 0.000 ; free physical = 125503 ; free virtual = 228821
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M500_W9_N6/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M500_W9_N6/design.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3321.637 ; gain = 0.000 ; free physical = 125471 ; free virtual = 228789
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3321.637 ; gain = 0.000 ; free physical = 125467 ; free virtual = 228785
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3321.637 ; gain = 524.301 ; free physical = 125518 ; free virtual = 228836
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.603; parent = 2372.446; children = 254.156
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4262.703; parent = 3289.625; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3321.637 ; gain = 524.301 ; free physical = 125518 ; free virtual = 228836
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.603; parent = 2372.446; children = 254.156
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4262.703; parent = 3289.625; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 3321.637 ; gain = 524.301 ; free physical = 125519 ; free virtual = 228836
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.603; parent = 2372.446; children = 254.156
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4262.703; parent = 3289.625; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3321.637 ; gain = 524.301 ; free physical = 125578 ; free virtual = 228897
Synthesis current peak Physical Memory [PSS] (MB): peak = 2653.806; parent = 2399.681; children = 254.156
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4262.703; parent = 3289.625; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   24 Bit       Adders := 249   
+---Registers : 
	               24 Bit    Registers := 251   
	               16 Bit    Registers := 250   
	                1 Bit    Registers := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:25 ; elapsed = 00:02:34 . Memory (MB): peak = 3716.270 ; gain = 918.934 ; free physical = 125729 ; free virtual = 229068
Synthesis current peak Physical Memory [PSS] (MB): peak = 3292.563; parent = 3038.438; children = 254.156
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4689.352; parent = 3716.273; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:33 ; elapsed = 00:02:46 . Memory (MB): peak = 3877.309 ; gain = 1079.973 ; free physical = 125204 ; free virtual = 228543
Synthesis current peak Physical Memory [PSS] (MB): peak = 3342.599; parent = 3088.474; children = 254.156
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4850.391; parent = 3877.312; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:35 ; elapsed = 00:02:49 . Memory (MB): peak = 3877.309 ; gain = 1079.973 ; free physical = 125154 ; free virtual = 228493
Synthesis current peak Physical Memory [PSS] (MB): peak = 3384.118; parent = 3129.993; children = 254.156
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4850.391; parent = 3877.312; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:47 ; elapsed = 00:03:02 . Memory (MB): peak = 4616.840 ; gain = 1819.504 ; free physical = 124784 ; free virtual = 228123
Synthesis current peak Physical Memory [PSS] (MB): peak = 3424.681; parent = 3170.556; children = 254.156
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5589.922; parent = 4616.844; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:51 ; elapsed = 00:03:06 . Memory (MB): peak = 4616.840 ; gain = 1819.504 ; free physical = 124822 ; free virtual = 228161
Synthesis current peak Physical Memory [PSS] (MB): peak = 3424.681; parent = 3170.556; children = 254.156
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5589.922; parent = 4616.844; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:51 ; elapsed = 00:03:06 . Memory (MB): peak = 4616.840 ; gain = 1819.504 ; free physical = 124822 ; free virtual = 228161
Synthesis current peak Physical Memory [PSS] (MB): peak = 3424.681; parent = 3170.556; children = 254.156
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5589.922; parent = 4616.844; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:52 ; elapsed = 00:03:08 . Memory (MB): peak = 4616.840 ; gain = 1819.504 ; free physical = 124828 ; free virtual = 228167
Synthesis current peak Physical Memory [PSS] (MB): peak = 3424.681; parent = 3170.556; children = 254.156
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5589.922; parent = 4616.844; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:52 ; elapsed = 00:03:08 . Memory (MB): peak = 4616.840 ; gain = 1819.504 ; free physical = 124828 ; free virtual = 228167
Synthesis current peak Physical Memory [PSS] (MB): peak = 3424.681; parent = 3170.556; children = 254.156
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5589.922; parent = 4616.844; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:53 ; elapsed = 00:03:08 . Memory (MB): peak = 4616.840 ; gain = 1819.504 ; free physical = 124825 ; free virtual = 228164
Synthesis current peak Physical Memory [PSS] (MB): peak = 3424.681; parent = 3170.556; children = 254.156
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5589.922; parent = 4616.844; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:53 ; elapsed = 00:03:08 . Memory (MB): peak = 4616.840 ; gain = 1819.504 ; free physical = 124826 ; free virtual = 228165
Synthesis current peak Physical Memory [PSS] (MB): peak = 3424.681; parent = 3170.556; children = 254.156
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5589.922; parent = 4616.844; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  3247|
|3     |LUT2   | 15975|
|4     |LUT3   |  1000|
|5     |LUT4   |  6000|
|6     |LUT5   |  7500|
|7     |LUT6   | 12500|
|8     |FDRE   |  8519|
|9     |IBUF   |  7503|
|10    |OBUF   |    25|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:53 ; elapsed = 00:03:09 . Memory (MB): peak = 4616.840 ; gain = 1819.504 ; free physical = 124826 ; free virtual = 228165
Synthesis current peak Physical Memory [PSS] (MB): peak = 3424.681; parent = 3170.556; children = 254.156
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5589.922; parent = 4616.844; children = 973.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:48 ; elapsed = 00:03:04 . Memory (MB): peak = 4616.840 ; gain = 1653.785 ; free physical = 124871 ; free virtual = 228210
Synthesis Optimization Complete : Time (s): cpu = 00:02:53 ; elapsed = 00:03:09 . Memory (MB): peak = 4616.848 ; gain = 1819.504 ; free physical = 124871 ; free virtual = 228210
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.36 . Memory (MB): peak = 4616.848 ; gain = 0.000 ; free physical = 124994 ; free virtual = 228333
INFO: [Netlist 29-17] Analyzing 10751 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dotprod' is not ideal for floorplanning, since the cellview 'dotprod' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M500_W9_N6/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M500_W9_N6/design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4640.852 ; gain = 0.000 ; free physical = 125012 ; free virtual = 228351
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7504 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 7503 instances

Synth Design complete, checksum: 9d72f3ba
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:11 ; elapsed = 00:03:27 . Memory (MB): peak = 4640.852 ; gain = 2936.336 ; free physical = 125246 ; free virtual = 228586
# report_utilization -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M500_W9_N6/util.rpt
# report_timing_summary -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M500_W9_N6/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 4711.910 ; gain = 71.059 ; free physical = 124476 ; free virtual = 227815
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 23:31:13 2025...
