// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
module assign( input in, output out ) {
  out <= in;
}

// Design a module that outputs the input to the output
module wire_out( input in, output out ) {
  out <= in;
}

// A module that outputs the input to the output
module out( input in ) {
  out <= in;
}

// A module that outputs the input to the output
module out( input in, output out ) {
  out <= in;
}

// A module that outputs the input to the output
module out( input in, output out, input in2 ) {
  out <= in;
}

// A module that outputs the input to the output
module out( input in, output out, input in2, input in3 ) {
  out <= in;
}

// A module that outputs the input to the output
module outendmodule
