

==============================
project /home/sha/Fac/master/M2/protocoles/tp_sdl/MISD2019_SPEC3/MISD2019ttcn.rdp
05/12/23 at 11:21 : Simulation started
05/12/23 at 11:21 : control part started
05/12/23 at 11:21 : module 'TTCN_TestsAndControl' testcase 'TC_test_inconc' verdict 'error'
05/12/23 at 11:21 : module 'TTCN_TestsAndControl' control part verdict 'error'
05/12/23 at 11:21 : control part started
05/12/23 at 11:21 : module 'TTCN_TestsAndControl' testcase 'TC_test_inconc' verdict 'error'
05/12/23 at 11:21 : module 'TTCN_TestsAndControl' control part verdict 'error'
05/12/23 at 11:21 : control part started
05/12/23 at 11:21 : module 'TTCN_TestsAndControl' testcase 'TC_test_inconc' verdict 'error'
05/12/23 at 11:21 : module 'TTCN_TestsAndControl' control part verdict 'error'
05/12/23 at 11:21 : simulation ended


==============================
project /home/sha/Fac/master/M2/protocoles/tp_sdl/MISD2019_SPEC3/MISD2019ttcn.rdp
05/12/23 at 11:21 : Simulation started
05/12/23 at 11:21 : control part started
05/12/23 at 11:21 : module 'TTCN_TestsAndControl' testcase 'TC_test_inconc' verdict 'error'
05/12/23 at 11:21 : module 'TTCN_TestsAndControl' control part verdict 'error'
05/12/23 at 11:21 : control part started
05/12/23 at 11:21 : module 'TTCN_TestsAndControl' testcase 'TC_test_inconc' verdict 'error'
05/12/23 at 11:21 : module 'TTCN_TestsAndControl' control part verdict 'error'
05/12/23 at 11:21 : simulation ended


==============================
project /home/sha/Fac/master/M2/protocoles/tp_sdl/MISD2019_SPEC3/MISD2019ttcn.rdp
09/12/23 at 16:02 : Simulation started
09/12/23 at 16:02 : control part started
09/12/23 at 16:02 : module 'TTCN_TestsAndControl' testcase 'TC_test_B1' verdict 'pass'
09/12/23 at 16:02 : module 'TTCN_TestsAndControl' control part verdict 'pass'
09/12/23 at 16:02 : module 'TTCN_TestsAndControl' testcase 'TC_test_B2' verdict 'fail'
09/12/23 at 16:02 : module 'TTCN_TestsAndControl' control part verdict 'fail'
09/12/23 at 16:02 : module 'TTCN_TestsAndControl' testcase 'TC_test_inconc' verdict 'fail'
09/12/23 at 16:02 : module 'TTCN_TestsAndControl' control part verdict 'fail'
09/12/23 at 16:02 : simulation stopped
09/12/23 at 16:02 : control part started
09/12/23 at 16:02 : module 'TTCN_TestsAndControl' testcase 'TC_test_B1' verdict 'error'
09/12/23 at 16:02 : module 'TTCN_TestsAndControl' control part verdict 'error'
09/12/23 at 16:02 : simulation ended


==============================
project /home/sha/Fac/master/M2/protocoles/tp_sdl/MISD2019_SPEC3/MISD2019ttcn.rdp
09/12/23 at 16:03 : Simulation started
09/12/23 at 16:03 : TC_test_inconc started
09/12/23 at 16:03 : module 'TTCN_TestsAndControl' testcase 'TC_test_inconc' verdict 'pass'
09/12/23 at 16:03 : simulation ended


==============================
project /home/sha/Fac/master/M2/protocoles/tp_sdl/MISD2019_SPEC3/MISD2019ttcn.rdp
09/12/23 at 16:03 : Simulation started
09/12/23 at 16:04 : TC_test_inconc started
09/12/23 at 16:04 : module 'TTCN_TestsAndControl' testcase 'TC_test_inconc' verdict 'pass'
09/12/23 at 16:04 : TC_test_B2 started
09/12/23 at 16:04 : module 'TTCN_TestsAndControl' testcase 'TC_test_B2' verdict 'fail'
09/12/23 at 16:04 : TC_test_B1 started
09/12/23 at 16:04 : module 'TTCN_TestsAndControl' testcase 'TC_test_B1' verdict 'pass'
09/12/23 at 16:04 : control part started
09/12/23 at 16:04 : module 'TTCN_TestsAndControl' testcase 'TC_test_B1' verdict 'pass'
09/12/23 at 16:04 : module 'TTCN_TestsAndControl' control part verdict 'pass'
09/12/23 at 16:04 : module 'TTCN_TestsAndControl' testcase 'TC_test_B2' verdict 'fail'
09/12/23 at 16:04 : module 'TTCN_TestsAndControl' control part verdict 'fail'
09/12/23 at 16:04 : module 'TTCN_TestsAndControl' testcase 'TC_test_inconc' verdict 'fail'
09/12/23 at 16:04 : module 'TTCN_TestsAndControl' control part verdict 'fail'
09/12/23 at 16:04 : simulation ended


==============================
project /home/sha/Fac/master/M2/protocoles/tp_sdl/MISD2019_SPEC3/MISD2019ttcn.rdp
09/12/23 at 16:10 : Simulation started
09/12/23 at 16:10 : control part started
09/12/23 at 16:10 : module 'TTCN_TestsAndControl' testcase 'TC_test_B1' verdict 'pass'
09/12/23 at 16:10 : module 'TTCN_TestsAndControl' control part verdict 'pass'
09/12/23 at 16:10 : module 'TTCN_TestsAndControl' testcase 'TC_test_B2' verdict 'fail'
09/12/23 at 16:10 : module 'TTCN_TestsAndControl' control part verdict 'fail'
09/12/23 at 16:10 : module 'TTCN_TestsAndControl' testcase 'TC_test_inconc' verdict 'fail'
09/12/23 at 16:10 : module 'TTCN_TestsAndControl' control part verdict 'fail'
09/12/23 at 16:10 : simulation stopped
09/12/23 at 16:10 : TC_test_inconc started
09/12/23 at 16:10 : module 'TTCN_TestsAndControl' testcase 'TC_test_inconc' verdict 'error'
09/12/23 at 16:10 : TC_test_B2 started
09/12/23 at 16:10 : module 'TTCN_TestsAndControl' testcase 'TC_test_B2' verdict 'fail'
09/12/23 at 16:10 : simulation ended


==============================
project /home/sha/Fac/master/M2/protocoles/tp_sdl/MISD2019_SPEC3/MISD2019ttcn.rdp
09/12/23 at 16:10 : Simulation started
09/12/23 at 16:10 : TC_test_inconc started
09/12/23 at 16:10 : module 'TTCN_TestsAndControl' testcase 'TC_test_inconc' verdict 'error'
09/12/23 at 16:11 : simulation ended


==============================
project /home/sha/Fac/master/M2/protocoles/tp_sdl/MISD2019_SPEC3/MISD2019ttcn.rdp
09/12/23 at 16:14 : Simulation started
09/12/23 at 16:14 : TC_test_inconc started
09/12/23 at 16:14 : module 'TTCN_TestsAndControl' testcase 'TC_test_inconc' verdict 'error'
09/12/23 at 16:14 : module 'TTCN_TestsAndControl' testcase 'TC_test_B1' verdict 'error'
09/12/23 at 16:14 : module 'TTCN_TestsAndControl' control part verdict 'error'
09/12/23 at 16:14 : module 'TTCN_TestsAndControl' testcase 'TC_test_B2' verdict 'error'
09/12/23 at 16:14 : module 'TTCN_TestsAndControl' control part verdict 'error'
09/12/23 at 16:14 : module 'TTCN_TestsAndControl' testcase 'TC_test_inconc' verdict 'error'
09/12/23 at 16:14 : module 'TTCN_TestsAndControl' control part verdict 'error'
09/12/23 at 16:14 : simulation stopped
09/12/23 at 16:14 : simulation ended


==============================
project /home/sha/Fac/master/M2/protocoles/tp_sdl/MISD2019_SPEC3/MISD2019ttcn.rdp
09/12/23 at 16:14 : Simulation started
09/12/23 at 16:14 : control part started
09/12/23 at 16:14 : module 'TTCN_TestsAndControl' testcase 'TC_test_B1' verdict 'error'
09/12/23 at 16:14 : module 'TTCN_TestsAndControl' control part verdict 'error'
09/12/23 at 16:14 : module 'TTCN_TestsAndControl' testcase 'TC_test_B2' verdict 'error'
09/12/23 at 16:14 : module 'TTCN_TestsAndControl' control part verdict 'error'
09/12/23 at 16:14 : module 'TTCN_TestsAndControl' testcase 'TC_test_inconc' verdict 'error'
09/12/23 at 16:14 : module 'TTCN_TestsAndControl' control part verdict 'error'
09/12/23 at 16:15 : control part started
09/12/23 at 16:15 : module 'TTCN_TestsAndControl' testcase 'TC_test_B1' verdict 'error'
09/12/23 at 16:15 : module 'TTCN_TestsAndControl' control part verdict 'error'
09/12/23 at 16:15 : module 'TTCN_TestsAndControl' testcase 'TC_test_B2' verdict 'error'
09/12/23 at 16:15 : module 'TTCN_TestsAndControl' control part verdict 'error'
09/12/23 at 16:15 : module 'TTCN_TestsAndControl' testcase 'TC_test_inconc' verdict 'error'
09/12/23 at 16:15 : module 'TTCN_TestsAndControl' control part verdict 'error'
09/12/23 at 16:15 : simulation ended


==============================
project /home/sha/Fac/master/M2/protocoles/tp_sdl/MISD2019_SPEC3/MISD2019ttcn.rdp
09/12/23 at 16:15 : Simulation started
09/12/23 at 16:15 : TC_test_B1 started
09/12/23 at 16:15 : module 'TTCN_TestsAndControl' testcase 'TC_test_B1' verdict 'error'
09/12/23 at 16:15 : module 'TTCN_TestsAndControl' testcase 'TC_test_B1' verdict 'error'
09/12/23 at 16:15 : module 'TTCN_TestsAndControl' control part verdict 'error'
09/12/23 at 16:15 : module 'TTCN_TestsAndControl' testcase 'TC_test_B2' verdict 'error'
09/12/23 at 16:15 : module 'TTCN_TestsAndControl' control part verdict 'error'
09/12/23 at 16:15 : module 'TTCN_TestsAndControl' testcase 'TC_test_inconc' verdict 'error'
09/12/23 at 16:15 : module 'TTCN_TestsAndControl' control part verdict 'error'
09/12/23 at 16:15 : simulation stopped
09/12/23 at 16:15 : simulation ended


==============================
project /home/sha/Fac/master/M2/protocoles/tp_sdl/MISD2019_SPEC3/MISD2019ttcn.rdp
09/12/23 at 16:16 : Simulation started
09/12/23 at 16:16 : control part started
09/12/23 at 16:16 : module 'TTCN_TestsAndControl' testcase 'TC_test_B1' verdict 'pass'
09/12/23 at 16:16 : module 'TTCN_TestsAndControl' control part verdict 'pass'
09/12/23 at 16:16 : module 'TTCN_TestsAndControl' testcase 'TC_test_B2' verdict 'fail'
09/12/23 at 16:16 : module 'TTCN_TestsAndControl' control part verdict 'fail'
09/12/23 at 16:16 : module 'TTCN_TestsAndControl' testcase 'TC_test_inconc' verdict 'fail'
09/12/23 at 16:16 : module 'TTCN_TestsAndControl' control part verdict 'fail'
09/12/23 at 16:16 : simulation ended


==============================
project /home/sha/Fac/master/M2/protocoles/tp_sdl/MISD2019_SPEC3/MISD2019ttcn.rdp
12/12/23 at 14:13 : Simulation started
12/12/23 at 14:13 : TC_test_B1_test_tempo_none started
12/12/23 at 14:13 : module 'TTCN_TestsAndControl' testcase 'TC_test_B1_test_tempo_none' verdict 'pass'
12/12/23 at 14:13 : control part started
12/12/23 at 14:13 : module 'TTCN_TestsAndControl' testcase 'TC_test_B2' verdict 'fail'
12/12/23 at 14:13 : module 'TTCN_TestsAndControl' control part verdict 'fail'
12/12/23 at 14:13 : module 'TTCN_TestsAndControl' testcase 'TC_test_err_code' verdict 'fail'
12/12/23 at 14:13 : module 'TTCN_TestsAndControl' control part verdict 'fail'
12/12/23 at 14:13 : module 'TTCN_TestsAndControl' testcase 'TC_test_B1_test_tempo_none' verdict 'fail'
12/12/23 at 14:13 : module 'TTCN_TestsAndControl' control part verdict 'fail'
12/12/23 at 14:13 : simulation ended


==============================
project /home/sha/Fac/master/M2/protocoles/tp_sdl/MISD2019_SPEC3/MISD2019ttcn.rdp
12/12/23 at 14:17 : Simulation started
12/12/23 at 14:17 : TC_test_timeout started
12/12/23 at 14:17 : TC_test_err_code started
12/12/23 at 14:17 : module 'TTCN_TestsAndControl' testcase 'TC_test_err_code' verdict 'error'
12/12/23 at 14:17 : TC_test_B2 started
12/12/23 at 14:17 : module 'TTCN_TestsAndControl' testcase 'TC_test_B2' verdict 'fail'
12/12/23 at 14:17 : TC_test_B1 started
12/12/23 at 14:17 : module 'TTCN_TestsAndControl' testcase 'TC_test_B1' verdict 'pass'
12/12/23 at 14:17 : TC_test_timeout started
12/12/23 at 14:17 : control part started
12/12/23 at 14:17 : control part started
12/12/23 at 14:17 : control part started
12/12/23 at 14:17 : simulation stopped
12/12/23 at 14:17 : control part started
12/12/23 at 14:17 : simulation ended


==============================
project /home/sha/Fac/master/M2/protocoles/tp_sdl/MISD2019_SPEC3/MISD2019ttcn.rdp
12/12/23 at 14:18 : Simulation started
12/12/23 at 14:18 : control part started
12/12/23 at 14:18 : module 'TTCN_TestsAndControl' testcase 'TC_test_B1' verdict 'pass'
12/12/23 at 14:18 : module 'TTCN_TestsAndControl' control part verdict 'pass'
12/12/23 at 14:18 : module 'TTCN_TestsAndControl' testcase 'TC_test_B2' verdict 'fail'
12/12/23 at 14:18 : module 'TTCN_TestsAndControl' control part verdict 'fail'
12/12/23 at 14:18 : module 'TTCN_TestsAndControl' testcase 'TC_test_err_code' verdict 'fail'
12/12/23 at 14:18 : module 'TTCN_TestsAndControl' control part verdict 'fail'
12/12/23 at 14:18 : module 'TTCN_TestsAndControl' testcase 'TC_test_timeout' verdict 'fail'
12/12/23 at 14:18 : module 'TTCN_TestsAndControl' control part verdict 'fail'
12/12/23 at 14:18 : simulation ended


==============================
project /home/sha/Fac/master/M2/protocoles/tp_sdl/MISD2019_SPEC3/MISD2019ttcn.rdp
12/12/23 at 14:21 : Simulation started
12/12/23 at 14:21 : TC_test_timeout started
12/12/23 at 14:21 : TC_test_err_code started
12/12/23 at 14:21 : module 'TTCN_TestsAndControl' testcase 'TC_test_err_code' verdict 'error'
12/12/23 at 14:21 : TC_test_B2 started
12/12/23 at 14:21 : module 'TTCN_TestsAndControl' testcase 'TC_test_B2' verdict 'fail'
12/12/23 at 14:21 : TC_test_B1 started
12/12/23 at 14:21 : module 'TTCN_TestsAndControl' testcase 'TC_test_B1' verdict 'pass'
12/12/23 at 14:34 : simulation ended


==============================
project /home/sha/Fac/master/M2/protocoles/tp_sdl/MISD2019_SPEC3/MISD2019ttcn.rdp
14/12/23 at 21:52 : Simulation started
14/12/23 at 21:52 : TC_test_inconc started
14/12/23 at 21:52 : module 'TTCN_TestsAndControl1' testcase 'TC_test_inconc' verdict 'fail'
14/12/23 at 21:52 : simulation ended


==============================
project /home/sha/Fac/master/M2/protocoles/tp_sdl/MISD2019_SPEC3/MISD2019ttcn.rdp
14/12/23 at 21:54 : Simulation started
14/12/23 at 21:54 : TC_test_inconc started
14/12/23 at 21:54 : module 'TTCN_TestsAndControl' testcase 'TC_test_inconc' verdict 'fail'
14/12/23 at 21:54 : simulation ended


==============================
project /home/sha/Fac/master/M2/protocoles/tp_sdl/MISD2019_SPEC3/MISD2019ttcn.rdp
14/12/23 at 21:55 : Simulation started
14/12/23 at 21:55 : TC_test_B1 started
14/12/23 at 21:55 : module 'TTCN_TestsAndControl' testcase 'TC_test_B1' verdict 'pass'
14/12/23 at 21:55 : TC_test_B2 started
14/12/23 at 21:55 : module 'TTCN_TestsAndControl' testcase 'TC_test_B2' verdict 'fail'
14/12/23 at 21:55 : TC_test_err_code started
14/12/23 at 21:55 : module 'TTCN_TestsAndControl' testcase 'TC_test_err_code' verdict 'error'
14/12/23 at 21:55 : TC_test_inconc started
14/12/23 at 21:55 : module 'TTCN_TestsAndControl' testcase 'TC_test_inconc' verdict 'fail'
14/12/23 at 21:55 : TC_test_timeout started
14/12/23 at 21:55 : TC_test_inconc started
14/12/23 at 21:55 : TC_test_inconc started
14/12/23 at 21:55 : module 'TTCN_TestsAndControl' testcase 'TC_test_inconc' verdict 'fail'
14/12/23 at 21:55 : control part started
14/12/23 at 21:55 : module 'TTCN_TestsAndControl' testcase 'TC_test_B1' verdict 'error'
14/12/23 at 21:55 : module 'TTCN_TestsAndControl' control part verdict 'error'
14/12/23 at 21:55 : module 'TTCN_TestsAndControl' testcase 'TC_test_B2' verdict 'error'
14/12/23 at 21:55 : module 'TTCN_TestsAndControl' control part verdict 'error'
14/12/23 at 21:55 : module 'TTCN_TestsAndControl' testcase 'TC_test_err_code' verdict 'error'
14/12/23 at 21:55 : module 'TTCN_TestsAndControl' control part verdict 'error'
14/12/23 at 21:55 : module 'TTCN_TestsAndControl' testcase 'TC_test_timeout' verdict 'error'
14/12/23 at 21:55 : module 'TTCN_TestsAndControl' control part verdict 'error'
14/12/23 at 21:55 : module 'TTCN_TestsAndControl' testcase 'TC_test_inconc' verdict 'error'
14/12/23 at 21:55 : module 'TTCN_TestsAndControl' control part verdict 'error'
14/12/23 at 21:55 : TC_test_inconc started
14/12/23 at 21:55 : module 'TTCN_TestsAndControl' testcase 'TC_test_inconc' verdict 'fail'
14/12/23 at 21:55 : TC_test_inconc started
14/12/23 at 21:55 : module 'TTCN_TestsAndControl' testcase 'TC_test_inconc' verdict 'fail'
14/12/23 at 21:55 : simulation ended


==============================
project /home/sha/Fac/master/M2/protocoles/tp_sdl/MISD2019_SPEC3/MISD2019ttcn.rdp
14/12/23 at 21:56 : Simulation started
14/12/23 at 21:56 : TC_test_inconc started
14/12/23 at 21:56 : module 'TTCN_TestsAndControl' testcase 'TC_test_inconc' verdict 'error'
14/12/23 at 21:56 : simulation ended


==============================
project /home/sha/Fac/master/M2/protocoles/tp_sdl/MISD2019_SPEC3/MISD2019ttcn.rdp
14/12/23 at 21:57 : Simulation started
14/12/23 at 21:57 : TC_test_B1 started
14/12/23 at 21:57 : module 'TTCN_TestsAndControl' testcase 'TC_test_B1' verdict 'inconc'
14/12/23 at 21:57 : simulation ended


==============================
project /home/sha/Fac/master/M2/protocoles/tp_sdl/MISD2019_SPEC3/MISD2019ttcn.rdp
14/12/23 at 21:59 : Simulation started
14/12/23 at 21:59 : TC_test_inconc started
14/12/23 at 21:59 : module 'TTCN_TestsAndControl' testcase 'TC_test_inconc' verdict 'inconc'
14/12/23 at 21:59 : TC_test_timeout started
14/12/23 at 22:00 : TC_test_err_code started
14/12/23 at 22:00 : module 'TTCN_TestsAndControl' testcase 'TC_test_err_code' verdict 'error'
14/12/23 at 22:00 : TC_test_B2 started
14/12/23 at 22:00 : module 'TTCN_TestsAndControl' testcase 'TC_test_B2' verdict 'fail'
14/12/23 at 22:00 : TC_test_B1 started
14/12/23 at 22:00 : module 'TTCN_TestsAndControl' testcase 'TC_test_B1' verdict 'pass'
14/12/23 at 22:01 : simulation ended


==============================
project /home/sha/Fac/master/M2/protocoles/tp_sdl/MISD2019_SPEC3/MISD2019ttcn.rdp
14/12/23 at 22:18 : Simulation started
14/12/23 at 22:18 : TC_test_B1 started
14/12/23 at 22:18 : module 'TTCN_TestsAndControl' testcase 'TC_test_B1' verdict 'pass'
14/12/23 at 22:18 : TC_test_B2 started
14/12/23 at 22:18 : module 'TTCN_TestsAndControl' testcase 'TC_test_B2' verdict 'fail'
14/12/23 at 22:18 : TC_test_err_code started
14/12/23 at 22:18 : module 'TTCN_TestsAndControl' testcase 'TC_test_err_code' verdict 'error'
14/12/23 at 22:18 : TC_test_inconc started
14/12/23 at 22:18 : module 'TTCN_TestsAndControl' testcase 'TC_test_inconc' verdict 'inconc'
14/12/23 at 22:18 : TC_test_timeout started
14/12/23 at 22:18 : simulation ended


==============================
project /home/sha/Fac/master/M2/protocoles/tp_sdl/MISD2019_SPEC3/MISD2019ttcn.rdp
14/12/23 at 22:35 : Simulation started
14/12/23 at 22:35 : TC_test_timeout started
14/12/23 at 22:35 : TC_test_inconc started
14/12/23 at 22:35 : module 'TTCN_TestsAndControl' testcase 'TC_test_inconc' verdict 'inconc'
14/12/23 at 22:35 : simulation ended
