// Seed: 1759497040
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output supply0 id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_10;
  assign id_4 = 1'b0;
endmodule
module module_1 (
    output wand id_0,
    input tri0 id_1,
    output wire id_2,
    output wor id_3,
    input wor id_4,
    input supply0 id_5,
    output wor id_6
);
  logic id_8;
  ;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
  logic [1 : 1] id_9;
  ;
  assign id_9 = 1;
  logic id_10 = -1;
endmodule
