#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5559099c55a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
v0x5559099f97b0_0 .var/i "__vunit_check_count", 31 0;
v0x555909a2ece0_0 .var/str "__vunit_current_test";
v0x555909a2f060_0 .var/i "__vunit_fail_count", 31 0;
v0x555909a2f470_0 .var/i "__vunit_test_done", 31 0;
S_0x5559099cda20 .scope autotask, "__vunit_print_summary" "__vunit_print_summary" 3 48, 3 48 0, S_0x5559099c55a0;
 .timescale 0 0;
TD_$unit.__vunit_print_summary ;
    %vpi_call/w 3 49 "$display", "\000" {0 0 0};
    %vpi_call/w 3 50 "$display", "============================================================" {0 0 0};
    %vpi_call/w 3 51 "$display", "                     TEST SUMMARY" {0 0 0};
    %vpi_call/w 3 52 "$display", "============================================================" {0 0 0};
    %vpi_call/w 3 53 "$display", "  Total Checks : %0d", v0x5559099f97b0_0 {0 0 0};
    %vpi_call/w 3 54 "$display", "  Failures     : %0d", v0x555909a2f060_0 {0 0 0};
    %vpi_call/w 3 55 "$display", "------------------------------------------------------------" {0 0 0};
    %load/vec4 v0x555909a2f060_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %vpi_call/w 3 57 "$display", "  RESULT: *** PASSED ***" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call/w 3 59 "$display", "  RESULT: *** FAILED ***" {0 0 0};
T_0.1 ;
    %vpi_call/w 3 61 "$display", "============================================================" {0 0 0};
    %vpi_call/w 3 62 "$display", "\000" {0 0 0};
    %end;
S_0x5559099d6f90 .scope autotask, "__vunit_write_result" "__vunit_write_result" 3 35, 3 35 0, S_0x5559099c55a0;
 .timescale 0 0;
v0x555909a05e00_0 .var/i "failed", 31 0;
v0x5559099f9450_0 .var/i "fd", 31 0;
TD_$unit.__vunit_write_result ;
    %vpi_func 3 37 "$fopen" 32, "vunit_exit_code.txt", "w" {0 0 0};
    %store/vec4 v0x5559099f9450_0, 0, 32;
    %load/vec4 v0x5559099f9450_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x555909a05e00_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.4, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_1.5, 8;
T_1.4 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.5, 8;
 ; End of false expr.
    %blend;
T_1.5;
    %vpi_call/w 3 39 "$fdisplay", v0x5559099f9450_0, "%0d", S<0,vec4,s32> {1 0 0};
    %vpi_call/w 3 40 "$fclose", v0x5559099f9450_0 {0 0 0};
T_1.2 ;
    %end;
S_0x5559099bbaa0 .scope module, "async_fifo_prog_full_accuracy_tb" "async_fifo_prog_full_accuracy_tb" 4 13;
 .timescale -12 -12;
P_0x5559099ea390 .param/l "ADDR_WIDTH" 1 4 17, +C4<00000000000000000000000000000100>;
P_0x5559099ea3d0 .param/l "DATA_WIDTH" 1 4 16, +C4<00000000000000000000000000001000>;
P_0x5559099ea410 .param/l "DEPTH" 1 4 18, +C4<00000000000000000000000000010000>;
v0x555909a72d70_0 .net "empty_r0", 0 0, L_0x555909a748e0;  1 drivers
v0x555909a72e40_0 .net "empty_r4", 0 0, L_0x555909a86840;  1 drivers
v0x555909a72f10_0 .net "empty_r8", 0 0, L_0x555909a888f0;  1 drivers
v0x555909a73010_0 .net "full_r0", 0 0, L_0x555909a862d0;  1 drivers
v0x555909a730e0_0 .net "full_r4", 0 0, L_0x555909a883b0;  1 drivers
v0x555909a731d0_0 .net "full_r8", 0 0, L_0x555909a8a2c0;  1 drivers
v0x555909a732a0_0 .net "has_data_r0", 0 0, L_0x555909a74bf0;  1 drivers
v0x555909a73370_0 .net "has_data_r4", 0 0, L_0x555909a86bc0;  1 drivers
v0x555909a73440_0 .net "has_data_r8", 0 0, L_0x555909a88c70;  1 drivers
v0x555909a735a0_0 .net "prog_full_r0", 0 0, L_0x555909a86030;  1 drivers
v0x555909a73670_0 .net "prog_full_r4", 0 0, L_0x555909a88110;  1 drivers
v0x555909a73740_0 .net "prog_full_r8", 0 0, L_0x555909a8a020;  1 drivers
v0x555909a73810_0 .var "rd_clk", 0 0;
v0x555909a738b0_0 .net "rd_data_r0", 7 0, v0x555909a65f40_0;  1 drivers
v0x555909a73980_0 .net "rd_data_r4", 7 0, v0x555909a6b880_0;  1 drivers
v0x555909a73a50_0 .net "rd_data_r8", 7 0, v0x555909a71000_0;  1 drivers
v0x555909a73b20_0 .var "rd_en_r0", 0 0;
v0x555909a73bf0_0 .var "rd_en_r4", 0 0;
v0x555909a73cc0_0 .var "rd_en_r8", 0 0;
v0x555909a73d90_0 .var "rst", 0 0;
v0x555909a73e30_0 .var "wr_clk", 0 0;
v0x555909a73ed0_0 .var "wr_data_r0", 7 0;
v0x555909a73fa0_0 .var "wr_data_r4", 7 0;
v0x555909a74070_0 .var "wr_data_r8", 7 0;
v0x555909a74140_0 .var "wr_en_r0", 0 0;
v0x555909a74210_0 .var "wr_en_r4", 0 0;
v0x555909a742e0_0 .var "wr_en_r8", 0 0;
S_0x5559099d6ac0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 145, 4 145 0, S_0x5559099bbaa0;
 .timescale -12 -12;
v0x5559099e9540_0 .var/2s "i", 31 0;
E_0x5559099375d0 .event posedge, v0x555909a53140_0;
S_0x5559099df8e0 .scope begin, "$ivl_for_loop6" "$ivl_for_loop6" 4 340, 4 340 0, S_0x5559099bbaa0;
 .timescale -12 -12;
v0x555909a509f0_0 .var/2s "i", 31 0;
S_0x5559099c50d0 .scope begin, "$unm_blk_50" "$unm_blk_50" 4 176, 4 176 0, S_0x5559099bbaa0;
 .timescale -12 -12;
v0x555909a50f50_0 .var/i "threshold", 31 0;
S_0x5559099d7460 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 4 190, 4 190 0, S_0x5559099c50d0;
 .timescale -12 -12;
v0x555909a50b70_0 .var/2s "i", 31 0;
S_0x555909a50c70 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 4 216, 4 216 0, S_0x5559099c50d0;
 .timescale -12 -12;
v0x555909a50e70_0 .var/2s "i", 31 0;
S_0x555909a51050 .scope begin, "$unm_blk_65" "$unm_blk_65" 4 235, 4 235 0, S_0x5559099bbaa0;
 .timescale -12 -12;
v0x555909a51530_0 .var/i "threshold", 31 0;
S_0x555909a51230 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 4 249, 4 249 0, S_0x555909a51050;
 .timescale -12 -12;
v0x555909a51430_0 .var/2s "i", 31 0;
S_0x555909a51630 .scope begin, "$unm_blk_75" "$unm_blk_75" 4 280, 4 280 0, S_0x5559099bbaa0;
 .timescale -12 -12;
v0x555909a51e80_0 .var/i "threshold", 31 0;
S_0x555909a51860 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 4 294, 4 294 0, S_0x555909a51630;
 .timescale -12 -12;
v0x555909a51a60_0 .var/2s "i", 31 0;
S_0x555909a51b60 .scope begin, "$ivl_for_loop5" "$ivl_for_loop5" 4 308, 4 308 0, S_0x555909a51630;
 .timescale -12 -12;
v0x555909a51d80_0 .var/2s "i", 31 0;
E_0x5559099390a0 .event posedge, v0x555909a527a0_0;
S_0x555909a51f80 .scope module, "DUT_R0" "async_fifo_flags" 4 59, 5 12 0, S_0x5559099bbaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "wr_clk";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 8 "wr_data";
    .port_info 4 /OUTPUT 1 "full";
    .port_info 5 /OUTPUT 1 "prog_full";
    .port_info 6 /INPUT 1 "rd_clk";
    .port_info 7 /INPUT 1 "rd_en";
    .port_info 8 /OUTPUT 8 "rd_data";
    .port_info 9 /OUTPUT 1 "empty";
    .port_info 10 /OUTPUT 1 "has_data";
P_0x5559099ebdd0 .param/l "ADDR_WIDTH" 0 5 14, +C4<00000000000000000000000000000100>;
P_0x5559099ebe10 .param/l "DATA_WIDTH" 0 5 13, +C4<00000000000000000000000000001000>;
P_0x5559099ebe50 .param/l "DEPTH" 1 5 45, +C4<00000000000000000000000000010000>;
P_0x5559099ebe90 .param/str "RAM_TYPE" 1 5 46, "DISTRIBUTED";
P_0x5559099ebed0 .param/l "RESERVE" 0 5 15, +C4<00000000000000000000000000000000>;
L_0x555909a30480 .functor NOT 1, v0x555909a66600_0, C4<0>, C4<0>, C4<0>;
L_0x555909a853b0 .functor XOR 1, L_0x555909a858f0, L_0x555909a85990, C4<0>, C4<0>;
L_0x555909a74ec0 .functor AND 1, L_0x555909a85720, L_0x555909a853b0, C4<1>, C4<1>;
L_0x555909a85f90 .functor OR 1, v0x555909a55920_0, v0x555909a67210_0, C4<0>, C4<0>;
L_0x555909a862d0 .functor BUFZ 1, L_0x555909a85bc0, C4<0>, C4<0>, C4<0>;
L_0x7efe9e12c018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555909a54060_0 .net/2u *"_ivl_10", 0 0, L_0x7efe9e12c018;  1 drivers
v0x555909a54160_0 .net *"_ivl_14", 0 0, L_0x555909a74ab0;  1 drivers
L_0x7efe9e12c060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555909a54220_0 .net/2u *"_ivl_16", 0 0, L_0x7efe9e12c060;  1 drivers
v0x555909a54310_0 .net *"_ivl_18", 0 0, L_0x555909a30480;  1 drivers
L_0x7efe9e12c0a8 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x555909a543f0_0 .net/2u *"_ivl_24", 31 0, L_0x7efe9e12c0a8;  1 drivers
L_0x7efe9e12c0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555909a54520_0 .net/2u *"_ivl_26", 0 0, L_0x7efe9e12c0f0;  1 drivers
v0x555909a54600_0 .net *"_ivl_28", 5 0, L_0x555909a84f90;  1 drivers
v0x555909a546e0_0 .net *"_ivl_30", 31 0, L_0x555909a85130;  1 drivers
L_0x7efe9e12c138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555909a547c0_0 .net *"_ivl_33", 25 0, L_0x7efe9e12c138;  1 drivers
v0x555909a548a0_0 .net *"_ivl_34", 31 0, L_0x555909a85270;  1 drivers
v0x555909a54980_0 .net *"_ivl_39", 3 0, L_0x555909a85510;  1 drivers
v0x555909a54a60_0 .net *"_ivl_41", 3 0, L_0x555909a85630;  1 drivers
v0x555909a54b40_0 .net *"_ivl_42", 0 0, L_0x555909a85720;  1 drivers
v0x555909a54c00_0 .net *"_ivl_45", 0 0, L_0x555909a858f0;  1 drivers
v0x555909a54ce0_0 .net *"_ivl_47", 0 0, L_0x555909a85990;  1 drivers
v0x555909a54dc0_0 .net *"_ivl_48", 0 0, L_0x555909a853b0;  1 drivers
v0x555909a54e80_0 .net *"_ivl_51", 0 0, L_0x555909a74ec0;  1 drivers
L_0x7efe9e12c180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555909a54f40_0 .net/2u *"_ivl_52", 0 0, L_0x7efe9e12c180;  1 drivers
L_0x7efe9e12c1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555909a55020_0 .net/2u *"_ivl_54", 0 0, L_0x7efe9e12c1c8;  1 drivers
v0x555909a55100_0 .net *"_ivl_58", 31 0, L_0x555909a85d50;  1 drivers
L_0x7efe9e12c210 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555909a551e0_0 .net *"_ivl_61", 25 0, L_0x7efe9e12c210;  1 drivers
L_0x7efe9e12c258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555909a552c0_0 .net/2u *"_ivl_62", 31 0, L_0x7efe9e12c258;  1 drivers
v0x555909a553a0_0 .net *"_ivl_64", 0 0, L_0x555909a85a30;  1 drivers
L_0x7efe9e12c2a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555909a55460_0 .net/2u *"_ivl_66", 0 0, L_0x7efe9e12c2a0;  1 drivers
v0x555909a55540_0 .net *"_ivl_68", 0 0, L_0x555909a85f90;  1 drivers
v0x555909a55620_0 .net *"_ivl_8", 0 0, L_0x555909a747e0;  1 drivers
v0x555909a556e0_0 .net "empty", 0 0, L_0x555909a748e0;  alias, 1 drivers
v0x555909a557a0_0 .net "full", 0 0, L_0x555909a862d0;  alias, 1 drivers
v0x555909a55860_0 .net "full_i", 0 0, L_0x555909a85bc0;  1 drivers
v0x555909a55920_0 .var "full_reg", 0 0;
v0x555909a559e0_0 .net "has_data", 0 0, L_0x555909a74bf0;  alias, 1 drivers
v0x555909a55aa0_0 .net "occup", 4 0, L_0x555909a74e20;  1 drivers
v0x555909a55b80_0 .net "prog_full", 0 0, L_0x555909a86030;  alias, 1 drivers
v0x555909a55c40 .array "ram", 15 0, 7 0;
v0x555909a65ea0_0 .net "rd_clk", 0 0, v0x555909a73810_0;  1 drivers
v0x555909a65f40_0 .var "rd_data", 7 0;
v0x555909a66000_0 .net "rd_en", 0 0, v0x555909a73b20_0;  1 drivers
v0x555909a660c0_0 .var "rd_ptr", 4 0;
v0x555909a661a0_0 .net "rd_ptr_dec", 4 0, L_0x555909a746b0;  1 drivers
v0x555909a66280_0 .net "rd_ptr_gray", 4 0, L_0x555909a744b0;  1 drivers
v0x555909a66360_0 .var "rd_ptr_s1", 4 0;
v0x555909a66440_0 .var "rd_ptr_s2", 4 0;
v0x555909a66520_0 .var "rd_ptr_sync", 4 0;
v0x555909a66600_0 .var "rd_rst", 0 0;
v0x555909a666c0_0 .var "rd_rst_cnt", 2 0;
v0x555909a667a0_0 .net "rst", 0 0, v0x555909a73d90_0;  1 drivers
v0x555909a66840_0 .net "rst_sr", 0 0, v0x555909a52960_0;  1 drivers
v0x555909a66910_0 .net "rst_sw", 0 0, v0x555909a53330_0;  1 drivers
v0x555909a669e0_0 .net "space", 5 0, L_0x555909a85420;  1 drivers
v0x555909a66a80_0 .net "wr_clk", 0 0, v0x555909a73e30_0;  1 drivers
v0x555909a66b50_0 .net "wr_data", 7 0, v0x555909a73ed0_0;  1 drivers
v0x555909a66c10_0 .net "wr_en", 0 0, v0x555909a74140_0;  1 drivers
v0x555909a66cd0_0 .var "wr_ptr", 4 0;
v0x555909a66db0_0 .net "wr_ptr_dec", 4 0, L_0x555909a745b0;  1 drivers
v0x555909a66e90_0 .net "wr_ptr_gray", 4 0, L_0x555909a743b0;  1 drivers
v0x555909a66f70_0 .var "wr_ptr_s1", 4 0;
v0x555909a67050_0 .var "wr_ptr_s2", 4 0;
v0x555909a67130_0 .var "wr_ptr_sync", 4 0;
v0x555909a67210_0 .var "wr_rst", 0 0;
v0x555909a672d0_0 .var "wr_rst_cnt", 2 0;
L_0x555909a743b0 .ufunc/vec4 TD_async_fifo_prog_full_accuracy_tb.DUT_R0.binary2gray, 5, v0x555909a66cd0_0 (v0x555909a53ac0_0) S_0x555909a53720;
L_0x555909a744b0 .ufunc/vec4 TD_async_fifo_prog_full_accuracy_tb.DUT_R0.binary2gray, 5, v0x555909a660c0_0 (v0x555909a53ac0_0) S_0x555909a53720;
L_0x555909a745b0 .ufunc/vec4 TD_async_fifo_prog_full_accuracy_tb.DUT_R0.gray2binary, 5, v0x555909a67050_0 (v0x555909a53f70_0) S_0x555909a53bb0;
L_0x555909a746b0 .ufunc/vec4 TD_async_fifo_prog_full_accuracy_tb.DUT_R0.gray2binary, 5, v0x555909a66440_0 (v0x555909a53f70_0) S_0x555909a53bb0;
L_0x555909a747e0 .cmp/eq 5, v0x555909a660c0_0, v0x555909a67130_0;
L_0x555909a748e0 .functor MUXZ 1, v0x555909a66600_0, L_0x7efe9e12c018, L_0x555909a747e0, C4<>;
L_0x555909a74ab0 .cmp/eq 5, v0x555909a660c0_0, v0x555909a67130_0;
L_0x555909a74bf0 .functor MUXZ 1, L_0x555909a30480, L_0x7efe9e12c060, L_0x555909a74ab0, C4<>;
L_0x555909a74e20 .arith/sub 5, v0x555909a66cd0_0, v0x555909a66520_0;
L_0x555909a84f90 .concat [ 5 1 0 0], L_0x555909a74e20, L_0x7efe9e12c0f0;
L_0x555909a85130 .concat [ 6 26 0 0], L_0x555909a84f90, L_0x7efe9e12c138;
L_0x555909a85270 .arith/sub 32, L_0x7efe9e12c0a8, L_0x555909a85130;
L_0x555909a85420 .part L_0x555909a85270, 0, 6;
L_0x555909a85510 .part v0x555909a66cd0_0, 0, 4;
L_0x555909a85630 .part v0x555909a66520_0, 0, 4;
L_0x555909a85720 .cmp/eq 4, L_0x555909a85510, L_0x555909a85630;
L_0x555909a858f0 .part v0x555909a66cd0_0, 4, 1;
L_0x555909a85990 .part v0x555909a66520_0, 4, 1;
L_0x555909a85bc0 .functor MUXZ 1, L_0x7efe9e12c1c8, L_0x7efe9e12c180, L_0x555909a74ec0, C4<>;
L_0x555909a85d50 .concat [ 6 26 0 0], L_0x555909a85420, L_0x7efe9e12c210;
L_0x555909a85a30 .cmp/ge 32, L_0x7efe9e12c258, L_0x555909a85d50;
L_0x555909a86030 .functor MUXZ 1, L_0x555909a85f90, L_0x7efe9e12c2a0, L_0x555909a85a30, C4<>;
S_0x555909a523a0 .scope module, "SYNC_RR" "sync_reg" 5 40, 6 7 0, S_0x555909a51f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "din";
    .port_info 3 /OUTPUT 1 "dout";
P_0x555909a1d610 .param/l "RST_ST" 0 6 9, +C4<00000000000000000000000000000001>;
P_0x555909a1d650 .param/l "WIDTH" 0 6 8, +C4<00000000000000000000000000000001>;
v0x555909a527a0_0 .net "clk", 0 0, v0x555909a73810_0;  alias, 1 drivers
v0x555909a52880_0 .net "din", 0 0, v0x555909a73d90_0;  alias, 1 drivers
v0x555909a52960_0 .var "dout", 0 0;
v0x555909a52a50_0 .net "rst", 0 0, v0x555909a73d90_0;  alias, 1 drivers
v0x555909a52b20_0 .var "sync_r1", 0 0;
v0x555909a52c30_0 .var "sync_r2", 0 0;
E_0x555909938b10 .event posedge, v0x555909a52880_0, v0x555909a527a0_0;
S_0x555909a52d90 .scope module, "SYNC_WR" "sync_reg" 5 34, 6 7 0, S_0x555909a51f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "din";
    .port_info 3 /OUTPUT 1 "dout";
P_0x555909a525f0 .param/l "RST_ST" 0 6 9, +C4<00000000000000000000000000000001>;
P_0x555909a52630 .param/l "WIDTH" 0 6 8, +C4<00000000000000000000000000000001>;
v0x555909a53140_0 .net "clk", 0 0, v0x555909a73e30_0;  alias, 1 drivers
v0x555909a53220_0 .net "din", 0 0, v0x555909a73d90_0;  alias, 1 drivers
v0x555909a53330_0 .var "dout", 0 0;
v0x555909a533f0_0 .net "rst", 0 0, v0x555909a73d90_0;  alias, 1 drivers
v0x555909a53490_0 .var "sync_r1", 0 0;
v0x555909a535c0_0 .var "sync_r2", 0 0;
E_0x555909939b00 .event posedge, v0x555909a52880_0, v0x555909a53140_0;
S_0x555909a53720 .scope function.vec4.s5, "binary2gray" "binary2gray" 5 79, 5 79 0, S_0x555909a51f80;
 .timescale 0 0;
; Variable binary2gray is vec4 return value of scope S_0x555909a53720
v0x555909a539e0_0 .var/i "i", 31 0;
v0x555909a53ac0_0 .var "input_value", 4 0;
TD_async_fifo_prog_full_accuracy_tb.DUT_R0.binary2gray ;
    %load/vec4 v0x555909a53ac0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to binary2gray (store_vec4_to_lval)
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555909a539e0_0, 0, 32;
T_2.6 ;
    %load/vec4 v0x555909a539e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.7, 5;
    %load/vec4 v0x555909a53ac0_0;
    %load/vec4 v0x555909a539e0_0;
    %part/s 1;
    %load/vec4 v0x555909a53ac0_0;
    %load/vec4 v0x555909a539e0_0;
    %addi 1, 0, 32;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0x555909a539e0_0;
    %ret/vec4 0, 4, 1; Assign to binary2gray (store_vec4_to_lval)
    %load/vec4 v0x555909a539e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555909a539e0_0, 0, 32;
    %jmp T_2.6;
T_2.7 ;
    %end;
S_0x555909a53bb0 .scope function.vec4.s5, "gray2binary" "gray2binary" 5 89, 5 89 0, S_0x555909a51f80;
 .timescale 0 0;
; Variable gray2binary is vec4 return value of scope S_0x555909a53bb0
v0x555909a53e90_0 .var/i "i", 31 0;
v0x555909a53f70_0 .var "input_value", 4 0;
TD_async_fifo_prog_full_accuracy_tb.DUT_R0.gray2binary ;
    %load/vec4 v0x555909a53f70_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to gray2binary (store_vec4_to_lval)
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x555909a53e90_0, 0, 32;
T_3.8 ;
    %load/vec4 v0x555909a53e90_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_3.9, 5;
    %load/vec4 v0x555909a53f70_0;
    %load/vec4 v0x555909a53e90_0;
    %subi 1, 0, 32;
    %part/s 1;
    %retload/vec4 0; Load gray2binary (draw_signal_vec4)
    %load/vec4 v0x555909a53e90_0;
    %part/s 1;
    %xor;
    %load/vec4 v0x555909a53e90_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %ret/vec4 0, 4, 1; Assign to gray2binary (store_vec4_to_lval)
    %load/vec4 v0x555909a53e90_0;
    %subi 1, 0, 32;
    %store/vec4 v0x555909a53e90_0, 0, 32;
    %jmp T_3.8;
T_3.9 ;
    %end;
S_0x555909a67570 .scope module, "DUT_R4" "async_fifo_flags" 4 78, 5 12 0, S_0x5559099bbaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "wr_clk";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 8 "wr_data";
    .port_info 4 /OUTPUT 1 "full";
    .port_info 5 /OUTPUT 1 "prog_full";
    .port_info 6 /INPUT 1 "rd_clk";
    .port_info 7 /INPUT 1 "rd_en";
    .port_info 8 /OUTPUT 8 "rd_data";
    .port_info 9 /OUTPUT 1 "empty";
    .port_info 10 /OUTPUT 1 "has_data";
P_0x555909a67700 .param/l "ADDR_WIDTH" 0 5 14, +C4<00000000000000000000000000000100>;
P_0x555909a67740 .param/l "DATA_WIDTH" 0 5 13, +C4<00000000000000000000000000001000>;
P_0x555909a67780 .param/l "DEPTH" 1 5 45, +C4<00000000000000000000000000010000>;
P_0x555909a677c0 .param/str "RAM_TYPE" 1 5 46, "DISTRIBUTED";
P_0x555909a67800 .param/l "RESERVE" 0 5 15, +C4<00000000000000000000000000000100>;
L_0x555909a86b00 .functor NOT 1, v0x555909a6bf60_0, C4<0>, C4<0>, C4<0>;
L_0x555909a87320 .functor XOR 1, L_0x555909a877e0, L_0x555909a87910, C4<0>, C4<0>;
L_0x555909a86e90 .functor AND 1, L_0x555909a87610, L_0x555909a87320, C4<1>, C4<1>;
L_0x555909a88070 .functor OR 1, v0x555909a6b1d0_0, v0x555909a6cb30_0, C4<0>, C4<0>;
L_0x555909a883b0 .functor BUFZ 1, L_0x555909a87c50, C4<0>, C4<0>, C4<0>;
L_0x7efe9e12c2e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555909a69800_0 .net/2u *"_ivl_10", 0 0, L_0x7efe9e12c2e8;  1 drivers
v0x555909a69900_0 .net *"_ivl_14", 0 0, L_0x555909a86a10;  1 drivers
L_0x7efe9e12c330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555909a699c0_0 .net/2u *"_ivl_16", 0 0, L_0x7efe9e12c330;  1 drivers
v0x555909a69ab0_0 .net *"_ivl_18", 0 0, L_0x555909a86b00;  1 drivers
L_0x7efe9e12c378 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x555909a69b90_0 .net/2u *"_ivl_24", 31 0, L_0x7efe9e12c378;  1 drivers
L_0x7efe9e12c3c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555909a69cc0_0 .net/2u *"_ivl_26", 0 0, L_0x7efe9e12c3c0;  1 drivers
v0x555909a69da0_0 .net *"_ivl_28", 5 0, L_0x555909a86f50;  1 drivers
v0x555909a69e80_0 .net *"_ivl_30", 31 0, L_0x555909a870f0;  1 drivers
L_0x7efe9e12c408 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555909a69f60_0 .net *"_ivl_33", 25 0, L_0x7efe9e12c408;  1 drivers
v0x555909a6a040_0 .net *"_ivl_34", 31 0, L_0x555909a871e0;  1 drivers
v0x555909a6a120_0 .net *"_ivl_39", 3 0, L_0x555909a87480;  1 drivers
v0x555909a6a200_0 .net *"_ivl_41", 3 0, L_0x555909a87520;  1 drivers
v0x555909a6a2e0_0 .net *"_ivl_42", 0 0, L_0x555909a87610;  1 drivers
v0x555909a6a3a0_0 .net *"_ivl_45", 0 0, L_0x555909a877e0;  1 drivers
v0x555909a6a480_0 .net *"_ivl_47", 0 0, L_0x555909a87910;  1 drivers
v0x555909a6a560_0 .net *"_ivl_48", 0 0, L_0x555909a87320;  1 drivers
v0x555909a6a620_0 .net *"_ivl_51", 0 0, L_0x555909a86e90;  1 drivers
L_0x7efe9e12c450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555909a6a7f0_0 .net/2u *"_ivl_52", 0 0, L_0x7efe9e12c450;  1 drivers
L_0x7efe9e12c498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555909a6a8d0_0 .net/2u *"_ivl_54", 0 0, L_0x7efe9e12c498;  1 drivers
v0x555909a6a9b0_0 .net *"_ivl_58", 31 0, L_0x555909a87de0;  1 drivers
L_0x7efe9e12c4e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555909a6aa90_0 .net *"_ivl_61", 25 0, L_0x7efe9e12c4e0;  1 drivers
L_0x7efe9e12c528 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x555909a6ab70_0 .net/2u *"_ivl_62", 31 0, L_0x7efe9e12c528;  1 drivers
v0x555909a6ac50_0 .net *"_ivl_64", 0 0, L_0x555909a879b0;  1 drivers
L_0x7efe9e12c570 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555909a6ad10_0 .net/2u *"_ivl_66", 0 0, L_0x7efe9e12c570;  1 drivers
v0x555909a6adf0_0 .net *"_ivl_68", 0 0, L_0x555909a88070;  1 drivers
v0x555909a6aed0_0 .net *"_ivl_8", 0 0, L_0x555909a866f0;  1 drivers
v0x555909a6af90_0 .net "empty", 0 0, L_0x555909a86840;  alias, 1 drivers
v0x555909a6b050_0 .net "full", 0 0, L_0x555909a883b0;  alias, 1 drivers
v0x555909a6b110_0 .net "full_i", 0 0, L_0x555909a87c50;  1 drivers
v0x555909a6b1d0_0 .var "full_reg", 0 0;
v0x555909a6b290_0 .net "has_data", 0 0, L_0x555909a86bc0;  alias, 1 drivers
v0x555909a6b350_0 .net "occup", 4 0, L_0x555909a86df0;  1 drivers
v0x555909a6b430_0 .net "prog_full", 0 0, L_0x555909a88110;  alias, 1 drivers
v0x555909a6b700 .array "ram", 15 0, 7 0;
v0x555909a6b7e0_0 .net "rd_clk", 0 0, v0x555909a73810_0;  alias, 1 drivers
v0x555909a6b880_0 .var "rd_data", 7 0;
v0x555909a6b960_0 .net "rd_en", 0 0, v0x555909a73bf0_0;  1 drivers
v0x555909a6ba20_0 .var "rd_ptr", 4 0;
v0x555909a6bb00_0 .net "rd_ptr_dec", 4 0, L_0x555909a865c0;  1 drivers
v0x555909a6bbe0_0 .net "rd_ptr_gray", 4 0, L_0x555909a86480;  1 drivers
v0x555909a6bcc0_0 .var "rd_ptr_s1", 4 0;
v0x555909a6bda0_0 .var "rd_ptr_s2", 4 0;
v0x555909a6be80_0 .var "rd_ptr_sync", 4 0;
v0x555909a6bf60_0 .var "rd_rst", 0 0;
v0x555909a6c020_0 .var "rd_rst_cnt", 2 0;
v0x555909a6c100_0 .net "rst", 0 0, v0x555909a73d90_0;  alias, 1 drivers
v0x555909a6c1a0_0 .net "rst_sr", 0 0, v0x555909a68090_0;  1 drivers
v0x555909a6c240_0 .net "rst_sw", 0 0, v0x555909a689c0_0;  1 drivers
v0x555909a6c310_0 .net "space", 5 0, L_0x555909a87390;  1 drivers
v0x555909a6c3b0_0 .net "wr_clk", 0 0, v0x555909a73e30_0;  alias, 1 drivers
v0x555909a6c450_0 .net "wr_data", 7 0, v0x555909a73fa0_0;  1 drivers
v0x555909a6c530_0 .net "wr_en", 0 0, v0x555909a74210_0;  1 drivers
v0x555909a6c5f0_0 .var "wr_ptr", 4 0;
v0x555909a6c6d0_0 .net "wr_ptr_dec", 4 0, L_0x555909a86520;  1 drivers
v0x555909a6c7b0_0 .net "wr_ptr_gray", 4 0, L_0x555909a863e0;  1 drivers
v0x555909a6c890_0 .var "wr_ptr_s1", 4 0;
v0x555909a6c970_0 .var "wr_ptr_s2", 4 0;
v0x555909a6ca50_0 .var "wr_ptr_sync", 4 0;
v0x555909a6cb30_0 .var "wr_rst", 0 0;
v0x555909a6cbf0_0 .var "wr_rst_cnt", 2 0;
L_0x555909a863e0 .ufunc/vec4 TD_async_fifo_prog_full_accuracy_tb.DUT_R4.binary2gray, 5, v0x555909a6c5f0_0 (v0x555909a69260_0) S_0x555909a68ec0;
L_0x555909a86480 .ufunc/vec4 TD_async_fifo_prog_full_accuracy_tb.DUT_R4.binary2gray, 5, v0x555909a6ba20_0 (v0x555909a69260_0) S_0x555909a68ec0;
L_0x555909a86520 .ufunc/vec4 TD_async_fifo_prog_full_accuracy_tb.DUT_R4.gray2binary, 5, v0x555909a6c970_0 (v0x555909a69710_0) S_0x555909a69350;
L_0x555909a865c0 .ufunc/vec4 TD_async_fifo_prog_full_accuracy_tb.DUT_R4.gray2binary, 5, v0x555909a6bda0_0 (v0x555909a69710_0) S_0x555909a69350;
L_0x555909a866f0 .cmp/eq 5, v0x555909a6ba20_0, v0x555909a6ca50_0;
L_0x555909a86840 .functor MUXZ 1, v0x555909a6bf60_0, L_0x7efe9e12c2e8, L_0x555909a866f0, C4<>;
L_0x555909a86a10 .cmp/eq 5, v0x555909a6ba20_0, v0x555909a6ca50_0;
L_0x555909a86bc0 .functor MUXZ 1, L_0x555909a86b00, L_0x7efe9e12c330, L_0x555909a86a10, C4<>;
L_0x555909a86df0 .arith/sub 5, v0x555909a6c5f0_0, v0x555909a6be80_0;
L_0x555909a86f50 .concat [ 5 1 0 0], L_0x555909a86df0, L_0x7efe9e12c3c0;
L_0x555909a870f0 .concat [ 6 26 0 0], L_0x555909a86f50, L_0x7efe9e12c408;
L_0x555909a871e0 .arith/sub 32, L_0x7efe9e12c378, L_0x555909a870f0;
L_0x555909a87390 .part L_0x555909a871e0, 0, 6;
L_0x555909a87480 .part v0x555909a6c5f0_0, 0, 4;
L_0x555909a87520 .part v0x555909a6be80_0, 0, 4;
L_0x555909a87610 .cmp/eq 4, L_0x555909a87480, L_0x555909a87520;
L_0x555909a877e0 .part v0x555909a6c5f0_0, 4, 1;
L_0x555909a87910 .part v0x555909a6be80_0, 4, 1;
L_0x555909a87c50 .functor MUXZ 1, L_0x7efe9e12c498, L_0x7efe9e12c450, L_0x555909a86e90, C4<>;
L_0x555909a87de0 .concat [ 6 26 0 0], L_0x555909a87390, L_0x7efe9e12c4e0;
L_0x555909a879b0 .cmp/ge 32, L_0x7efe9e12c528, L_0x555909a87de0;
L_0x555909a88110 .functor MUXZ 1, L_0x555909a88070, L_0x7efe9e12c570, L_0x555909a879b0, C4<>;
S_0x555909a67b50 .scope module, "SYNC_RR" "sync_reg" 5 40, 6 7 0, S_0x555909a67570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "din";
    .port_info 3 /OUTPUT 1 "dout";
P_0x555909a678a0 .param/l "RST_ST" 0 6 9, +C4<00000000000000000000000000000001>;
P_0x555909a678e0 .param/l "WIDTH" 0 6 8, +C4<00000000000000000000000000000001>;
v0x555909a67ec0_0 .net "clk", 0 0, v0x555909a73810_0;  alias, 1 drivers
v0x555909a67fd0_0 .net "din", 0 0, v0x555909a73d90_0;  alias, 1 drivers
v0x555909a68090_0 .var "dout", 0 0;
v0x555909a68150_0 .net "rst", 0 0, v0x555909a73d90_0;  alias, 1 drivers
v0x555909a681f0_0 .var "sync_r1", 0 0;
v0x555909a68320_0 .var "sync_r2", 0 0;
S_0x555909a68480 .scope module, "SYNC_WR" "sync_reg" 5 34, 6 7 0, S_0x555909a67570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "din";
    .port_info 3 /OUTPUT 1 "dout";
P_0x555909a67d50 .param/l "RST_ST" 0 6 9, +C4<00000000000000000000000000000001>;
P_0x555909a67d90 .param/l "WIDTH" 0 6 8, +C4<00000000000000000000000000000001>;
v0x555909a68810_0 .net "clk", 0 0, v0x555909a73e30_0;  alias, 1 drivers
v0x555909a68900_0 .net "din", 0 0, v0x555909a73d90_0;  alias, 1 drivers
v0x555909a689c0_0 .var "dout", 0 0;
v0x555909a68a80_0 .net "rst", 0 0, v0x555909a73d90_0;  alias, 1 drivers
v0x555909a68c30_0 .var "sync_r1", 0 0;
v0x555909a68d60_0 .var "sync_r2", 0 0;
S_0x555909a68ec0 .scope function.vec4.s5, "binary2gray" "binary2gray" 5 79, 5 79 0, S_0x555909a67570;
 .timescale 0 0;
; Variable binary2gray is vec4 return value of scope S_0x555909a68ec0
v0x555909a69180_0 .var/i "i", 31 0;
v0x555909a69260_0 .var "input_value", 4 0;
TD_async_fifo_prog_full_accuracy_tb.DUT_R4.binary2gray ;
    %load/vec4 v0x555909a69260_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to binary2gray (store_vec4_to_lval)
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555909a69180_0, 0, 32;
T_4.10 ;
    %load/vec4 v0x555909a69180_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_4.11, 5;
    %load/vec4 v0x555909a69260_0;
    %load/vec4 v0x555909a69180_0;
    %part/s 1;
    %load/vec4 v0x555909a69260_0;
    %load/vec4 v0x555909a69180_0;
    %addi 1, 0, 32;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0x555909a69180_0;
    %ret/vec4 0, 4, 1; Assign to binary2gray (store_vec4_to_lval)
    %load/vec4 v0x555909a69180_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555909a69180_0, 0, 32;
    %jmp T_4.10;
T_4.11 ;
    %end;
S_0x555909a69350 .scope function.vec4.s5, "gray2binary" "gray2binary" 5 89, 5 89 0, S_0x555909a67570;
 .timescale 0 0;
; Variable gray2binary is vec4 return value of scope S_0x555909a69350
v0x555909a69630_0 .var/i "i", 31 0;
v0x555909a69710_0 .var "input_value", 4 0;
TD_async_fifo_prog_full_accuracy_tb.DUT_R4.gray2binary ;
    %load/vec4 v0x555909a69710_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to gray2binary (store_vec4_to_lval)
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x555909a69630_0, 0, 32;
T_5.12 ;
    %load/vec4 v0x555909a69630_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_5.13, 5;
    %load/vec4 v0x555909a69710_0;
    %load/vec4 v0x555909a69630_0;
    %subi 1, 0, 32;
    %part/s 1;
    %retload/vec4 0; Load gray2binary (draw_signal_vec4)
    %load/vec4 v0x555909a69630_0;
    %part/s 1;
    %xor;
    %load/vec4 v0x555909a69630_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %ret/vec4 0, 4, 1; Assign to gray2binary (store_vec4_to_lval)
    %load/vec4 v0x555909a69630_0;
    %subi 1, 0, 32;
    %store/vec4 v0x555909a69630_0, 0, 32;
    %jmp T_5.12;
T_5.13 ;
    %end;
S_0x555909a6ce90 .scope module, "DUT_R8" "async_fifo_flags" 4 97, 5 12 0, S_0x5559099bbaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "wr_clk";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 8 "wr_data";
    .port_info 4 /OUTPUT 1 "full";
    .port_info 5 /OUTPUT 1 "prog_full";
    .port_info 6 /INPUT 1 "rd_clk";
    .port_info 7 /INPUT 1 "rd_en";
    .port_info 8 /OUTPUT 8 "rd_data";
    .port_info 9 /OUTPUT 1 "empty";
    .port_info 10 /OUTPUT 1 "has_data";
P_0x555909a6d020 .param/l "ADDR_WIDTH" 0 5 14, +C4<00000000000000000000000000000100>;
P_0x555909a6d060 .param/l "DATA_WIDTH" 0 5 13, +C4<00000000000000000000000000001000>;
P_0x555909a6d0a0 .param/l "DEPTH" 1 5 45, +C4<00000000000000000000000000010000>;
P_0x555909a6d0e0 .param/str "RAM_TYPE" 1 5 46, "DISTRIBUTED";
P_0x555909a6d120 .param/l "RESERVE" 0 5 15, +C4<00000000000000000000000000001000>;
L_0x555909a88bb0 .functor NOT 1, v0x555909a716e0_0, C4<0>, C4<0>, C4<0>;
L_0x555909a893d0 .functor XOR 1, L_0x555909a89890, L_0x555909a89930, C4<0>, C4<0>;
L_0x555909a88f40 .functor AND 1, L_0x555909a896c0, L_0x555909a893d0, C4<1>, C4<1>;
L_0x555909a89f80 .functor OR 1, v0x555909a70950_0, v0x555909a722b0_0, C4<0>, C4<0>;
L_0x555909a8a2c0 .functor BUFZ 1, L_0x555909a89b60, C4<0>, C4<0>, C4<0>;
L_0x7efe9e12c5b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555909a6eef0_0 .net/2u *"_ivl_10", 0 0, L_0x7efe9e12c5b8;  1 drivers
v0x555909a6eff0_0 .net *"_ivl_14", 0 0, L_0x555909a88ac0;  1 drivers
L_0x7efe9e12c600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555909a6f0b0_0 .net/2u *"_ivl_16", 0 0, L_0x7efe9e12c600;  1 drivers
v0x555909a6f1a0_0 .net *"_ivl_18", 0 0, L_0x555909a88bb0;  1 drivers
L_0x7efe9e12c648 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x555909a6f280_0 .net/2u *"_ivl_24", 31 0, L_0x7efe9e12c648;  1 drivers
L_0x7efe9e12c690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555909a6f3b0_0 .net/2u *"_ivl_26", 0 0, L_0x7efe9e12c690;  1 drivers
v0x555909a6f490_0 .net *"_ivl_28", 5 0, L_0x555909a89000;  1 drivers
v0x555909a6f570_0 .net *"_ivl_30", 31 0, L_0x555909a891a0;  1 drivers
L_0x7efe9e12c6d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555909a6f650_0 .net *"_ivl_33", 25 0, L_0x7efe9e12c6d8;  1 drivers
v0x555909a6f7c0_0 .net *"_ivl_34", 31 0, L_0x555909a89290;  1 drivers
v0x555909a6f8a0_0 .net *"_ivl_39", 3 0, L_0x555909a89530;  1 drivers
v0x555909a6f980_0 .net *"_ivl_41", 3 0, L_0x555909a895d0;  1 drivers
v0x555909a6fa60_0 .net *"_ivl_42", 0 0, L_0x555909a896c0;  1 drivers
v0x555909a6fb20_0 .net *"_ivl_45", 0 0, L_0x555909a89890;  1 drivers
v0x555909a6fc00_0 .net *"_ivl_47", 0 0, L_0x555909a89930;  1 drivers
v0x555909a6fce0_0 .net *"_ivl_48", 0 0, L_0x555909a893d0;  1 drivers
v0x555909a6fda0_0 .net *"_ivl_51", 0 0, L_0x555909a88f40;  1 drivers
L_0x7efe9e12c720 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555909a6ff70_0 .net/2u *"_ivl_52", 0 0, L_0x7efe9e12c720;  1 drivers
L_0x7efe9e12c768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555909a70050_0 .net/2u *"_ivl_54", 0 0, L_0x7efe9e12c768;  1 drivers
v0x555909a70130_0 .net *"_ivl_58", 31 0, L_0x555909a89cf0;  1 drivers
L_0x7efe9e12c7b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555909a70210_0 .net *"_ivl_61", 25 0, L_0x7efe9e12c7b0;  1 drivers
L_0x7efe9e12c7f8 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x555909a702f0_0 .net/2u *"_ivl_62", 31 0, L_0x7efe9e12c7f8;  1 drivers
v0x555909a703d0_0 .net *"_ivl_64", 0 0, L_0x555909a899d0;  1 drivers
L_0x7efe9e12c840 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555909a70490_0 .net/2u *"_ivl_66", 0 0, L_0x7efe9e12c840;  1 drivers
v0x555909a70570_0 .net *"_ivl_68", 0 0, L_0x555909a89f80;  1 drivers
v0x555909a70650_0 .net *"_ivl_8", 0 0, L_0x555909a887a0;  1 drivers
v0x555909a70710_0 .net "empty", 0 0, L_0x555909a888f0;  alias, 1 drivers
v0x555909a707d0_0 .net "full", 0 0, L_0x555909a8a2c0;  alias, 1 drivers
v0x555909a70890_0 .net "full_i", 0 0, L_0x555909a89b60;  1 drivers
v0x555909a70950_0 .var "full_reg", 0 0;
v0x555909a70a10_0 .net "has_data", 0 0, L_0x555909a88c70;  alias, 1 drivers
v0x555909a70ad0_0 .net "occup", 4 0, L_0x555909a88ea0;  1 drivers
v0x555909a70bb0_0 .net "prog_full", 0 0, L_0x555909a8a020;  alias, 1 drivers
v0x555909a70e80 .array "ram", 15 0, 7 0;
v0x555909a70f60_0 .net "rd_clk", 0 0, v0x555909a73810_0;  alias, 1 drivers
v0x555909a71000_0 .var "rd_data", 7 0;
v0x555909a710e0_0 .net "rd_en", 0 0, v0x555909a73cc0_0;  1 drivers
v0x555909a711a0_0 .var "rd_ptr", 4 0;
v0x555909a71280_0 .net "rd_ptr_dec", 4 0, L_0x555909a886a0;  1 drivers
v0x555909a71360_0 .net "rd_ptr_gray", 4 0, L_0x555909a88560;  1 drivers
v0x555909a71440_0 .var "rd_ptr_s1", 4 0;
v0x555909a71520_0 .var "rd_ptr_s2", 4 0;
v0x555909a71600_0 .var "rd_ptr_sync", 4 0;
v0x555909a716e0_0 .var "rd_rst", 0 0;
v0x555909a717a0_0 .var "rd_rst_cnt", 2 0;
v0x555909a71880_0 .net "rst", 0 0, v0x555909a73d90_0;  alias, 1 drivers
v0x555909a71920_0 .net "rst_sr", 0 0, v0x555909a6d890_0;  1 drivers
v0x555909a719c0_0 .net "rst_sw", 0 0, v0x555909a6e1e0_0;  1 drivers
v0x555909a71a90_0 .net "space", 5 0, L_0x555909a89440;  1 drivers
v0x555909a71b30_0 .net "wr_clk", 0 0, v0x555909a73e30_0;  alias, 1 drivers
v0x555909a71bd0_0 .net "wr_data", 7 0, v0x555909a74070_0;  1 drivers
v0x555909a71cb0_0 .net "wr_en", 0 0, v0x555909a742e0_0;  1 drivers
v0x555909a71d70_0 .var "wr_ptr", 4 0;
v0x555909a71e50_0 .net "wr_ptr_dec", 4 0, L_0x555909a88600;  1 drivers
v0x555909a71f30_0 .net "wr_ptr_gray", 4 0, L_0x555909a884c0;  1 drivers
v0x555909a72010_0 .var "wr_ptr_s1", 4 0;
v0x555909a720f0_0 .var "wr_ptr_s2", 4 0;
v0x555909a721d0_0 .var "wr_ptr_sync", 4 0;
v0x555909a722b0_0 .var "wr_rst", 0 0;
v0x555909a72370_0 .var "wr_rst_cnt", 2 0;
L_0x555909a884c0 .ufunc/vec4 TD_async_fifo_prog_full_accuracy_tb.DUT_R8.binary2gray, 5, v0x555909a71d70_0 (v0x555909a6e950_0) S_0x555909a6e5b0;
L_0x555909a88560 .ufunc/vec4 TD_async_fifo_prog_full_accuracy_tb.DUT_R8.binary2gray, 5, v0x555909a711a0_0 (v0x555909a6e950_0) S_0x555909a6e5b0;
L_0x555909a88600 .ufunc/vec4 TD_async_fifo_prog_full_accuracy_tb.DUT_R8.gray2binary, 5, v0x555909a720f0_0 (v0x555909a6ee00_0) S_0x555909a6ea40;
L_0x555909a886a0 .ufunc/vec4 TD_async_fifo_prog_full_accuracy_tb.DUT_R8.gray2binary, 5, v0x555909a71520_0 (v0x555909a6ee00_0) S_0x555909a6ea40;
L_0x555909a887a0 .cmp/eq 5, v0x555909a711a0_0, v0x555909a721d0_0;
L_0x555909a888f0 .functor MUXZ 1, v0x555909a716e0_0, L_0x7efe9e12c5b8, L_0x555909a887a0, C4<>;
L_0x555909a88ac0 .cmp/eq 5, v0x555909a711a0_0, v0x555909a721d0_0;
L_0x555909a88c70 .functor MUXZ 1, L_0x555909a88bb0, L_0x7efe9e12c600, L_0x555909a88ac0, C4<>;
L_0x555909a88ea0 .arith/sub 5, v0x555909a71d70_0, v0x555909a71600_0;
L_0x555909a89000 .concat [ 5 1 0 0], L_0x555909a88ea0, L_0x7efe9e12c690;
L_0x555909a891a0 .concat [ 6 26 0 0], L_0x555909a89000, L_0x7efe9e12c6d8;
L_0x555909a89290 .arith/sub 32, L_0x7efe9e12c648, L_0x555909a891a0;
L_0x555909a89440 .part L_0x555909a89290, 0, 6;
L_0x555909a89530 .part v0x555909a71d70_0, 0, 4;
L_0x555909a895d0 .part v0x555909a71600_0, 0, 4;
L_0x555909a896c0 .cmp/eq 4, L_0x555909a89530, L_0x555909a895d0;
L_0x555909a89890 .part v0x555909a71d70_0, 4, 1;
L_0x555909a89930 .part v0x555909a71600_0, 4, 1;
L_0x555909a89b60 .functor MUXZ 1, L_0x7efe9e12c768, L_0x7efe9e12c720, L_0x555909a88f40, C4<>;
L_0x555909a89cf0 .concat [ 6 26 0 0], L_0x555909a89440, L_0x7efe9e12c7b0;
L_0x555909a899d0 .cmp/ge 32, L_0x7efe9e12c7f8, L_0x555909a89cf0;
L_0x555909a8a020 .functor MUXZ 1, L_0x555909a89f80, L_0x7efe9e12c840, L_0x555909a899d0, C4<>;
S_0x555909a6d3e0 .scope module, "SYNC_RR" "sync_reg" 5 40, 6 7 0, S_0x555909a6ce90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "din";
    .port_info 3 /OUTPUT 1 "dout";
P_0x555909a52fe0 .param/l "RST_ST" 0 6 9, +C4<00000000000000000000000000000001>;
P_0x555909a53020 .param/l "WIDTH" 0 6 8, +C4<00000000000000000000000000000001>;
v0x555909a6d710_0 .net "clk", 0 0, v0x555909a73810_0;  alias, 1 drivers
v0x555909a6d7d0_0 .net "din", 0 0, v0x555909a73d90_0;  alias, 1 drivers
v0x555909a6d890_0 .var "dout", 0 0;
v0x555909a6d980_0 .net "rst", 0 0, v0x555909a73d90_0;  alias, 1 drivers
v0x555909a6da20_0 .var "sync_r1", 0 0;
v0x555909a6db00_0 .var "sync_r2", 0 0;
S_0x555909a6dc60 .scope module, "SYNC_WR" "sync_reg" 5 34, 6 7 0, S_0x555909a6ce90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "din";
    .port_info 3 /OUTPUT 1 "dout";
P_0x555909a6de60 .param/l "RST_ST" 0 6 9, +C4<00000000000000000000000000000001>;
P_0x555909a6dea0 .param/l "WIDTH" 0 6 8, +C4<00000000000000000000000000000001>;
v0x555909a6e080_0 .net "clk", 0 0, v0x555909a73e30_0;  alias, 1 drivers
v0x555909a6e120_0 .net "din", 0 0, v0x555909a73d90_0;  alias, 1 drivers
v0x555909a6e1e0_0 .var "dout", 0 0;
v0x555909a6e2d0_0 .net "rst", 0 0, v0x555909a73d90_0;  alias, 1 drivers
v0x555909a6e370_0 .var "sync_r1", 0 0;
v0x555909a6e450_0 .var "sync_r2", 0 0;
S_0x555909a6e5b0 .scope function.vec4.s5, "binary2gray" "binary2gray" 5 79, 5 79 0, S_0x555909a6ce90;
 .timescale 0 0;
; Variable binary2gray is vec4 return value of scope S_0x555909a6e5b0
v0x555909a6e870_0 .var/i "i", 31 0;
v0x555909a6e950_0 .var "input_value", 4 0;
TD_async_fifo_prog_full_accuracy_tb.DUT_R8.binary2gray ;
    %load/vec4 v0x555909a6e950_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to binary2gray (store_vec4_to_lval)
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555909a6e870_0, 0, 32;
T_6.14 ;
    %load/vec4 v0x555909a6e870_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_6.15, 5;
    %load/vec4 v0x555909a6e950_0;
    %load/vec4 v0x555909a6e870_0;
    %part/s 1;
    %load/vec4 v0x555909a6e950_0;
    %load/vec4 v0x555909a6e870_0;
    %addi 1, 0, 32;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0x555909a6e870_0;
    %ret/vec4 0, 4, 1; Assign to binary2gray (store_vec4_to_lval)
    %load/vec4 v0x555909a6e870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555909a6e870_0, 0, 32;
    %jmp T_6.14;
T_6.15 ;
    %end;
S_0x555909a6ea40 .scope function.vec4.s5, "gray2binary" "gray2binary" 5 89, 5 89 0, S_0x555909a6ce90;
 .timescale 0 0;
; Variable gray2binary is vec4 return value of scope S_0x555909a6ea40
v0x555909a6ed20_0 .var/i "i", 31 0;
v0x555909a6ee00_0 .var "input_value", 4 0;
TD_async_fifo_prog_full_accuracy_tb.DUT_R8.gray2binary ;
    %load/vec4 v0x555909a6ee00_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to gray2binary (store_vec4_to_lval)
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x555909a6ed20_0, 0, 32;
T_7.16 ;
    %load/vec4 v0x555909a6ed20_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_7.17, 5;
    %load/vec4 v0x555909a6ee00_0;
    %load/vec4 v0x555909a6ed20_0;
    %subi 1, 0, 32;
    %part/s 1;
    %retload/vec4 0; Load gray2binary (draw_signal_vec4)
    %load/vec4 v0x555909a6ed20_0;
    %part/s 1;
    %xor;
    %load/vec4 v0x555909a6ed20_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %ret/vec4 0, 4, 1; Assign to gray2binary (store_vec4_to_lval)
    %load/vec4 v0x555909a6ed20_0;
    %subi 1, 0, 32;
    %store/vec4 v0x555909a6ed20_0, 0, 32;
    %jmp T_7.16;
T_7.17 ;
    %end;
S_0x555909a72610 .scope begin, "__vunit_watchdog_block" "__vunit_watchdog_block" 4 366, 4 366 0, S_0x5559099bbaa0;
 .timescale -12 -12;
S_0x555909a727a0 .scope begin, "completion_thread" "completion_thread" 4 381, 4 381 0, S_0x555909a72610;
 .timescale -12 -12;
E_0x55590993b6d0 .event anyedge, v0x555909a2f470_0;
S_0x555909a72990 .scope begin, "timeout_thread" "timeout_thread" 4 368, 4 368 0, S_0x555909a72610;
 .timescale -12 -12;
S_0x555909a72b90 .scope autotask, "wait_reset_complete" "wait_reset_complete" 4 118, 4 118 0, S_0x5559099bbaa0;
 .timescale -12 -12;
TD_async_fifo_prog_full_accuracy_tb.wait_reset_complete ;
T_8.18 ;
    %load/vec4 v0x555909a67210_0;
    %flag_set/vec4 8;
    %jmp/1 T_8.20, 8;
    %load/vec4 v0x555909a66600_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_8.20;
    %jmp/0xz T_8.19, 8;
    %wait E_0x5559099375d0;
    %jmp T_8.18;
T_8.19 ;
    %pushi/vec4 5, 0, 32;
T_8.21 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.22, 5;
    %jmp/1 T_8.22, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5559099375d0;
    %jmp T_8.21;
T_8.22 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5559099c55a0;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5559099f97b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555909a2f060_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555909a2f470_0, 0, 32;
    %pushi/str "";
    %store/str v0x555909a2ece0_0;
    %end;
    .thread T_9, $init;
    .scope S_0x555909a52d90;
T_10 ;
    %wait E_0x555909939b00;
    %load/vec4 v0x555909a533f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555909a53490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555909a535c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555909a53330_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x555909a53220_0;
    %assign/vec4 v0x555909a53490_0, 0;
    %load/vec4 v0x555909a53490_0;
    %assign/vec4 v0x555909a535c0_0, 0;
    %load/vec4 v0x555909a535c0_0;
    %assign/vec4 v0x555909a53330_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x555909a523a0;
T_11 ;
    %wait E_0x555909938b10;
    %load/vec4 v0x555909a52a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555909a52b20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555909a52c30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555909a52960_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x555909a52880_0;
    %assign/vec4 v0x555909a52b20_0, 0;
    %load/vec4 v0x555909a52b20_0;
    %assign/vec4 v0x555909a52c30_0, 0;
    %load/vec4 v0x555909a52c30_0;
    %assign/vec4 v0x555909a52960_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x555909a51f80;
T_12 ;
    %wait E_0x5559099390a0;
    %load/vec4 v0x555909a66600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555909a66f70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555909a67050_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555909a67130_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x555909a66e90_0;
    %assign/vec4 v0x555909a66f70_0, 0;
    %load/vec4 v0x555909a66f70_0;
    %assign/vec4 v0x555909a67050_0, 0;
    %load/vec4 v0x555909a66db0_0;
    %assign/vec4 v0x555909a67130_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x555909a51f80;
T_13 ;
    %wait E_0x5559099375d0;
    %load/vec4 v0x555909a67210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555909a66360_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555909a66440_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555909a66520_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x555909a66280_0;
    %assign/vec4 v0x555909a66360_0, 0;
    %load/vec4 v0x555909a66360_0;
    %assign/vec4 v0x555909a66440_0, 0;
    %load/vec4 v0x555909a661a0_0;
    %assign/vec4 v0x555909a66520_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x555909a51f80;
T_14 ;
    %wait E_0x5559099375d0;
    %load/vec4 v0x555909a67210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555909a55920_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555909a55920_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x555909a51f80;
T_15 ;
    %wait E_0x5559099375d0;
    %load/vec4 v0x555909a66910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x555909a672d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555909a67210_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x555909a672d0_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x555909a672d0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x555909a672d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555909a67210_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555909a67210_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x555909a51f80;
T_16 ;
    %wait E_0x5559099375d0;
    %load/vec4 v0x555909a67210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555909a66cd0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x555909a66c10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.4, 9;
    %load/vec4 v0x555909a55860_0;
    %nor/r;
    %and;
T_16.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x555909a66cd0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x555909a66cd0_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x555909a51f80;
T_17 ;
    %wait E_0x5559099375d0;
    %load/vec4 v0x555909a66c10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.2, 9;
    %load/vec4 v0x555909a55860_0;
    %nor/r;
    %and;
T_17.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x555909a66b50_0;
    %load/vec4 v0x555909a66cd0_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555909a55c40, 0, 4;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x555909a51f80;
T_18 ;
    %wait E_0x5559099390a0;
    %load/vec4 v0x555909a66840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x555909a666c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555909a66600_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x555909a666c0_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x555909a666c0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x555909a666c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555909a66600_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555909a66600_0, 0;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x555909a51f80;
T_19 ;
    %wait E_0x5559099390a0;
    %load/vec4 v0x555909a66600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555909a660c0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x555909a66000_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.4, 9;
    %load/vec4 v0x555909a556e0_0;
    %nor/r;
    %and;
T_19.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x555909a660c0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x555909a660c0_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x555909a51f80;
T_20 ;
    %wait E_0x5559099390a0;
    %load/vec4 v0x555909a66000_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.2, 9;
    %load/vec4 v0x555909a556e0_0;
    %nor/r;
    %and;
T_20.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x555909a660c0_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x555909a55c40, 4;
    %assign/vec4 v0x555909a65f40_0, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x555909a68480;
T_21 ;
    %wait E_0x555909939b00;
    %load/vec4 v0x555909a68a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555909a68c30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555909a68d60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555909a689c0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x555909a68900_0;
    %assign/vec4 v0x555909a68c30_0, 0;
    %load/vec4 v0x555909a68c30_0;
    %assign/vec4 v0x555909a68d60_0, 0;
    %load/vec4 v0x555909a68d60_0;
    %assign/vec4 v0x555909a689c0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x555909a67b50;
T_22 ;
    %wait E_0x555909938b10;
    %load/vec4 v0x555909a68150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555909a681f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555909a68320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555909a68090_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x555909a67fd0_0;
    %assign/vec4 v0x555909a681f0_0, 0;
    %load/vec4 v0x555909a681f0_0;
    %assign/vec4 v0x555909a68320_0, 0;
    %load/vec4 v0x555909a68320_0;
    %assign/vec4 v0x555909a68090_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x555909a67570;
T_23 ;
    %wait E_0x5559099390a0;
    %load/vec4 v0x555909a6bf60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555909a6c890_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555909a6c970_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555909a6ca50_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x555909a6c7b0_0;
    %assign/vec4 v0x555909a6c890_0, 0;
    %load/vec4 v0x555909a6c890_0;
    %assign/vec4 v0x555909a6c970_0, 0;
    %load/vec4 v0x555909a6c6d0_0;
    %assign/vec4 v0x555909a6ca50_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x555909a67570;
T_24 ;
    %wait E_0x5559099375d0;
    %load/vec4 v0x555909a6cb30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555909a6bcc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555909a6bda0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555909a6be80_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x555909a6bbe0_0;
    %assign/vec4 v0x555909a6bcc0_0, 0;
    %load/vec4 v0x555909a6bcc0_0;
    %assign/vec4 v0x555909a6bda0_0, 0;
    %load/vec4 v0x555909a6bb00_0;
    %assign/vec4 v0x555909a6be80_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x555909a67570;
T_25 ;
    %wait E_0x5559099375d0;
    %load/vec4 v0x555909a6cb30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555909a6b1d0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555909a6b1d0_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x555909a67570;
T_26 ;
    %wait E_0x5559099375d0;
    %load/vec4 v0x555909a6c240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x555909a6cbf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555909a6cb30_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x555909a6cbf0_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x555909a6cbf0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x555909a6cbf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555909a6cb30_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555909a6cb30_0, 0;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x555909a67570;
T_27 ;
    %wait E_0x5559099375d0;
    %load/vec4 v0x555909a6cb30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555909a6c5f0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x555909a6c530_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.4, 9;
    %load/vec4 v0x555909a6b110_0;
    %nor/r;
    %and;
T_27.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x555909a6c5f0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x555909a6c5f0_0, 0;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x555909a67570;
T_28 ;
    %wait E_0x5559099375d0;
    %load/vec4 v0x555909a6c530_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_28.2, 9;
    %load/vec4 v0x555909a6b110_0;
    %nor/r;
    %and;
T_28.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x555909a6c450_0;
    %load/vec4 v0x555909a6c5f0_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555909a6b700, 0, 4;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x555909a67570;
T_29 ;
    %wait E_0x5559099390a0;
    %load/vec4 v0x555909a6c1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x555909a6c020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555909a6bf60_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x555909a6c020_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x555909a6c020_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x555909a6c020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555909a6bf60_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555909a6bf60_0, 0;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x555909a67570;
T_30 ;
    %wait E_0x5559099390a0;
    %load/vec4 v0x555909a6bf60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555909a6ba20_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x555909a6b960_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_30.4, 9;
    %load/vec4 v0x555909a6af90_0;
    %nor/r;
    %and;
T_30.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0x555909a6ba20_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x555909a6ba20_0, 0;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x555909a67570;
T_31 ;
    %wait E_0x5559099390a0;
    %load/vec4 v0x555909a6b960_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_31.2, 9;
    %load/vec4 v0x555909a6af90_0;
    %nor/r;
    %and;
T_31.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x555909a6ba20_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x555909a6b700, 4;
    %assign/vec4 v0x555909a6b880_0, 0;
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x555909a6dc60;
T_32 ;
    %wait E_0x555909939b00;
    %load/vec4 v0x555909a6e2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555909a6e370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555909a6e450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555909a6e1e0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x555909a6e120_0;
    %assign/vec4 v0x555909a6e370_0, 0;
    %load/vec4 v0x555909a6e370_0;
    %assign/vec4 v0x555909a6e450_0, 0;
    %load/vec4 v0x555909a6e450_0;
    %assign/vec4 v0x555909a6e1e0_0, 0;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x555909a6d3e0;
T_33 ;
    %wait E_0x555909938b10;
    %load/vec4 v0x555909a6d980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555909a6da20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555909a6db00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555909a6d890_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x555909a6d7d0_0;
    %assign/vec4 v0x555909a6da20_0, 0;
    %load/vec4 v0x555909a6da20_0;
    %assign/vec4 v0x555909a6db00_0, 0;
    %load/vec4 v0x555909a6db00_0;
    %assign/vec4 v0x555909a6d890_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x555909a6ce90;
T_34 ;
    %wait E_0x5559099390a0;
    %load/vec4 v0x555909a716e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555909a72010_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555909a720f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555909a721d0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x555909a71f30_0;
    %assign/vec4 v0x555909a72010_0, 0;
    %load/vec4 v0x555909a72010_0;
    %assign/vec4 v0x555909a720f0_0, 0;
    %load/vec4 v0x555909a71e50_0;
    %assign/vec4 v0x555909a721d0_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x555909a6ce90;
T_35 ;
    %wait E_0x5559099375d0;
    %load/vec4 v0x555909a722b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555909a71440_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555909a71520_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555909a71600_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x555909a71360_0;
    %assign/vec4 v0x555909a71440_0, 0;
    %load/vec4 v0x555909a71440_0;
    %assign/vec4 v0x555909a71520_0, 0;
    %load/vec4 v0x555909a71280_0;
    %assign/vec4 v0x555909a71600_0, 0;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x555909a6ce90;
T_36 ;
    %wait E_0x5559099375d0;
    %load/vec4 v0x555909a722b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555909a70950_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555909a70950_0, 0;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x555909a6ce90;
T_37 ;
    %wait E_0x5559099375d0;
    %load/vec4 v0x555909a719c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x555909a72370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555909a722b0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x555909a72370_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x555909a72370_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x555909a72370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555909a722b0_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555909a722b0_0, 0;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x555909a6ce90;
T_38 ;
    %wait E_0x5559099375d0;
    %load/vec4 v0x555909a722b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555909a71d70_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x555909a71cb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_38.4, 9;
    %load/vec4 v0x555909a70890_0;
    %nor/r;
    %and;
T_38.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0x555909a71d70_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x555909a71d70_0, 0;
T_38.2 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x555909a6ce90;
T_39 ;
    %wait E_0x5559099375d0;
    %load/vec4 v0x555909a71cb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_39.2, 9;
    %load/vec4 v0x555909a70890_0;
    %nor/r;
    %and;
T_39.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0x555909a71bd0_0;
    %load/vec4 v0x555909a71d70_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555909a70e80, 0, 4;
T_39.0 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x555909a6ce90;
T_40 ;
    %wait E_0x5559099390a0;
    %load/vec4 v0x555909a71920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x555909a717a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555909a716e0_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x555909a717a0_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v0x555909a717a0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x555909a717a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555909a716e0_0, 0;
    %jmp T_40.3;
T_40.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555909a716e0_0, 0;
T_40.3 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x555909a6ce90;
T_41 ;
    %wait E_0x5559099390a0;
    %load/vec4 v0x555909a716e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555909a711a0_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x555909a710e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_41.4, 9;
    %load/vec4 v0x555909a70710_0;
    %nor/r;
    %and;
T_41.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x555909a711a0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x555909a711a0_0, 0;
T_41.2 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x555909a6ce90;
T_42 ;
    %wait E_0x5559099390a0;
    %load/vec4 v0x555909a710e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_42.2, 9;
    %load/vec4 v0x555909a70710_0;
    %nor/r;
    %and;
T_42.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0x555909a711a0_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x555909a70e80, 4;
    %assign/vec4 v0x555909a71000_0, 0;
T_42.0 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x5559099bbaa0;
T_43 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555909a73e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555909a73810_0, 0, 1;
    %end;
    .thread T_43, $init;
    .scope S_0x5559099bbaa0;
T_44 ;
    %delay 10000, 0;
    %load/vec4 v0x555909a73e30_0;
    %nor/r;
    %assign/vec4 v0x555909a73e30_0, 0;
    %jmp T_44;
    .thread T_44;
    .scope S_0x5559099bbaa0;
T_45 ;
    %delay 10000, 0;
    %load/vec4 v0x555909a73810_0;
    %nor/r;
    %assign/vec4 v0x555909a73810_0, 0;
    %jmp T_45;
    .thread T_45;
    .scope S_0x5559099bbaa0;
T_46 ;
    %vpi_call/w 4 113 "$dumpfile", "test_case_1.vcd" {0 0 0};
    %vpi_call/w 4 114 "$dumpvars" {0 0 0};
    %end;
    .thread T_46;
    .scope S_0x5559099c50d0;
T_47 ;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x555909a50f50_0, 0, 32;
    %end;
    .thread T_47, $init;
    .scope S_0x555909a51050;
T_48 ;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x555909a51530_0, 0, 32;
    %end;
    .thread T_48, $init;
    .scope S_0x555909a51630;
T_49 ;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x555909a51e80_0, 0, 32;
    %end;
    .thread T_49, $init;
    .scope S_0x5559099bbaa0;
T_50 ;
    %pushi/str "Reserve-0-Same-As-Full";
    %store/str v0x555909a2ece0_0;
    %vpi_call/w 4 130 "$display", "\000" {0 0 0};
    %vpi_call/w 4 131 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 132 "$display", "  TEST CASE: %s", "Reserve-0-Same-As-Full" {0 0 0};
    %vpi_call/w 4 133 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 134 "$display", "\000" {0 0 0};
    %vpi_call/w 4 129 "$display", "Testing: RESERVE=0 - prog_full should equal full" {0 0 0};
    %vpi_call/w 4 130 "$display", "  FIFO depth: %0d, threshold: %0d", P_0x5559099ea410, P_0x5559099ea410 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555909a73d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555909a74140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555909a73b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555909a74210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555909a73bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555909a742e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555909a73cc0_0, 0;
    %pushi/vec4 20, 0, 32;
T_50.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_50.1, 5;
    %jmp/1 T_50.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5559099375d0;
    %jmp T_50.0;
T_50.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555909a73d90_0, 0;
    %alloc S_0x555909a72b90;
    %fork TD_async_fifo_prog_full_accuracy_tb.wait_reset_complete, S_0x555909a72b90;
    %join;
    %free S_0x555909a72b90;
    %fork t_1, S_0x5559099d6ac0;
    %jmp t_0;
    .scope S_0x5559099d6ac0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5559099e9540_0, 0, 32;
T_50.2 ;
    %load/vec4 v0x5559099e9540_0;
    %cmpi/s 15, 0, 32;
    %jmp/0xz T_50.3, 5;
    %wait E_0x5559099375d0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555909a74140_0, 0;
    %load/vec4 v0x5559099e9540_0;
    %pad/s 8;
    %assign/vec4 v0x555909a73ed0_0, 0;
    %wait E_0x5559099375d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555909a74140_0, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5559099e9540_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5559099e9540_0, 0, 32;
    %jmp T_50.2;
T_50.3 ;
    %end;
    .scope S_0x5559099bbaa0;
t_0 %join;
    %pushi/vec4 5, 0, 32;
T_50.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_50.5, 5;
    %jmp/1 T_50.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5559099375d0;
    %jmp T_50.4;
T_50.5 ;
    %pop/vec4 1;
    %vpi_call/w 4 154 "$display", "  After %0d writes: full=%b, prog_full=%b", 32'sb00000000000000000000000000001111, v0x555909a73010_0, v0x555909a735a0_0 {0 0 0};
    %load/vec4 v0x5559099f97b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5559099f97b0_0, 0, 32;
    %load/vec4 v0x555909a73010_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_50.6, 6;
    %vpi_call/w 4 159 "$display", "\000" {0 0 0};
    %vpi_call/w 4 160 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 161 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/prog_full_accuracy/async_fifo_prog_full_accuracy_tb.sv", 32'sb00000000000000000000000010011011 {0 0 0};
    %vpi_call/w 4 162 "$display", "  Test: %s", v0x555909a2ece0_0 {0 0 0};
    %vpi_call/w 4 163 "$display", "  Expected: %0d (0x%0h)", v0x555909a73010_0, v0x555909a73010_0 {0 0 0};
    %vpi_call/w 4 164 "$display", "  Actual:   %0d (0x%0h)", 1'b0, 1'b0 {0 0 0};
    %vpi_call/w 4 165 "$display", "\000" {0 0 0};
    %load/vec4 v0x555909a2f060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555909a2f060_0, 0, 32;
T_50.6 ;
    %load/vec4 v0x5559099f97b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5559099f97b0_0, 0, 32;
    %load/vec4 v0x555909a735a0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_50.8, 6;
    %vpi_call/w 4 160 "$display", "\000" {0 0 0};
    %vpi_call/w 4 161 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 162 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/prog_full_accuracy/async_fifo_prog_full_accuracy_tb.sv", 32'sb00000000000000000000000010011100 {0 0 0};
    %vpi_call/w 4 163 "$display", "  Test: %s", v0x555909a2ece0_0 {0 0 0};
    %vpi_call/w 4 164 "$display", "  Expected: %0d (0x%0h)", v0x555909a735a0_0, v0x555909a735a0_0 {0 0 0};
    %vpi_call/w 4 165 "$display", "  Actual:   %0d (0x%0h)", 1'b0, 1'b0 {0 0 0};
    %vpi_call/w 4 166 "$display", "\000" {0 0 0};
    %load/vec4 v0x555909a2f060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555909a2f060_0, 0, 32;
T_50.8 ;
    %wait E_0x5559099375d0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555909a74140_0, 0;
    %pushi/vec4 15, 0, 8;
    %assign/vec4 v0x555909a73ed0_0, 0;
    %wait E_0x5559099375d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555909a74140_0, 0;
    %pushi/vec4 5, 0, 32;
T_50.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_50.11, 5;
    %jmp/1 T_50.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5559099375d0;
    %jmp T_50.10;
T_50.11 ;
    %pop/vec4 1;
    %vpi_call/w 4 166 "$display", "  After %0d writes: full=%b, prog_full=%b", P_0x5559099ea410, v0x555909a73010_0, v0x555909a735a0_0 {0 0 0};
    %load/vec4 v0x5559099f97b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5559099f97b0_0, 0, 32;
    %load/vec4 v0x555909a73010_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_50.12, 6;
    %vpi_call/w 4 171 "$display", "\000" {0 0 0};
    %vpi_call/w 4 172 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 173 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/prog_full_accuracy/async_fifo_prog_full_accuracy_tb.sv", 32'sb00000000000000000000000010100111 {0 0 0};
    %vpi_call/w 4 174 "$display", "  Test: %s", v0x555909a2ece0_0 {0 0 0};
    %vpi_call/w 4 175 "$display", "  Expected: %0d (0x%0h)", v0x555909a73010_0, v0x555909a73010_0 {0 0 0};
    %vpi_call/w 4 176 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 177 "$display", "\000" {0 0 0};
    %load/vec4 v0x555909a2f060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555909a2f060_0, 0, 32;
T_50.12 ;
    %load/vec4 v0x5559099f97b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5559099f97b0_0, 0, 32;
    %load/vec4 v0x555909a735a0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_50.14, 6;
    %vpi_call/w 4 172 "$display", "\000" {0 0 0};
    %vpi_call/w 4 173 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 174 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/prog_full_accuracy/async_fifo_prog_full_accuracy_tb.sv", 32'sb00000000000000000000000010101000 {0 0 0};
    %vpi_call/w 4 175 "$display", "  Test: %s", v0x555909a2ece0_0 {0 0 0};
    %vpi_call/w 4 176 "$display", "  Expected: %0d (0x%0h)", v0x555909a735a0_0, v0x555909a735a0_0 {0 0 0};
    %vpi_call/w 4 177 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 178 "$display", "\000" {0 0 0};
    %load/vec4 v0x555909a2f060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555909a2f060_0, 0, 32;
T_50.14 ;
    %vpi_call/w 4 170 "$display", "  PASS: RESERVE=0 - prog_full equals full" {0 0 0};
    %pushi/str "Reserve-4-Threshold";
    %store/str v0x555909a2ece0_0;
    %vpi_call/w 4 178 "$display", "\000" {0 0 0};
    %vpi_call/w 4 179 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 180 "$display", "  TEST CASE: %s", "Reserve-4-Threshold" {0 0 0};
    %vpi_call/w 4 181 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 182 "$display", "\000" {0 0 0};
    %fork t_3, S_0x5559099c50d0;
    %jmp t_2;
    .scope S_0x5559099c50d0;
t_3 ;
    %vpi_call/w 4 179 "$display", "Testing: RESERVE=4 - prog_full at %0d entries", v0x555909a50f50_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555909a73d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555909a74210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555909a73bf0_0, 0;
    %pushi/vec4 20, 0, 32;
T_50.16 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_50.17, 5;
    %jmp/1 T_50.17, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5559099375d0;
    %jmp T_50.16;
T_50.17 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555909a73d90_0, 0;
    %alloc S_0x555909a72b90;
    %fork TD_async_fifo_prog_full_accuracy_tb.wait_reset_complete, S_0x555909a72b90;
    %join;
    %free S_0x555909a72b90;
    %fork t_5, S_0x5559099d7460;
    %jmp t_4;
    .scope S_0x5559099d7460;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555909a50b70_0, 0, 32;
T_50.18 ;
    %load/vec4 v0x555909a50b70_0;
    %load/vec4 v0x555909a50f50_0;
    %subi 1, 0, 32;
    %cmp/s;
    %jmp/0xz T_50.19, 5;
    %wait E_0x5559099375d0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555909a74210_0, 0;
    %load/vec4 v0x555909a50b70_0;
    %pad/s 8;
    %assign/vec4 v0x555909a73fa0_0, 0;
    %wait E_0x5559099375d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555909a74210_0, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x555909a50b70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x555909a50b70_0, 0, 32;
    %jmp T_50.18;
T_50.19 ;
    %end;
    .scope S_0x5559099c50d0;
t_4 %join;
    %pushi/vec4 5, 0, 32;
T_50.20 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_50.21, 5;
    %jmp/1 T_50.21, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5559099375d0;
    %jmp T_50.20;
T_50.21 ;
    %pop/vec4 1;
    %load/vec4 v0x555909a50f50_0;
    %subi 1, 0, 32;
    %vpi_call/w 4 199 "$display", "  After %0d writes: full=%b, prog_full=%b", S<0,vec4,s32>, v0x555909a730e0_0, v0x555909a73670_0 {1 0 0};
    %load/vec4 v0x5559099f97b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5559099f97b0_0, 0, 32;
    %load/vec4 v0x555909a730e0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_50.22, 6;
    %vpi_call/w 4 204 "$display", "\000" {0 0 0};
    %vpi_call/w 4 205 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 206 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/prog_full_accuracy/async_fifo_prog_full_accuracy_tb.sv", 32'sb00000000000000000000000011001000 {0 0 0};
    %vpi_call/w 4 207 "$display", "  Test: %s", v0x555909a2ece0_0 {0 0 0};
    %vpi_call/w 4 208 "$display", "  Expected: %0d (0x%0h)", v0x555909a730e0_0, v0x555909a730e0_0 {0 0 0};
    %vpi_call/w 4 209 "$display", "  Actual:   %0d (0x%0h)", 1'b0, 1'b0 {0 0 0};
    %vpi_call/w 4 210 "$display", "\000" {0 0 0};
    %load/vec4 v0x555909a2f060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555909a2f060_0, 0, 32;
T_50.22 ;
    %load/vec4 v0x5559099f97b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5559099f97b0_0, 0, 32;
    %load/vec4 v0x555909a73670_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_50.24, 6;
    %vpi_call/w 4 205 "$display", "\000" {0 0 0};
    %vpi_call/w 4 206 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 207 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/prog_full_accuracy/async_fifo_prog_full_accuracy_tb.sv", 32'sb00000000000000000000000011001001 {0 0 0};
    %vpi_call/w 4 208 "$display", "  Test: %s", v0x555909a2ece0_0 {0 0 0};
    %vpi_call/w 4 209 "$display", "  Expected: %0d (0x%0h)", v0x555909a73670_0, v0x555909a73670_0 {0 0 0};
    %vpi_call/w 4 210 "$display", "  Actual:   %0d (0x%0h)", 1'b0, 1'b0 {0 0 0};
    %vpi_call/w 4 211 "$display", "\000" {0 0 0};
    %load/vec4 v0x555909a2f060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555909a2f060_0, 0, 32;
T_50.24 ;
    %wait E_0x5559099375d0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555909a74210_0, 0;
    %load/vec4 v0x555909a50f50_0;
    %subi 1, 0, 32;
    %pad/s 8;
    %assign/vec4 v0x555909a73fa0_0, 0;
    %wait E_0x5559099375d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555909a74210_0, 0;
    %pushi/vec4 5, 0, 32;
T_50.26 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_50.27, 5;
    %jmp/1 T_50.27, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5559099375d0;
    %jmp T_50.26;
T_50.27 ;
    %pop/vec4 1;
    %vpi_call/w 4 211 "$display", "  After %0d writes: full=%b, prog_full=%b", v0x555909a50f50_0, v0x555909a730e0_0, v0x555909a73670_0 {0 0 0};
    %load/vec4 v0x5559099f97b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5559099f97b0_0, 0, 32;
    %load/vec4 v0x555909a730e0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_50.28, 6;
    %vpi_call/w 4 216 "$display", "\000" {0 0 0};
    %vpi_call/w 4 217 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 218 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/prog_full_accuracy/async_fifo_prog_full_accuracy_tb.sv", 32'sb00000000000000000000000011010100 {0 0 0};
    %vpi_call/w 4 219 "$display", "  Test: %s", v0x555909a2ece0_0 {0 0 0};
    %vpi_call/w 4 220 "$display", "  Expected: %0d (0x%0h)", v0x555909a730e0_0, v0x555909a730e0_0 {0 0 0};
    %vpi_call/w 4 221 "$display", "  Actual:   %0d (0x%0h)", 1'b0, 1'b0 {0 0 0};
    %vpi_call/w 4 222 "$display", "\000" {0 0 0};
    %load/vec4 v0x555909a2f060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555909a2f060_0, 0, 32;
T_50.28 ;
    %load/vec4 v0x5559099f97b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5559099f97b0_0, 0, 32;
    %load/vec4 v0x555909a73670_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_50.30, 6;
    %vpi_call/w 4 217 "$display", "\000" {0 0 0};
    %vpi_call/w 4 218 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 219 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/prog_full_accuracy/async_fifo_prog_full_accuracy_tb.sv", 32'sb00000000000000000000000011010101 {0 0 0};
    %vpi_call/w 4 220 "$display", "  Test: %s", v0x555909a2ece0_0 {0 0 0};
    %vpi_call/w 4 221 "$display", "  Expected: %0d (0x%0h)", v0x555909a73670_0, v0x555909a73670_0 {0 0 0};
    %vpi_call/w 4 222 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 223 "$display", "\000" {0 0 0};
    %load/vec4 v0x555909a2f060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555909a2f060_0, 0, 32;
T_50.30 ;
    %fork t_7, S_0x555909a50c70;
    %jmp t_6;
    .scope S_0x555909a50c70;
t_7 ;
    %load/vec4 v0x555909a50f50_0;
    %cast2;
    %store/vec4 v0x555909a50e70_0, 0, 32;
T_50.32 ;
    %load/vec4 v0x555909a50e70_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_50.33, 5;
    %wait E_0x5559099375d0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555909a74210_0, 0;
    %load/vec4 v0x555909a50e70_0;
    %pad/s 8;
    %assign/vec4 v0x555909a73fa0_0, 0;
    %wait E_0x5559099375d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555909a74210_0, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x555909a50e70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x555909a50e70_0, 0, 32;
    %jmp T_50.32;
T_50.33 ;
    %end;
    .scope S_0x5559099c50d0;
t_6 %join;
    %pushi/vec4 5, 0, 32;
T_50.34 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_50.35, 5;
    %jmp/1 T_50.35, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5559099375d0;
    %jmp T_50.34;
T_50.35 ;
    %pop/vec4 1;
    %vpi_call/w 4 225 "$display", "  After %0d writes: full=%b, prog_full=%b", P_0x5559099ea410, v0x555909a730e0_0, v0x555909a73670_0 {0 0 0};
    %load/vec4 v0x5559099f97b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5559099f97b0_0, 0, 32;
    %load/vec4 v0x555909a730e0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_50.36, 6;
    %vpi_call/w 4 230 "$display", "\000" {0 0 0};
    %vpi_call/w 4 231 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 232 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/prog_full_accuracy/async_fifo_prog_full_accuracy_tb.sv", 32'sb00000000000000000000000011100010 {0 0 0};
    %vpi_call/w 4 233 "$display", "  Test: %s", v0x555909a2ece0_0 {0 0 0};
    %vpi_call/w 4 234 "$display", "  Expected: %0d (0x%0h)", v0x555909a730e0_0, v0x555909a730e0_0 {0 0 0};
    %vpi_call/w 4 235 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 236 "$display", "\000" {0 0 0};
    %load/vec4 v0x555909a2f060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555909a2f060_0, 0, 32;
T_50.36 ;
    %load/vec4 v0x5559099f97b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5559099f97b0_0, 0, 32;
    %load/vec4 v0x555909a73670_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_50.38, 6;
    %vpi_call/w 4 231 "$display", "\000" {0 0 0};
    %vpi_call/w 4 232 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 233 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/prog_full_accuracy/async_fifo_prog_full_accuracy_tb.sv", 32'sb00000000000000000000000011100011 {0 0 0};
    %vpi_call/w 4 234 "$display", "  Test: %s", v0x555909a2ece0_0 {0 0 0};
    %vpi_call/w 4 235 "$display", "  Expected: %0d (0x%0h)", v0x555909a73670_0, v0x555909a73670_0 {0 0 0};
    %vpi_call/w 4 236 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 237 "$display", "\000" {0 0 0};
    %load/vec4 v0x555909a2f060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555909a2f060_0, 0, 32;
T_50.38 ;
    %vpi_call/w 4 229 "$display", "  PASS: RESERVE=4 threshold correct" {0 0 0};
    %end;
    .scope S_0x5559099bbaa0;
t_2 %join;
    %pushi/str "Reserve-8-Half-Full";
    %store/str v0x555909a2ece0_0;
    %vpi_call/w 4 237 "$display", "\000" {0 0 0};
    %vpi_call/w 4 238 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 239 "$display", "  TEST CASE: %s", "Reserve-8-Half-Full" {0 0 0};
    %vpi_call/w 4 240 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 241 "$display", "\000" {0 0 0};
    %fork t_9, S_0x555909a51050;
    %jmp t_8;
    .scope S_0x555909a51050;
t_9 ;
    %vpi_call/w 4 238 "$display", "Testing: RESERVE=8 - prog_full at %0d entries (half full)", v0x555909a51530_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555909a73d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555909a742e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555909a73cc0_0, 0;
    %pushi/vec4 20, 0, 32;
T_50.40 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_50.41, 5;
    %jmp/1 T_50.41, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5559099375d0;
    %jmp T_50.40;
T_50.41 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555909a73d90_0, 0;
    %alloc S_0x555909a72b90;
    %fork TD_async_fifo_prog_full_accuracy_tb.wait_reset_complete, S_0x555909a72b90;
    %join;
    %free S_0x555909a72b90;
    %fork t_11, S_0x555909a51230;
    %jmp t_10;
    .scope S_0x555909a51230;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555909a51430_0, 0, 32;
T_50.42 ;
    %load/vec4 v0x555909a51430_0;
    %load/vec4 v0x555909a51530_0;
    %subi 1, 0, 32;
    %cmp/s;
    %jmp/0xz T_50.43, 5;
    %wait E_0x5559099375d0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555909a742e0_0, 0;
    %load/vec4 v0x555909a51430_0;
    %pad/s 8;
    %assign/vec4 v0x555909a74070_0, 0;
    %wait E_0x5559099375d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555909a742e0_0, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x555909a51430_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x555909a51430_0, 0, 32;
    %jmp T_50.42;
T_50.43 ;
    %end;
    .scope S_0x555909a51050;
t_10 %join;
    %pushi/vec4 5, 0, 32;
T_50.44 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_50.45, 5;
    %jmp/1 T_50.45, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5559099375d0;
    %jmp T_50.44;
T_50.45 ;
    %pop/vec4 1;
    %load/vec4 v0x555909a51530_0;
    %subi 1, 0, 32;
    %vpi_call/w 4 258 "$display", "  After %0d writes: full=%b, prog_full=%b", S<0,vec4,s32>, v0x555909a731d0_0, v0x555909a73740_0 {1 0 0};
    %load/vec4 v0x5559099f97b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5559099f97b0_0, 0, 32;
    %load/vec4 v0x555909a731d0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_50.46, 6;
    %vpi_call/w 4 263 "$display", "\000" {0 0 0};
    %vpi_call/w 4 264 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 265 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/prog_full_accuracy/async_fifo_prog_full_accuracy_tb.sv", 32'sb00000000000000000000000100000011 {0 0 0};
    %vpi_call/w 4 266 "$display", "  Test: %s", v0x555909a2ece0_0 {0 0 0};
    %vpi_call/w 4 267 "$display", "  Expected: %0d (0x%0h)", v0x555909a731d0_0, v0x555909a731d0_0 {0 0 0};
    %vpi_call/w 4 268 "$display", "  Actual:   %0d (0x%0h)", 1'b0, 1'b0 {0 0 0};
    %vpi_call/w 4 269 "$display", "\000" {0 0 0};
    %load/vec4 v0x555909a2f060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555909a2f060_0, 0, 32;
T_50.46 ;
    %load/vec4 v0x5559099f97b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5559099f97b0_0, 0, 32;
    %load/vec4 v0x555909a73740_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_50.48, 6;
    %vpi_call/w 4 264 "$display", "\000" {0 0 0};
    %vpi_call/w 4 265 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 266 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/prog_full_accuracy/async_fifo_prog_full_accuracy_tb.sv", 32'sb00000000000000000000000100000100 {0 0 0};
    %vpi_call/w 4 267 "$display", "  Test: %s", v0x555909a2ece0_0 {0 0 0};
    %vpi_call/w 4 268 "$display", "  Expected: %0d (0x%0h)", v0x555909a73740_0, v0x555909a73740_0 {0 0 0};
    %vpi_call/w 4 269 "$display", "  Actual:   %0d (0x%0h)", 1'b0, 1'b0 {0 0 0};
    %vpi_call/w 4 270 "$display", "\000" {0 0 0};
    %load/vec4 v0x555909a2f060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555909a2f060_0, 0, 32;
T_50.48 ;
    %wait E_0x5559099375d0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555909a742e0_0, 0;
    %load/vec4 v0x555909a51530_0;
    %subi 1, 0, 32;
    %pad/s 8;
    %assign/vec4 v0x555909a74070_0, 0;
    %wait E_0x5559099375d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555909a742e0_0, 0;
    %pushi/vec4 5, 0, 32;
T_50.50 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_50.51, 5;
    %jmp/1 T_50.51, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5559099375d0;
    %jmp T_50.50;
T_50.51 ;
    %pop/vec4 1;
    %vpi_call/w 4 270 "$display", "  After %0d writes: full=%b, prog_full=%b", v0x555909a51530_0, v0x555909a731d0_0, v0x555909a73740_0 {0 0 0};
    %load/vec4 v0x5559099f97b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5559099f97b0_0, 0, 32;
    %load/vec4 v0x555909a731d0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_50.52, 6;
    %vpi_call/w 4 275 "$display", "\000" {0 0 0};
    %vpi_call/w 4 276 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 277 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/prog_full_accuracy/async_fifo_prog_full_accuracy_tb.sv", 32'sb00000000000000000000000100001111 {0 0 0};
    %vpi_call/w 4 278 "$display", "  Test: %s", v0x555909a2ece0_0 {0 0 0};
    %vpi_call/w 4 279 "$display", "  Expected: %0d (0x%0h)", v0x555909a731d0_0, v0x555909a731d0_0 {0 0 0};
    %vpi_call/w 4 280 "$display", "  Actual:   %0d (0x%0h)", 1'b0, 1'b0 {0 0 0};
    %vpi_call/w 4 281 "$display", "\000" {0 0 0};
    %load/vec4 v0x555909a2f060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555909a2f060_0, 0, 32;
T_50.52 ;
    %load/vec4 v0x5559099f97b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5559099f97b0_0, 0, 32;
    %load/vec4 v0x555909a73740_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_50.54, 6;
    %vpi_call/w 4 276 "$display", "\000" {0 0 0};
    %vpi_call/w 4 277 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 278 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/prog_full_accuracy/async_fifo_prog_full_accuracy_tb.sv", 32'sb00000000000000000000000100010000 {0 0 0};
    %vpi_call/w 4 279 "$display", "  Test: %s", v0x555909a2ece0_0 {0 0 0};
    %vpi_call/w 4 280 "$display", "  Expected: %0d (0x%0h)", v0x555909a73740_0, v0x555909a73740_0 {0 0 0};
    %vpi_call/w 4 281 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 282 "$display", "\000" {0 0 0};
    %load/vec4 v0x555909a2f060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555909a2f060_0, 0, 32;
T_50.54 ;
    %vpi_call/w 4 274 "$display", "  PASS: RESERVE=8 threshold correct" {0 0 0};
    %end;
    .scope S_0x5559099bbaa0;
t_8 %join;
    %pushi/str "Prog-Full-Deassert";
    %store/str v0x555909a2ece0_0;
    %vpi_call/w 4 282 "$display", "\000" {0 0 0};
    %vpi_call/w 4 283 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 284 "$display", "  TEST CASE: %s", "Prog-Full-Deassert" {0 0 0};
    %vpi_call/w 4 285 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 286 "$display", "\000" {0 0 0};
    %fork t_13, S_0x555909a51630;
    %jmp t_12;
    .scope S_0x555909a51630;
t_13 ;
    %vpi_call/w 4 283 "$display", "Testing: prog_full deasserts when below threshold" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555909a73d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555909a74210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555909a73bf0_0, 0;
    %pushi/vec4 20, 0, 32;
T_50.56 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_50.57, 5;
    %jmp/1 T_50.57, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5559099375d0;
    %jmp T_50.56;
T_50.57 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555909a73d90_0, 0;
    %alloc S_0x555909a72b90;
    %fork TD_async_fifo_prog_full_accuracy_tb.wait_reset_complete, S_0x555909a72b90;
    %join;
    %free S_0x555909a72b90;
    %fork t_15, S_0x555909a51860;
    %jmp t_14;
    .scope S_0x555909a51860;
t_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555909a51a60_0, 0, 32;
T_50.58 ;
    %load/vec4 v0x555909a51a60_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_50.59, 5;
    %wait E_0x5559099375d0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555909a74210_0, 0;
    %load/vec4 v0x555909a51a60_0;
    %pad/s 8;
    %assign/vec4 v0x555909a73fa0_0, 0;
    %wait E_0x5559099375d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555909a74210_0, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x555909a51a60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x555909a51a60_0, 0, 32;
    %jmp T_50.58;
T_50.59 ;
    %end;
    .scope S_0x555909a51630;
t_14 %join;
    %pushi/vec4 5, 0, 32;
T_50.60 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_50.61, 5;
    %jmp/1 T_50.61, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5559099375d0;
    %jmp T_50.60;
T_50.61 ;
    %pop/vec4 1;
    %load/vec4 v0x5559099f97b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5559099f97b0_0, 0, 32;
    %load/vec4 v0x555909a730e0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_50.62, 6;
    %vpi_call/w 4 307 "$display", "\000" {0 0 0};
    %vpi_call/w 4 308 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 309 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/prog_full_accuracy/async_fifo_prog_full_accuracy_tb.sv", 32'sb00000000000000000000000100101111 {0 0 0};
    %vpi_call/w 4 310 "$display", "  Test: %s", v0x555909a2ece0_0 {0 0 0};
    %vpi_call/w 4 311 "$display", "  Expected: %0d (0x%0h)", v0x555909a730e0_0, v0x555909a730e0_0 {0 0 0};
    %vpi_call/w 4 312 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 313 "$display", "\000" {0 0 0};
    %load/vec4 v0x555909a2f060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555909a2f060_0, 0, 32;
T_50.62 ;
    %load/vec4 v0x5559099f97b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5559099f97b0_0, 0, 32;
    %load/vec4 v0x555909a73670_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_50.64, 6;
    %vpi_call/w 4 308 "$display", "\000" {0 0 0};
    %vpi_call/w 4 309 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 310 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/prog_full_accuracy/async_fifo_prog_full_accuracy_tb.sv", 32'sb00000000000000000000000100110000 {0 0 0};
    %vpi_call/w 4 311 "$display", "  Test: %s", v0x555909a2ece0_0 {0 0 0};
    %vpi_call/w 4 312 "$display", "  Expected: %0d (0x%0h)", v0x555909a73670_0, v0x555909a73670_0 {0 0 0};
    %vpi_call/w 4 313 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 314 "$display", "\000" {0 0 0};
    %load/vec4 v0x555909a2f060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555909a2f060_0, 0, 32;
T_50.64 ;
    %pushi/vec4 5, 0, 32;
T_50.66 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_50.67, 5;
    %jmp/1 T_50.67, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5559099390a0;
    %jmp T_50.66;
T_50.67 ;
    %pop/vec4 1;
    %fork t_17, S_0x555909a51b60;
    %jmp t_16;
    .scope S_0x555909a51b60;
t_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555909a51d80_0, 0, 32;
T_50.68 ;
    %load/vec4 v0x555909a51d80_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_50.69, 5;
    %wait E_0x5559099390a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555909a73bf0_0, 0;
    %wait E_0x5559099390a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555909a73bf0_0, 0;
    %wait E_0x5559099390a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x555909a51d80_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x555909a51d80_0, 0, 32;
    %jmp T_50.68;
T_50.69 ;
    %end;
    .scope S_0x555909a51630;
t_16 %join;
    %pushi/vec4 10, 0, 32;
T_50.70 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_50.71, 5;
    %jmp/1 T_50.71, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5559099375d0;
    %jmp T_50.70;
T_50.71 ;
    %pop/vec4 1;
    %vpi_call/w 4 318 "$display", "  After 5 reads: full=%b, prog_full=%b", v0x555909a730e0_0, v0x555909a73670_0 {0 0 0};
    %load/vec4 v0x5559099f97b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5559099f97b0_0, 0, 32;
    %load/vec4 v0x555909a730e0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_50.72, 6;
    %vpi_call/w 4 323 "$display", "\000" {0 0 0};
    %vpi_call/w 4 324 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 325 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/prog_full_accuracy/async_fifo_prog_full_accuracy_tb.sv", 32'sb00000000000000000000000100111111 {0 0 0};
    %vpi_call/w 4 326 "$display", "  Test: %s", v0x555909a2ece0_0 {0 0 0};
    %vpi_call/w 4 327 "$display", "  Expected: %0d (0x%0h)", v0x555909a730e0_0, v0x555909a730e0_0 {0 0 0};
    %vpi_call/w 4 328 "$display", "  Actual:   %0d (0x%0h)", 1'b0, 1'b0 {0 0 0};
    %vpi_call/w 4 329 "$display", "\000" {0 0 0};
    %load/vec4 v0x555909a2f060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555909a2f060_0, 0, 32;
T_50.72 ;
    %load/vec4 v0x5559099f97b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5559099f97b0_0, 0, 32;
    %load/vec4 v0x555909a73670_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_50.74, 6;
    %vpi_call/w 4 324 "$display", "\000" {0 0 0};
    %vpi_call/w 4 325 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 326 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/prog_full_accuracy/async_fifo_prog_full_accuracy_tb.sv", 32'sb00000000000000000000000101000000 {0 0 0};
    %vpi_call/w 4 327 "$display", "  Test: %s", v0x555909a2ece0_0 {0 0 0};
    %vpi_call/w 4 328 "$display", "  Expected: %0d (0x%0h)", v0x555909a73670_0, v0x555909a73670_0 {0 0 0};
    %vpi_call/w 4 329 "$display", "  Actual:   %0d (0x%0h)", 1'b0, 1'b0 {0 0 0};
    %vpi_call/w 4 330 "$display", "\000" {0 0 0};
    %load/vec4 v0x555909a2f060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555909a2f060_0, 0, 32;
T_50.74 ;
    %vpi_call/w 4 322 "$display", "  PASS: prog_full deasserts correctly" {0 0 0};
    %end;
    .scope S_0x5559099bbaa0;
t_12 %join;
    %pushi/str "Prog-Full-Full-Relationship";
    %store/str v0x555909a2ece0_0;
    %vpi_call/w 4 330 "$display", "\000" {0 0 0};
    %vpi_call/w 4 331 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 332 "$display", "  TEST CASE: %s", "Prog-Full-Full-Relationship" {0 0 0};
    %vpi_call/w 4 333 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 334 "$display", "\000" {0 0 0};
    %vpi_call/w 4 329 "$display", "Testing: full=1 always implies prog_full=1" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555909a73d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555909a74210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555909a73bf0_0, 0;
    %pushi/vec4 20, 0, 32;
T_50.76 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_50.77, 5;
    %jmp/1 T_50.77, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5559099375d0;
    %jmp T_50.76;
T_50.77 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555909a73d90_0, 0;
    %alloc S_0x555909a72b90;
    %fork TD_async_fifo_prog_full_accuracy_tb.wait_reset_complete, S_0x555909a72b90;
    %join;
    %free S_0x555909a72b90;
    %fork t_19, S_0x5559099df8e0;
    %jmp t_18;
    .scope S_0x5559099df8e0;
t_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555909a509f0_0, 0, 32;
T_50.78 ;
    %load/vec4 v0x555909a509f0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_50.79, 5;
    %wait E_0x5559099375d0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555909a74210_0, 0;
    %load/vec4 v0x555909a509f0_0;
    %pad/s 8;
    %assign/vec4 v0x555909a73fa0_0, 0;
    %wait E_0x5559099375d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555909a74210_0, 0;
    %pushi/vec4 5, 0, 32;
T_50.80 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_50.81, 5;
    %jmp/1 T_50.81, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5559099375d0;
    %jmp T_50.80;
T_50.81 ;
    %pop/vec4 1;
    %load/vec4 v0x555909a730e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.82, 8;
    %load/vec4 v0x5559099f97b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5559099f97b0_0, 0, 32;
    %load/vec4 v0x555909a73670_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_50.84, 6;
    %vpi_call/w 4 355 "$display", "\000" {0 0 0};
    %vpi_call/w 4 356 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 357 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/prog_full_accuracy/async_fifo_prog_full_accuracy_tb.sv", 32'sb00000000000000000000000101011111 {0 0 0};
    %vpi_call/w 4 358 "$display", "  Test: %s", v0x555909a2ece0_0 {0 0 0};
    %vpi_call/w 4 359 "$display", "  Expected: %0d (0x%0h)", v0x555909a73670_0, v0x555909a73670_0 {0 0 0};
    %vpi_call/w 4 360 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 361 "$display", "\000" {0 0 0};
    %load/vec4 v0x555909a2f060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555909a2f060_0, 0, 32;
T_50.84 ;
T_50.82 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x555909a509f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x555909a509f0_0, 0, 32;
    %jmp T_50.78;
T_50.79 ;
    %end;
    .scope S_0x5559099bbaa0;
t_18 %join;
    %load/vec4 v0x5559099f97b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5559099f97b0_0, 0, 32;
    %load/vec4 v0x555909a730e0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_50.86, 6;
    %vpi_call/w 4 360 "$display", "\000" {0 0 0};
    %vpi_call/w 4 361 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 362 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/prog_full_accuracy/async_fifo_prog_full_accuracy_tb.sv", 32'sb00000000000000000000000101100100 {0 0 0};
    %vpi_call/w 4 363 "$display", "  Test: %s", v0x555909a2ece0_0 {0 0 0};
    %vpi_call/w 4 364 "$display", "  Expected: %0d (0x%0h)", v0x555909a730e0_0, v0x555909a730e0_0 {0 0 0};
    %vpi_call/w 4 365 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 366 "$display", "\000" {0 0 0};
    %load/vec4 v0x555909a2f060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555909a2f060_0, 0, 32;
T_50.86 ;
    %load/vec4 v0x5559099f97b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5559099f97b0_0, 0, 32;
    %load/vec4 v0x555909a73670_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_50.88, 6;
    %vpi_call/w 4 361 "$display", "\000" {0 0 0};
    %vpi_call/w 4 362 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 363 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/prog_full_accuracy/async_fifo_prog_full_accuracy_tb.sv", 32'sb00000000000000000000000101100101 {0 0 0};
    %vpi_call/w 4 364 "$display", "  Test: %s", v0x555909a2ece0_0 {0 0 0};
    %vpi_call/w 4 365 "$display", "  Expected: %0d (0x%0h)", v0x555909a73670_0, v0x555909a73670_0 {0 0 0};
    %vpi_call/w 4 366 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 367 "$display", "\000" {0 0 0};
    %load/vec4 v0x555909a2f060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555909a2f060_0, 0, 32;
T_50.88 ;
    %vpi_call/w 4 359 "$display", "  PASS: full implies prog_full relationship verified" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x555909a2f470_0, 0, 32;
    %end;
    .thread T_50;
    .scope S_0x5559099bbaa0;
T_51 ;
    %fork t_21, S_0x555909a72610;
    %jmp t_20;
    .scope S_0x555909a72610;
t_21 ;
    %fork t_23, S_0x555909a72610;
    %fork t_24, S_0x555909a72610;
    %join;
    %join;
    %jmp t_22;
t_23 ;
    %fork t_26, S_0x555909a72990;
    %jmp t_25;
    .scope S_0x555909a72990;
t_26 ;
    %delay 3000000000, 0;
    %load/vec4 v0x555909a2f470_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %vpi_call/w 4 371 "$display", "\000" {0 0 0};
    %vpi_call/w 4 372 "$display", "!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!" {0 0 0};
    %vpi_call/w 4 373 "$display", "  WATCHDOG TIMEOUT after %0t", $time {0 0 0};
    %vpi_call/w 4 374 "$display", "!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!" {0 0 0};
    %load/vec4 v0x555909a2f060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555909a2f060_0, 0, 32;
    %alloc S_0x5559099cda20;
    %fork TD_$unit.__vunit_print_summary, S_0x5559099cda20;
    %join;
    %free S_0x5559099cda20;
    %alloc S_0x5559099d6f90;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x555909a05e00_0, 0, 32;
    %fork TD_$unit.__vunit_write_result, S_0x5559099d6f90;
    %join;
    %free S_0x5559099d6f90;
    %vpi_call/w 4 378 "$finish" {0 0 0};
T_51.0 ;
    %end;
    .scope S_0x555909a72610;
t_25 %join;
    %end;
t_24 ;
    %fork t_28, S_0x555909a727a0;
    %jmp t_27;
    .scope S_0x555909a727a0;
t_28 ;
T_51.2 ;
    %load/vec4 v0x555909a2f470_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_51.3, 6;
    %wait E_0x55590993b6d0;
    %jmp T_51.2;
T_51.3 ;
    %disable S_0x555909a72990;
    %alloc S_0x5559099cda20;
    %fork TD_$unit.__vunit_print_summary, S_0x5559099cda20;
    %join;
    %free S_0x5559099cda20;
    %alloc S_0x5559099d6f90;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x555909a2f060_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x555909a05e00_0, 0, 32;
    %fork TD_$unit.__vunit_write_result, S_0x5559099d6f90;
    %join;
    %free S_0x5559099d6f90;
    %vpi_call/w 4 386 "$finish" {0 0 0};
    %end;
    .scope S_0x555909a72610;
t_27 %join;
    %end;
    .scope S_0x555909a72610;
t_22 ;
    %end;
    .scope S_0x5559099bbaa0;
t_20 %join;
    %end;
    .thread T_51;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "/workspace/_cmake/vunit/vunit_defines.svh";
    "/workspace/src/cores/async_fifo/test/prog_full_accuracy/async_fifo_prog_full_accuracy_tb.sv";
    "/workspace/src/cores/async_fifo/rtl/async_fifo_flags.v";
    "/workspace/build/stubs/sync_reg.v";
