library ieee;
use ieee.std_logic_1164.all;

entity PC is
generic (p_SIZE : integer :=  --);
	port(
	--
	);
end PC;

architecture arch1 of PC is
begin
	process (--)
		begin
		--
	end process;
end arch1;