timestamp 1618693583
version 8.2
tech scmos
style TSMC0.18um(tsmc18)from:t11b
scale 1000 1 9
resistclasses 6700 7500 929000 929000 1 7700 7700 80 80 80 70 70 40
use nand_tr nand_tr_0 1 0 0 0 1 100
use first first_0 1 0 41 0 1 -233
node "a_332_n310#" 7 0 332 -310 ndif 1480 154 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_30_n383#" 7 0 30 -383 ndif 1480 154 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "D" 531 291.36 24 -400 p 0 0 0 0 0 0 0 0 0 0 276 280 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_206_n310#" 7 0 206 -310 ndif 1480 154 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_30_n311#" 7 0 30 -311 ndif 1480 154 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_30_n223#" 25 428.292 30 -223 pdif 760 118 1480 154 0 0 0 0 0 0 0 0 0 0 1272 398 0 0 0 0 0 0 0 0 0 0
node "a_67_n474#" 2288 3225.92 67 -474 p 760 118 1480 154 0 0 0 0 0 0 1209 1196 0 0 1864 582 0 0 0 0 0 0 0 0 0 0
node "a_195_n244#" 551 455.577 195 -244 pc 0 0 0 0 0 0 0 0 0 0 298 296 0 0 155 72 0 0 0 0 0 0 0 0 0 0
node "vdd" 355 7120.49 8 -471 pdif 144 84 6240 952 0 0 0 0 0 0 0 0 0 0 13724 4554 0 0 0 0 0 0 0 0 0 0
equiv "vdd" "vdd"
equiv "vdd" "vdd"
node "vdd" 134 536.222 8 -223 pdif 48 28 3120 476 0 0 0 0 0 0 0 0 0 0 2278 708 0 0 0 0 0 0 0 0 0 0
node "S" 1447 2100.79 332 -140 pdif 760 118 1480 154 0 0 0 0 0 0 769 758 0 0 1295 384 0 0 0 0 0 0 0 0 0 0
node "a_332_n52#" 7 0 332 -52 ndif 1480 154 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "S_bar" 876 1379.71 332 -222 pdif 760 118 1480 154 0 0 0 0 0 0 466 458 0 0 1587 482 0 0 0 0 0 0 0 0 0 0
node "a_30_n53#" 7 0 30 -53 ndif 1480 154 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "clk" 1209 733.78 23 -170 p 0 0 0 0 0 0 0 0 0 0 628 632 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd" 324 4830.05 8 -383 ndif 4800 720 240 140 0 0 0 0 0 0 0 0 0 0 9295 3022 0 0 0 0 0 0 0 0 0 0
equiv "gnd" "gnd"
equiv "gnd" "gnd"
equiv "gnd" "gnd"
equiv "gnd" "gnd"
node "a_n7_n412#" 2866 5205.48 -7 -412 p 760 118 1480 154 0 0 0 0 0 0 1554 1518 0 0 2842 816 0 0 0 0 0 0 0 0 0 0
node "a_67_n144#" 997 1165.57 67 -144 p 0 0 0 0 0 0 0 0 0 0 567 546 0 0 140 54 0 0 0 0 0 0 0 0 0 0
node "a_30_n141#" 2031 3854.68 30 -141 pdif 760 118 1480 154 0 0 0 0 0 0 1117 1082 0 0 3510 1052 0 0 0 0 0 0 0 0 0 0
node "w_0_n480#" 1609 5455.9 0 -480 nw 0 0 0 0 5432 306 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_302_n229#" 1609 5455.9 302 -229 nw 0 0 0 0 5432 306 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_176_n229#" 1609 5455.9 176 -229 nw 0 0 0 0 5432 306 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_0_n230#" 1609 5455.9 0 -230 nw 0 0 0 0 5432 306 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_302_n149#" 1609 5455.9 302 -149 nw 0 0 0 0 5432 306 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_0_n150#" 1609 5455.9 0 -150 nw 0 0 0 0 5432 306 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "w_0_n150#" "clk" 101.28
cap "w_0_n150#" "a_30_n141#" 29.5071
cap "w_0_n480#" "a_67_n474#" 70.58
cap "w_0_n150#" "vdd" 89.9034
cap "gnd" "a_67_n474#" 102.798
cap "w_176_n229#" "vdd" 89.9034
cap "w_0_n150#" "a_67_n144#" 70.58
cap "w_302_n229#" "vdd" 89.9034
cap "w_302_n229#" "S_bar" 29.5071
cap "a_30_n141#" "a_30_n223#" 115.911
cap "a_30_n141#" "gnd" 102.798
cap "S" "w_302_n229#" 70.58
cap "w_302_n149#" "a_30_n141#" 70.58
cap "w_176_n229#" "a_n7_n412#" 70.58
cap "w_0_n480#" "vdd" 89.9034
cap "D" "a_n7_n412#" 115.911
cap "clk" "vdd" 102.798
cap "w_0_n230#" "a_30_n223#" 29.5071
cap "w_302_n149#" "vdd" 89.9034
cap "a_30_n141#" "vdd" 205.596
cap "w_302_n149#" "S_bar" 101.28
cap "a_67_n474#" "a_n7_n412#" 476.757
cap "S" "w_302_n149#" 29.5071
cap "gnd" "a_67_n144#" 102.798
cap "w_0_n480#" "a_n7_n412#" 29.5071
cap "w_0_n230#" "clk" 101.28
cap "a_30_n141#" "w_0_n230#" 101.28
cap "w_0_n230#" "vdd" 89.9034
cap "gnd" "a_n7_n412#" 308.394
cap "w_176_n229#" "a_195_n244#" 70.58
cap "a_30_n141#" "a_67_n144#" 178.232
cap "S_bar" "vdd" 218.709
cap "w_176_n229#" "a_67_n474#" 29.5071
cap "S" "vdd" 102.798
cap "w_0_n480#" "D" 70.58
cap "S" "S_bar" 363.92
cap "w_302_n229#" "a_67_n474#" 70.58
fet pfet 67 -471 68 -470 80 84 "w_0_n480#" "a_67_n474#" 4 0 "a_n7_n412#" 40 0 "vdd" 40 0
fet pfet 28 -471 29 -470 80 84 "w_0_n480#" "D" 4 0 "vdd" 40 0 "a_n7_n412#" 40 0
fet nfet 369 -310 370 -309 80 84 "Gnd!" "S" 4 0 "a_332_n310#" 40 0 "S_bar" 40 0
fet nfet 330 -310 331 -309 80 84 "Gnd!" "a_67_n474#" 4 0 "gnd" 40 0 "a_332_n310#" 40 0
fet nfet 67 -383 68 -382 80 84 "Gnd!" "a_67_n474#" 4 0 "a_30_n383#" 40 0 "a_n7_n412#" 40 0
fet nfet 28 -383 29 -382 80 84 "Gnd!" "D" 4 0 "gnd" 40 0 "a_30_n383#" 40 0
fet nfet 243 -310 244 -309 80 84 "Gnd!" "a_n7_n412#" 4 0 "a_206_n310#" 40 0 "a_67_n474#" 40 0
fet nfet 204 -310 205 -309 80 84 "Gnd!" "a_195_n244#" 4 0 "gnd" 40 0 "a_206_n310#" 40 0
fet nfet 67 -311 68 -310 80 84 "Gnd!" "a_30_n141#" 4 0 "a_30_n311#" 40 0 "a_30_n223#" 40 0
fet nfet 28 -311 29 -310 80 84 "Gnd!" "clk" 4 0 "gnd" 40 0 "a_30_n311#" 40 0
fet pfet 369 -222 370 -221 80 84 "w_302_n229#" "S" 4 0 "S_bar" 40 0 "vdd" 40 0
fet pfet 330 -222 331 -221 80 84 "w_302_n229#" "a_67_n474#" 4 0 "vdd" 40 0 "S_bar" 40 0
fet pfet 243 -222 244 -221 80 84 "w_176_n229#" "a_n7_n412#" 4 0 "a_67_n474#" 40 0 "vdd" 40 0
fet pfet 204 -222 205 -221 80 84 "w_176_n229#" "a_195_n244#" 4 0 "vdd" 40 0 "a_67_n474#" 40 0
fet pfet 67 -223 68 -222 80 84 "w_0_n230#" "a_30_n141#" 4 0 "a_30_n223#" 40 0 "vdd" 40 0
fet pfet 28 -223 29 -222 80 84 "w_0_n230#" "clk" 4 0 "vdd" 40 0 "a_30_n223#" 40 0
fet pfet 369 -140 370 -139 80 84 "w_302_n149#" "S_bar" 4 0 "S" 40 0 "vdd" 40 0
fet pfet 330 -140 331 -139 80 84 "w_302_n149#" "a_30_n141#" 4 0 "vdd" 40 0 "S" 40 0
fet pfet 67 -141 68 -140 80 84 "w_0_n150#" "a_67_n144#" 4 0 "a_30_n141#" 40 0 "vdd" 40 0
fet pfet 28 -141 29 -140 80 84 "w_0_n150#" "clk" 4 0 "vdd" 40 0 "a_30_n141#" 40 0
fet nfet 369 -52 370 -51 80 84 "Gnd!" "S_bar" 4 0 "a_332_n52#" 40 0 "S" 40 0
fet nfet 330 -52 331 -51 80 84 "Gnd!" "a_30_n141#" 4 0 "gnd" 40 0 "a_332_n52#" 40 0
fet nfet 67 -53 68 -52 80 84 "Gnd!" "a_67_n144#" 4 0 "a_30_n53#" 40 0 "a_30_n141#" 40 0
fet nfet 28 -53 29 -52 80 84 "Gnd!" "clk" 4 0 "gnd" 40 0 "a_30_n53#" 40 0
subcap "w_176_n229#" -5421.75
cap "nand_tr_0/a_67_n84#" "nand_tr_0/a_30_7#" 7.10543e-15
merge "nand_tr_0/a_28_n84#" "a_n7_n412#" -8.32 0 0 0 0 0 0 0 0 0 0 0 -4 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "nand_tr_0/gnd" "first_0/gnd" -553.937 0 0 -40 -46 0 0 0 0 0 0 0 0 0 0 -829 -331 0 0 0 0 0 0 0 0 0 0
merge "first_0/gnd" "gnd"
merge "first_0/a_100_n34#" "a_195_n244#" -10.02 0 0 0 0 0 0 0 0 0 0 -32 -34 0 0 0 -10 0 0 0 0 0 0 0 0 0 0
merge "first_0/a_93_n11#" "a_30_n223#" -10.02 0 0 -96 -32 0 0 0 0 0 0 0 0 0 0 0 -10 0 0 0 0 0 0 0 0 0 0
merge "nand_tr_0/vdd" "first_0/vdd" -27.3255 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 -32 0 0 0 0 0 0 0 0 0 0
merge "first_0/vdd" "vdd"
merge "nand_tr_0/a_67_n84#" "a_30_n141#" -21.52 0 0 0 0 0 0 0 0 0 0 -16 -4 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "nand_tr_0/a_30_7#" "a_67_n144#" -18.2433 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7 -16 0 0 0 0 0 0 0 0 0 0
