library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity Dec2_4 is
	port(enable : in std_logic;
		  inputs : in std_logic_vector(1 downto 0);
		  outputs : out std_logic_vector(3 downto 0));
end Dec2_4;

architecture Behavioral of Dec2_4 is
begin
	outputs(0) <= enable and (not inputs(1)) and (not inputs(0));
	outputs(1) <= enable and (not inputs(1)) and (inputs(0));
	outputs(2) <= enable and (inputs(1)) and (not inputs(0));
	outputs(3) <= enable and (inputs(1)) and (inputs(0));
end Behavioral;