--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2230 paths analyzed, 889 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.650ns.
--------------------------------------------------------------------------------
Slack:                  15.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_8 (FF)
  Destination:          nums/M_states_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.577ns (Levels of Logic = 3)
  Clock Path Skew:      -0.038ns (0.715 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_8 to nums/M_states_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.AQ       Tcko                  0.476   btn_cond/M_ctr_q[11]
                                                       btn_cond/M_ctr_q_8
    SLICE_X7Y34.A1       net (fanout=2)        0.748   btn_cond/M_ctr_q[8]
    SLICE_X7Y34.A        Tilo                  0.259   M_btn_cond_out_inv
                                                       btn_cond/out3
    SLICE_X6Y31.A2       net (fanout=3)        0.931   out2
    SLICE_X6Y31.A        Tilo                  0.235   M_last_q
                                                       btn_cond/out4
    SLICE_X7Y30.A2       net (fanout=2)        0.850   M_btn_cond_out
    SLICE_X7Y30.A        Tilo                  0.259   nums/M_states_q_FSM_FFd2
                                                       nums/M_states_q_FSM_FFd1-In1
    SLICE_X7Y25.CX       net (fanout=1)        0.705   nums/M_states_q_FSM_FFd1-In
    SLICE_X7Y25.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd1_1
                                                       nums/M_states_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.577ns (1.343ns logic, 3.234ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  15.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_5 (FF)
  Destination:          nums/M_states_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.484ns (Levels of Logic = 3)
  Clock Path Skew:      -0.039ns (0.715 - 0.754)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_5 to nums/M_states_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y33.BQ       Tcko                  0.476   btn_cond/M_ctr_q[7]
                                                       btn_cond/M_ctr_q_5
    SLICE_X7Y33.B1       net (fanout=2)        0.803   btn_cond/M_ctr_q[5]
    SLICE_X7Y33.B        Tilo                  0.259   out
                                                       btn_cond/out1
    SLICE_X6Y31.A1       net (fanout=3)        0.783   out
    SLICE_X6Y31.A        Tilo                  0.235   M_last_q
                                                       btn_cond/out4
    SLICE_X7Y30.A2       net (fanout=2)        0.850   M_btn_cond_out
    SLICE_X7Y30.A        Tilo                  0.259   nums/M_states_q_FSM_FFd2
                                                       nums/M_states_q_FSM_FFd1-In1
    SLICE_X7Y25.CX       net (fanout=1)        0.705   nums/M_states_q_FSM_FFd1-In
    SLICE_X7Y25.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd1_1
                                                       nums/M_states_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.484ns (1.343ns logic, 3.141ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  15.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_16 (FF)
  Destination:          nums/M_states_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.452ns (Levels of Logic = 3)
  Clock Path Skew:      -0.034ns (0.715 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_16 to nums/M_states_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y36.AQ       Tcko                  0.476   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_16
    SLICE_X7Y36.A1       net (fanout=2)        0.748   btn_cond/M_ctr_q[16]
    SLICE_X7Y36.A        Tilo                  0.259   out1
                                                       btn_cond/out2
    SLICE_X6Y31.A6       net (fanout=3)        0.806   out1
    SLICE_X6Y31.A        Tilo                  0.235   M_last_q
                                                       btn_cond/out4
    SLICE_X7Y30.A2       net (fanout=2)        0.850   M_btn_cond_out
    SLICE_X7Y30.A        Tilo                  0.259   nums/M_states_q_FSM_FFd2
                                                       nums/M_states_q_FSM_FFd1-In1
    SLICE_X7Y25.CX       net (fanout=1)        0.705   nums/M_states_q_FSM_FFd1-In
    SLICE_X7Y25.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd1_1
                                                       nums/M_states_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.452ns (1.343ns logic, 3.109ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  15.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_14 (FF)
  Destination:          nums/M_states_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.449ns (Levels of Logic = 3)
  Clock Path Skew:      -0.036ns (0.715 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_14 to nums/M_states_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y35.CQ       Tcko                  0.476   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_14
    SLICE_X7Y36.A6       net (fanout=2)        0.745   btn_cond/M_ctr_q[14]
    SLICE_X7Y36.A        Tilo                  0.259   out1
                                                       btn_cond/out2
    SLICE_X6Y31.A6       net (fanout=3)        0.806   out1
    SLICE_X6Y31.A        Tilo                  0.235   M_last_q
                                                       btn_cond/out4
    SLICE_X7Y30.A2       net (fanout=2)        0.850   M_btn_cond_out
    SLICE_X7Y30.A        Tilo                  0.259   nums/M_states_q_FSM_FFd2
                                                       nums/M_states_q_FSM_FFd1-In1
    SLICE_X7Y25.CX       net (fanout=1)        0.705   nums/M_states_q_FSM_FFd1-In
    SLICE_X7Y25.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd1_1
                                                       nums/M_states_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.449ns (1.343ns logic, 3.106ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  15.545ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_10 (FF)
  Destination:          nums/M_states_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.382ns (Levels of Logic = 3)
  Clock Path Skew:      -0.038ns (0.715 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_10 to nums/M_states_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.CQ       Tcko                  0.476   btn_cond/M_ctr_q[11]
                                                       btn_cond/M_ctr_q_10
    SLICE_X7Y34.A2       net (fanout=2)        0.553   btn_cond/M_ctr_q[10]
    SLICE_X7Y34.A        Tilo                  0.259   M_btn_cond_out_inv
                                                       btn_cond/out3
    SLICE_X6Y31.A2       net (fanout=3)        0.931   out2
    SLICE_X6Y31.A        Tilo                  0.235   M_last_q
                                                       btn_cond/out4
    SLICE_X7Y30.A2       net (fanout=2)        0.850   M_btn_cond_out
    SLICE_X7Y30.A        Tilo                  0.259   nums/M_states_q_FSM_FFd2
                                                       nums/M_states_q_FSM_FFd1-In1
    SLICE_X7Y25.CX       net (fanout=1)        0.705   nums/M_states_q_FSM_FFd1-In
    SLICE_X7Y25.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd1_1
                                                       nums/M_states_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.382ns (1.343ns logic, 3.039ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  15.608ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_12 (FF)
  Destination:          nums/M_states_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.321ns (Levels of Logic = 3)
  Clock Path Skew:      -0.036ns (0.715 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_12 to nums/M_states_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y35.AQ       Tcko                  0.476   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_12
    SLICE_X7Y34.A4       net (fanout=2)        0.492   btn_cond/M_ctr_q[12]
    SLICE_X7Y34.A        Tilo                  0.259   M_btn_cond_out_inv
                                                       btn_cond/out3
    SLICE_X6Y31.A2       net (fanout=3)        0.931   out2
    SLICE_X6Y31.A        Tilo                  0.235   M_last_q
                                                       btn_cond/out4
    SLICE_X7Y30.A2       net (fanout=2)        0.850   M_btn_cond_out
    SLICE_X7Y30.A        Tilo                  0.259   nums/M_states_q_FSM_FFd2
                                                       nums/M_states_q_FSM_FFd1-In1
    SLICE_X7Y25.CX       net (fanout=1)        0.705   nums/M_states_q_FSM_FFd1-In
    SLICE_X7Y25.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd1_1
                                                       nums/M_states_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.321ns (1.343ns logic, 2.978ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  15.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_9 (FF)
  Destination:          nums/M_states_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.254ns (Levels of Logic = 3)
  Clock Path Skew:      -0.038ns (0.715 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_9 to nums/M_states_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.BQ       Tcko                  0.476   btn_cond/M_ctr_q[11]
                                                       btn_cond/M_ctr_q_9
    SLICE_X7Y34.A6       net (fanout=2)        0.425   btn_cond/M_ctr_q[9]
    SLICE_X7Y34.A        Tilo                  0.259   M_btn_cond_out_inv
                                                       btn_cond/out3
    SLICE_X6Y31.A2       net (fanout=3)        0.931   out2
    SLICE_X6Y31.A        Tilo                  0.235   M_last_q
                                                       btn_cond/out4
    SLICE_X7Y30.A2       net (fanout=2)        0.850   M_btn_cond_out
    SLICE_X7Y30.A        Tilo                  0.259   nums/M_states_q_FSM_FFd2
                                                       nums/M_states_q_FSM_FFd1-In1
    SLICE_X7Y25.CX       net (fanout=1)        0.705   nums/M_states_q_FSM_FFd1-In
    SLICE_X7Y25.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd1_1
                                                       nums/M_states_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.254ns (1.343ns logic, 2.911ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  15.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_18 (FF)
  Destination:          nums/M_states_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.257ns (Levels of Logic = 3)
  Clock Path Skew:      -0.034ns (0.715 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_18 to nums/M_states_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y36.CQ       Tcko                  0.476   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_18
    SLICE_X7Y36.A2       net (fanout=2)        0.553   btn_cond/M_ctr_q[18]
    SLICE_X7Y36.A        Tilo                  0.259   out1
                                                       btn_cond/out2
    SLICE_X6Y31.A6       net (fanout=3)        0.806   out1
    SLICE_X6Y31.A        Tilo                  0.235   M_last_q
                                                       btn_cond/out4
    SLICE_X7Y30.A2       net (fanout=2)        0.850   M_btn_cond_out
    SLICE_X7Y30.A        Tilo                  0.259   nums/M_states_q_FSM_FFd2
                                                       nums/M_states_q_FSM_FFd1-In1
    SLICE_X7Y25.CX       net (fanout=1)        0.705   nums/M_states_q_FSM_FFd1-In
    SLICE_X7Y25.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd1_1
                                                       nums/M_states_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.257ns (1.343ns logic, 2.914ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack:                  15.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_13 (FF)
  Destination:          nums/M_states_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.253ns (Levels of Logic = 3)
  Clock Path Skew:      -0.036ns (0.715 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_13 to nums/M_states_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y35.BQ       Tcko                  0.476   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_13
    SLICE_X7Y34.A5       net (fanout=2)        0.424   btn_cond/M_ctr_q[13]
    SLICE_X7Y34.A        Tilo                  0.259   M_btn_cond_out_inv
                                                       btn_cond/out3
    SLICE_X6Y31.A2       net (fanout=3)        0.931   out2
    SLICE_X6Y31.A        Tilo                  0.235   M_last_q
                                                       btn_cond/out4
    SLICE_X7Y30.A2       net (fanout=2)        0.850   M_btn_cond_out
    SLICE_X7Y30.A        Tilo                  0.259   nums/M_states_q_FSM_FFd2
                                                       nums/M_states_q_FSM_FFd1-In1
    SLICE_X7Y25.CX       net (fanout=1)        0.705   nums/M_states_q_FSM_FFd1-In
    SLICE_X7Y25.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd1_1
                                                       nums/M_states_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.253ns (1.343ns logic, 2.910ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  15.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_3 (FF)
  Destination:          nums/M_states_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.245ns (Levels of Logic = 3)
  Clock Path Skew:      -0.040ns (0.715 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_3 to nums/M_states_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y32.DQ       Tcko                  0.476   btn_cond/M_ctr_q[3]
                                                       btn_cond/M_ctr_q_3
    SLICE_X7Y33.B3       net (fanout=2)        0.564   btn_cond/M_ctr_q[3]
    SLICE_X7Y33.B        Tilo                  0.259   out
                                                       btn_cond/out1
    SLICE_X6Y31.A1       net (fanout=3)        0.783   out
    SLICE_X6Y31.A        Tilo                  0.235   M_last_q
                                                       btn_cond/out4
    SLICE_X7Y30.A2       net (fanout=2)        0.850   M_btn_cond_out
    SLICE_X7Y30.A        Tilo                  0.259   nums/M_states_q_FSM_FFd2
                                                       nums/M_states_q_FSM_FFd1-In1
    SLICE_X7Y25.CX       net (fanout=1)        0.705   nums/M_states_q_FSM_FFd1-In
    SLICE_X7Y25.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd1_1
                                                       nums/M_states_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.245ns (1.343ns logic, 2.902ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  15.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_7 (FF)
  Destination:          nums/M_states_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.235ns (Levels of Logic = 3)
  Clock Path Skew:      -0.039ns (0.715 - 0.754)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_7 to nums/M_states_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y33.DQ       Tcko                  0.476   btn_cond/M_ctr_q[7]
                                                       btn_cond/M_ctr_q_7
    SLICE_X7Y33.B2       net (fanout=2)        0.554   btn_cond/M_ctr_q[7]
    SLICE_X7Y33.B        Tilo                  0.259   out
                                                       btn_cond/out1
    SLICE_X6Y31.A1       net (fanout=3)        0.783   out
    SLICE_X6Y31.A        Tilo                  0.235   M_last_q
                                                       btn_cond/out4
    SLICE_X7Y30.A2       net (fanout=2)        0.850   M_btn_cond_out
    SLICE_X7Y30.A        Tilo                  0.259   nums/M_states_q_FSM_FFd2
                                                       nums/M_states_q_FSM_FFd1-In1
    SLICE_X7Y25.CX       net (fanout=1)        0.705   nums/M_states_q_FSM_FFd1-In
    SLICE_X7Y25.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd1_1
                                                       nums/M_states_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.235ns (1.343ns logic, 2.892ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack:                  15.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_11 (FF)
  Destination:          nums/M_states_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.199ns (Levels of Logic = 3)
  Clock Path Skew:      -0.038ns (0.715 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_11 to nums/M_states_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.DQ       Tcko                  0.476   btn_cond/M_ctr_q[11]
                                                       btn_cond/M_ctr_q_11
    SLICE_X7Y34.A3       net (fanout=2)        0.370   btn_cond/M_ctr_q[11]
    SLICE_X7Y34.A        Tilo                  0.259   M_btn_cond_out_inv
                                                       btn_cond/out3
    SLICE_X6Y31.A2       net (fanout=3)        0.931   out2
    SLICE_X6Y31.A        Tilo                  0.235   M_last_q
                                                       btn_cond/out4
    SLICE_X7Y30.A2       net (fanout=2)        0.850   M_btn_cond_out
    SLICE_X7Y30.A        Tilo                  0.259   nums/M_states_q_FSM_FFd2
                                                       nums/M_states_q_FSM_FFd1-In1
    SLICE_X7Y25.CX       net (fanout=1)        0.705   nums/M_states_q_FSM_FFd1-In
    SLICE_X7Y25.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd1_1
                                                       nums/M_states_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.199ns (1.343ns logic, 2.856ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  15.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_15 (FF)
  Destination:          nums/M_states_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.196ns (Levels of Logic = 3)
  Clock Path Skew:      -0.036ns (0.715 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_15 to nums/M_states_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y35.DQ       Tcko                  0.476   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_15
    SLICE_X7Y36.A4       net (fanout=2)        0.492   btn_cond/M_ctr_q[15]
    SLICE_X7Y36.A        Tilo                  0.259   out1
                                                       btn_cond/out2
    SLICE_X6Y31.A6       net (fanout=3)        0.806   out1
    SLICE_X6Y31.A        Tilo                  0.235   M_last_q
                                                       btn_cond/out4
    SLICE_X7Y30.A2       net (fanout=2)        0.850   M_btn_cond_out
    SLICE_X7Y30.A        Tilo                  0.259   nums/M_states_q_FSM_FFd2
                                                       nums/M_states_q_FSM_FFd1-In1
    SLICE_X7Y25.CX       net (fanout=1)        0.705   nums/M_states_q_FSM_FFd1-In
    SLICE_X7Y25.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd1_1
                                                       nums/M_states_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.196ns (1.343ns logic, 2.853ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  15.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          nums/rand/M_w_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.111ns (Levels of Logic = 1)
  Clock Path Skew:      -0.114ns (0.599 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to nums/rand/M_w_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y9.AQ        Tcko                  0.476   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X7Y15.A3       net (fanout=1)        0.985   M_stage_q_3_1
    SLICE_X7Y15.A        Tilo                  0.259   nums/rand/_n0042_inv
                                                       nums/rand/_n0042_inv1
    SLICE_X12Y19.CE      net (fanout=20)       2.078   nums/rand/_n0042_inv
    SLICE_X12Y19.CLK     Tceck                 0.313   nums/M_rand_num[6]
                                                       nums/rand/M_w_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.111ns (1.048ns logic, 3.063ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  15.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_8 (FF)
  Destination:          nums/M_states_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.158ns (Levels of Logic = 3)
  Clock Path Skew:      -0.038ns (0.715 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_8 to nums/M_states_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.AQ       Tcko                  0.476   btn_cond/M_ctr_q[11]
                                                       btn_cond/M_ctr_q_8
    SLICE_X7Y34.A1       net (fanout=2)        0.748   btn_cond/M_ctr_q[8]
    SLICE_X7Y34.A        Tilo                  0.259   M_btn_cond_out_inv
                                                       btn_cond/out3
    SLICE_X6Y31.A2       net (fanout=3)        0.931   out2
    SLICE_X6Y31.A        Tilo                  0.235   M_last_q
                                                       btn_cond/out4
    SLICE_X6Y31.B6       net (fanout=2)        0.143   M_btn_cond_out
    SLICE_X6Y31.B        Tilo                  0.235   M_last_q
                                                       nums/M_states_q_FSM_FFd2-In1
    SLICE_X7Y25.AX       net (fanout=3)        1.017   nums/M_states_q_FSM_FFd2-In
    SLICE_X7Y25.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd1_1
                                                       nums/M_states_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      4.158ns (1.319ns logic, 2.839ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack:                  15.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          nums/rand/M_w_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.067ns (Levels of Logic = 1)
  Clock Path Skew:      -0.114ns (0.599 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to nums/rand/M_w_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y9.AQ        Tcko                  0.476   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X7Y15.A3       net (fanout=1)        0.985   M_stage_q_3_1
    SLICE_X7Y15.A        Tilo                  0.259   nums/rand/_n0042_inv
                                                       nums/rand/_n0042_inv1
    SLICE_X12Y19.CE      net (fanout=20)       2.078   nums/rand/_n0042_inv
    SLICE_X12Y19.CLK     Tceck                 0.269   nums/M_rand_num[6]
                                                       nums/rand/M_w_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.067ns (1.004ns logic, 3.063ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  15.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          nums/rand/M_w_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.064ns (Levels of Logic = 1)
  Clock Path Skew:      -0.114ns (0.599 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to nums/rand/M_w_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y9.AQ        Tcko                  0.476   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X7Y15.A3       net (fanout=1)        0.985   M_stage_q_3_1
    SLICE_X7Y15.A        Tilo                  0.259   nums/rand/_n0042_inv
                                                       nums/rand/_n0042_inv1
    SLICE_X12Y19.CE      net (fanout=20)       2.078   nums/rand/_n0042_inv
    SLICE_X12Y19.CLK     Tceck                 0.266   nums/M_rand_num[6]
                                                       nums/rand/M_w_q_6
    -------------------------------------------------  ---------------------------
    Total                                      4.064ns (1.001ns logic, 3.063ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  15.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          nums/rand/M_w_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.051ns (Levels of Logic = 1)
  Clock Path Skew:      -0.114ns (0.599 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to nums/rand/M_w_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y9.AQ        Tcko                  0.476   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X7Y15.A3       net (fanout=1)        0.985   M_stage_q_3_1
    SLICE_X7Y15.A        Tilo                  0.259   nums/rand/_n0042_inv
                                                       nums/rand/_n0042_inv1
    SLICE_X12Y19.CE      net (fanout=20)       2.078   nums/rand/_n0042_inv
    SLICE_X12Y19.CLK     Tceck                 0.253   nums/M_rand_num[6]
                                                       nums/rand/M_w_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.051ns (0.988ns logic, 3.063ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  15.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_4 (FF)
  Destination:          nums/M_states_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.125ns (Levels of Logic = 3)
  Clock Path Skew:      -0.039ns (0.715 - 0.754)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_4 to nums/M_states_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y33.AQ       Tcko                  0.476   btn_cond/M_ctr_q[7]
                                                       btn_cond/M_ctr_q_4
    SLICE_X7Y33.B5       net (fanout=2)        0.444   btn_cond/M_ctr_q[4]
    SLICE_X7Y33.B        Tilo                  0.259   out
                                                       btn_cond/out1
    SLICE_X6Y31.A1       net (fanout=3)        0.783   out
    SLICE_X6Y31.A        Tilo                  0.235   M_last_q
                                                       btn_cond/out4
    SLICE_X7Y30.A2       net (fanout=2)        0.850   M_btn_cond_out
    SLICE_X7Y30.A        Tilo                  0.259   nums/M_states_q_FSM_FFd2
                                                       nums/M_states_q_FSM_FFd1-In1
    SLICE_X7Y25.CX       net (fanout=1)        0.705   nums/M_states_q_FSM_FFd1-In
    SLICE_X7Y25.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd1_1
                                                       nums/M_states_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.125ns (1.343ns logic, 2.782ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack:                  15.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          nums/rand/M_w_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.022ns (Levels of Logic = 1)
  Clock Path Skew:      -0.114ns (0.599 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to nums/rand/M_w_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y9.AQ        Tcko                  0.476   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X7Y15.A3       net (fanout=1)        0.985   M_stage_q_3_1
    SLICE_X7Y15.A        Tilo                  0.259   nums/rand/_n0042_inv
                                                       nums/rand/_n0042_inv1
    SLICE_X13Y19.CE      net (fanout=20)       1.894   nums/rand/_n0042_inv
    SLICE_X13Y19.CLK     Tceck                 0.408   nums/M_rand_num[12]
                                                       nums/rand/M_w_q_12
    -------------------------------------------------  ---------------------------
    Total                                      4.022ns (1.143ns logic, 2.879ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  15.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_19 (FF)
  Destination:          nums/M_states_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.074ns (Levels of Logic = 3)
  Clock Path Skew:      -0.034ns (0.715 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_19 to nums/M_states_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y36.DQ       Tcko                  0.476   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_19
    SLICE_X7Y36.A3       net (fanout=2)        0.370   btn_cond/M_ctr_q[19]
    SLICE_X7Y36.A        Tilo                  0.259   out1
                                                       btn_cond/out2
    SLICE_X6Y31.A6       net (fanout=3)        0.806   out1
    SLICE_X6Y31.A        Tilo                  0.235   M_last_q
                                                       btn_cond/out4
    SLICE_X7Y30.A2       net (fanout=2)        0.850   M_btn_cond_out
    SLICE_X7Y30.A        Tilo                  0.259   nums/M_states_q_FSM_FFd2
                                                       nums/M_states_q_FSM_FFd1-In1
    SLICE_X7Y25.CX       net (fanout=1)        0.705   nums/M_states_q_FSM_FFd1-In
    SLICE_X7Y25.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd1_1
                                                       nums/M_states_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.074ns (1.343ns logic, 2.731ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  15.861ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_5 (FF)
  Destination:          nums/M_states_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.065ns (Levels of Logic = 3)
  Clock Path Skew:      -0.039ns (0.715 - 0.754)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_5 to nums/M_states_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y33.BQ       Tcko                  0.476   btn_cond/M_ctr_q[7]
                                                       btn_cond/M_ctr_q_5
    SLICE_X7Y33.B1       net (fanout=2)        0.803   btn_cond/M_ctr_q[5]
    SLICE_X7Y33.B        Tilo                  0.259   out
                                                       btn_cond/out1
    SLICE_X6Y31.A1       net (fanout=3)        0.783   out
    SLICE_X6Y31.A        Tilo                  0.235   M_last_q
                                                       btn_cond/out4
    SLICE_X6Y31.B6       net (fanout=2)        0.143   M_btn_cond_out
    SLICE_X6Y31.B        Tilo                  0.235   M_last_q
                                                       nums/M_states_q_FSM_FFd2-In1
    SLICE_X7Y25.AX       net (fanout=3)        1.017   nums/M_states_q_FSM_FFd2-In
    SLICE_X7Y25.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd1_1
                                                       nums/M_states_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      4.065ns (1.319ns logic, 2.746ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  15.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          nums/rand/M_w_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.979ns (Levels of Logic = 1)
  Clock Path Skew:      -0.114ns (0.599 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to nums/rand/M_w_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y9.AQ        Tcko                  0.476   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X7Y15.A3       net (fanout=1)        0.985   M_stage_q_3_1
    SLICE_X7Y15.A        Tilo                  0.259   nums/rand/_n0042_inv
                                                       nums/rand/_n0042_inv1
    SLICE_X13Y19.CE      net (fanout=20)       1.894   nums/rand/_n0042_inv
    SLICE_X13Y19.CLK     Tceck                 0.365   nums/M_rand_num[12]
                                                       nums/rand/M_w_q_11
    -------------------------------------------------  ---------------------------
    Total                                      3.979ns (1.100ns logic, 2.879ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  15.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_6 (FF)
  Destination:          nums/M_states_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.044ns (Levels of Logic = 3)
  Clock Path Skew:      -0.039ns (0.715 - 0.754)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_6 to nums/M_states_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y33.CQ       Tcko                  0.476   btn_cond/M_ctr_q[7]
                                                       btn_cond/M_ctr_q_6
    SLICE_X7Y33.B4       net (fanout=2)        0.363   btn_cond/M_ctr_q[6]
    SLICE_X7Y33.B        Tilo                  0.259   out
                                                       btn_cond/out1
    SLICE_X6Y31.A1       net (fanout=3)        0.783   out
    SLICE_X6Y31.A        Tilo                  0.235   M_last_q
                                                       btn_cond/out4
    SLICE_X7Y30.A2       net (fanout=2)        0.850   M_btn_cond_out
    SLICE_X7Y30.A        Tilo                  0.259   nums/M_states_q_FSM_FFd2
                                                       nums/M_states_q_FSM_FFd1-In1
    SLICE_X7Y25.CX       net (fanout=1)        0.705   nums/M_states_q_FSM_FFd1-In
    SLICE_X7Y25.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd1_1
                                                       nums/M_states_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.044ns (1.343ns logic, 2.701ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  15.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_16 (FF)
  Destination:          nums/M_states_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.033ns (Levels of Logic = 3)
  Clock Path Skew:      -0.034ns (0.715 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_16 to nums/M_states_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y36.AQ       Tcko                  0.476   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_16
    SLICE_X7Y36.A1       net (fanout=2)        0.748   btn_cond/M_ctr_q[16]
    SLICE_X7Y36.A        Tilo                  0.259   out1
                                                       btn_cond/out2
    SLICE_X6Y31.A6       net (fanout=3)        0.806   out1
    SLICE_X6Y31.A        Tilo                  0.235   M_last_q
                                                       btn_cond/out4
    SLICE_X6Y31.B6       net (fanout=2)        0.143   M_btn_cond_out
    SLICE_X6Y31.B        Tilo                  0.235   M_last_q
                                                       nums/M_states_q_FSM_FFd2-In1
    SLICE_X7Y25.AX       net (fanout=3)        1.017   nums/M_states_q_FSM_FFd2-In
    SLICE_X7Y25.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd1_1
                                                       nums/M_states_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      4.033ns (1.319ns logic, 2.714ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  15.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_14 (FF)
  Destination:          nums/M_states_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.030ns (Levels of Logic = 3)
  Clock Path Skew:      -0.036ns (0.715 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_14 to nums/M_states_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y35.CQ       Tcko                  0.476   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_14
    SLICE_X7Y36.A6       net (fanout=2)        0.745   btn_cond/M_ctr_q[14]
    SLICE_X7Y36.A        Tilo                  0.259   out1
                                                       btn_cond/out2
    SLICE_X6Y31.A6       net (fanout=3)        0.806   out1
    SLICE_X6Y31.A        Tilo                  0.235   M_last_q
                                                       btn_cond/out4
    SLICE_X6Y31.B6       net (fanout=2)        0.143   M_btn_cond_out
    SLICE_X6Y31.B        Tilo                  0.235   M_last_q
                                                       nums/M_states_q_FSM_FFd2-In1
    SLICE_X7Y25.AX       net (fanout=3)        1.017   nums/M_states_q_FSM_FFd2-In
    SLICE_X7Y25.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd1_1
                                                       nums/M_states_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      4.030ns (1.319ns logic, 2.711ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  15.907ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_2 (FF)
  Destination:          nums/M_states_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.018ns (Levels of Logic = 3)
  Clock Path Skew:      -0.040ns (0.715 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_2 to nums/M_states_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y32.CQ       Tcko                  0.476   btn_cond/M_ctr_q[3]
                                                       btn_cond/M_ctr_q_2
    SLICE_X7Y33.B6       net (fanout=2)        0.337   btn_cond/M_ctr_q[2]
    SLICE_X7Y33.B        Tilo                  0.259   out
                                                       btn_cond/out1
    SLICE_X6Y31.A1       net (fanout=3)        0.783   out
    SLICE_X6Y31.A        Tilo                  0.235   M_last_q
                                                       btn_cond/out4
    SLICE_X7Y30.A2       net (fanout=2)        0.850   M_btn_cond_out
    SLICE_X7Y30.A        Tilo                  0.259   nums/M_states_q_FSM_FFd2
                                                       nums/M_states_q_FSM_FFd1-In1
    SLICE_X7Y25.CX       net (fanout=1)        0.705   nums/M_states_q_FSM_FFd1-In
    SLICE_X7Y25.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd1_1
                                                       nums/M_states_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.018ns (1.343ns logic, 2.675ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  15.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          nums/rand/M_w_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.938ns (Levels of Logic = 1)
  Clock Path Skew:      -0.113ns (0.600 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to nums/rand/M_w_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y9.AQ        Tcko                  0.476   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X7Y15.A3       net (fanout=1)        0.985   M_stage_q_3_1
    SLICE_X7Y15.A        Tilo                  0.259   nums/rand/_n0042_inv
                                                       nums/rand/_n0042_inv1
    SLICE_X12Y18.CE      net (fanout=20)       1.905   nums/rand/_n0042_inv
    SLICE_X12Y18.CLK     Tceck                 0.313   nums/M_rand_num[23]
                                                       nums/rand/M_w_q_21
    -------------------------------------------------  ---------------------------
    Total                                      3.938ns (1.048ns logic, 2.890ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  15.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          nums/rand/M_w_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.894ns (Levels of Logic = 1)
  Clock Path Skew:      -0.113ns (0.600 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to nums/rand/M_w_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y9.AQ        Tcko                  0.476   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X7Y15.A3       net (fanout=1)        0.985   M_stage_q_3_1
    SLICE_X7Y15.A        Tilo                  0.259   nums/rand/_n0042_inv
                                                       nums/rand/_n0042_inv1
    SLICE_X12Y18.CE      net (fanout=20)       1.905   nums/rand/_n0042_inv
    SLICE_X12Y18.CLK     Tceck                 0.269   nums/M_rand_num[23]
                                                       nums/rand/M_w_q_23
    -------------------------------------------------  ---------------------------
    Total                                      3.894ns (1.004ns logic, 2.890ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  15.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_10 (FF)
  Destination:          nums/M_states_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.963ns (Levels of Logic = 3)
  Clock Path Skew:      -0.038ns (0.715 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_10 to nums/M_states_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.CQ       Tcko                  0.476   btn_cond/M_ctr_q[11]
                                                       btn_cond/M_ctr_q_10
    SLICE_X7Y34.A2       net (fanout=2)        0.553   btn_cond/M_ctr_q[10]
    SLICE_X7Y34.A        Tilo                  0.259   M_btn_cond_out_inv
                                                       btn_cond/out3
    SLICE_X6Y31.A2       net (fanout=3)        0.931   out2
    SLICE_X6Y31.A        Tilo                  0.235   M_last_q
                                                       btn_cond/out4
    SLICE_X6Y31.B6       net (fanout=2)        0.143   M_btn_cond_out
    SLICE_X6Y31.B        Tilo                  0.235   M_last_q
                                                       nums/M_states_q_FSM_FFd2-In1
    SLICE_X7Y25.AX       net (fanout=3)        1.017   nums/M_states_q_FSM_FFd2-In
    SLICE_X7Y25.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd1_1
                                                       nums/M_states_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      3.963ns (1.319ns logic, 2.644ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: btn_cond/M_sync_out/CLK
  Logical resource: btn_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/M_ctr_q[3]/CLK
  Logical resource: seg/M_ctr_q_0/CK
  Location pin: SLICE_X8Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/M_ctr_q[3]/CLK
  Logical resource: seg/M_ctr_q_1/CK
  Location pin: SLICE_X8Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/M_ctr_q[3]/CLK
  Logical resource: seg/M_ctr_q_2/CK
  Location pin: SLICE_X8Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/M_ctr_q[3]/CLK
  Logical resource: seg/M_ctr_q_3/CK
  Location pin: SLICE_X8Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/M_ctr_q[7]/CLK
  Logical resource: seg/M_ctr_q_4/CK
  Location pin: SLICE_X8Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/M_ctr_q[7]/CLK
  Logical resource: seg/M_ctr_q_5/CK
  Location pin: SLICE_X8Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/M_ctr_q[7]/CLK
  Logical resource: seg/M_ctr_q_6/CK
  Location pin: SLICE_X8Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/M_ctr_q[7]/CLK
  Logical resource: seg/M_ctr_q_7/CK
  Location pin: SLICE_X8Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/M_ctr_q[11]/CLK
  Logical resource: seg/M_ctr_q_8/CK
  Location pin: SLICE_X8Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/M_ctr_q[11]/CLK
  Logical resource: seg/M_ctr_q_9/CK
  Location pin: SLICE_X8Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/M_ctr_q[11]/CLK
  Logical resource: seg/M_ctr_q_10/CK
  Location pin: SLICE_X8Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/M_ctr_q[11]/CLK
  Logical resource: seg/M_ctr_q_11/CK
  Location pin: SLICE_X8Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/M_ctr_q[15]/CLK
  Logical resource: seg/M_ctr_q_12/CK
  Location pin: SLICE_X8Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/M_ctr_q[15]/CLK
  Logical resource: seg/M_ctr_q_13/CK
  Location pin: SLICE_X8Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/M_ctr_q[15]/CLK
  Logical resource: seg/M_ctr_q_14/CK
  Location pin: SLICE_X8Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/M_ctr_q[15]/CLK
  Logical resource: seg/M_ctr_q_15/CK
  Location pin: SLICE_X8Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond/M_sync_out/CLK
  Logical resource: btn_cond/sync/M_pipe_q_1/CK
  Location pin: SLICE_X4Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/M_ctr_q_16/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/M_ctr_q_17/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: nums/M_regs_q[15]/CLK
  Logical resource: nums/M_regs_q_12/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: nums/M_regs_q[15]/CLK
  Logical resource: nums/M_regs_q_13/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: nums/M_regs_q[15]/CLK
  Logical resource: nums/M_regs_q_14/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: nums/M_regs_q[15]/CLK
  Logical resource: nums/M_regs_q_15/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: nums/rand/M_z_q[20]/CLK
  Logical resource: nums/rand/M_z_q_17/CK
  Location pin: SLICE_X12Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: nums/rand/M_z_q[20]/CLK
  Logical resource: nums/rand/M_z_q_16/CK
  Location pin: SLICE_X12Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: nums/rand/M_z_q[20]/CLK
  Logical resource: nums/rand/M_z_q_1/CK
  Location pin: SLICE_X12Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: nums/rand/M_z_q[20]/CLK
  Logical resource: nums/rand/M_z_q_18/CK
  Location pin: SLICE_X12Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: nums/rand/M_z_q[20]/CLK
  Logical resource: nums/rand/M_w_q_0/CK
  Location pin: SLICE_X12Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.650|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2230 paths, 0 nets, and 615 connections

Design statistics:
   Minimum period:   4.650ns{1}   (Maximum frequency: 215.054MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 28 14:52:20 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 171 MB



