Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (win32) Build 353583 Mon Dec  9 17:38:55 MST 2013
| Date         : Sun Jul 27 18:39:04 2014
| Host         :  running 64-bit major release  (build 7600)
| Command      : report_control_sets -verbose -file system_withPL_wrapper_control_sets_placed.rpt
| Design       : system_withPL_wrapper
| Device       : xc7z010
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    30 |
| Minimum Number of register sites lost to control set restrictions |    77 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             287 |          113 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              86 |           25 |
| Yes          | No                    | No                     |             271 |           85 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              23 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                    Clock Signal                    |                                                                Enable Signal                                                               |                                                              Set/Reset Signal                                                              | Slice Load Count | Bel Load Count |
+----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  system_withPL_i/processing_system7_0/U0/FCLK_CLK0 | system_withPL_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_push   |                                                                                                                                            |                1 |              2 |
|  system_withPL_i/processing_system7_0/U0/FCLK_CLK0 | system_withPL_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axaddr_incr[0]_i_1__0                                             |                                                                                                                                            |                1 |              4 |
|  system_withPL_i/processing_system7_0/U0/FCLK_CLK0 | system_withPL_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axaddr_incr[0]_i_1                                                |                                                                                                                                            |                1 |              4 |
|  system_withPL_i/processing_system7_0/U0/FCLK_CLK0 | system_withPL_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_wrap_boundary_axaddr_r[11]_i_1                                    |                                                                                                                                            |                1 |              4 |
|  system_withPL_i/processing_system7_0/U0/FCLK_CLK0 | system_withPL_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_wrap_boundary_axaddr_r[11]_i_1__0                                 |                                                                                                                                            |                3 |              4 |
|  system_withPL_i/processing_system7_0/U0/FCLK_CLK0 | system_withPL_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axaddr_wrap[11]_i_1__0                                            |                                                                                                                                            |                1 |              4 |
|  system_withPL_i/processing_system7_0/U0/FCLK_CLK0 | system_withPL_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1__1                                               |                                                                                                                                            |                2 |              4 |
|  system_withPL_i/processing_system7_0/U0/FCLK_CLK0 | system_withPL_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1__0                                               |                                                                                                                                            |                3 |              4 |
|  system_withPL_i/processing_system7_0/U0/FCLK_CLK0 | system_withPL_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axaddr_wrap[11]_i_1                                               |                                                                                                                                            |                2 |              4 |
|  system_withPL_i/processing_system7_0/U0/FCLK_CLK0 | system_withPL_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1                                                  |                                                                                                                                            |                1 |              4 |
|  system_withPL_i/processing_system7_0/U0/FCLK_CLK0 | system_withPL_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[6]_i_1                                                  | system_withPL_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[8]_i_1                                                  |                1 |              4 |
|  system_withPL_i/processing_system7_0/U0/FCLK_CLK0 | system_withPL_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1__0                                               | system_withPL_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[8]_i_1__0                                               |                1 |              5 |
|  system_withPL_i/processing_system7_0/U0/FCLK_CLK0 | system_withPL_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[6]_i_1                                                  |                                                                                                                                            |                3 |              5 |
|  system_withPL_i/processing_system7_0/U0/FCLK_CLK0 | system_withPL_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                            | system_withPL_i/rst_processing_system7_0_100M/U0/clear                                                                                     |                1 |              6 |
|  system_withPL_i/processing_system7_0/U0/FCLK_CLK0 |                                                                                                                                            | system_withPL_i/Adams_Peripheral_0/n_0_axi_awready_i_1                                                                                     |                2 |              7 |
|  system_withPL_i/processing_system7_0/U0/FCLK_CLK0 |                                                                                                                                            | system_withPL_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_areset_d1_i_1                                                     |                3 |              8 |
|  system_withPL_i/processing_system7_0/U0/FCLK_CLK0 | system_withPL_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r | system_withPL_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0 |                2 |              8 |
|  system_withPL_i/processing_system7_0/U0/FCLK_CLK0 | system_withPL_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r     |                                                                                                                                            |                4 |             13 |
|  system_withPL_i/processing_system7_0/U0/FCLK_CLK0 | system_withPL_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in        |                                                                                                                                            |                4 |             14 |
|  system_withPL_i/processing_system7_0/U0/FCLK_CLK0 | system_withPL_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/si_rs_bready                |                                                                                                                                            |                3 |             14 |
|  system_withPL_i/processing_system7_0/U0/FCLK_CLK0 | system_withPL_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/b_push                      |                                                                                                                                            |                3 |             20 |
|  system_withPL_i/processing_system7_0/U0/FCLK_CLK0 | system_withPL_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/p_1_in       |                                                                                                                                            |                8 |             27 |
|  system_withPL_i/processing_system7_0/U0/FCLK_CLK0 | system_withPL_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/p_1_in       |                                                                                                                                            |                7 |             27 |
|  system_withPL_i/processing_system7_0/U0/FCLK_CLK0 | system_withPL_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/s_axi_arready                                                         |                                                                                                                                            |                8 |             27 |
|  system_withPL_i/processing_system7_0/U0/FCLK_CLK0 | system_withPL_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/s_axi_awready                                                         |                                                                                                                                            |                7 |             27 |
|  system_withPL_i/processing_system7_0/U0/FCLK_CLK0 | system_withPL_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/wr_en0       |                                                                                                                                            |                9 |             34 |
|  system_withPL_i/processing_system7_0/U0/FCLK_CLK0 | system_withPL_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in        |                                                                                                                                            |               14 |             47 |
|  system_withPL_i/processing_system7_0/U0/FCLK_CLK0 | system_withPL_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/si_rs_rready                |                                                                                                                                            |               16 |             47 |
|  system_withPL_i/processing_system7_0/U0/FCLK_CLK0 |                                                                                                                                            | system_withPL_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                   |               20 |             71 |
|  system_withPL_i/processing_system7_0/U0/FCLK_CLK0 |                                                                                                                                            |                                                                                                                                            |              114 |            288 |
+----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


