D:\TOOL\LatticeDiamond\diamond\3.13\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  D:\FreeWork\df1_second_round\df1_3dprj_dev\src\ip\df1_lidar_ip\pll\syn_results   -part LFE5U_12F  -package MG285C  -grade -6    -maxfan 50 -block -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -lattice -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -overilog "pll.vm" -ovhdl "pll.vhm" -summaryfile D:\FreeWork\df1_second_round\df1_3dprj_dev\src\ip\df1_lidar_ip\pll\syn_results\synlog\report\pll_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  pll  -implementation  syn_results  -flow mapping  -multisrs  -oedif  D:\FreeWork\df1_second_round\df1_3dprj_dev\src\ip\df1_lidar_ip\pll\syn_results\pll.edn   -freq 100.000   -tcl  D:\FreeWork\df1_second_round\df1_3dprj_dev\src\ip\df1_lidar_ip\pll\pll.fdc  D:\FreeWork\df1_second_round\df1_3dprj_dev\src\ip\df1_lidar_ip\pll\syn_results\synwork\pll_prem.srd  -devicelib  D:\TOOL\LatticeDiamond\diamond\3.13\synpbase\lib\lucent\ecp5u.v  -devicelib  D:\TOOL\LatticeDiamond\diamond\3.13\synpbase\lib\lucent\pmi_def.v  -ologparam  D:\FreeWork\df1_second_round\df1_3dprj_dev\src\ip\df1_lidar_ip\pll\syn_results\syntmp\pll.plg  -osyn  D:\FreeWork\df1_second_round\df1_3dprj_dev\src\ip\df1_lidar_ip\pll\syn_results\pll.srm  -prjdir  D:\FreeWork\df1_second_round\df1_3dprj_dev\src\ip\df1_lidar_ip\pll\syn_results\  -prjname  pll  -log  D:\FreeWork\df1_second_round\df1_3dprj_dev\src\ip\df1_lidar_ip\pll\syn_results\synlog\pll_fpga_mapper.srr  -sn  2023.03  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\..\..\..\TOOL\LatticeDiamond\diamond\3.13\synpbase\bin64\m_gen_lattice.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\syn_results -part LFE5U_12F -package MG285C -grade -6 -maxfan 50 -block -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -lattice -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -overilog "pll.vm" -ovhdl "pll.vhm" -summaryfile ..\synlog\report\pll_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module pll -implementation syn_results -flow mapping -multisrs -oedif ..\pll.edn -freq 100.000 -tcl ..\..\pll.fdc ..\synwork\pll_prem.srd -devicelib ..\..\..\..\..\..\..\..\..\TOOL\LatticeDiamond\diamond\3.13\synpbase\lib\lucent\ecp5u.v -devicelib ..\..\..\..\..\..\..\..\..\TOOL\LatticeDiamond\diamond\3.13\synpbase\lib\lucent\pmi_def.v -ologparam pll.plg -osyn ..\pll.srm -prjdir ..\ -prjname pll -log ..\synlog\pll_fpga_mapper.srr -sn 2023.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:4
file:..\pll.edn|io:o|time:1745499338|size:8721|exec:0|csum:
file:..\..\pll.fdc|io:i|time:1745499326|size:8192|exec:0|csum:D6C6FC565DEA963E76CF3DF959DF3DCE
file:..\synwork\pll_prem.srd|io:i|time:1745499334|size:5125|exec:0|csum:7B1741D179883EC322E52D6DB36BB580
file:..\..\..\..\..\..\..\..\..\tool\latticediamond\diamond\3.13\synpbase\lib\lucent\ecp5u.v|io:i|time:1691639800|size:89974|exec:0|csum:85BD439A14EE708460D98A7CDD285D98
file:..\..\..\..\..\..\..\..\..\tool\latticediamond\diamond\3.13\synpbase\lib\lucent\pmi_def.v|io:i|time:1691639802|size:40584|exec:0|csum:62845CEC2BB6FEBE1BA059B1E18015F4
file:pll.plg|io:o|time:1745499339|size:276|exec:0|csum:
file:..\pll.srm|io:o|time:1745499337|size:5842|exec:0|csum:
file:..\synlog\pll_fpga_mapper.srr|io:o|time:1745499339|size:11608|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\tool\latticediamond\diamond\3.13\synpbase\bin64\m_gen_lattice.exe|io:i|time:1693453290|size:46102016|exec:1|csum:39C6CE25C68DC18FC7D36829B768C215
