Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 36f29354a6e7439e9c07ae4b931e0094 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot sim_encryption_func_synth xil_defaultlib.sim_encryption xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port seg [C:/Users/linyi/Documents/FPGA/Encryption/Encryption.srcs/sim_1/new/sim_encryption.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.clk_divider
Compiling module xil_defaultlib.clk_divider__parameterized0
Compiling module xil_defaultlib.Digit
Compiling module xil_defaultlib.Digit_0
Compiling module xil_defaultlib.Digit_1
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.Digit_2
Compiling module xil_defaultlib.Digit_3
Compiling module xil_defaultlib.Digit_4
Compiling module xil_defaultlib.Digit_5
Compiling module xil_defaultlib.Digit_6
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.sevensegment
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.GND
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module xil_defaultlib.Plaintext_ROM_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.Plaintext_ROM_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.Plaintext_ROM_blk_mem_gen_generi...
Compiling module xil_defaultlib.Plaintext_ROM_blk_mem_gen_top
Compiling module xil_defaultlib.Plaintext_ROM_blk_mem_gen_v8_4_1...
Compiling module xil_defaultlib.Plaintext_ROM_blk_mem_gen_v8_4_1
Compiling module xil_defaultlib.Plaintext_ROM
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.encrpytion
Compiling module xil_defaultlib.PushButton_Left
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.sim_encryption
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_encryption_func_synth
