
---------- Begin Simulation Statistics ----------
final_tick                                   31790000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 105347                       # Simulator instruction rate (inst/s)
host_mem_usage                                 696660                       # Number of bytes of host memory used
host_op_rate                                   124100                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.10                       # Real time elapsed on the host
host_tick_rate                              311331088                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       10747                       # Number of instructions simulated
sim_ops                                         12670                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000032                       # Number of seconds simulated
sim_ticks                                    31790000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             23.312457                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                     670                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 2874                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               536                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              2504                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 77                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             209                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              132                       # Number of indirect misses.
system.cpu.branchPred.lookups                    3645                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     351                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           74                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                       10747                       # Number of instructions committed
system.cpu.committedOps                         12670                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.916070                       # CPI: cycles per instruction
system.cpu.discardedOps                          1725                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions               9427                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions              2486                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions             1388                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                           44934                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.169031                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                            63580                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                    8441     66.62%     66.62% # Class of committed instruction
system.cpu.op_class_0::IntMult                     24      0.19%     66.81% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     66.81% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     66.81% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     66.81% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     66.81% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     66.81% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.81% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     66.81% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     66.81% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.81% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     66.81% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.81% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     66.81% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     66.81% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     66.81% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     66.81% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     66.81% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     66.81% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     66.81% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     66.81% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     66.81% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     66.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     66.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     66.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     66.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     66.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     66.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     66.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     66.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     66.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     66.81% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     66.81% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     66.81% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     66.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     66.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     66.81% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     66.81% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     66.81% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     66.81% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     66.81% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     66.81% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     66.81% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     66.81% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     66.81% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     66.81% # Class of committed instruction
system.cpu.op_class_0::MemRead                   2197     17.34%     84.15% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  2008     15.85%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    12670                       # Class of committed instruction
system.cpu.tickCycles                           18646                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    15                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           77                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           583                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     31790000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                466                       # Transaction distribution
system.membus.trans_dist::WritebackClean           60                       # Transaction distribution
system.membus.trans_dist::ReadExReq                57                       # Transaction distribution
system.membus.trans_dist::ReadExResp               57                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            383                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            83                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          826                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          280                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        28352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         8960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   37312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               523                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.038241                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.191961                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     503     96.18%     96.18% # Request fanout histogram
system.membus.snoop_fanout::1                      20      3.82%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 523                       # Request fanout histogram
system.membus.reqLayer0.occupancy              899000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2026500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy             749500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     31790000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          24512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           8960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              33472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        24512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         24512                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             383                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             140                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 523                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         771060082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         281849638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1052909720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    771060082                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        771060082                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        771060082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        281849638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1052909720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        57.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       375.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       140.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000030398500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            2                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            2                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1088                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 30                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         523                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         57                       # Number of write requests accepted
system.mem_ctrls.readBursts                       523                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       57                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                54                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                44                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                53                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                46                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                50                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               66                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               29                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               52                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      12.51                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      3428250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    2575000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                13084500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6656.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25406.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      428                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      27                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                47.37                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   523                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   57                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     431                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           90                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    385.422222                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   260.965810                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   328.022094                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           14     15.56%     15.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           25     27.78%     43.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           16     17.78%     61.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            7      7.78%     68.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            8      8.89%     77.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            3      3.33%     81.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      4.44%     85.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      1.11%     86.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           12     13.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           90                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            2                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     244.500000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    144.131884                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    279.307179                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             1     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::432-447            1     50.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             2                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            2                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                2    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             2                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  32960                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    2048                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   33472                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 3648                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1036.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        64.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1052.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    114.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      31781500                       # Total gap between requests
system.mem_ctrls.avgGap                      54795.69                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        24000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         8960                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         2048                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 754954388.172381281853                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 281849638.251022338867                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 64422774.457376532257                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          383                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          140                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           57                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      9319500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      3765000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks    298857000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24332.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26892.86                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5243105.26                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    79.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               321300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               166980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             1806420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy              62640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2458560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         14116050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy           320160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           19252110                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        605.602705                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE       708750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      1040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     30041250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               335580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               174570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             1870680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             104400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2458560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         14170200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy           274560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           19388550                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        609.894621                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE       590000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      1040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     30160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON        31790000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     31790000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         3582                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3582                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         3582                       # number of overall hits
system.cpu.icache.overall_hits::total            3582                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          383                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            383                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          383                       # number of overall misses
system.cpu.icache.overall_misses::total           383                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     21758500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     21758500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     21758500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     21758500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         3965                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         3965                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         3965                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         3965                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.096595                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.096595                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.096595                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.096595                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56810.704961                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56810.704961                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56810.704961                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56810.704961                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           60                       # number of writebacks
system.cpu.icache.writebacks::total                60                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          383                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          383                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          383                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          383                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     21375500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     21375500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     21375500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     21375500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.096595                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.096595                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.096595                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.096595                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55810.704961                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55810.704961                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55810.704961                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55810.704961                       # average overall mshr miss latency
system.cpu.icache.replacements                     60                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         3582                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3582                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          383                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           383                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     21758500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     21758500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         3965                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         3965                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.096595                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.096595                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56810.704961                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56810.704961                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          383                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          383                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     21375500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     21375500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.096595                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.096595                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55810.704961                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55810.704961                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     31790000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           186.740583                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                3965                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               383                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             10.352480                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   186.740583                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.364728                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.364728                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          323                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          217                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.630859                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              8313                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             8313                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     31790000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     31790000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     31790000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         4224                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             4224                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         4239                       # number of overall hits
system.cpu.dcache.overall_hits::total            4239                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          170                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            170                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          183                       # number of overall misses
system.cpu.dcache.overall_misses::total           183                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     10043000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     10043000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     10043000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     10043000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         4394                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         4394                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         4422                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         4422                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.038689                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.038689                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.041384                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.041384                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 59076.470588                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59076.470588                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 54879.781421                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54879.781421                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data           41                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           41                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           41                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           41                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          129                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          129                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          139                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          139                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      7481500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      7481500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      8172000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      8172000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.029358                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.029358                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.031434                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031434                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 57996.124031                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57996.124031                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58791.366906                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58791.366906                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         2351                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            2351                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           81                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            81                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      4961000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      4961000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         2432                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         2432                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.033306                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.033306                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 61246.913580                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61246.913580                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           72                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           72                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      4321500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      4321500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.029605                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.029605                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 60020.833333                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60020.833333                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1873                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1873                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           89                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           89                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      5082000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      5082000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         1962                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1962                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.045362                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.045362                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 57101.123596                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57101.123596                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           32                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           32                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           57                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           57                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      3160000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      3160000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.029052                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029052                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 55438.596491                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55438.596491                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           15                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            15                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           28                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           28                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.464286                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.464286                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           10                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           10                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       690500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       690500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.357143                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.357143                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        69050                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        69050                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           15                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           15                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        51000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        51000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.062500                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.062500                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        51000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        51000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        50000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        50000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.062500                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.062500                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        50000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        50000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           16                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           16                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     31790000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            87.473861                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                4410                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               140                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.500000                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            145000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    87.473861                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.085424                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.085424                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          140                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          117                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.136719                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              9048                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             9048                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     31790000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     31790000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
