<html><head><title>Icestorm: STEORLH measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

M1/A14 P-core (Firestorm): <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
M1/A14 E-core (Icestorm):  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>STEORLH</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  steorlh w0, [x6]
  nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop</pre><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 0</pre></div></div><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires (minus 70 nops): 3.000</p><p>Issues: 3.002</p><p>Integer unit issues: 1.003</p><p>Load/store unit issues: 2.000</p><p>SIMD/FP unit issues: 0.000</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>73005</td><td>34458</td><td>3018</td><td>1014</td><td>2004</td><td>1002</td><td>2000</td><td>7770</td><td>10521</td><td>3000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1003</td><td>2000</td><td>1000</td></tr><tr><td>73004</td><td>34436</td><td>3004</td><td>1004</td><td>2000</td><td>1000</td><td>2000</td><td>7770</td><td>10521</td><td>3000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1003</td><td>2000</td><td>1000</td></tr><tr><td>73004</td><td>34343</td><td>3003</td><td>1003</td><td>2000</td><td>1000</td><td>2000</td><td>7773</td><td>10527</td><td>3000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1003</td><td>2000</td><td>1000</td></tr><tr><td>73004</td><td>34463</td><td>3003</td><td>1003</td><td>2000</td><td>1000</td><td>2000</td><td>7770</td><td>10521</td><td>3000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1003</td><td>2000</td><td>1000</td></tr><tr><td>73004</td><td>34103</td><td>3003</td><td>1003</td><td>2000</td><td>1000</td><td>2000</td><td>7770</td><td>10521</td><td>3000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1003</td><td>2000</td><td>1000</td></tr><tr><td>73004</td><td>34099</td><td>3003</td><td>1003</td><td>2000</td><td>1000</td><td>2000</td><td>7770</td><td>10521</td><td>3000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1003</td><td>2000</td><td>1000</td></tr><tr><td>73004</td><td>34100</td><td>3003</td><td>1003</td><td>2000</td><td>1000</td><td>2000</td><td>7770</td><td>10521</td><td>3000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1003</td><td>2000</td><td>1000</td></tr><tr><td>73004</td><td>34101</td><td>3003</td><td>1003</td><td>2000</td><td>1000</td><td>2000</td><td>7770</td><td>10521</td><td>3000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1003</td><td>2000</td><td>1000</td></tr><tr><td>73004</td><td>34087</td><td>3003</td><td>1003</td><td>2000</td><td>1000</td><td>2000</td><td>7775</td><td>10531</td><td>3000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1003</td><td>2000</td><td>1000</td></tr><tr><td>73004</td><td>34102</td><td>3003</td><td>1003</td><td>2000</td><td>1000</td><td>2000</td><td>7770</td><td>10521</td><td>3000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1003</td><td>2000</td><td>1000</td></tr></table></div></div></div></div><h2>Test 2: throughput</h2><div style="margin-left: 40px"><p>Code:</p><pre>  steorlh w0, [x6]
  add x6, x6, 2</pre><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 6.0058</p><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>40206</td><td>60635</td><td>40282</td><td>20234</td><td>20048</td><td>20150</td><td>20005</td><td>115437</td><td>95713</td><td>40110</td><td>20205</td><td>20005</td><td>30208</td><td>40009</td><td>20006</td><td>20000</td><td>20100</td></tr><tr><td>40204</td><td>60055</td><td>40104</td><td>20104</td><td>20000</td><td>20102</td><td>20002</td><td>115506</td><td>95382</td><td>40104</td><td>20202</td><td>20002</td><td>30203</td><td>40004</td><td>20004</td><td>20000</td><td>20100</td></tr><tr><td>40204</td><td>60055</td><td>40104</td><td>20104</td><td>20000</td><td>20102</td><td>20002</td><td>115510</td><td>95391</td><td>40104</td><td>20202</td><td>20002</td><td>30203</td><td>40004</td><td>20004</td><td>20000</td><td>20100</td></tr><tr><td>40204</td><td>60055</td><td>40104</td><td>20104</td><td>20000</td><td>20102</td><td>20002</td><td>115521</td><td>95410</td><td>40104</td><td>20202</td><td>20002</td><td>30203</td><td>40004</td><td>20004</td><td>20000</td><td>20100</td></tr><tr><td>40204</td><td>60055</td><td>40106</td><td>20106</td><td>20000</td><td>20102</td><td>20002</td><td>115508</td><td>95387</td><td>40104</td><td>20202</td><td>20002</td><td>30203</td><td>40004</td><td>20004</td><td>20000</td><td>20100</td></tr><tr><td>40204</td><td>60055</td><td>40104</td><td>20104</td><td>20000</td><td>20102</td><td>20002</td><td>115514</td><td>95396</td><td>40104</td><td>20202</td><td>20002</td><td>30203</td><td>40004</td><td>20006</td><td>20000</td><td>20100</td></tr><tr><td>40204</td><td>60055</td><td>40104</td><td>20104</td><td>20000</td><td>20102</td><td>20002</td><td>115514</td><td>95395</td><td>40104</td><td>20202</td><td>20002</td><td>30203</td><td>40004</td><td>20004</td><td>20000</td><td>20100</td></tr><tr><td>40204</td><td>60055</td><td>40104</td><td>20104</td><td>20000</td><td>20102</td><td>20036</td><td>111453</td><td>97846</td><td>40172</td><td>20236</td><td>20036</td><td>30203</td><td>40004</td><td>20004</td><td>20000</td><td>20100</td></tr><tr><td>40204</td><td>60055</td><td>40104</td><td>20104</td><td>20000</td><td>20102</td><td>20002</td><td>115512</td><td>95392</td><td>40104</td><td>20202</td><td>20002</td><td>30203</td><td>40004</td><td>20004</td><td>20000</td><td>20100</td></tr><tr><td>40204</td><td>60055</td><td>40104</td><td>20104</td><td>20000</td><td>20102</td><td>20033</td><td>108024</td><td>99025</td><td>40168</td><td>20235</td><td>20033</td><td>30203</td><td>40004</td><td>20004</td><td>20000</td><td>20100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 6.0058</p><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>40026</td><td>60282</td><td>40145</td><td>20107</td><td>20038</td><td>20060</td><td>20002</td><td>115496</td><td>95499</td><td>40014</td><td>20022</td><td>20002</td><td>30020</td><td>40000</td><td>20006</td><td>20000</td><td>20010</td></tr><tr><td>40024</td><td>60065</td><td>40016</td><td>20016</td><td>20000</td><td>20010</td><td>20000</td><td>115370</td><td>95384</td><td>40010</td><td>20020</td><td>20000</td><td>30020</td><td>40000</td><td>20005</td><td>20000</td><td>20010</td></tr><tr><td>40024</td><td>60058</td><td>40015</td><td>20015</td><td>20000</td><td>20010</td><td>20000</td><td>115362</td><td>95372</td><td>40010</td><td>20020</td><td>20000</td><td>30020</td><td>40000</td><td>20007</td><td>20000</td><td>20010</td></tr><tr><td>40024</td><td>60058</td><td>40015</td><td>20015</td><td>20000</td><td>20010</td><td>20000</td><td>115370</td><td>95385</td><td>40010</td><td>20020</td><td>20000</td><td>30020</td><td>40000</td><td>20005</td><td>20000</td><td>20010</td></tr><tr><td>40024</td><td>60058</td><td>40015</td><td>20015</td><td>20000</td><td>20010</td><td>20000</td><td>115360</td><td>95366</td><td>40010</td><td>20020</td><td>20000</td><td>30020</td><td>40000</td><td>20007</td><td>20000</td><td>20010</td></tr><tr><td>40024</td><td>60058</td><td>40015</td><td>20015</td><td>20000</td><td>20010</td><td>20000</td><td>115364</td><td>95372</td><td>40010</td><td>20020</td><td>20000</td><td>30023</td><td>40004</td><td>20006</td><td>20000</td><td>20010</td></tr><tr><td>40024</td><td>60058</td><td>40015</td><td>20015</td><td>20000</td><td>20010</td><td>20000</td><td>115368</td><td>95383</td><td>40010</td><td>20020</td><td>20000</td><td>30020</td><td>40000</td><td>20005</td><td>20000</td><td>20010</td></tr><tr><td>40024</td><td>60058</td><td>40015</td><td>20015</td><td>20000</td><td>20010</td><td>20000</td><td>115357</td><td>95360</td><td>40010</td><td>20020</td><td>20000</td><td>30020</td><td>40000</td><td>20005</td><td>20000</td><td>20010</td></tr><tr><td>40024</td><td>60058</td><td>40015</td><td>20015</td><td>20000</td><td>20010</td><td>20000</td><td>115354</td><td>95355</td><td>40010</td><td>20020</td><td>20000</td><td>30020</td><td>40000</td><td>20005</td><td>20000</td><td>20010</td></tr><tr><td>40024</td><td>60058</td><td>40015</td><td>20015</td><td>20000</td><td>20010</td><td>20000</td><td>115356</td><td>95360</td><td>40010</td><td>20020</td><td>20000</td><td>30020</td><td>40000</td><td>20005</td><td>20000</td><td>20010</td></tr></table></div></div></div></div><h2>Test 3: throughput</h2><div style="margin-left: 40px"><p>Code:</p><pre>  steorlh w0, [x6]</pre><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x7, 8</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 10.7472</p><div><input type="checkbox" id="checkbox-5" checked="checked"><label for="checkbox-5"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>30205</td><td>108933</td><td>41157</td><td>20282</td><td>20875</td><td>10852</td><td>20861</td><td>1958449</td><td>1911373</td><td>31693</td><td>10932</td><td>21450</td><td>20526</td><td>40612</td><td>18978</td><td>20000</td><td>10100</td></tr><tr><td>30204</td><td>109209</td><td>40820</td><td>19712</td><td>21108</td><td>11063</td><td>20524</td><td>1919100</td><td>1898513</td><td>31036</td><td>10613</td><td>20829</td><td>20304</td><td>40192</td><td>19476</td><td>20000</td><td>10100</td></tr><tr><td>30204</td><td>109763</td><td>42811</td><td>20825</td><td>21986</td><td>12144</td><td>21704</td><td>2000864</td><td>1937969</td><td>33303</td><td>11726</td><td>22894</td><td>25041</td><td>48720</td><td>21150</td><td>20000</td><td>10100</td></tr><tr><td>30204</td><td>107600</td><td>40316</td><td>19739</td><td>20577</td><td>10578</td><td>20556</td><td>1953235</td><td>1901177</td><td>31097</td><td>10641</td><td>20818</td><td>20254</td><td>40101</td><td>18996</td><td>20000</td><td>10100</td></tr><tr><td>30204</td><td>106710</td><td>39760</td><td>19382</td><td>20378</td><td>10385</td><td>20183</td><td>1952623</td><td>1908303</td><td>30417</td><td>10334</td><td>20249</td><td>22524</td><td>44063</td><td>20091</td><td>20000</td><td>10100</td></tr><tr><td>30204</td><td>107650</td><td>41314</td><td>20139</td><td>21175</td><td>11170</td><td>20359</td><td>1927561</td><td>1888617</td><td>30776</td><td>10517</td><td>20622</td><td>20262</td><td>40107</td><td>19104</td><td>20000</td><td>10100</td></tr><tr><td>30204</td><td>107993</td><td>40750</td><td>20032</td><td>20718</td><td>10778</td><td>20767</td><td>1969784</td><td>1913662</td><td>31512</td><td>10847</td><td>21282</td><td>26524</td><td>51398</td><td>21636</td><td>20000</td><td>10100</td></tr><tr><td>30204</td><td>110350</td><td>42841</td><td>20951</td><td>21890</td><td>12040</td><td>22463</td><td>2033492</td><td>1967885</td><td>34717</td><td>12383</td><td>24077</td><td>21447</td><td>42386</td><td>20111</td><td>20000</td><td>10100</td></tr><tr><td>30204</td><td>108566</td><td>40995</td><td>20151</td><td>20844</td><td>10897</td><td>21128</td><td>1951935</td><td>1916055</td><td>32162</td><td>11176</td><td>21760</td><td>21116</td><td>41750</td><td>19783</td><td>20000</td><td>10100</td></tr><tr><td>30204</td><td>106318</td><td>40051</td><td>19571</td><td>20480</td><td>10416</td><td>20748</td><td>1951748</td><td>1904059</td><td>31446</td><td>10798</td><td>21121</td><td>24434</td><td>47632</td><td>20608</td><td>20000</td><td>10100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 11.4086</p><div><input type="checkbox" id="checkbox-6" checked="checked"><label for="checkbox-6"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>30025</td><td>115045</td><td>47375</td><td>22486</td><td>24889</td><td>14903</td><td>25021</td><td>2094822</td><td>2017987</td><td>39496</td><td>14487</td><td>28157</td><td>26820</td><td>52185</td><td>22811</td><td>20000</td><td>0</td><td>10010</td></tr><tr><td>30024</td><td>114478</td><td>46183</td><td>22213</td><td>23970</td><td>14730</td><td>24787</td><td>2075998</td><td>2001127</td><td>39143</td><td>14371</td><td>28124</td><td>27622</td><td>53267</td><td>22475</td><td>20000</td><td>0</td><td>10010</td></tr><tr><td>30024</td><td>113707</td><td>46446</td><td>22213</td><td>24233</td><td>14535</td><td>25253</td><td>2069260</td><td>1994689</td><td>39933</td><td>14695</td><td>28784</td><td>27910</td><td>54285</td><td>22476</td><td>20000</td><td>0</td><td>10010</td></tr><tr><td>30024</td><td>114396</td><td>46575</td><td>22310</td><td>24265</td><td>14265</td><td>24268</td><td>2098542</td><td>2020747</td><td>37963</td><td>13706</td><td>26873</td><td>28067</td><td>54388</td><td>22439</td><td>20000</td><td>0</td><td>10010</td></tr><tr><td>30024</td><td>113692</td><td>46019</td><td>22471</td><td>23548</td><td>13560</td><td>24532</td><td>2079624</td><td>2003995</td><td>38655</td><td>14136</td><td>27833</td><td>27705</td><td>53881</td><td>22347</td><td>20000</td><td>0</td><td>10010</td></tr><tr><td>30024</td><td>113673</td><td>46147</td><td>22091</td><td>24056</td><td>14439</td><td>23667</td><td>2087218</td><td>2010155</td><td>36886</td><td>13232</td><td>26146</td><td>28422</td><td>54922</td><td>22153</td><td>20000</td><td>0</td><td>10010</td></tr><tr><td>30024</td><td>114071</td><td>46508</td><td>22285</td><td>24223</td><td>14138</td><td>24336</td><td>2084957</td><td>2008941</td><td>38160</td><td>13836</td><td>27208</td><td>28094</td><td>54477</td><td>22287</td><td>20000</td><td>0</td><td>10010</td></tr><tr><td>30024</td><td>114086</td><td>47057</td><td>22375</td><td>24682</td><td>14563</td><td>24793</td><td>2070500</td><td>1997038</td><td>39003</td><td>14223</td><td>27996</td><td>27019</td><td>52876</td><td>22109</td><td>20000</td><td>0</td><td>10010</td></tr><tr><td>30024</td><td>113573</td><td>45789</td><td>22196</td><td>23593</td><td>13898</td><td>24668</td><td>2077940</td><td>2002505</td><td>38731</td><td>14076</td><td>27921</td><td>27972</td><td>54123</td><td>22267</td><td>20000</td><td>0</td><td>10010</td></tr><tr><td>30024</td><td>113658</td><td>46812</td><td>22330</td><td>24482</td><td>14437</td><td>24433</td><td>2071133</td><td>1997232</td><td>38340</td><td>13918</td><td>27524</td><td>59038</td><td>102775</td><td>43855</td><td>38682</td><td>4</td><td>23078</td></tr></table></div></div></div></div></body></html>