# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do mini_risc_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/guilh/Projects/mini_risc/source/components/registrador.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:44 on May 13,2022
# vcom -reportprogress 300 -93 -work work C:/Users/guilh/Projects/mini_risc/source/components/registrador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity registrador
# -- Compiling architecture comportamental of registrador
# End time: 22:09:44 on May 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/guilh/Projects/mini_risc/source/tb_register.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:44 on May 13,2022
# vcom -reportprogress 300 -93 -work work C:/Users/guilh/Projects/mini_risc/source/tb_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_register
# -- Compiling architecture estimulos of tb_register
# ** Error: C:/Users/guilh/Projects/mini_risc/source/tb_register.vhd(69): Illegal target for signal assignment.
# ** Error: C:/Users/guilh/Projects/mini_risc/source/tb_register.vhd(69): (vcom-1136) Unknown identifier "rst".
# ** Error: C:/Users/guilh/Projects/mini_risc/source/tb_register.vhd(73): Illegal target for signal assignment.
# ** Error: C:/Users/guilh/Projects/mini_risc/source/tb_register.vhd(73): (vcom-1136) Unknown identifier "rst".
# ** Error (suppressible): C:/Users/guilh/Projects/mini_risc/source/tb_register.vhd(58): (vcom-1272) Length of expected is 32; length of actual is 40.
# ** Error: C:/Users/guilh/Projects/mini_risc/source/tb_register.vhd(76): VHDL Compiler exiting
# End time: 22:09:44 on May 13,2022, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./mini_risc_run_msim_rtl_vhdl.do line 10
# C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/guilh/Projects/mini_risc/source/tb_register.vhd}"
do mini_risc_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/guilh/Projects/mini_risc/source/components/registrador.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:28 on May 13,2022
# vcom -reportprogress 300 -93 -work work C:/Users/guilh/Projects/mini_risc/source/components/registrador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity registrador
# -- Compiling architecture comportamental of registrador
# End time: 22:11:28 on May 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/guilh/Projects/mini_risc/source/tb_register.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:28 on May 13,2022
# vcom -reportprogress 300 -93 -work work C:/Users/guilh/Projects/mini_risc/source/tb_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_register
# -- Compiling architecture estimulos of tb_register
# ** Error (suppressible): C:/Users/guilh/Projects/mini_risc/source/tb_register.vhd(58): (vcom-1272) Length of expected is 32; length of actual is 40.
# ** Error: C:/Users/guilh/Projects/mini_risc/source/tb_register.vhd(76): VHDL Compiler exiting
# End time: 22:11:28 on May 13,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./mini_risc_run_msim_rtl_vhdl.do line 10
# C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/guilh/Projects/mini_risc/source/tb_register.vhd}"
do mini_risc_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/guilh/Projects/mini_risc/source/components/registrador.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:00 on May 13,2022
# vcom -reportprogress 300 -93 -work work C:/Users/guilh/Projects/mini_risc/source/components/registrador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity registrador
# -- Compiling architecture comportamental of registrador
# End time: 22:12:00 on May 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/guilh/Projects/mini_risc/source/tb_register.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:00 on May 13,2022
# vcom -reportprogress 300 -93 -work work C:/Users/guilh/Projects/mini_risc/source/tb_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_register
# -- Compiling architecture estimulos of tb_register
# End time: 22:12:00 on May 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  tb_register
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" tb_register 
# Start time: 22:12:00 on May 13,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_register(estimulos)
# Loading work.registrador(comportamental)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
