#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001e284e26660 .scope module, "neuron_a" "neuron_a" 2 8;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "a_1";
    .port_info 4 /INPUT 32 "a_2";
    .port_info 5 /INPUT 32 "a_3";
    .port_info 6 /INPUT 32 "w_1";
    .port_info 7 /INPUT 32 "w_2";
    .port_info 8 /INPUT 32 "w_3";
    .port_info 9 /INPUT 32 "b";
    .port_info 10 /OUTPUT 32 "y";
P_000001e284e5dbb0 .param/l "WIDTH" 0 2 9, +C4<00000000000000000000000000100000>;
L_000001e284e3bc00 .functor BUFZ 32, v000001e284eb4020_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e284eb9150_0 .net/s *"_ivl_12", 31 0, L_000001e284eb9970;  1 drivers
v000001e284eb8a70_0 .net/s *"_ivl_15", 31 0, L_000001e284eb8e30;  1 drivers
o000001e284e63218 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001e284eb9330_0 .net/s "a_1", 31 0, o000001e284e63218;  0 drivers
o000001e284e633c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001e284eb96f0_0 .net/s "a_2", 31 0, o000001e284e633c8;  0 drivers
o000001e284e63578 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001e284eb8f70_0 .net/s "a_3", 31 0, o000001e284e63578;  0 drivers
o000001e284e63ab8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001e284eb8890_0 .net/s "b", 31 0, o000001e284e63ab8;  0 drivers
o000001e284e636c8 .functor BUFZ 1, C4<z>; HiZ drive
v000001e284eb91f0_0 .net "clk", 0 0, o000001e284e636c8;  0 drivers
o000001e284e636f8 .functor BUFZ 1, C4<z>; HiZ drive
v000001e284eb9b50_0 .net "en", 0 0, o000001e284e636f8;  0 drivers
v000001e284eb8c50_0 .net/s "out", 31 0, v000001e284eb4020_0;  1 drivers
v000001e284eb95b0 .array "out_In", 2 0;
v000001e284eb95b0_0 .net/s v000001e284eb95b0 0, 31 0, L_000001e284eb9650; 1 drivers
v000001e284eb95b0_1 .net/s v000001e284eb95b0 1, 31 0, L_000001e284eb93d0; 1 drivers
v000001e284eb95b0_2 .net/s v000001e284eb95b0 2, 31 0, L_000001e284eb8930; 1 drivers
v000001e284eba230 .array "out_Reg", 4 0;
v000001e284eba230_0 .net/s v000001e284eba230 0, 31 0, v000001e284eb6ee0_0; 1 drivers
v000001e284eba230_1 .net/s v000001e284eba230 1, 31 0, v000001e284eb6f80_0; 1 drivers
v000001e284eba230_2 .net/s v000001e284eba230 2, 31 0, v000001e284eb6b20_0; 1 drivers
v000001e284eba230_3 .net/s v000001e284eba230 3, 31 0, v000001e284eb89d0_0; 1 drivers
v000001e284eba230_4 .net/s v000001e284eba230 4, 31 0, v000001e284eb8b10_0; 1 drivers
v000001e284eb8cf0_0 .net/s "pre_activation", 31 0, L_000001e284eb90b0;  1 drivers
o000001e284e63758 .functor BUFZ 1, C4<z>; HiZ drive
v000001e284eb9830_0 .net "rst", 0 0, o000001e284e63758;  0 drivers
o000001e284e63248 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001e284eb9290_0 .net/s "w_1", 31 0, o000001e284e63248;  0 drivers
o000001e284e633f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001e284eba050_0 .net/s "w_2", 31 0, o000001e284e633f8;  0 drivers
o000001e284e635a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001e284eb9a10_0 .net/s "w_3", 31 0, o000001e284e635a8;  0 drivers
v000001e284eb8750_0 .net/s "y", 31 0, L_000001e284e3bc00;  1 drivers
L_000001e284eb9970 .arith/sum 32, v000001e284eb6ee0_0, v000001e284eb6f80_0;
L_000001e284eb8e30 .arith/sum 32, L_000001e284eb9970, v000001e284eb6b20_0;
L_000001e284eb90b0 .arith/sum 32, L_000001e284eb8e30, v000001e284eb89d0_0;
S_000001e284e267f0 .scope module, "activate_func" "tanh" 2 98, 3 7 0, S_000001e284e26660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "a";
    .port_info 4 /OUTPUT 32 "y";
P_000001e284e14c10 .param/l "FL" 0 3 9, +C4<00000000000000000000000000011000>;
P_000001e284e14c48 .param/l "WIDTH" 0 3 8, +C4<00000000000000000000000000100000>;
L_000001e284ee0160 .functor BUFT 1, C4<11111111000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e284eb3bc0_0 .net/s "ONE_NEG", 31 0, L_000001e284ee0160;  1 drivers
L_000001e284ee0118 .functor BUFT 1, C4<00000001000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e284eb3c60_0 .net/s "ONE_POS", 31 0, L_000001e284ee0118;  1 drivers
v000001e284eb4340_0 .net/s *"_ivl_10", 63 0, L_000001e284eb9790;  1 drivers
v000001e284eb39e0_0 .net/s *"_ivl_12", 63 0, L_000001e284eb9c90;  1 drivers
v000001e284eb3a80_0 .net/s *"_ivl_18", 63 0, L_000001e284eba190;  1 drivers
v000001e284eb3da0_0 .net/s *"_ivl_20", 63 0, L_000001e284eba2d0;  1 drivers
v000001e284eb40c0_0 .net/s *"_ivl_26", 63 0, L_000001e284ece1d0;  1 drivers
v000001e284eb3e40_0 .net/s *"_ivl_28", 63 0, L_000001e284ecf670;  1 drivers
v000001e284eb4160_0 .net *"_ivl_3", 0 0, L_000001e284eb9fb0;  1 drivers
v000001e284eb3800_0 .net/s *"_ivl_34", 31 0, L_000001e284ece770;  1 drivers
L_000001e284ee00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e284eb3760_0 .net *"_ivl_38", 31 0, L_000001e284ee00d0;  1 drivers
L_000001e284ee0088 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e284eb45c0_0 .net *"_ivl_4", 31 0, L_000001e284ee0088;  1 drivers
v000001e284eb4700_0 .net *"_ivl_41", 31 0, L_000001e284ecedb0;  1 drivers
v000001e284eb3620_0 .net *"_ivl_48", 0 0, L_000001e284ecee50;  1 drivers
v000001e284eb4ca0_0 .net *"_ivl_50", 0 0, L_000001e284ece130;  1 drivers
v000001e284eb4ac0_0 .net *"_ivl_52", 31 0, L_000001e284ece310;  1 drivers
v000001e284eb3ee0_0 .net *"_ivl_7", 31 0, L_000001e284eb9470;  1 drivers
v000001e284eb47a0_0 .net/s "a", 31 0, v000001e284eb8b10_0;  alias, 1 drivers
v000001e284eb48e0_0 .net/s "a_pos", 31 0, L_000001e284eb9510;  1 drivers
v000001e284eb4980_0 .net/s "a_pos_reg", 31 0, v000001e284e55f60_0;  1 drivers
v000001e284eb4de0_0 .net/s "a_pos_sq", 31 0, L_000001e284eba0f0;  1 drivers
v000001e284eb4b60_0 .net/s "a_pos_sq_full", 63 0, L_000001e284eb9d30;  1 drivers
v000001e284eb4f20_0 .net/s "a_pos_sq_reg", 31 0, v000001e284e560a0_0;  1 drivers
o000001e284e62258 .functor BUFZ 1, C4<z>; HiZ drive
v000001e284eb4e80_0 .net "clk", 0 0, o000001e284e62258;  0 drivers
o000001e284e62288 .functor BUFZ 1, C4<z>; HiZ drive
v000001e284eb33a0_0 .net "en", 0 0, o000001e284e62288;  0 drivers
v000001e284eb4fc0_0 .var/s "p1", 31 0;
v000001e284eb3440_0 .net/s "p1_reg", 31 0, v000001e284eb5060_0;  1 drivers
v000001e284eb34e0_0 .var/s "p2", 31 0;
v000001e284eb5c20_0 .net/s "p2_reg", 31 0, v000001e284eb51a0_0;  1 drivers
v000001e284eb7520_0 .var/s "p3", 31 0;
v000001e284eb66c0_0 .net/s "p3_reg", 31 0, v000001e284eb4520_0;  1 drivers
o000001e284e62318 .functor BUFZ 1, C4<z>; HiZ drive
v000001e284eb5ae0_0 .net "rst", 0 0, o000001e284e62318;  0 drivers
v000001e284eb70c0_0 .net "sign", 0 0, L_000001e284eb9bf0;  1 drivers
v000001e284eb6080_0 .net/s "sign_reg", 0 0, v000001e284eb5100_0;  1 drivers
v000001e284eb5fe0_0 .net/s "term1", 31 0, L_000001e284ecf0d0;  1 drivers
v000001e284eb7340_0 .net/s "term1_full", 63 0, L_000001e284eb86b0;  1 drivers
v000001e284eb5cc0_0 .net/s "term2", 31 0, L_000001e284ecf530;  1 drivers
v000001e284eb75c0_0 .net/s "term2_full", 63 0, L_000001e284ecec70;  1 drivers
v000001e284eb5ea0_0 .net/s "y", 31 0, v000001e284eb4020_0;  alias, 1 drivers
v000001e284eb5f40_0 .net/s "y_abs", 31 0, L_000001e284eced10;  1 drivers
v000001e284eb69e0_0 .net/s "y_in", 31 0, L_000001e284eceef0;  1 drivers
v000001e284eb6120_0 .net/s "y_signed", 31 0, L_000001e284ecf5d0;  1 drivers
E_000001e284e5df70 .event anyedge, v000001e284e557e0_0;
L_000001e284eb9bf0 .part v000001e284eb8b10_0, 31, 1;
L_000001e284eb9fb0 .part v000001e284eb8b10_0, 31, 1;
L_000001e284eb9470 .arith/sub 32, L_000001e284ee0088, v000001e284eb8b10_0;
L_000001e284eb9510 .functor MUXZ 32, v000001e284eb8b10_0, L_000001e284eb9470, L_000001e284eb9fb0, C4<>;
L_000001e284eb9790 .extend/s 64, L_000001e284eb9510;
L_000001e284eb9c90 .extend/s 64, L_000001e284eb9510;
L_000001e284eb9d30 .arith/mult 64, L_000001e284eb9790, L_000001e284eb9c90;
L_000001e284eba0f0 .part L_000001e284eb9d30, 24, 32;
L_000001e284eba190 .extend/s 64, v000001e284eb5060_0;
L_000001e284eba2d0 .extend/s 64, v000001e284e560a0_0;
L_000001e284eb86b0 .arith/mult 64, L_000001e284eba190, L_000001e284eba2d0;
L_000001e284ecf0d0 .part L_000001e284eb86b0, 24, 32;
L_000001e284ece1d0 .extend/s 64, v000001e284eb51a0_0;
L_000001e284ecf670 .extend/s 64, v000001e284e55f60_0;
L_000001e284ecec70 .arith/mult 64, L_000001e284ece1d0, L_000001e284ecf670;
L_000001e284ecf530 .part L_000001e284ecec70, 24, 32;
L_000001e284ece770 .arith/sum 32, L_000001e284ecf0d0, L_000001e284ecf530;
L_000001e284eced10 .arith/sum 32, L_000001e284ece770, v000001e284eb4520_0;
L_000001e284ecedb0 .arith/sub 32, L_000001e284ee00d0, L_000001e284eced10;
L_000001e284ecf5d0 .functor MUXZ 32, L_000001e284eced10, L_000001e284ecedb0, v000001e284eb5100_0, C4<>;
L_000001e284ecee50 .cmp/gt.s 32, L_000001e284ecf5d0, L_000001e284ee0118;
L_000001e284ece130 .cmp/gt.s 32, L_000001e284ee0160, L_000001e284ecf5d0;
L_000001e284ece310 .functor MUXZ 32, L_000001e284ecf5d0, L_000001e284ee0160, L_000001e284ece130, C4<>;
L_000001e284eceef0 .functor MUXZ 32, L_000001e284ece310, L_000001e284ee0118, L_000001e284ecee50, C4<>;
S_000001e284e3a9f0 .scope module, "reg_a_pos" "register" 3 72, 4 4 0, S_000001e284e267f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_000001e284e5d970 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
v000001e284e55d80_0 .net "clk", 0 0, o000001e284e62258;  alias, 0 drivers
v000001e284e556a0_0 .net "en", 0 0, o000001e284e62288;  alias, 0 drivers
v000001e284e557e0_0 .net/s "in", 31 0, L_000001e284eb9510;  alias, 1 drivers
v000001e284e55f60_0 .var/s "out", 31 0;
v000001e284e56280_0 .net "rst", 0 0, o000001e284e62318;  alias, 0 drivers
E_000001e284e5dab0 .event posedge, v000001e284e55d80_0;
S_000001e284e3ab80 .scope module, "reg_a_pos_sq" "register" 3 67, 4 4 0, S_000001e284e267f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_000001e284e5dd30 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
v000001e284e55880_0 .net "clk", 0 0, o000001e284e62258;  alias, 0 drivers
v000001e284e55600_0 .net "en", 0 0, o000001e284e62288;  alias, 0 drivers
v000001e284e559c0_0 .net/s "in", 31 0, L_000001e284eba0f0;  alias, 1 drivers
v000001e284e560a0_0 .var/s "out", 31 0;
v000001e284e56000_0 .net "rst", 0 0, o000001e284e62318;  alias, 0 drivers
S_000001e284df27a0 .scope module, "reg_out" "register" 3 117, 4 4 0, S_000001e284e267f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_000001e284e5d630 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
v000001e284e561e0_0 .net "clk", 0 0, o000001e284e62258;  alias, 0 drivers
v000001e284e55920_0 .net "en", 0 0, o000001e284e62288;  alias, 0 drivers
v000001e284e55a60_0 .net/s "in", 31 0, L_000001e284eceef0;  alias, 1 drivers
v000001e284eb4020_0 .var/s "out", 31 0;
v000001e284eb3d00_0 .net "rst", 0 0, o000001e284e62318;  alias, 0 drivers
S_000001e284df2930 .scope module, "reg_p1" "register" 3 77, 4 4 0, S_000001e284e267f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_000001e284e5d470 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
v000001e284eb43e0_0 .net "clk", 0 0, o000001e284e62258;  alias, 0 drivers
v000001e284eb4480_0 .net "en", 0 0, o000001e284e62288;  alias, 0 drivers
v000001e284eb38a0_0 .net/s "in", 31 0, v000001e284eb4fc0_0;  1 drivers
v000001e284eb5060_0 .var/s "out", 31 0;
v000001e284eb4660_0 .net "rst", 0 0, o000001e284e62318;  alias, 0 drivers
S_000001e284eb5360 .scope module, "reg_p2" "register" 3 82, 4 4 0, S_000001e284e267f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_000001e284e5daf0 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
v000001e284eb4840_0 .net "clk", 0 0, o000001e284e62258;  alias, 0 drivers
v000001e284eb3580_0 .net "en", 0 0, o000001e284e62288;  alias, 0 drivers
v000001e284eb3f80_0 .net/s "in", 31 0, v000001e284eb34e0_0;  1 drivers
v000001e284eb51a0_0 .var/s "out", 31 0;
v000001e284eb3940_0 .net "rst", 0 0, o000001e284e62318;  alias, 0 drivers
S_000001e284eb54f0 .scope module, "reg_p3" "register" 3 87, 4 4 0, S_000001e284e267f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_000001e284e5d4b0 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
v000001e284eb4c00_0 .net "clk", 0 0, o000001e284e62258;  alias, 0 drivers
v000001e284eb42a0_0 .net "en", 0 0, o000001e284e62288;  alias, 0 drivers
v000001e284eb3b20_0 .net/s "in", 31 0, v000001e284eb7520_0;  1 drivers
v000001e284eb4520_0 .var/s "out", 31 0;
v000001e284eb4d40_0 .net "rst", 0 0, o000001e284e62318;  alias, 0 drivers
S_000001e284eb5680 .scope module, "reg_sign" "register" 3 62, 4 4 0, S_000001e284e267f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "in";
    .port_info 4 /OUTPUT 1 "out";
P_000001e284e5e1b0 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000000001>;
v000001e284eb5240_0 .net "clk", 0 0, o000001e284e62258;  alias, 0 drivers
v000001e284eb36c0_0 .net "en", 0 0, o000001e284e62288;  alias, 0 drivers
v000001e284eb4a20_0 .net/s "in", 0 0, L_000001e284eb9bf0;  alias, 1 drivers
v000001e284eb5100_0 .var/s "out", 0 0;
v000001e284eb4200_0 .net "rst", 0 0, o000001e284e62318;  alias, 0 drivers
S_000001e284eb7a30 .scope module, "mult_0" "mult_Q" 2 29, 5 4 0, S_000001e284e26660;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_000001e284e14b10 .param/l "FBITS" 0 5 6, +C4<00000000000000000000000000011000>;
P_000001e284e14b48 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v000001e284eb6800_0 .net/s *"_ivl_0", 63 0, L_000001e284eb8ed0;  1 drivers
v000001e284eb6e40_0 .net/s *"_ivl_2", 63 0, L_000001e284eb87f0;  1 drivers
v000001e284eb7660_0 .net/s "a", 31 0, o000001e284e63218;  alias, 0 drivers
v000001e284eb6440_0 .net/s "b", 31 0, o000001e284e63248;  alias, 0 drivers
v000001e284eb61c0_0 .net/s "raw_y", 63 0, L_000001e284eb98d0;  1 drivers
v000001e284eb59a0_0 .net/s "y", 31 0, L_000001e284eb9650;  alias, 1 drivers
L_000001e284eb8ed0 .extend/s 64, o000001e284e63218;
L_000001e284eb87f0 .extend/s 64, o000001e284e63248;
L_000001e284eb98d0 .arith/mult 64, L_000001e284eb8ed0, L_000001e284eb87f0;
L_000001e284eb9650 .part L_000001e284eb98d0, 24, 32;
S_000001e284eb7bc0 .scope module, "mult_1" "mult_Q" 2 36, 5 4 0, S_000001e284e26660;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_000001e284e14c90 .param/l "FBITS" 0 5 6, +C4<00000000000000000000000000011000>;
P_000001e284e14cc8 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v000001e284eb7200_0 .net/s *"_ivl_0", 63 0, L_000001e284eb9ab0;  1 drivers
v000001e284eb7700_0 .net/s *"_ivl_2", 63 0, L_000001e284eba370;  1 drivers
v000001e284eb6d00_0 .net/s "a", 31 0, o000001e284e633c8;  alias, 0 drivers
v000001e284eb5860_0 .net/s "b", 31 0, o000001e284e633f8;  alias, 0 drivers
v000001e284eb64e0_0 .net/s "raw_y", 63 0, L_000001e284eb8d90;  1 drivers
v000001e284eb5900_0 .net/s "y", 31 0, L_000001e284eb93d0;  alias, 1 drivers
L_000001e284eb9ab0 .extend/s 64, o000001e284e633c8;
L_000001e284eba370 .extend/s 64, o000001e284e633f8;
L_000001e284eb8d90 .arith/mult 64, L_000001e284eb9ab0, L_000001e284eba370;
L_000001e284eb93d0 .part L_000001e284eb8d90, 24, 32;
S_000001e284eb7d50 .scope module, "mult_2" "mult_Q" 2 43, 5 4 0, S_000001e284e26660;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_000001e284e15090 .param/l "FBITS" 0 5 6, +C4<00000000000000000000000000011000>;
P_000001e284e150c8 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v000001e284eb6260_0 .net/s *"_ivl_0", 63 0, L_000001e284eb9010;  1 drivers
v000001e284eb73e0_0 .net/s *"_ivl_2", 63 0, L_000001e284eb8570;  1 drivers
v000001e284eb6760_0 .net/s "a", 31 0, o000001e284e63578;  alias, 0 drivers
v000001e284eb68a0_0 .net/s "b", 31 0, o000001e284e635a8;  alias, 0 drivers
v000001e284eb6620_0 .net/s "raw_y", 63 0, L_000001e284eb8610;  1 drivers
v000001e284eb6300_0 .net/s "y", 31 0, L_000001e284eb8930;  alias, 1 drivers
L_000001e284eb9010 .extend/s 64, o000001e284e63578;
L_000001e284eb8570 .extend/s 64, o000001e284e635a8;
L_000001e284eb8610 .arith/mult 64, L_000001e284eb9010, L_000001e284eb8570;
L_000001e284eb8930 .part L_000001e284eb8610, 24, 32;
S_000001e284eb7ee0 .scope module, "reg_1" "register" 2 50, 4 4 0, S_000001e284e26660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_000001e284e5e030 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
v000001e284eb6940_0 .net "clk", 0 0, o000001e284e636c8;  alias, 0 drivers
v000001e284eb5a40_0 .net "en", 0 0, o000001e284e636f8;  alias, 0 drivers
v000001e284eb6bc0_0 .net/s "in", 31 0, L_000001e284eb9650;  alias, 1 drivers
v000001e284eb6ee0_0 .var/s "out", 31 0;
v000001e284eb63a0_0 .net "rst", 0 0, o000001e284e63758;  alias, 0 drivers
E_000001e284e5d4f0 .event posedge, v000001e284eb6940_0;
S_000001e284eb8070 .scope module, "reg_2" "register" 2 59, 4 4 0, S_000001e284e26660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_000001e284e5dbf0 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
v000001e284eb5d60_0 .net "clk", 0 0, o000001e284e636c8;  alias, 0 drivers
v000001e284eb6580_0 .net "en", 0 0, o000001e284e636f8;  alias, 0 drivers
v000001e284eb6a80_0 .net/s "in", 31 0, L_000001e284eb93d0;  alias, 1 drivers
v000001e284eb6f80_0 .var/s "out", 31 0;
v000001e284eb5b80_0 .net "rst", 0 0, o000001e284e63758;  alias, 0 drivers
S_000001e284eb8200 .scope module, "reg_3" "register" 2 68, 4 4 0, S_000001e284e26660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_000001e284e5e0b0 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
v000001e284eb7160_0 .net "clk", 0 0, o000001e284e636c8;  alias, 0 drivers
v000001e284eb5e00_0 .net "en", 0 0, o000001e284e636f8;  alias, 0 drivers
v000001e284eb72a0_0 .net/s "in", 31 0, L_000001e284eb8930;  alias, 1 drivers
v000001e284eb6b20_0 .var/s "out", 31 0;
v000001e284eb6c60_0 .net "rst", 0 0, o000001e284e63758;  alias, 0 drivers
S_000001e284eb8390 .scope module, "reg_4" "register" 2 77, 4 4 0, S_000001e284e26660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_000001e284e5d530 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
v000001e284eb6da0_0 .net "clk", 0 0, o000001e284e636c8;  alias, 0 drivers
v000001e284eb7020_0 .net "en", 0 0, o000001e284e636f8;  alias, 0 drivers
v000001e284eb7480_0 .net/s "in", 31 0, o000001e284e63ab8;  alias, 0 drivers
v000001e284eb89d0_0 .var/s "out", 31 0;
v000001e284eb9e70_0 .net "rst", 0 0, o000001e284e63758;  alias, 0 drivers
S_000001e284eba530 .scope module, "reg_5" "register" 2 89, 4 4 0, S_000001e284e26660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_000001e284e5d570 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
v000001e284eb9f10_0 .net "clk", 0 0, o000001e284e636c8;  alias, 0 drivers
v000001e284eba410_0 .net "en", 0 0, o000001e284e636f8;  alias, 0 drivers
v000001e284eb9dd0_0 .net/s "in", 31 0, L_000001e284eb90b0;  alias, 1 drivers
v000001e284eb8b10_0 .var/s "out", 31 0;
v000001e284eb8bb0_0 .net "rst", 0 0, o000001e284e63758;  alias, 0 drivers
    .scope S_000001e284eb7ee0;
T_0 ;
    %wait E_000001e284e5d4f0;
    %load/vec4 v000001e284eb63a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e284eb6ee0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001e284eb5a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001e284eb6bc0_0;
    %assign/vec4 v000001e284eb6ee0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001e284eb8070;
T_1 ;
    %wait E_000001e284e5d4f0;
    %load/vec4 v000001e284eb5b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e284eb6f80_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001e284eb6580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001e284eb6a80_0;
    %assign/vec4 v000001e284eb6f80_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001e284eb8200;
T_2 ;
    %wait E_000001e284e5d4f0;
    %load/vec4 v000001e284eb6c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e284eb6b20_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001e284eb5e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001e284eb72a0_0;
    %assign/vec4 v000001e284eb6b20_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001e284eb8390;
T_3 ;
    %wait E_000001e284e5d4f0;
    %load/vec4 v000001e284eb9e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e284eb89d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001e284eb7020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001e284eb7480_0;
    %assign/vec4 v000001e284eb89d0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001e284eba530;
T_4 ;
    %wait E_000001e284e5d4f0;
    %load/vec4 v000001e284eb8bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e284eb8b10_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001e284eba410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000001e284eb9dd0_0;
    %assign/vec4 v000001e284eb8b10_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001e284eb5680;
T_5 ;
    %wait E_000001e284e5dab0;
    %load/vec4 v000001e284eb4200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e284eb5100_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001e284eb36c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000001e284eb4a20_0;
    %assign/vec4 v000001e284eb5100_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001e284e3ab80;
T_6 ;
    %wait E_000001e284e5dab0;
    %load/vec4 v000001e284e56000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e284e560a0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001e284e55600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000001e284e559c0_0;
    %assign/vec4 v000001e284e560a0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001e284e3a9f0;
T_7 ;
    %wait E_000001e284e5dab0;
    %load/vec4 v000001e284e56280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e284e55f60_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001e284e556a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001e284e557e0_0;
    %assign/vec4 v000001e284e55f60_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001e284df2930;
T_8 ;
    %wait E_000001e284e5dab0;
    %load/vec4 v000001e284eb4660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e284eb5060_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001e284eb4480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v000001e284eb38a0_0;
    %assign/vec4 v000001e284eb5060_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001e284eb5360;
T_9 ;
    %wait E_000001e284e5dab0;
    %load/vec4 v000001e284eb3940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e284eb51a0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001e284eb3580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v000001e284eb3f80_0;
    %assign/vec4 v000001e284eb51a0_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001e284eb54f0;
T_10 ;
    %wait E_000001e284e5dab0;
    %load/vec4 v000001e284eb4d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e284eb4520_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001e284eb42a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v000001e284eb3b20_0;
    %assign/vec4 v000001e284eb4520_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001e284df27a0;
T_11 ;
    %wait E_000001e284e5dab0;
    %load/vec4 v000001e284eb3d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e284eb4020_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001e284e55920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001e284e55a60_0;
    %assign/vec4 v000001e284eb4020_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001e284e267f0;
T_12 ;
    %wait E_000001e284e5df70;
    %load/vec4 v000001e284eb48e0_0;
    %cmpi/u 67108864, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_12.0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e284eb4fc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e284eb34e0_0, 0, 32;
    %pushi/vec4 16777216, 0, 32;
    %store/vec4 v000001e284eb7520_0, 0, 32;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001e284eb48e0_0;
    %cmpi/u 33554432, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_12.2, 5;
    %pushi/vec4 4294751560, 0, 32;
    %store/vec4 v000001e284eb4fc0_0, 0, 32;
    %pushi/vec4 1533883, 0, 32;
    %store/vec4 v000001e284eb34e0_0, 0, 32;
    %pushi/vec4 14037569, 0, 32;
    %store/vec4 v000001e284eb7520_0, 0, 32;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v000001e284eb48e0_0;
    %cmpi/u 16777216, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_12.4, 5;
    %pushi/vec4 4292137817, 0, 32;
    %store/vec4 v000001e284eb4fc0_0, 0, 32;
    %pushi/vec4 11741154, 0, 32;
    %store/vec4 v000001e284eb34e0_0, 0, 32;
    %pushi/vec4 3942058, 0, 32;
    %store/vec4 v000001e284eb7520_0, 0, 32;
    %jmp T_12.5;
T_12.4 ;
    %pushi/vec4 4289717991, 0, 32;
    %store/vec4 v000001e284eb4fc0_0, 0, 32;
    %pushi/vec4 18102797, 0, 32;
    %store/vec4 v000001e284eb34e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e284eb7520_0, 0, 32;
T_12.5 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "neuron_a.v";
    "./Util/tanh.v";
    "./Util/register.v";
    "./Util/mult_Q.v";
