Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Jul 13 17:53:32 2023
| Host         : macbuntu running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_control_sets -verbose -file i2c_test_control_sets_placed.rpt
| Design       : i2c_test
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    11 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            5 |
| No           | No                    | Yes                    |              19 |            6 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               7 |            2 |
| Yes          | No                    | Yes                    |               7 |            4 |
| Yes          | Yes                   | No                     |              36 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+-------------------------------------------------------------------+---------------------------------------------+------------------+----------------+--------------+
|    Clock Signal   |                           Enable Signal                           |               Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+-------------------------------------------------------------------+---------------------------------------------+------------------+----------------+--------------+
|  sysclk_IBUF_BUFG | audio_codec_config/config_counter/value_internal[4]_i_1_n_0       | audio_codec_config/capacitor_counter/btn[0] |                1 |              5 |         5.00 |
|  sysclk_IBUF_BUFG | audio_codec_config/i2c_master/addr_rw0                            |                                             |                2 |              7 |         3.50 |
|  sysclk_IBUF_BUFG | audio_codec_config/i2c_master/busy1                               | audio_codec_config/capacitor_counter/btn[0] |                4 |              7 |         1.75 |
|  sysclk_IBUF_BUFG |                                                                   |                                             |                5 |              8 |         1.60 |
|  sysclk_IBUF_BUFG |                                                                   | audio_codec_config/capacitor_counter/btn[0] |                6 |             19 |         3.17 |
|  sysclk_IBUF_BUFG | audio_codec_config/capacitor_counter/value_internal[0]_i_1__0_n_0 | audio_codec_config/capacitor_counter/btn[0] |                8 |             31 |         3.88 |
+-------------------+-------------------------------------------------------------------+---------------------------------------------+------------------+----------------+--------------+


