$date
	Sun Feb  5 14:06:53 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! q_bar $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ r $end
$var reg 1 % rst_n $end
$var reg 1 & s $end
$scope module ff $end
$var wire 1 # clk $end
$var wire 1 ! q_bar $end
$var wire 1 $ r $end
$var wire 1 % rst_n $end
$var wire 1 & s $end
$var reg 1 " q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x&
0%
x$
0#
x"
x!
$end
#2
1!
0"
1#
#3
1&
1$
1%
#4
0#
#6
x!
x"
1#
#8
0#
