Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Jun 20 23:43:40 2023
| Host         : DESKTOP-MATTHIJS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file chip8_timing_summary_routed.rpt -pb chip8_timing_summary_routed.pb -rpx chip8_timing_summary_routed.rpx -warn_on_violation
| Design       : chip8
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                1000        
HPDR-1     Warning           Port pin direction inconsistency                           5           
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  128         
SYNTH-10   Warning           Wide multiplier                                            3           
SYNTH-14   Warning           DSP cannot absorb non-zero init register                   12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (7914)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16257)
5. checking no_input_delay (5)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (7914)
---------------------------
 There are 4823 register/latch pins with no clock driven by root clock pin: i_clck (HIGH)

 There are 3091 register/latch pins with no clock driven by root clock pin: r_CLOCK_CPU_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16257)
----------------------------------------------------
 There are 16257 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                16263          inf        0.000                      0                16263           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         16263 Endpoints
Min Delay         16263 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU/p_STATE_MACHINE.v_VX_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/r_DATA_IN_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        60.315ns  (logic 18.427ns (30.551%)  route 41.888ns (69.449%))
  Logic Levels:           69  (CARRY4=39 FDRE=1 LUT2=6 LUT3=4 LUT4=4 LUT5=5 LUT6=10)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y118        FDRE                         0.000     0.000 r  CPU/p_STATE_MACHINE.v_VX_reg[5]/C
    SLICE_X47Y118        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  CPU/p_STATE_MACHINE.v_VX_reg[5]/Q
                         net (fo=77, routed)          3.107     3.563    CPU/v_VX[5]
    SLICE_X58Y103        LUT3 (Prop_lut3_I1_O)        0.124     3.687 r  CPU/r_DATA_IN[0]_i_1043/O
                         net (fo=8, routed)           1.181     4.868    CPU/r_DATA_IN[0]_i_1043_n_0
    SLICE_X49Y102        LUT4 (Prop_lut4_I0_O)        0.124     4.992 r  CPU/r_DATA_IN[0]_i_1307/O
                         net (fo=1, routed)           0.000     4.992    CPU/r_DATA_IN[0]_i_1307_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.390 r  CPU/r_DATA_IN_reg[0]_i_1055/CO[3]
                         net (fo=1, routed)           0.000     5.390    CPU/r_DATA_IN_reg[0]_i_1055_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.504 r  CPU/r_DATA_IN_reg[0]_i_716/CO[3]
                         net (fo=1, routed)           0.000     5.504    CPU/r_DATA_IN_reg[0]_i_716_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.661 f  CPU/r_DATA_IN_reg[0]_i_311/CO[1]
                         net (fo=52, routed)          1.841     7.502    CPU/r_DATA_IN_reg[0]_i_311_n_2
    SLICE_X52Y108        LUT3 (Prop_lut3_I2_O)        0.329     7.831 r  CPU/r_DATA_IN[0]_i_294/O
                         net (fo=2, routed)           0.716     8.547    CPU/r_DATA_IN[0]_i_294_n_0
    SLICE_X51Y108        LUT4 (Prop_lut4_I3_O)        0.124     8.671 r  CPU/r_DATA_IN[0]_i_298/O
                         net (fo=1, routed)           0.000     8.671    CPU/r_DATA_IN[0]_i_298_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.221 r  CPU/r_DATA_IN_reg[0]_i_128/CO[3]
                         net (fo=1, routed)           0.000     9.221    CPU/r_DATA_IN_reg[0]_i_128_n_0
    SLICE_X51Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 f  CPU/r_DATA_IN_reg[0]_i_132/CO[3]
                         net (fo=24, routed)          1.239    10.574    CPU/r_DATA_IN_reg[0]_i_132_n_0
    SLICE_X51Y114        LUT4 (Prop_lut4_I0_O)        0.124    10.698 r  CPU/r_DATA_IN[0]_i_145/O
                         net (fo=39, routed)          1.903    12.601    CPU/r_DATA_IN[0]_i_145_n_0
    SLICE_X50Y109        LUT5 (Prop_lut5_I0_O)        0.124    12.725 r  CPU/r_DATA_IN[3]_i_27/O
                         net (fo=1, routed)           0.000    12.725    CPU/r_DATA_IN[3]_i_27_n_0
    SLICE_X50Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.101 r  CPU/r_DATA_IN_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.101    CPU/r_DATA_IN_reg[3]_i_22_n_0
    SLICE_X50Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.218 r  CPU/r_DATA_IN_reg[0]_i_808/CO[3]
                         net (fo=1, routed)           0.000    13.218    CPU/r_DATA_IN_reg[0]_i_808_n_0
    SLICE_X50Y111        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.457 r  CPU/r_DATA_IN_reg[0]_i_728/O[2]
                         net (fo=23, routed)          1.445    14.902    CPU/r_DATA_IN_reg[0]_i_728_n_5
    SLICE_X46Y112        LUT2 (Prop_lut2_I1_O)        0.301    15.203 r  CPU/r_DATA_IN[0]_i_727/O
                         net (fo=1, routed)           0.000    15.203    CPU/r_DATA_IN[0]_i_727_n_0
    SLICE_X46Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.716 r  CPU/r_DATA_IN_reg[0]_i_318/CO[3]
                         net (fo=1, routed)           0.000    15.716    CPU/r_DATA_IN_reg[0]_i_318_n_0
    SLICE_X46Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.833 r  CPU/r_DATA_IN_reg[0]_i_136/CO[3]
                         net (fo=1, routed)           0.000    15.833    CPU/r_DATA_IN_reg[0]_i_136_n_0
    SLICE_X46Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.156 r  CPU/r_DATA_IN_reg[0]_i_57/O[1]
                         net (fo=3, routed)           0.608    16.764    CPU/r_DATA_IN_reg[0]_i_57_n_6
    SLICE_X47Y114        LUT2 (Prop_lut2_I1_O)        0.306    17.070 r  CPU/r_DATA_IN[0]_i_139/O
                         net (fo=1, routed)           0.000    17.070    CPU/r_DATA_IN[0]_i_139_n_0
    SLICE_X47Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.620 r  CPU/r_DATA_IN_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    17.620    CPU/r_DATA_IN_reg[0]_i_56_n_0
    SLICE_X47Y115        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.891 f  CPU/r_DATA_IN_reg[0]_i_29/CO[0]
                         net (fo=137, routed)         4.137    22.028    CPU/r_DATA_IN_reg[0]_i_29_n_3
    SLICE_X46Y103        LUT2 (Prop_lut2_I1_O)        0.373    22.401 r  CPU/r_DATA_IN[0]_i_804/O
                         net (fo=104, routed)         2.582    24.983    CPU/r_DATA_IN[0]_i_804_n_0
    SLICE_X43Y111        LUT6 (Prop_lut6_I1_O)        0.124    25.107 r  CPU/r_DATA_IN[0]_i_430/O
                         net (fo=8, routed)           1.377    26.484    CPU/r_DATA_IN[0]_i_430_n_0
    SLICE_X33Y106        LUT6 (Prop_lut6_I0_O)        0.124    26.608 r  CPU/r_DATA_IN[0]_i_1202/O
                         net (fo=1, routed)           0.000    26.608    CPU/r_DATA_IN[0]_i_1202_n_0
    SLICE_X33Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.009 r  CPU/r_DATA_IN_reg[0]_i_891/CO[3]
                         net (fo=1, routed)           0.000    27.009    CPU/r_DATA_IN_reg[0]_i_891_n_0
    SLICE_X33Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.123 r  CPU/r_DATA_IN_reg[0]_i_538/CO[3]
                         net (fo=1, routed)           0.000    27.123    CPU/r_DATA_IN_reg[0]_i_538_n_0
    SLICE_X33Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.237 r  CPU/r_DATA_IN_reg[0]_i_834/CO[3]
                         net (fo=1, routed)           0.000    27.237    CPU/r_DATA_IN_reg[0]_i_834_n_0
    SLICE_X33Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.351 r  CPU/r_DATA_IN_reg[0]_i_833/CO[3]
                         net (fo=1, routed)           0.000    27.351    CPU/r_DATA_IN_reg[0]_i_833_n_0
    SLICE_X33Y110        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.508 f  CPU/r_DATA_IN_reg[0]_i_835/CO[1]
                         net (fo=43, routed)          1.715    29.223    CPU/r_DATA_IN_reg[0]_i_835_n_2
    SLICE_X36Y111        LUT6 (Prop_lut6_I5_O)        0.329    29.552 r  CPU/r_DATA_IN[3]_i_49/O
                         net (fo=2, routed)           0.798    30.350    CPU/r_DATA_IN[3]_i_49_n_0
    SLICE_X35Y111        LUT6 (Prop_lut6_I0_O)        0.124    30.474 r  CPU/r_DATA_IN[3]_i_53/O
                         net (fo=1, routed)           0.000    30.474    CPU/r_DATA_IN[3]_i_53_n_0
    SLICE_X35Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.006 r  CPU/r_DATA_IN_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.006    CPU/r_DATA_IN_reg[3]_i_42_n_0
    SLICE_X35Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.120 r  CPU/r_DATA_IN_reg[0]_i_1366/CO[3]
                         net (fo=1, routed)           0.000    31.120    CPU/r_DATA_IN_reg[0]_i_1366_n_0
    SLICE_X35Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.454 r  CPU/r_DATA_IN_reg[0]_i_1166/O[1]
                         net (fo=3, routed)           1.305    32.759    CPU/r_DATA_IN_reg[0]_i_1166_n_6
    SLICE_X30Y112        LUT3 (Prop_lut3_I0_O)        0.303    33.062 r  CPU/r_DATA_IN[0]_i_1167/O
                         net (fo=2, routed)           0.702    33.764    CPU/r_DATA_IN[0]_i_1167_n_0
    SLICE_X30Y112        LUT5 (Prop_lut5_I4_O)        0.124    33.888 r  CPU/r_DATA_IN[0]_i_855/O
                         net (fo=2, routed)           0.886    34.773    CPU/r_DATA_IN[0]_i_855_n_0
    SLICE_X31Y112        LUT6 (Prop_lut6_I0_O)        0.124    34.897 r  CPU/r_DATA_IN[0]_i_859/O
                         net (fo=1, routed)           0.000    34.897    CPU/r_DATA_IN[0]_i_859_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.429 r  CPU/r_DATA_IN_reg[0]_i_516/CO[3]
                         net (fo=1, routed)           0.000    35.429    CPU/r_DATA_IN_reg[0]_i_516_n_0
    SLICE_X31Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.651 r  CPU/r_DATA_IN_reg[0]_i_217/O[0]
                         net (fo=6, routed)           0.837    36.488    CPU/r_DATA_IN_reg[0]_i_217_n_7
    SLICE_X32Y113        LUT2 (Prop_lut2_I0_O)        0.299    36.787 r  CPU/r_DATA_IN[0]_i_515/O
                         net (fo=1, routed)           0.000    36.787    CPU/r_DATA_IN[0]_i_515_n_0
    SLICE_X32Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.319 r  CPU/r_DATA_IN_reg[0]_i_213/CO[3]
                         net (fo=1, routed)           0.000    37.319    CPU/r_DATA_IN_reg[0]_i_213_n_0
    SLICE_X32Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.653 r  CPU/r_DATA_IN_reg[0]_i_91/O[1]
                         net (fo=3, routed)           1.156    38.809    CPU/r_DATA_IN_reg[0]_i_91_n_6
    SLICE_X37Y113        LUT6 (Prop_lut6_I5_O)        0.303    39.112 r  CPU/r_DATA_IN[0]_i_211/O
                         net (fo=1, routed)           0.000    39.112    CPU/r_DATA_IN[0]_i_211_n_0
    SLICE_X37Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.662 r  CPU/r_DATA_IN_reg[0]_i_90/CO[3]
                         net (fo=1, routed)           0.000    39.662    CPU/r_DATA_IN_reg[0]_i_90_n_0
    SLICE_X37Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.933 f  CPU/r_DATA_IN_reg[0]_i_36/CO[0]
                         net (fo=67, routed)          1.800    41.733    CPU/r_DATA_IN_reg[0]_i_36_n_3
    SLICE_X10Y118        LUT2 (Prop_lut2_I1_O)        0.373    42.106 r  CPU/r_DATA_IN[0]_i_974/O
                         net (fo=141, routed)         2.588    44.693    CPU/r_DATA_IN[0]_i_974_n_0
    SLICE_X12Y108        LUT6 (Prop_lut6_I1_O)        0.124    44.817 r  CPU/r_DATA_IN[0]_i_1236/O
                         net (fo=4, routed)           1.349    46.166    CPU/r_DATA_IN[0]_i_1236_n_0
    SLICE_X11Y111        LUT6 (Prop_lut6_I0_O)        0.124    46.290 r  CPU/r_DATA_IN[0]_i_1564/O
                         net (fo=1, routed)           0.000    46.290    CPU/r_DATA_IN[0]_i_1564_n_0
    SLICE_X11Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    46.691 r  CPU/r_DATA_IN_reg[0]_i_1517/CO[3]
                         net (fo=1, routed)           0.000    46.691    CPU/r_DATA_IN_reg[0]_i_1517_n_0
    SLICE_X11Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.805 r  CPU/r_DATA_IN_reg[0]_i_1420/CO[3]
                         net (fo=1, routed)           0.000    46.805    CPU/r_DATA_IN_reg[0]_i_1420_n_0
    SLICE_X11Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.919 r  CPU/r_DATA_IN_reg[0]_i_1227/CO[3]
                         net (fo=1, routed)           0.000    46.919    CPU/r_DATA_IN_reg[0]_i_1227_n_0
    SLICE_X11Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.033 r  CPU/r_DATA_IN_reg[0]_i_929/CO[3]
                         net (fo=1, routed)           0.000    47.033    CPU/r_DATA_IN_reg[0]_i_929_n_0
    SLICE_X11Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.147 r  CPU/r_DATA_IN_reg[0]_i_578/CO[3]
                         net (fo=1, routed)           0.000    47.147    CPU/r_DATA_IN_reg[0]_i_578_n_0
    SLICE_X11Y116        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    47.369 r  CPU/r_DATA_IN_reg[0]_i_975/O[0]
                         net (fo=3, routed)           1.229    48.598    CPU/r_DATA_IN_reg[0]_i_975_n_7
    SLICE_X7Y113         LUT5 (Prop_lut5_I0_O)        0.299    48.897 r  CPU/r_DATA_IN[0]_i_588/O
                         net (fo=1, routed)           0.422    49.319    CPU/r_DATA_IN[0]_i_588_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    49.856 r  CPU/r_DATA_IN_reg[0]_i_254/O[2]
                         net (fo=3, routed)           0.978    50.834    CPU/r_DATA_IN_reg[0]_i_254_n_5
    SLICE_X9Y116         LUT3 (Prop_lut3_I2_O)        0.302    51.136 r  CPU/r_DATA_IN[0]_i_261/O
                         net (fo=2, routed)           0.750    51.887    CPU/r_DATA_IN[0]_i_261_n_0
    SLICE_X15Y114        LUT5 (Prop_lut5_I4_O)        0.124    52.011 r  CPU/r_DATA_IN[0]_i_110/O
                         net (fo=2, routed)           1.188    53.199    CPU/r_DATA_IN[0]_i_110_n_0
    SLICE_X10Y114        LUT6 (Prop_lut6_I0_O)        0.124    53.323 r  CPU/r_DATA_IN[0]_i_114/O
                         net (fo=1, routed)           0.000    53.323    CPU/r_DATA_IN[0]_i_114_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.856 r  CPU/r_DATA_IN_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000    53.856    CPU/r_DATA_IN_reg[0]_i_41_n_0
    SLICE_X10Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    54.179 r  CPU/r_DATA_IN_reg[0]_i_104/O[1]
                         net (fo=2, routed)           0.826    55.005    CPU/r_DATA_IN_reg[0]_i_104_n_6
    SLICE_X10Y117        LUT2 (Prop_lut2_I0_O)        0.306    55.311 r  CPU/r_DATA_IN[0]_i_106/O
                         net (fo=1, routed)           0.000    55.311    CPU/r_DATA_IN[0]_i_106_n_0
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    55.541 r  CPU/r_DATA_IN_reg[0]_i_40/O[1]
                         net (fo=1, routed)           0.977    56.518    CPU/r_DATA_IN_reg[0]_i_40_n_6
    SLICE_X12Y116        LUT5 (Prop_lut5_I4_O)        0.306    56.824 r  CPU/r_DATA_IN[0]_i_18/O
                         net (fo=1, routed)           0.000    56.824    CPU/r_DATA_IN[0]_i_18_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    57.200 r  CPU/r_DATA_IN_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    57.200    CPU/r_DATA_IN_reg[0]_i_3_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    57.419 r  CPU/r_DATA_IN_reg[3]_i_9/O[0]
                         net (fo=3, routed)           0.869    58.288    CPU/r_DATA_IN_reg[3]_i_9_n_7
    SLICE_X13Y117        LUT4 (Prop_lut4_I3_O)        0.323    58.611 r  CPU/r_DATA_IN[2]_i_3/O
                         net (fo=1, routed)           1.377    59.989    CPU/r_DATA_IN[2]_i_3_n_0
    SLICE_X42Y117        LUT6 (Prop_lut6_I1_O)        0.326    60.315 r  CPU/r_DATA_IN[2]_i_1/O
                         net (fo=1, routed)           0.000    60.315    CPU/r_DATA_IN[2]
    SLICE_X42Y117        FDRE                                         r  CPU/r_DATA_IN_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/p_STATE_MACHINE.v_VX_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/r_DATA_IN_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        59.496ns  (logic 18.197ns (30.585%)  route 41.299ns (69.415%))
  Logic Levels:           69  (CARRY4=39 FDRE=1 LUT2=6 LUT3=4 LUT4=4 LUT5=5 LUT6=10)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y118        FDRE                         0.000     0.000 r  CPU/p_STATE_MACHINE.v_VX_reg[5]/C
    SLICE_X47Y118        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  CPU/p_STATE_MACHINE.v_VX_reg[5]/Q
                         net (fo=77, routed)          3.107     3.563    CPU/v_VX[5]
    SLICE_X58Y103        LUT3 (Prop_lut3_I1_O)        0.124     3.687 r  CPU/r_DATA_IN[0]_i_1043/O
                         net (fo=8, routed)           1.181     4.868    CPU/r_DATA_IN[0]_i_1043_n_0
    SLICE_X49Y102        LUT4 (Prop_lut4_I0_O)        0.124     4.992 r  CPU/r_DATA_IN[0]_i_1307/O
                         net (fo=1, routed)           0.000     4.992    CPU/r_DATA_IN[0]_i_1307_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.390 r  CPU/r_DATA_IN_reg[0]_i_1055/CO[3]
                         net (fo=1, routed)           0.000     5.390    CPU/r_DATA_IN_reg[0]_i_1055_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.504 r  CPU/r_DATA_IN_reg[0]_i_716/CO[3]
                         net (fo=1, routed)           0.000     5.504    CPU/r_DATA_IN_reg[0]_i_716_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.661 f  CPU/r_DATA_IN_reg[0]_i_311/CO[1]
                         net (fo=52, routed)          1.841     7.502    CPU/r_DATA_IN_reg[0]_i_311_n_2
    SLICE_X52Y108        LUT3 (Prop_lut3_I2_O)        0.329     7.831 r  CPU/r_DATA_IN[0]_i_294/O
                         net (fo=2, routed)           0.716     8.547    CPU/r_DATA_IN[0]_i_294_n_0
    SLICE_X51Y108        LUT4 (Prop_lut4_I3_O)        0.124     8.671 r  CPU/r_DATA_IN[0]_i_298/O
                         net (fo=1, routed)           0.000     8.671    CPU/r_DATA_IN[0]_i_298_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.221 r  CPU/r_DATA_IN_reg[0]_i_128/CO[3]
                         net (fo=1, routed)           0.000     9.221    CPU/r_DATA_IN_reg[0]_i_128_n_0
    SLICE_X51Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 f  CPU/r_DATA_IN_reg[0]_i_132/CO[3]
                         net (fo=24, routed)          1.239    10.574    CPU/r_DATA_IN_reg[0]_i_132_n_0
    SLICE_X51Y114        LUT4 (Prop_lut4_I0_O)        0.124    10.698 r  CPU/r_DATA_IN[0]_i_145/O
                         net (fo=39, routed)          1.903    12.601    CPU/r_DATA_IN[0]_i_145_n_0
    SLICE_X50Y109        LUT5 (Prop_lut5_I0_O)        0.124    12.725 r  CPU/r_DATA_IN[3]_i_27/O
                         net (fo=1, routed)           0.000    12.725    CPU/r_DATA_IN[3]_i_27_n_0
    SLICE_X50Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.101 r  CPU/r_DATA_IN_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.101    CPU/r_DATA_IN_reg[3]_i_22_n_0
    SLICE_X50Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.218 r  CPU/r_DATA_IN_reg[0]_i_808/CO[3]
                         net (fo=1, routed)           0.000    13.218    CPU/r_DATA_IN_reg[0]_i_808_n_0
    SLICE_X50Y111        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.457 r  CPU/r_DATA_IN_reg[0]_i_728/O[2]
                         net (fo=23, routed)          1.445    14.902    CPU/r_DATA_IN_reg[0]_i_728_n_5
    SLICE_X46Y112        LUT2 (Prop_lut2_I1_O)        0.301    15.203 r  CPU/r_DATA_IN[0]_i_727/O
                         net (fo=1, routed)           0.000    15.203    CPU/r_DATA_IN[0]_i_727_n_0
    SLICE_X46Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.716 r  CPU/r_DATA_IN_reg[0]_i_318/CO[3]
                         net (fo=1, routed)           0.000    15.716    CPU/r_DATA_IN_reg[0]_i_318_n_0
    SLICE_X46Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.833 r  CPU/r_DATA_IN_reg[0]_i_136/CO[3]
                         net (fo=1, routed)           0.000    15.833    CPU/r_DATA_IN_reg[0]_i_136_n_0
    SLICE_X46Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.156 r  CPU/r_DATA_IN_reg[0]_i_57/O[1]
                         net (fo=3, routed)           0.608    16.764    CPU/r_DATA_IN_reg[0]_i_57_n_6
    SLICE_X47Y114        LUT2 (Prop_lut2_I1_O)        0.306    17.070 r  CPU/r_DATA_IN[0]_i_139/O
                         net (fo=1, routed)           0.000    17.070    CPU/r_DATA_IN[0]_i_139_n_0
    SLICE_X47Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.620 r  CPU/r_DATA_IN_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    17.620    CPU/r_DATA_IN_reg[0]_i_56_n_0
    SLICE_X47Y115        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.891 f  CPU/r_DATA_IN_reg[0]_i_29/CO[0]
                         net (fo=137, routed)         4.137    22.028    CPU/r_DATA_IN_reg[0]_i_29_n_3
    SLICE_X46Y103        LUT2 (Prop_lut2_I1_O)        0.373    22.401 r  CPU/r_DATA_IN[0]_i_804/O
                         net (fo=104, routed)         2.582    24.983    CPU/r_DATA_IN[0]_i_804_n_0
    SLICE_X43Y111        LUT6 (Prop_lut6_I1_O)        0.124    25.107 r  CPU/r_DATA_IN[0]_i_430/O
                         net (fo=8, routed)           1.377    26.484    CPU/r_DATA_IN[0]_i_430_n_0
    SLICE_X33Y106        LUT6 (Prop_lut6_I0_O)        0.124    26.608 r  CPU/r_DATA_IN[0]_i_1202/O
                         net (fo=1, routed)           0.000    26.608    CPU/r_DATA_IN[0]_i_1202_n_0
    SLICE_X33Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.009 r  CPU/r_DATA_IN_reg[0]_i_891/CO[3]
                         net (fo=1, routed)           0.000    27.009    CPU/r_DATA_IN_reg[0]_i_891_n_0
    SLICE_X33Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.123 r  CPU/r_DATA_IN_reg[0]_i_538/CO[3]
                         net (fo=1, routed)           0.000    27.123    CPU/r_DATA_IN_reg[0]_i_538_n_0
    SLICE_X33Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.237 r  CPU/r_DATA_IN_reg[0]_i_834/CO[3]
                         net (fo=1, routed)           0.000    27.237    CPU/r_DATA_IN_reg[0]_i_834_n_0
    SLICE_X33Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.351 r  CPU/r_DATA_IN_reg[0]_i_833/CO[3]
                         net (fo=1, routed)           0.000    27.351    CPU/r_DATA_IN_reg[0]_i_833_n_0
    SLICE_X33Y110        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.508 f  CPU/r_DATA_IN_reg[0]_i_835/CO[1]
                         net (fo=43, routed)          1.715    29.223    CPU/r_DATA_IN_reg[0]_i_835_n_2
    SLICE_X36Y111        LUT6 (Prop_lut6_I5_O)        0.329    29.552 r  CPU/r_DATA_IN[3]_i_49/O
                         net (fo=2, routed)           0.798    30.350    CPU/r_DATA_IN[3]_i_49_n_0
    SLICE_X35Y111        LUT6 (Prop_lut6_I0_O)        0.124    30.474 r  CPU/r_DATA_IN[3]_i_53/O
                         net (fo=1, routed)           0.000    30.474    CPU/r_DATA_IN[3]_i_53_n_0
    SLICE_X35Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.006 r  CPU/r_DATA_IN_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.006    CPU/r_DATA_IN_reg[3]_i_42_n_0
    SLICE_X35Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.120 r  CPU/r_DATA_IN_reg[0]_i_1366/CO[3]
                         net (fo=1, routed)           0.000    31.120    CPU/r_DATA_IN_reg[0]_i_1366_n_0
    SLICE_X35Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.454 r  CPU/r_DATA_IN_reg[0]_i_1166/O[1]
                         net (fo=3, routed)           1.305    32.759    CPU/r_DATA_IN_reg[0]_i_1166_n_6
    SLICE_X30Y112        LUT3 (Prop_lut3_I0_O)        0.303    33.062 r  CPU/r_DATA_IN[0]_i_1167/O
                         net (fo=2, routed)           0.702    33.764    CPU/r_DATA_IN[0]_i_1167_n_0
    SLICE_X30Y112        LUT5 (Prop_lut5_I4_O)        0.124    33.888 r  CPU/r_DATA_IN[0]_i_855/O
                         net (fo=2, routed)           0.886    34.773    CPU/r_DATA_IN[0]_i_855_n_0
    SLICE_X31Y112        LUT6 (Prop_lut6_I0_O)        0.124    34.897 r  CPU/r_DATA_IN[0]_i_859/O
                         net (fo=1, routed)           0.000    34.897    CPU/r_DATA_IN[0]_i_859_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.429 r  CPU/r_DATA_IN_reg[0]_i_516/CO[3]
                         net (fo=1, routed)           0.000    35.429    CPU/r_DATA_IN_reg[0]_i_516_n_0
    SLICE_X31Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.651 r  CPU/r_DATA_IN_reg[0]_i_217/O[0]
                         net (fo=6, routed)           0.837    36.488    CPU/r_DATA_IN_reg[0]_i_217_n_7
    SLICE_X32Y113        LUT2 (Prop_lut2_I0_O)        0.299    36.787 r  CPU/r_DATA_IN[0]_i_515/O
                         net (fo=1, routed)           0.000    36.787    CPU/r_DATA_IN[0]_i_515_n_0
    SLICE_X32Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.319 r  CPU/r_DATA_IN_reg[0]_i_213/CO[3]
                         net (fo=1, routed)           0.000    37.319    CPU/r_DATA_IN_reg[0]_i_213_n_0
    SLICE_X32Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.653 r  CPU/r_DATA_IN_reg[0]_i_91/O[1]
                         net (fo=3, routed)           1.156    38.809    CPU/r_DATA_IN_reg[0]_i_91_n_6
    SLICE_X37Y113        LUT6 (Prop_lut6_I5_O)        0.303    39.112 r  CPU/r_DATA_IN[0]_i_211/O
                         net (fo=1, routed)           0.000    39.112    CPU/r_DATA_IN[0]_i_211_n_0
    SLICE_X37Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.662 r  CPU/r_DATA_IN_reg[0]_i_90/CO[3]
                         net (fo=1, routed)           0.000    39.662    CPU/r_DATA_IN_reg[0]_i_90_n_0
    SLICE_X37Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.933 f  CPU/r_DATA_IN_reg[0]_i_36/CO[0]
                         net (fo=67, routed)          1.800    41.733    CPU/r_DATA_IN_reg[0]_i_36_n_3
    SLICE_X10Y118        LUT2 (Prop_lut2_I1_O)        0.373    42.106 r  CPU/r_DATA_IN[0]_i_974/O
                         net (fo=141, routed)         2.588    44.693    CPU/r_DATA_IN[0]_i_974_n_0
    SLICE_X12Y108        LUT6 (Prop_lut6_I1_O)        0.124    44.817 r  CPU/r_DATA_IN[0]_i_1236/O
                         net (fo=4, routed)           1.349    46.166    CPU/r_DATA_IN[0]_i_1236_n_0
    SLICE_X11Y111        LUT6 (Prop_lut6_I0_O)        0.124    46.290 r  CPU/r_DATA_IN[0]_i_1564/O
                         net (fo=1, routed)           0.000    46.290    CPU/r_DATA_IN[0]_i_1564_n_0
    SLICE_X11Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    46.691 r  CPU/r_DATA_IN_reg[0]_i_1517/CO[3]
                         net (fo=1, routed)           0.000    46.691    CPU/r_DATA_IN_reg[0]_i_1517_n_0
    SLICE_X11Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.805 r  CPU/r_DATA_IN_reg[0]_i_1420/CO[3]
                         net (fo=1, routed)           0.000    46.805    CPU/r_DATA_IN_reg[0]_i_1420_n_0
    SLICE_X11Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.919 r  CPU/r_DATA_IN_reg[0]_i_1227/CO[3]
                         net (fo=1, routed)           0.000    46.919    CPU/r_DATA_IN_reg[0]_i_1227_n_0
    SLICE_X11Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.033 r  CPU/r_DATA_IN_reg[0]_i_929/CO[3]
                         net (fo=1, routed)           0.000    47.033    CPU/r_DATA_IN_reg[0]_i_929_n_0
    SLICE_X11Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.147 r  CPU/r_DATA_IN_reg[0]_i_578/CO[3]
                         net (fo=1, routed)           0.000    47.147    CPU/r_DATA_IN_reg[0]_i_578_n_0
    SLICE_X11Y116        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    47.369 r  CPU/r_DATA_IN_reg[0]_i_975/O[0]
                         net (fo=3, routed)           1.229    48.598    CPU/r_DATA_IN_reg[0]_i_975_n_7
    SLICE_X7Y113         LUT5 (Prop_lut5_I0_O)        0.299    48.897 r  CPU/r_DATA_IN[0]_i_588/O
                         net (fo=1, routed)           0.422    49.319    CPU/r_DATA_IN[0]_i_588_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    49.856 r  CPU/r_DATA_IN_reg[0]_i_254/O[2]
                         net (fo=3, routed)           0.978    50.834    CPU/r_DATA_IN_reg[0]_i_254_n_5
    SLICE_X9Y116         LUT3 (Prop_lut3_I2_O)        0.302    51.136 r  CPU/r_DATA_IN[0]_i_261/O
                         net (fo=2, routed)           0.750    51.887    CPU/r_DATA_IN[0]_i_261_n_0
    SLICE_X15Y114        LUT5 (Prop_lut5_I4_O)        0.124    52.011 r  CPU/r_DATA_IN[0]_i_110/O
                         net (fo=2, routed)           1.188    53.199    CPU/r_DATA_IN[0]_i_110_n_0
    SLICE_X10Y114        LUT6 (Prop_lut6_I0_O)        0.124    53.323 r  CPU/r_DATA_IN[0]_i_114/O
                         net (fo=1, routed)           0.000    53.323    CPU/r_DATA_IN[0]_i_114_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.856 r  CPU/r_DATA_IN_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000    53.856    CPU/r_DATA_IN_reg[0]_i_41_n_0
    SLICE_X10Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    54.179 r  CPU/r_DATA_IN_reg[0]_i_104/O[1]
                         net (fo=2, routed)           0.826    55.005    CPU/r_DATA_IN_reg[0]_i_104_n_6
    SLICE_X10Y117        LUT2 (Prop_lut2_I0_O)        0.306    55.311 r  CPU/r_DATA_IN[0]_i_106/O
                         net (fo=1, routed)           0.000    55.311    CPU/r_DATA_IN[0]_i_106_n_0
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    55.541 r  CPU/r_DATA_IN_reg[0]_i_40/O[1]
                         net (fo=1, routed)           0.977    56.518    CPU/r_DATA_IN_reg[0]_i_40_n_6
    SLICE_X12Y116        LUT5 (Prop_lut5_I4_O)        0.306    56.824 r  CPU/r_DATA_IN[0]_i_18/O
                         net (fo=1, routed)           0.000    56.824    CPU/r_DATA_IN[0]_i_18_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    57.200 r  CPU/r_DATA_IN_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    57.200    CPU/r_DATA_IN_reg[0]_i_3_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    57.419 r  CPU/r_DATA_IN_reg[3]_i_9/O[0]
                         net (fo=3, routed)           0.869    58.288    CPU/r_DATA_IN_reg[3]_i_9_n_7
    SLICE_X13Y117        LUT4 (Prop_lut4_I0_O)        0.295    58.583 r  CPU/r_DATA_IN[1]_i_3/O
                         net (fo=1, routed)           0.789    59.372    CPU/r_DATA_IN[1]_i_3_n_0
    SLICE_X42Y117        LUT6 (Prop_lut6_I1_O)        0.124    59.496 r  CPU/r_DATA_IN[1]_i_1/O
                         net (fo=1, routed)           0.000    59.496    CPU/r_DATA_IN[1]
    SLICE_X42Y117        FDRE                                         r  CPU/r_DATA_IN_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/p_STATE_MACHINE.v_VX_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/r_DATA_IN_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        59.100ns  (logic 18.197ns (30.790%)  route 40.903ns (69.210%))
  Logic Levels:           69  (CARRY4=39 FDRE=1 LUT2=6 LUT3=4 LUT4=4 LUT5=5 LUT6=10)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y118        FDRE                         0.000     0.000 r  CPU/p_STATE_MACHINE.v_VX_reg[5]/C
    SLICE_X47Y118        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  CPU/p_STATE_MACHINE.v_VX_reg[5]/Q
                         net (fo=77, routed)          3.107     3.563    CPU/v_VX[5]
    SLICE_X58Y103        LUT3 (Prop_lut3_I1_O)        0.124     3.687 r  CPU/r_DATA_IN[0]_i_1043/O
                         net (fo=8, routed)           1.181     4.868    CPU/r_DATA_IN[0]_i_1043_n_0
    SLICE_X49Y102        LUT4 (Prop_lut4_I0_O)        0.124     4.992 r  CPU/r_DATA_IN[0]_i_1307/O
                         net (fo=1, routed)           0.000     4.992    CPU/r_DATA_IN[0]_i_1307_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.390 r  CPU/r_DATA_IN_reg[0]_i_1055/CO[3]
                         net (fo=1, routed)           0.000     5.390    CPU/r_DATA_IN_reg[0]_i_1055_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.504 r  CPU/r_DATA_IN_reg[0]_i_716/CO[3]
                         net (fo=1, routed)           0.000     5.504    CPU/r_DATA_IN_reg[0]_i_716_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.661 f  CPU/r_DATA_IN_reg[0]_i_311/CO[1]
                         net (fo=52, routed)          1.841     7.502    CPU/r_DATA_IN_reg[0]_i_311_n_2
    SLICE_X52Y108        LUT3 (Prop_lut3_I2_O)        0.329     7.831 r  CPU/r_DATA_IN[0]_i_294/O
                         net (fo=2, routed)           0.716     8.547    CPU/r_DATA_IN[0]_i_294_n_0
    SLICE_X51Y108        LUT4 (Prop_lut4_I3_O)        0.124     8.671 r  CPU/r_DATA_IN[0]_i_298/O
                         net (fo=1, routed)           0.000     8.671    CPU/r_DATA_IN[0]_i_298_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.221 r  CPU/r_DATA_IN_reg[0]_i_128/CO[3]
                         net (fo=1, routed)           0.000     9.221    CPU/r_DATA_IN_reg[0]_i_128_n_0
    SLICE_X51Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 f  CPU/r_DATA_IN_reg[0]_i_132/CO[3]
                         net (fo=24, routed)          1.239    10.574    CPU/r_DATA_IN_reg[0]_i_132_n_0
    SLICE_X51Y114        LUT4 (Prop_lut4_I0_O)        0.124    10.698 r  CPU/r_DATA_IN[0]_i_145/O
                         net (fo=39, routed)          1.903    12.601    CPU/r_DATA_IN[0]_i_145_n_0
    SLICE_X50Y109        LUT5 (Prop_lut5_I0_O)        0.124    12.725 r  CPU/r_DATA_IN[3]_i_27/O
                         net (fo=1, routed)           0.000    12.725    CPU/r_DATA_IN[3]_i_27_n_0
    SLICE_X50Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.101 r  CPU/r_DATA_IN_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.101    CPU/r_DATA_IN_reg[3]_i_22_n_0
    SLICE_X50Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.218 r  CPU/r_DATA_IN_reg[0]_i_808/CO[3]
                         net (fo=1, routed)           0.000    13.218    CPU/r_DATA_IN_reg[0]_i_808_n_0
    SLICE_X50Y111        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.457 r  CPU/r_DATA_IN_reg[0]_i_728/O[2]
                         net (fo=23, routed)          1.445    14.902    CPU/r_DATA_IN_reg[0]_i_728_n_5
    SLICE_X46Y112        LUT2 (Prop_lut2_I1_O)        0.301    15.203 r  CPU/r_DATA_IN[0]_i_727/O
                         net (fo=1, routed)           0.000    15.203    CPU/r_DATA_IN[0]_i_727_n_0
    SLICE_X46Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.716 r  CPU/r_DATA_IN_reg[0]_i_318/CO[3]
                         net (fo=1, routed)           0.000    15.716    CPU/r_DATA_IN_reg[0]_i_318_n_0
    SLICE_X46Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.833 r  CPU/r_DATA_IN_reg[0]_i_136/CO[3]
                         net (fo=1, routed)           0.000    15.833    CPU/r_DATA_IN_reg[0]_i_136_n_0
    SLICE_X46Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.156 r  CPU/r_DATA_IN_reg[0]_i_57/O[1]
                         net (fo=3, routed)           0.608    16.764    CPU/r_DATA_IN_reg[0]_i_57_n_6
    SLICE_X47Y114        LUT2 (Prop_lut2_I1_O)        0.306    17.070 r  CPU/r_DATA_IN[0]_i_139/O
                         net (fo=1, routed)           0.000    17.070    CPU/r_DATA_IN[0]_i_139_n_0
    SLICE_X47Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.620 r  CPU/r_DATA_IN_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    17.620    CPU/r_DATA_IN_reg[0]_i_56_n_0
    SLICE_X47Y115        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.891 f  CPU/r_DATA_IN_reg[0]_i_29/CO[0]
                         net (fo=137, routed)         4.137    22.028    CPU/r_DATA_IN_reg[0]_i_29_n_3
    SLICE_X46Y103        LUT2 (Prop_lut2_I1_O)        0.373    22.401 r  CPU/r_DATA_IN[0]_i_804/O
                         net (fo=104, routed)         2.582    24.983    CPU/r_DATA_IN[0]_i_804_n_0
    SLICE_X43Y111        LUT6 (Prop_lut6_I1_O)        0.124    25.107 r  CPU/r_DATA_IN[0]_i_430/O
                         net (fo=8, routed)           1.377    26.484    CPU/r_DATA_IN[0]_i_430_n_0
    SLICE_X33Y106        LUT6 (Prop_lut6_I0_O)        0.124    26.608 r  CPU/r_DATA_IN[0]_i_1202/O
                         net (fo=1, routed)           0.000    26.608    CPU/r_DATA_IN[0]_i_1202_n_0
    SLICE_X33Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.009 r  CPU/r_DATA_IN_reg[0]_i_891/CO[3]
                         net (fo=1, routed)           0.000    27.009    CPU/r_DATA_IN_reg[0]_i_891_n_0
    SLICE_X33Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.123 r  CPU/r_DATA_IN_reg[0]_i_538/CO[3]
                         net (fo=1, routed)           0.000    27.123    CPU/r_DATA_IN_reg[0]_i_538_n_0
    SLICE_X33Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.237 r  CPU/r_DATA_IN_reg[0]_i_834/CO[3]
                         net (fo=1, routed)           0.000    27.237    CPU/r_DATA_IN_reg[0]_i_834_n_0
    SLICE_X33Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.351 r  CPU/r_DATA_IN_reg[0]_i_833/CO[3]
                         net (fo=1, routed)           0.000    27.351    CPU/r_DATA_IN_reg[0]_i_833_n_0
    SLICE_X33Y110        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.508 f  CPU/r_DATA_IN_reg[0]_i_835/CO[1]
                         net (fo=43, routed)          1.715    29.223    CPU/r_DATA_IN_reg[0]_i_835_n_2
    SLICE_X36Y111        LUT6 (Prop_lut6_I5_O)        0.329    29.552 r  CPU/r_DATA_IN[3]_i_49/O
                         net (fo=2, routed)           0.798    30.350    CPU/r_DATA_IN[3]_i_49_n_0
    SLICE_X35Y111        LUT6 (Prop_lut6_I0_O)        0.124    30.474 r  CPU/r_DATA_IN[3]_i_53/O
                         net (fo=1, routed)           0.000    30.474    CPU/r_DATA_IN[3]_i_53_n_0
    SLICE_X35Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.006 r  CPU/r_DATA_IN_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.006    CPU/r_DATA_IN_reg[3]_i_42_n_0
    SLICE_X35Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.120 r  CPU/r_DATA_IN_reg[0]_i_1366/CO[3]
                         net (fo=1, routed)           0.000    31.120    CPU/r_DATA_IN_reg[0]_i_1366_n_0
    SLICE_X35Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.454 r  CPU/r_DATA_IN_reg[0]_i_1166/O[1]
                         net (fo=3, routed)           1.305    32.759    CPU/r_DATA_IN_reg[0]_i_1166_n_6
    SLICE_X30Y112        LUT3 (Prop_lut3_I0_O)        0.303    33.062 r  CPU/r_DATA_IN[0]_i_1167/O
                         net (fo=2, routed)           0.702    33.764    CPU/r_DATA_IN[0]_i_1167_n_0
    SLICE_X30Y112        LUT5 (Prop_lut5_I4_O)        0.124    33.888 r  CPU/r_DATA_IN[0]_i_855/O
                         net (fo=2, routed)           0.886    34.773    CPU/r_DATA_IN[0]_i_855_n_0
    SLICE_X31Y112        LUT6 (Prop_lut6_I0_O)        0.124    34.897 r  CPU/r_DATA_IN[0]_i_859/O
                         net (fo=1, routed)           0.000    34.897    CPU/r_DATA_IN[0]_i_859_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.429 r  CPU/r_DATA_IN_reg[0]_i_516/CO[3]
                         net (fo=1, routed)           0.000    35.429    CPU/r_DATA_IN_reg[0]_i_516_n_0
    SLICE_X31Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.651 r  CPU/r_DATA_IN_reg[0]_i_217/O[0]
                         net (fo=6, routed)           0.837    36.488    CPU/r_DATA_IN_reg[0]_i_217_n_7
    SLICE_X32Y113        LUT2 (Prop_lut2_I0_O)        0.299    36.787 r  CPU/r_DATA_IN[0]_i_515/O
                         net (fo=1, routed)           0.000    36.787    CPU/r_DATA_IN[0]_i_515_n_0
    SLICE_X32Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.319 r  CPU/r_DATA_IN_reg[0]_i_213/CO[3]
                         net (fo=1, routed)           0.000    37.319    CPU/r_DATA_IN_reg[0]_i_213_n_0
    SLICE_X32Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.653 r  CPU/r_DATA_IN_reg[0]_i_91/O[1]
                         net (fo=3, routed)           1.156    38.809    CPU/r_DATA_IN_reg[0]_i_91_n_6
    SLICE_X37Y113        LUT6 (Prop_lut6_I5_O)        0.303    39.112 r  CPU/r_DATA_IN[0]_i_211/O
                         net (fo=1, routed)           0.000    39.112    CPU/r_DATA_IN[0]_i_211_n_0
    SLICE_X37Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.662 r  CPU/r_DATA_IN_reg[0]_i_90/CO[3]
                         net (fo=1, routed)           0.000    39.662    CPU/r_DATA_IN_reg[0]_i_90_n_0
    SLICE_X37Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.933 f  CPU/r_DATA_IN_reg[0]_i_36/CO[0]
                         net (fo=67, routed)          1.800    41.733    CPU/r_DATA_IN_reg[0]_i_36_n_3
    SLICE_X10Y118        LUT2 (Prop_lut2_I1_O)        0.373    42.106 r  CPU/r_DATA_IN[0]_i_974/O
                         net (fo=141, routed)         2.588    44.693    CPU/r_DATA_IN[0]_i_974_n_0
    SLICE_X12Y108        LUT6 (Prop_lut6_I1_O)        0.124    44.817 r  CPU/r_DATA_IN[0]_i_1236/O
                         net (fo=4, routed)           1.349    46.166    CPU/r_DATA_IN[0]_i_1236_n_0
    SLICE_X11Y111        LUT6 (Prop_lut6_I0_O)        0.124    46.290 r  CPU/r_DATA_IN[0]_i_1564/O
                         net (fo=1, routed)           0.000    46.290    CPU/r_DATA_IN[0]_i_1564_n_0
    SLICE_X11Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    46.691 r  CPU/r_DATA_IN_reg[0]_i_1517/CO[3]
                         net (fo=1, routed)           0.000    46.691    CPU/r_DATA_IN_reg[0]_i_1517_n_0
    SLICE_X11Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.805 r  CPU/r_DATA_IN_reg[0]_i_1420/CO[3]
                         net (fo=1, routed)           0.000    46.805    CPU/r_DATA_IN_reg[0]_i_1420_n_0
    SLICE_X11Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.919 r  CPU/r_DATA_IN_reg[0]_i_1227/CO[3]
                         net (fo=1, routed)           0.000    46.919    CPU/r_DATA_IN_reg[0]_i_1227_n_0
    SLICE_X11Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.033 r  CPU/r_DATA_IN_reg[0]_i_929/CO[3]
                         net (fo=1, routed)           0.000    47.033    CPU/r_DATA_IN_reg[0]_i_929_n_0
    SLICE_X11Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.147 r  CPU/r_DATA_IN_reg[0]_i_578/CO[3]
                         net (fo=1, routed)           0.000    47.147    CPU/r_DATA_IN_reg[0]_i_578_n_0
    SLICE_X11Y116        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    47.369 r  CPU/r_DATA_IN_reg[0]_i_975/O[0]
                         net (fo=3, routed)           1.229    48.598    CPU/r_DATA_IN_reg[0]_i_975_n_7
    SLICE_X7Y113         LUT5 (Prop_lut5_I0_O)        0.299    48.897 r  CPU/r_DATA_IN[0]_i_588/O
                         net (fo=1, routed)           0.422    49.319    CPU/r_DATA_IN[0]_i_588_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    49.856 r  CPU/r_DATA_IN_reg[0]_i_254/O[2]
                         net (fo=3, routed)           0.978    50.834    CPU/r_DATA_IN_reg[0]_i_254_n_5
    SLICE_X9Y116         LUT3 (Prop_lut3_I2_O)        0.302    51.136 r  CPU/r_DATA_IN[0]_i_261/O
                         net (fo=2, routed)           0.750    51.887    CPU/r_DATA_IN[0]_i_261_n_0
    SLICE_X15Y114        LUT5 (Prop_lut5_I4_O)        0.124    52.011 r  CPU/r_DATA_IN[0]_i_110/O
                         net (fo=2, routed)           1.188    53.199    CPU/r_DATA_IN[0]_i_110_n_0
    SLICE_X10Y114        LUT6 (Prop_lut6_I0_O)        0.124    53.323 r  CPU/r_DATA_IN[0]_i_114/O
                         net (fo=1, routed)           0.000    53.323    CPU/r_DATA_IN[0]_i_114_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.856 r  CPU/r_DATA_IN_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000    53.856    CPU/r_DATA_IN_reg[0]_i_41_n_0
    SLICE_X10Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    54.179 r  CPU/r_DATA_IN_reg[0]_i_104/O[1]
                         net (fo=2, routed)           0.826    55.005    CPU/r_DATA_IN_reg[0]_i_104_n_6
    SLICE_X10Y117        LUT2 (Prop_lut2_I0_O)        0.306    55.311 r  CPU/r_DATA_IN[0]_i_106/O
                         net (fo=1, routed)           0.000    55.311    CPU/r_DATA_IN[0]_i_106_n_0
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    55.541 r  CPU/r_DATA_IN_reg[0]_i_40/O[1]
                         net (fo=1, routed)           0.977    56.518    CPU/r_DATA_IN_reg[0]_i_40_n_6
    SLICE_X12Y116        LUT5 (Prop_lut5_I4_O)        0.306    56.824 r  CPU/r_DATA_IN[0]_i_18/O
                         net (fo=1, routed)           0.000    56.824    CPU/r_DATA_IN[0]_i_18_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    57.200 r  CPU/r_DATA_IN_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    57.200    CPU/r_DATA_IN_reg[0]_i_3_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    57.419 r  CPU/r_DATA_IN_reg[3]_i_9/O[0]
                         net (fo=3, routed)           0.466    57.885    CPU/r_DATA_IN_reg[3]_i_9_n_7
    SLICE_X13Y117        LUT4 (Prop_lut4_I1_O)        0.295    58.180 r  CPU/r_DATA_IN[3]_i_3/O
                         net (fo=1, routed)           0.796    58.976    CPU/r_DATA_IN[3]_i_3_n_0
    SLICE_X42Y117        LUT6 (Prop_lut6_I1_O)        0.124    59.100 r  CPU/r_DATA_IN[3]_i_1/O
                         net (fo=1, routed)           0.000    59.100    CPU/r_DATA_IN[3]
    SLICE_X42Y117        FDRE                                         r  CPU/r_DATA_IN_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/r_INSTRUCTION_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/r_DISPLAY_BUFFER_reg[16][45]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.301ns  (logic 1.061ns (2.243%)  route 46.240ns (97.757%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y124        FDRE                         0.000     0.000 r  CPU/r_INSTRUCTION_reg[15]/C
    SLICE_X36Y124        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  CPU/r_INSTRUCTION_reg[15]/Q
                         net (fo=2434, routed)       38.414    38.870    CPU/p_2_in[3]
    SLICE_X29Y166        LUT6 (Prop_lut6_I3_O)        0.124    38.994 r  CPU/r_DISPLAY_BUFFER[1][48]_i_4/O
                         net (fo=140, routed)         6.716    45.710    CPU/r_DISPLAY_BUFFER[1][48]_i_4_n_0
    SLICE_X19Y198        LUT4 (Prop_lut4_I1_O)        0.154    45.864 r  CPU/r_DISPLAY_BUFFER[16][45]_i_4/O
                         net (fo=1, routed)           1.110    46.974    CPU/r_DISPLAY_BUFFER[16]1_out[45]
    SLICE_X14Y196        LUT6 (Prop_lut6_I4_O)        0.327    47.301 r  CPU/r_DISPLAY_BUFFER[16][45]_i_1/O
                         net (fo=1, routed)           0.000    47.301    CPU/r_DISPLAY_BUFFER[16][45]_i_1_n_0
    SLICE_X14Y196        FDRE                                         r  CPU/r_DISPLAY_BUFFER_reg[16][45]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/r_INSTRUCTION_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/r_DISPLAY_BUFFER_reg[8][46]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.104ns  (logic 1.064ns (2.259%)  route 46.040ns (97.741%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y124        FDRE                         0.000     0.000 r  CPU/r_INSTRUCTION_reg[15]/C
    SLICE_X36Y124        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  CPU/r_INSTRUCTION_reg[15]/Q
                         net (fo=2434, routed)       38.414    38.870    CPU/p_2_in[3]
    SLICE_X29Y166        LUT6 (Prop_lut6_I3_O)        0.124    38.994 r  CPU/r_DISPLAY_BUFFER[1][48]_i_4/O
                         net (fo=140, routed)         6.512    45.506    CPU/r_DISPLAY_BUFFER[1][48]_i_4_n_0
    SLICE_X3Y186         LUT4 (Prop_lut4_I1_O)        0.152    45.658 r  CPU/r_DISPLAY_BUFFER[8][46]_i_4/O
                         net (fo=1, routed)           1.114    46.772    CPU/r_DISPLAY_BUFFER[8]1_out[46]
    SLICE_X1Y187         LUT6 (Prop_lut6_I4_O)        0.332    47.104 r  CPU/r_DISPLAY_BUFFER[8][46]_i_1/O
                         net (fo=1, routed)           0.000    47.104    CPU/r_DISPLAY_BUFFER[8][46]_i_1_n_0
    SLICE_X1Y187         FDRE                                         r  CPU/r_DISPLAY_BUFFER_reg[8][46]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/r_INSTRUCTION_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/r_DISPLAY_BUFFER_reg[30][45]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.804ns  (logic 0.828ns (1.769%)  route 45.976ns (98.231%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y124        FDRE                         0.000     0.000 r  CPU/r_INSTRUCTION_reg[15]/C
    SLICE_X36Y124        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  CPU/r_INSTRUCTION_reg[15]/Q
                         net (fo=2434, routed)       38.414    38.870    CPU/p_2_in[3]
    SLICE_X29Y166        LUT6 (Prop_lut6_I3_O)        0.124    38.994 r  CPU/r_DISPLAY_BUFFER[1][48]_i_4/O
                         net (fo=140, routed)         6.328    45.321    CPU/r_DISPLAY_BUFFER[1][48]_i_4_n_0
    SLICE_X13Y192        LUT4 (Prop_lut4_I1_O)        0.124    45.445 r  CPU/r_DISPLAY_BUFFER[30][45]_i_5/O
                         net (fo=1, routed)           1.234    46.680    CPU/r_DISPLAY_BUFFER[30]1_out[45]
    SLICE_X13Y180        LUT6 (Prop_lut6_I4_O)        0.124    46.804 r  CPU/r_DISPLAY_BUFFER[30][45]_i_1/O
                         net (fo=1, routed)           0.000    46.804    CPU/r_DISPLAY_BUFFER[30][45]_i_1_n_0
    SLICE_X13Y180        FDRE                                         r  CPU/r_DISPLAY_BUFFER_reg[30][45]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/r_INSTRUCTION_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/r_DISPLAY_BUFFER_reg[7][44]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.791ns  (logic 0.828ns (1.770%)  route 45.963ns (98.230%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y124        FDRE                         0.000     0.000 r  CPU/r_INSTRUCTION_reg[15]/C
    SLICE_X36Y124        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  CPU/r_INSTRUCTION_reg[15]/Q
                         net (fo=2434, routed)       38.414    38.870    CPU/p_2_in[3]
    SLICE_X29Y166        LUT6 (Prop_lut6_I3_O)        0.124    38.994 r  CPU/r_DISPLAY_BUFFER[1][48]_i_4/O
                         net (fo=140, routed)         6.314    45.307    CPU/r_DISPLAY_BUFFER[1][48]_i_4_n_0
    SLICE_X2Y185         LUT4 (Prop_lut4_I1_O)        0.124    45.431 r  CPU/r_DISPLAY_BUFFER[7][44]_i_4/O
                         net (fo=1, routed)           1.236    46.667    CPU/r_DISPLAY_BUFFER[7]1_out[44]
    SLICE_X10Y181        LUT6 (Prop_lut6_I4_O)        0.124    46.791 r  CPU/r_DISPLAY_BUFFER[7][44]_i_1/O
                         net (fo=1, routed)           0.000    46.791    CPU/r_DISPLAY_BUFFER[7][44]_i_1_n_0
    SLICE_X10Y181        FDRE                                         r  CPU/r_DISPLAY_BUFFER_reg[7][44]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/r_INSTRUCTION_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/r_DISPLAY_BUFFER_reg[8][44]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.766ns  (logic 0.828ns (1.771%)  route 45.938ns (98.229%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y124        FDRE                         0.000     0.000 r  CPU/r_INSTRUCTION_reg[15]/C
    SLICE_X36Y124        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  CPU/r_INSTRUCTION_reg[15]/Q
                         net (fo=2434, routed)       38.414    38.870    CPU/p_2_in[3]
    SLICE_X29Y166        LUT6 (Prop_lut6_I3_O)        0.124    38.994 r  CPU/r_DISPLAY_BUFFER[1][48]_i_4/O
                         net (fo=140, routed)         6.512    45.506    CPU/r_DISPLAY_BUFFER[1][48]_i_4_n_0
    SLICE_X3Y186         LUT4 (Prop_lut4_I1_O)        0.124    45.630 r  CPU/r_DISPLAY_BUFFER[8][44]_i_4/O
                         net (fo=1, routed)           1.012    46.642    CPU/r_DISPLAY_BUFFER[8]1_out[44]
    SLICE_X11Y183        LUT6 (Prop_lut6_I4_O)        0.124    46.766 r  CPU/r_DISPLAY_BUFFER[8][44]_i_1/O
                         net (fo=1, routed)           0.000    46.766    CPU/r_DISPLAY_BUFFER[8][44]_i_1_n_0
    SLICE_X11Y183        FDRE                                         r  CPU/r_DISPLAY_BUFFER_reg[8][44]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/r_INSTRUCTION_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/r_DISPLAY_BUFFER_reg[10][45]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.588ns  (logic 0.828ns (1.777%)  route 45.760ns (98.223%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y124        FDRE                         0.000     0.000 r  CPU/r_INSTRUCTION_reg[15]/C
    SLICE_X36Y124        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  CPU/r_INSTRUCTION_reg[15]/Q
                         net (fo=2434, routed)       38.414    38.870    CPU/p_2_in[3]
    SLICE_X29Y166        LUT6 (Prop_lut6_I3_O)        0.124    38.994 r  CPU/r_DISPLAY_BUFFER[1][48]_i_4/O
                         net (fo=140, routed)         6.397    45.390    CPU/r_DISPLAY_BUFFER[1][48]_i_4_n_0
    SLICE_X17Y197        LUT4 (Prop_lut4_I1_O)        0.124    45.514 r  CPU/r_DISPLAY_BUFFER[10][45]_i_5/O
                         net (fo=1, routed)           0.949    46.464    CPU/r_DISPLAY_BUFFER[10]1_out[45]
    SLICE_X22Y198        LUT6 (Prop_lut6_I4_O)        0.124    46.588 r  CPU/r_DISPLAY_BUFFER[10][45]_i_1/O
                         net (fo=1, routed)           0.000    46.588    CPU/r_DISPLAY_BUFFER[10][45]_i_1_n_0
    SLICE_X22Y198        FDRE                                         r  CPU/r_DISPLAY_BUFFER_reg[10][45]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/r_INSTRUCTION_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/r_DISPLAY_BUFFER_reg[14][45]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.565ns  (logic 1.027ns (2.206%)  route 45.538ns (97.794%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y124        FDRE                         0.000     0.000 r  CPU/r_INSTRUCTION_reg[15]/C
    SLICE_X36Y124        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  CPU/r_INSTRUCTION_reg[15]/Q
                         net (fo=2434, routed)       38.414    38.870    CPU/p_2_in[3]
    SLICE_X29Y166        LUT6 (Prop_lut6_I3_O)        0.124    38.994 r  CPU/r_DISPLAY_BUFFER[1][48]_i_4/O
                         net (fo=140, routed)         6.187    45.181    CPU/r_DISPLAY_BUFFER[1][48]_i_4_n_0
    SLICE_X18Y197        LUT4 (Prop_lut4_I1_O)        0.120    45.301 r  CPU/r_DISPLAY_BUFFER[14][45]_i_5/O
                         net (fo=1, routed)           0.937    46.238    CPU/r_DISPLAY_BUFFER[14][45]_i_5_n_0
    SLICE_X22Y198        LUT6 (Prop_lut6_I4_O)        0.327    46.565 r  CPU/r_DISPLAY_BUFFER[14][45]_i_1/O
                         net (fo=1, routed)           0.000    46.565    CPU/r_DISPLAY_BUFFER[14][45]_i_1_n_0
    SLICE_X22Y198        FDRE                                         r  CPU/r_DISPLAY_BUFFER_reg[14][45]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[12][42]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISPLAY/r_FORMATTED_DISPLAY_BUFFER_reg[170][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y179        FDRE                         0.000     0.000 r  DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[12][42]/C
    SLICE_X44Y179        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[12][42]/Q
                         net (fo=1, routed)           0.059     0.187    DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[12]_19[42]
    SLICE_X45Y179        FDRE                                         r  DISPLAY/r_FORMATTED_DISPLAY_BUFFER_reg[170][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[14][24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISPLAY/r_FORMATTED_DISPLAY_BUFFER_reg[152][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y182        FDRE                         0.000     0.000 r  DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[14][24]/C
    SLICE_X52Y182        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[14][24]/Q
                         net (fo=1, routed)           0.059     0.187    DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[14]_17[24]
    SLICE_X53Y182        FDRE                                         r  DISPLAY/r_FORMATTED_DISPLAY_BUFFER_reg[152][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[9][55]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISPLAY/r_FORMATTED_DISPLAY_BUFFER_reg[183][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y199        FDRE                         0.000     0.000 r  DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[9][55]/C
    SLICE_X64Y199        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[9][55]/Q
                         net (fo=1, routed)           0.059     0.187    DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[9]_22[55]
    SLICE_X65Y199        FDRE                                         r  DISPLAY/r_FORMATTED_DISPLAY_BUFFER_reg[183][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[9][61]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISPLAY/r_FORMATTED_DISPLAY_BUFFER_reg[189][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y197        FDRE                         0.000     0.000 r  DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[9][61]/C
    SLICE_X64Y197        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[9][61]/Q
                         net (fo=1, routed)           0.059     0.187    DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[9]_22[61]
    SLICE_X65Y197        FDRE                                         r  DISPLAY/r_FORMATTED_DISPLAY_BUFFER_reg[189][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[29][26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISPLAY/r_FORMATTED_DISPLAY_BUFFER_reg[26][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y183        FDRE                         0.000     0.000 r  DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[29][26]/C
    SLICE_X44Y183        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[29][26]/Q
                         net (fo=1, routed)           0.059     0.187    DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[29]_2[26]
    SLICE_X45Y183        FDRE                                         r  DISPLAY/r_FORMATTED_DISPLAY_BUFFER_reg[26][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[16][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISPLAY/r_FORMATTED_DISPLAY_BUFFER_reg[69][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y191        FDRE                         0.000     0.000 r  DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[16][5]/C
    SLICE_X44Y191        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[16][5]/Q
                         net (fo=1, routed)           0.059     0.187    DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[16]_15[5]
    SLICE_X45Y191        FDRE                                         r  DISPLAY/r_FORMATTED_DISPLAY_BUFFER_reg[69][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[6][30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISPLAY/r_FORMATTED_DISPLAY_BUFFER_reg[222][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y183        FDRE                         0.000     0.000 r  DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[6][30]/C
    SLICE_X61Y183        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[6][30]/Q
                         net (fo=1, routed)           0.059     0.187    DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[6]_25[30]
    SLICE_X60Y183        FDRE                                         r  DISPLAY/r_FORMATTED_DISPLAY_BUFFER_reg[222][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[5][44]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISPLAY/r_FORMATTED_DISPLAY_BUFFER_reg[236][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y189        FDRE                         0.000     0.000 r  DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[5][44]/C
    SLICE_X39Y189        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[5][44]/Q
                         net (fo=1, routed)           0.059     0.187    DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[5]_26[44]
    SLICE_X38Y189        FDRE                                         r  DISPLAY/r_FORMATTED_DISPLAY_BUFFER_reg[236][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[30][43]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISPLAY/r_FORMATTED_DISPLAY_BUFFER_reg[43][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y187        FDRE                         0.000     0.000 r  DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[30][43]/C
    SLICE_X71Y187        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[30][43]/Q
                         net (fo=1, routed)           0.059     0.187    DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[30]_1[43]
    SLICE_X70Y187        FDRE                                         r  DISPLAY/r_FORMATTED_DISPLAY_BUFFER_reg[43][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[22][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISPLAY/r_FORMATTED_DISPLAY_BUFFER_reg[70][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y179        FDRE                         0.000     0.000 r  DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[22][6]/C
    SLICE_X47Y179        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[22][6]/Q
                         net (fo=1, routed)           0.059     0.187    DISPLAY/r_ARRAY_DISPLAY_BUFFER_reg[22]_9[6]
    SLICE_X46Y179        FDRE                                         r  DISPLAY/r_FORMATTED_DISPLAY_BUFFER_reg[70][1]/D
  -------------------------------------------------------------------    -------------------





