// Seed: 1653070894
module module_0 (
    input wire id_0,
    input supply1 id_1,
    output supply1 id_2
);
  id_4(
      .id_0(1 * id_2),
      .id_1(id_1),
      .id_2(id_0),
      .id_3('h0),
      .id_4(1),
      .id_5(1),
      .id_6(id_1),
      .id_7(1'd0)
  );
  assign id_2 = 1;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    input  wor id_0,
    output wor id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1
  );
endmodule
