# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../Projet/PROJET_TP/tb_lena_dupliq_2p.vhd" \

# Do not sort compile order
nosort
