ARM GAS  C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_TIM13_Init,"ax",%progbits
  20              		.align	1
  21              		.global	MX_TIM13_Init
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_TIM13_Init:
  27              	.LFB134:
  28              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2021 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim4;
  29:Core/Src/tim.c **** TIM_HandleTypeDef htim8;
  30:Core/Src/tim.c **** TIM_HandleTypeDef htim10;
ARM GAS  C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s 			page 2


  31:Core/Src/tim.c **** TIM_HandleTypeDef htim13;
  32:Core/Src/tim.c **** 
  33:Core/Src/tim.c **** /* TIM1 init function */
  34:Core/Src/tim.c **** void MX_TIM1_Init(void)
  35:Core/Src/tim.c **** {
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  38:Core/Src/tim.c **** 
  39:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  40:Core/Src/tim.c **** 
  41:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  42:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  43:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  44:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
  45:Core/Src/tim.c **** 
  46:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  47:Core/Src/tim.c **** 
  48:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  49:Core/Src/tim.c ****   htim1.Instance = TIM1;
  50:Core/Src/tim.c ****   htim1.Init.Prescaler = 168-1;
  51:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  52:Core/Src/tim.c ****   htim1.Init.Period = 20000-1;
  53:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  54:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  55:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  56:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
  57:Core/Src/tim.c ****   {
  58:Core/Src/tim.c ****     Error_Handler();
  59:Core/Src/tim.c ****   }
  60:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  61:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
  62:Core/Src/tim.c ****   {
  63:Core/Src/tim.c ****     Error_Handler();
  64:Core/Src/tim.c ****   }
  65:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
  66:Core/Src/tim.c ****   {
  67:Core/Src/tim.c ****     Error_Handler();
  68:Core/Src/tim.c ****   }
  69:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  70:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  71:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
  72:Core/Src/tim.c ****   {
  73:Core/Src/tim.c ****     Error_Handler();
  74:Core/Src/tim.c ****   }
  75:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  76:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
  77:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  78:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
  79:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  80:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  81:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  82:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  83:Core/Src/tim.c ****   {
  84:Core/Src/tim.c ****     Error_Handler();
  85:Core/Src/tim.c ****   }
  86:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
  87:Core/Src/tim.c ****   {
ARM GAS  C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s 			page 3


  88:Core/Src/tim.c ****     Error_Handler();
  89:Core/Src/tim.c ****   }
  90:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
  91:Core/Src/tim.c ****   {
  92:Core/Src/tim.c ****     Error_Handler();
  93:Core/Src/tim.c ****   }
  94:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
  95:Core/Src/tim.c ****   {
  96:Core/Src/tim.c ****     Error_Handler();
  97:Core/Src/tim.c ****   }
  98:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
  99:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 100:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 101:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 102:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 103:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 104:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 105:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 106:Core/Src/tim.c ****   {
 107:Core/Src/tim.c ****     Error_Handler();
 108:Core/Src/tim.c ****   }
 109:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 110:Core/Src/tim.c **** 
 111:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
 112:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim1);
 113:Core/Src/tim.c **** 
 114:Core/Src/tim.c **** }
 115:Core/Src/tim.c **** /* TIM4 init function */
 116:Core/Src/tim.c **** void MX_TIM4_Init(void)
 117:Core/Src/tim.c **** {
 118:Core/Src/tim.c **** 
 119:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 0 */
 120:Core/Src/tim.c **** 
 121:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 0 */
 122:Core/Src/tim.c **** 
 123:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 124:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 125:Core/Src/tim.c **** 
 126:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 1 */
 127:Core/Src/tim.c **** 
 128:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 1 */
 129:Core/Src/tim.c ****   htim4.Instance = TIM4;
 130:Core/Src/tim.c ****   htim4.Init.Prescaler = 84-1;
 131:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 132:Core/Src/tim.c ****   htim4.Init.Period = 65535;
 133:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 134:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 135:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 136:Core/Src/tim.c ****   {
 137:Core/Src/tim.c ****     Error_Handler();
 138:Core/Src/tim.c ****   }
 139:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 140:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 141:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 142:Core/Src/tim.c ****   {
 143:Core/Src/tim.c ****     Error_Handler();
 144:Core/Src/tim.c ****   }
ARM GAS  C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s 			page 4


 145:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 146:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 147:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 148:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 149:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 150:Core/Src/tim.c ****   {
 151:Core/Src/tim.c ****     Error_Handler();
 152:Core/Src/tim.c ****   }
 153:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 2 */
 154:Core/Src/tim.c **** 
 155:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 2 */
 156:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim4);
 157:Core/Src/tim.c **** 
 158:Core/Src/tim.c **** }
 159:Core/Src/tim.c **** /* TIM8 init function */
 160:Core/Src/tim.c **** void MX_TIM8_Init(void)
 161:Core/Src/tim.c **** {
 162:Core/Src/tim.c **** 
 163:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_Init 0 */
 164:Core/Src/tim.c **** 
 165:Core/Src/tim.c ****   /* USER CODE END TIM8_Init 0 */
 166:Core/Src/tim.c **** 
 167:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 168:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 169:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 170:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 171:Core/Src/tim.c **** 
 172:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_Init 1 */
 173:Core/Src/tim.c **** 
 174:Core/Src/tim.c ****   /* USER CODE END TIM8_Init 1 */
 175:Core/Src/tim.c ****   htim8.Instance = TIM8;
 176:Core/Src/tim.c ****   htim8.Init.Prescaler = 168-1;
 177:Core/Src/tim.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 178:Core/Src/tim.c ****   htim8.Init.Period = 20000-1;
 179:Core/Src/tim.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 180:Core/Src/tim.c ****   htim8.Init.RepetitionCounter = 0;
 181:Core/Src/tim.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 182:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 183:Core/Src/tim.c ****   {
 184:Core/Src/tim.c ****     Error_Handler();
 185:Core/Src/tim.c ****   }
 186:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 187:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 188:Core/Src/tim.c ****   {
 189:Core/Src/tim.c ****     Error_Handler();
 190:Core/Src/tim.c ****   }
 191:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 192:Core/Src/tim.c ****   {
 193:Core/Src/tim.c ****     Error_Handler();
 194:Core/Src/tim.c ****   }
 195:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 196:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 197:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 198:Core/Src/tim.c ****   {
 199:Core/Src/tim.c ****     Error_Handler();
 200:Core/Src/tim.c ****   }
 201:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
ARM GAS  C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s 			page 5


 202:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 203:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 204:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 205:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 206:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 207:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 208:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 209:Core/Src/tim.c ****   {
 210:Core/Src/tim.c ****     Error_Handler();
 211:Core/Src/tim.c ****   }
 212:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 213:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 214:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 215:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 216:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 217:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 218:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 219:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 220:Core/Src/tim.c ****   {
 221:Core/Src/tim.c ****     Error_Handler();
 222:Core/Src/tim.c ****   }
 223:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_Init 2 */
 224:Core/Src/tim.c **** 
 225:Core/Src/tim.c ****   /* USER CODE END TIM8_Init 2 */
 226:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim8);
 227:Core/Src/tim.c **** 
 228:Core/Src/tim.c **** }
 229:Core/Src/tim.c **** /* TIM10 init function */
 230:Core/Src/tim.c **** void MX_TIM10_Init(void)
 231:Core/Src/tim.c **** {
 232:Core/Src/tim.c **** 
 233:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_Init 0 */
 234:Core/Src/tim.c **** 
 235:Core/Src/tim.c ****   /* USER CODE END TIM10_Init 0 */
 236:Core/Src/tim.c **** 
 237:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 238:Core/Src/tim.c **** 
 239:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_Init 1 */
 240:Core/Src/tim.c **** 
 241:Core/Src/tim.c ****   /* USER CODE END TIM10_Init 1 */
 242:Core/Src/tim.c ****   htim10.Instance = TIM10;
 243:Core/Src/tim.c ****   htim10.Init.Prescaler = 168-1;
 244:Core/Src/tim.c ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 245:Core/Src/tim.c ****   htim10.Init.Period = 1000-1;
 246:Core/Src/tim.c ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 247:Core/Src/tim.c ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 248:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 249:Core/Src/tim.c ****   {
 250:Core/Src/tim.c ****     Error_Handler();
 251:Core/Src/tim.c ****   }
 252:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 253:Core/Src/tim.c ****   {
 254:Core/Src/tim.c ****     Error_Handler();
 255:Core/Src/tim.c ****   }
 256:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 257:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 258:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
ARM GAS  C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s 			page 6


 259:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 260:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 261:Core/Src/tim.c ****   {
 262:Core/Src/tim.c ****     Error_Handler();
 263:Core/Src/tim.c ****   }
 264:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_Init 2 */
 265:Core/Src/tim.c **** 
 266:Core/Src/tim.c ****   /* USER CODE END TIM10_Init 2 */
 267:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim10);
 268:Core/Src/tim.c **** 
 269:Core/Src/tim.c **** }
 270:Core/Src/tim.c **** /* TIM13 init function */
 271:Core/Src/tim.c **** void MX_TIM13_Init(void)
 272:Core/Src/tim.c **** {
  29              		.loc 1 272 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
 273:Core/Src/tim.c **** 
 274:Core/Src/tim.c ****   /* USER CODE BEGIN TIM13_Init 0 */
 275:Core/Src/tim.c **** 
 276:Core/Src/tim.c ****   /* USER CODE END TIM13_Init 0 */
 277:Core/Src/tim.c **** 
 278:Core/Src/tim.c ****   /* USER CODE BEGIN TIM13_Init 1 */
 279:Core/Src/tim.c **** 
 280:Core/Src/tim.c ****   /* USER CODE END TIM13_Init 1 */
 281:Core/Src/tim.c ****   htim13.Instance = TIM13;
  38              		.loc 1 281 3 view .LVU1
  39              		.loc 1 281 19 is_stmt 0 view .LVU2
  40 0002 0948     		ldr	r0, .L5
  41 0004 094B     		ldr	r3, .L5+4
  42 0006 0360     		str	r3, [r0]
 282:Core/Src/tim.c ****   htim13.Init.Prescaler = 84-1;
  43              		.loc 1 282 3 is_stmt 1 view .LVU3
  44              		.loc 1 282 25 is_stmt 0 view .LVU4
  45 0008 5323     		movs	r3, #83
  46 000a 4360     		str	r3, [r0, #4]
 283:Core/Src/tim.c ****   htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
  47              		.loc 1 283 3 is_stmt 1 view .LVU5
  48              		.loc 1 283 27 is_stmt 0 view .LVU6
  49 000c 0023     		movs	r3, #0
  50 000e 8360     		str	r3, [r0, #8]
 284:Core/Src/tim.c ****   htim13.Init.Period = 65535;
  51              		.loc 1 284 3 is_stmt 1 view .LVU7
  52              		.loc 1 284 22 is_stmt 0 view .LVU8
  53 0010 4FF6FF72 		movw	r2, #65535
  54 0014 C260     		str	r2, [r0, #12]
 285:Core/Src/tim.c ****   htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  55              		.loc 1 285 3 is_stmt 1 view .LVU9
  56              		.loc 1 285 29 is_stmt 0 view .LVU10
  57 0016 0361     		str	r3, [r0, #16]
 286:Core/Src/tim.c ****   htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
ARM GAS  C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s 			page 7


  58              		.loc 1 286 3 is_stmt 1 view .LVU11
  59              		.loc 1 286 33 is_stmt 0 view .LVU12
  60 0018 8361     		str	r3, [r0, #24]
 287:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
  61              		.loc 1 287 3 is_stmt 1 view .LVU13
  62              		.loc 1 287 7 is_stmt 0 view .LVU14
  63 001a FFF7FEFF 		bl	HAL_TIM_Base_Init
  64              	.LVL0:
  65              		.loc 1 287 6 view .LVU15
  66 001e 00B9     		cbnz	r0, .L4
  67              	.L1:
 288:Core/Src/tim.c ****   {
 289:Core/Src/tim.c ****     Error_Handler();
 290:Core/Src/tim.c ****   }
 291:Core/Src/tim.c ****   /* USER CODE BEGIN TIM13_Init 2 */
 292:Core/Src/tim.c **** 
 293:Core/Src/tim.c ****   /* USER CODE END TIM13_Init 2 */
 294:Core/Src/tim.c **** 
 295:Core/Src/tim.c **** }
  68              		.loc 1 295 1 view .LVU16
  69 0020 08BD     		pop	{r3, pc}
  70              	.L4:
 289:Core/Src/tim.c ****   }
  71              		.loc 1 289 5 is_stmt 1 view .LVU17
  72 0022 FFF7FEFF 		bl	Error_Handler
  73              	.LVL1:
  74              		.loc 1 295 1 is_stmt 0 view .LVU18
  75 0026 FBE7     		b	.L1
  76              	.L6:
  77              		.align	2
  78              	.L5:
  79 0028 00000000 		.word	.LANCHOR0
  80 002c 001C0040 		.word	1073748992
  81              		.cfi_endproc
  82              	.LFE134:
  84              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  85              		.align	1
  86              		.global	HAL_TIM_Base_MspInit
  87              		.syntax unified
  88              		.thumb
  89              		.thumb_func
  91              	HAL_TIM_Base_MspInit:
  92              	.LVL2:
  93              	.LFB135:
 296:Core/Src/tim.c **** 
 297:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 298:Core/Src/tim.c **** {
  94              		.loc 1 298 1 is_stmt 1 view -0
  95              		.cfi_startproc
  96              		@ args = 0, pretend = 0, frame = 16
  97              		@ frame_needed = 0, uses_anonymous_args = 0
  98              		.loc 1 298 1 is_stmt 0 view .LVU20
  99 0000 00B5     		push	{lr}
 100              	.LCFI1:
 101              		.cfi_def_cfa_offset 4
 102              		.cfi_offset 14, -4
 103 0002 85B0     		sub	sp, sp, #20
ARM GAS  C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s 			page 8


 104              	.LCFI2:
 105              		.cfi_def_cfa_offset 24
 299:Core/Src/tim.c **** 
 300:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 106              		.loc 1 300 3 is_stmt 1 view .LVU21
 107              		.loc 1 300 20 is_stmt 0 view .LVU22
 108 0004 0368     		ldr	r3, [r0]
 109              		.loc 1 300 5 view .LVU23
 110 0006 244A     		ldr	r2, .L16
 111 0008 9342     		cmp	r3, r2
 112 000a 15D0     		beq	.L13
 301:Core/Src/tim.c ****   {
 302:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 303:Core/Src/tim.c **** 
 304:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 305:Core/Src/tim.c ****     /* TIM1 clock enable */
 306:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 307:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 308:Core/Src/tim.c **** 
 309:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 310:Core/Src/tim.c ****   }
 311:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM8)
 113              		.loc 1 311 8 is_stmt 1 view .LVU24
 114              		.loc 1 311 10 is_stmt 0 view .LVU25
 115 000c 234A     		ldr	r2, .L16+4
 116 000e 9342     		cmp	r3, r2
 117 0010 21D0     		beq	.L14
 312:Core/Src/tim.c ****   {
 313:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspInit 0 */
 314:Core/Src/tim.c **** 
 315:Core/Src/tim.c ****   /* USER CODE END TIM8_MspInit 0 */
 316:Core/Src/tim.c ****     /* TIM8 clock enable */
 317:Core/Src/tim.c ****     __HAL_RCC_TIM8_CLK_ENABLE();
 318:Core/Src/tim.c **** 
 319:Core/Src/tim.c ****     /* TIM8 interrupt Init */
 320:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 5, 0);
 321:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 322:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 323:Core/Src/tim.c **** 
 324:Core/Src/tim.c ****   /* USER CODE END TIM8_MspInit 1 */
 325:Core/Src/tim.c ****   }
 326:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM10)
 118              		.loc 1 326 8 is_stmt 1 view .LVU26
 119              		.loc 1 326 10 is_stmt 0 view .LVU27
 120 0012 234A     		ldr	r2, .L16+8
 121 0014 9342     		cmp	r3, r2
 122 0016 32D0     		beq	.L15
 327:Core/Src/tim.c ****   {
 328:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspInit 0 */
 329:Core/Src/tim.c **** 
 330:Core/Src/tim.c ****   /* USER CODE END TIM10_MspInit 0 */
 331:Core/Src/tim.c ****     /* TIM10 clock enable */
 332:Core/Src/tim.c ****     __HAL_RCC_TIM10_CLK_ENABLE();
 333:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspInit 1 */
 334:Core/Src/tim.c **** 
 335:Core/Src/tim.c ****   /* USER CODE END TIM10_MspInit 1 */
 336:Core/Src/tim.c ****   }
ARM GAS  C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s 			page 9


 337:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM13)
 123              		.loc 1 337 8 is_stmt 1 view .LVU28
 124              		.loc 1 337 10 is_stmt 0 view .LVU29
 125 0018 224A     		ldr	r2, .L16+12
 126 001a 9342     		cmp	r3, r2
 127 001c 18D1     		bne	.L7
 338:Core/Src/tim.c ****   {
 339:Core/Src/tim.c ****   /* USER CODE BEGIN TIM13_MspInit 0 */
 340:Core/Src/tim.c **** 
 341:Core/Src/tim.c ****   /* USER CODE END TIM13_MspInit 0 */
 342:Core/Src/tim.c ****     /* TIM13 clock enable */
 343:Core/Src/tim.c ****     __HAL_RCC_TIM13_CLK_ENABLE();
 128              		.loc 1 343 5 is_stmt 1 view .LVU30
 129              	.LBB2:
 130              		.loc 1 343 5 view .LVU31
 131 001e 0023     		movs	r3, #0
 132 0020 0393     		str	r3, [sp, #12]
 133              		.loc 1 343 5 view .LVU32
 134 0022 214B     		ldr	r3, .L16+16
 135 0024 1A6C     		ldr	r2, [r3, #64]
 136 0026 42F08002 		orr	r2, r2, #128
 137 002a 1A64     		str	r2, [r3, #64]
 138              		.loc 1 343 5 view .LVU33
 139 002c 1B6C     		ldr	r3, [r3, #64]
 140 002e 03F08003 		and	r3, r3, #128
 141 0032 0393     		str	r3, [sp, #12]
 142              		.loc 1 343 5 view .LVU34
 143 0034 039B     		ldr	r3, [sp, #12]
 144              	.LBE2:
 145              		.loc 1 343 5 view .LVU35
 344:Core/Src/tim.c ****   /* USER CODE BEGIN TIM13_MspInit 1 */
 345:Core/Src/tim.c **** 
 346:Core/Src/tim.c ****   /* USER CODE END TIM13_MspInit 1 */
 347:Core/Src/tim.c ****   }
 348:Core/Src/tim.c **** }
 146              		.loc 1 348 1 is_stmt 0 view .LVU36
 147 0036 0BE0     		b	.L7
 148              	.L13:
 306:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 149              		.loc 1 306 5 is_stmt 1 view .LVU37
 150              	.LBB3:
 306:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 151              		.loc 1 306 5 view .LVU38
 152 0038 0023     		movs	r3, #0
 153 003a 0093     		str	r3, [sp]
 306:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 154              		.loc 1 306 5 view .LVU39
 155 003c 1A4B     		ldr	r3, .L16+16
 156 003e 5A6C     		ldr	r2, [r3, #68]
 157 0040 42F00102 		orr	r2, r2, #1
 158 0044 5A64     		str	r2, [r3, #68]
 306:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 159              		.loc 1 306 5 view .LVU40
 160 0046 5B6C     		ldr	r3, [r3, #68]
 161 0048 03F00103 		and	r3, r3, #1
 162 004c 0093     		str	r3, [sp]
 306:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
ARM GAS  C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s 			page 10


 163              		.loc 1 306 5 view .LVU41
 164 004e 009B     		ldr	r3, [sp]
 165              	.LBE3:
 306:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 166              		.loc 1 306 5 view .LVU42
 167              	.LVL3:
 168              	.L7:
 169              		.loc 1 348 1 is_stmt 0 view .LVU43
 170 0050 05B0     		add	sp, sp, #20
 171              	.LCFI3:
 172              		.cfi_remember_state
 173              		.cfi_def_cfa_offset 4
 174              		@ sp needed
 175 0052 5DF804FB 		ldr	pc, [sp], #4
 176              	.LVL4:
 177              	.L14:
 178              	.LCFI4:
 179              		.cfi_restore_state
 317:Core/Src/tim.c **** 
 180              		.loc 1 317 5 is_stmt 1 view .LVU44
 181              	.LBB4:
 317:Core/Src/tim.c **** 
 182              		.loc 1 317 5 view .LVU45
 183 0056 0022     		movs	r2, #0
 184 0058 0192     		str	r2, [sp, #4]
 317:Core/Src/tim.c **** 
 185              		.loc 1 317 5 view .LVU46
 186 005a 134B     		ldr	r3, .L16+16
 187 005c 596C     		ldr	r1, [r3, #68]
 188 005e 41F00201 		orr	r1, r1, #2
 189 0062 5964     		str	r1, [r3, #68]
 317:Core/Src/tim.c **** 
 190              		.loc 1 317 5 view .LVU47
 191 0064 5B6C     		ldr	r3, [r3, #68]
 192 0066 03F00203 		and	r3, r3, #2
 193 006a 0193     		str	r3, [sp, #4]
 317:Core/Src/tim.c **** 
 194              		.loc 1 317 5 view .LVU48
 195 006c 019B     		ldr	r3, [sp, #4]
 196              	.LBE4:
 317:Core/Src/tim.c **** 
 197              		.loc 1 317 5 view .LVU49
 320:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 198              		.loc 1 320 5 view .LVU50
 199 006e 0521     		movs	r1, #5
 200 0070 2D20     		movs	r0, #45
 201              	.LVL5:
 320:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 202              		.loc 1 320 5 is_stmt 0 view .LVU51
 203 0072 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 204              	.LVL6:
 321:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 205              		.loc 1 321 5 is_stmt 1 view .LVU52
 206 0076 2D20     		movs	r0, #45
 207 0078 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 208              	.LVL7:
 209 007c E8E7     		b	.L7
ARM GAS  C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s 			page 11


 210              	.LVL8:
 211              	.L15:
 332:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspInit 1 */
 212              		.loc 1 332 5 view .LVU53
 213              	.LBB5:
 332:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspInit 1 */
 214              		.loc 1 332 5 view .LVU54
 215 007e 0023     		movs	r3, #0
 216 0080 0293     		str	r3, [sp, #8]
 332:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspInit 1 */
 217              		.loc 1 332 5 view .LVU55
 218 0082 094B     		ldr	r3, .L16+16
 219 0084 5A6C     		ldr	r2, [r3, #68]
 220 0086 42F40032 		orr	r2, r2, #131072
 221 008a 5A64     		str	r2, [r3, #68]
 332:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspInit 1 */
 222              		.loc 1 332 5 view .LVU56
 223 008c 5B6C     		ldr	r3, [r3, #68]
 224 008e 03F40033 		and	r3, r3, #131072
 225 0092 0293     		str	r3, [sp, #8]
 332:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspInit 1 */
 226              		.loc 1 332 5 view .LVU57
 227 0094 029B     		ldr	r3, [sp, #8]
 228              	.LBE5:
 332:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspInit 1 */
 229              		.loc 1 332 5 view .LVU58
 230 0096 DBE7     		b	.L7
 231              	.L17:
 232              		.align	2
 233              	.L16:
 234 0098 00000140 		.word	1073807360
 235 009c 00040140 		.word	1073808384
 236 00a0 00440140 		.word	1073824768
 237 00a4 001C0040 		.word	1073748992
 238 00a8 00380240 		.word	1073887232
 239              		.cfi_endproc
 240              	.LFE135:
 242              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
 243              		.align	1
 244              		.global	HAL_TIM_PWM_MspInit
 245              		.syntax unified
 246              		.thumb
 247              		.thumb_func
 249              	HAL_TIM_PWM_MspInit:
 250              	.LVL9:
 251              	.LFB136:
 349:Core/Src/tim.c **** 
 350:Core/Src/tim.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
 351:Core/Src/tim.c **** {
 252              		.loc 1 351 1 view -0
 253              		.cfi_startproc
 254              		@ args = 0, pretend = 0, frame = 8
 255              		@ frame_needed = 0, uses_anonymous_args = 0
 256              		@ link register save eliminated.
 352:Core/Src/tim.c **** 
 353:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM4)
 257              		.loc 1 353 3 view .LVU60
ARM GAS  C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s 			page 12


 258              		.loc 1 353 19 is_stmt 0 view .LVU61
 259 0000 0268     		ldr	r2, [r0]
 260              		.loc 1 353 5 view .LVU62
 261 0002 094B     		ldr	r3, .L25
 262 0004 9A42     		cmp	r2, r3
 263 0006 00D0     		beq	.L24
 264 0008 7047     		bx	lr
 265              	.L24:
 351:Core/Src/tim.c **** 
 266              		.loc 1 351 1 view .LVU63
 267 000a 82B0     		sub	sp, sp, #8
 268              	.LCFI5:
 269              		.cfi_def_cfa_offset 8
 354:Core/Src/tim.c ****   {
 355:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 356:Core/Src/tim.c **** 
 357:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 0 */
 358:Core/Src/tim.c ****     /* TIM4 clock enable */
 359:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 270              		.loc 1 359 5 is_stmt 1 view .LVU64
 271              	.LBB6:
 272              		.loc 1 359 5 view .LVU65
 273 000c 0023     		movs	r3, #0
 274 000e 0193     		str	r3, [sp, #4]
 275              		.loc 1 359 5 view .LVU66
 276 0010 064B     		ldr	r3, .L25+4
 277 0012 1A6C     		ldr	r2, [r3, #64]
 278 0014 42F00402 		orr	r2, r2, #4
 279 0018 1A64     		str	r2, [r3, #64]
 280              		.loc 1 359 5 view .LVU67
 281 001a 1B6C     		ldr	r3, [r3, #64]
 282 001c 03F00403 		and	r3, r3, #4
 283 0020 0193     		str	r3, [sp, #4]
 284              		.loc 1 359 5 view .LVU68
 285 0022 019B     		ldr	r3, [sp, #4]
 286              	.LBE6:
 287              		.loc 1 359 5 view .LVU69
 360:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 361:Core/Src/tim.c **** 
 362:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 1 */
 363:Core/Src/tim.c ****   }
 364:Core/Src/tim.c **** }
 288              		.loc 1 364 1 is_stmt 0 view .LVU70
 289 0024 02B0     		add	sp, sp, #8
 290              	.LCFI6:
 291              		.cfi_def_cfa_offset 0
 292              		@ sp needed
 293 0026 7047     		bx	lr
 294              	.L26:
 295              		.align	2
 296              	.L25:
 297 0028 00080040 		.word	1073743872
 298 002c 00380240 		.word	1073887232
 299              		.cfi_endproc
 300              	.LFE136:
 302              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 303              		.align	1
ARM GAS  C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s 			page 13


 304              		.global	HAL_TIM_MspPostInit
 305              		.syntax unified
 306              		.thumb
 307              		.thumb_func
 309              	HAL_TIM_MspPostInit:
 310              	.LVL10:
 311              	.LFB137:
 365:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 366:Core/Src/tim.c **** {
 312              		.loc 1 366 1 is_stmt 1 view -0
 313              		.cfi_startproc
 314              		@ args = 0, pretend = 0, frame = 40
 315              		@ frame_needed = 0, uses_anonymous_args = 0
 316              		.loc 1 366 1 is_stmt 0 view .LVU72
 317 0000 70B5     		push	{r4, r5, r6, lr}
 318              	.LCFI7:
 319              		.cfi_def_cfa_offset 16
 320              		.cfi_offset 4, -16
 321              		.cfi_offset 5, -12
 322              		.cfi_offset 6, -8
 323              		.cfi_offset 14, -4
 324 0002 8AB0     		sub	sp, sp, #40
 325              	.LCFI8:
 326              		.cfi_def_cfa_offset 56
 367:Core/Src/tim.c **** 
 368:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 327              		.loc 1 368 3 is_stmt 1 view .LVU73
 328              		.loc 1 368 20 is_stmt 0 view .LVU74
 329 0004 0023     		movs	r3, #0
 330 0006 0593     		str	r3, [sp, #20]
 331 0008 0693     		str	r3, [sp, #24]
 332 000a 0793     		str	r3, [sp, #28]
 333 000c 0893     		str	r3, [sp, #32]
 334 000e 0993     		str	r3, [sp, #36]
 369:Core/Src/tim.c ****   if(timHandle->Instance==TIM1)
 335              		.loc 1 369 3 is_stmt 1 view .LVU75
 336              		.loc 1 369 15 is_stmt 0 view .LVU76
 337 0010 0368     		ldr	r3, [r0]
 338              		.loc 1 369 5 view .LVU77
 339 0012 404A     		ldr	r2, .L37
 340 0014 9342     		cmp	r3, r2
 341 0016 0AD0     		beq	.L33
 370:Core/Src/tim.c ****   {
 371:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 372:Core/Src/tim.c **** 
 373:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 374:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 375:Core/Src/tim.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 376:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 377:Core/Src/tim.c ****     PA11     ------> TIM1_CH4
 378:Core/Src/tim.c ****     PA10     ------> TIM1_CH3
 379:Core/Src/tim.c ****     PE9     ------> TIM1_CH1
 380:Core/Src/tim.c ****     PE11     ------> TIM1_CH2
 381:Core/Src/tim.c ****     */
 382:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_10;
 383:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 384:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s 			page 14


 385:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 386:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 387:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 388:Core/Src/tim.c **** 
 389:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 390:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 391:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 392:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 393:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 394:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 395:Core/Src/tim.c **** 
 396:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 397:Core/Src/tim.c **** 
 398:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 399:Core/Src/tim.c ****   }
 400:Core/Src/tim.c ****   else if(timHandle->Instance==TIM4)
 342              		.loc 1 400 8 is_stmt 1 view .LVU78
 343              		.loc 1 400 10 is_stmt 0 view .LVU79
 344 0018 3F4A     		ldr	r2, .L37+4
 345 001a 9342     		cmp	r3, r2
 346 001c 34D0     		beq	.L34
 401:Core/Src/tim.c ****   {
 402:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspPostInit 0 */
 403:Core/Src/tim.c **** 
 404:Core/Src/tim.c ****   /* USER CODE END TIM4_MspPostInit 0 */
 405:Core/Src/tim.c **** 
 406:Core/Src/tim.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 407:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 408:Core/Src/tim.c ****     PD14     ------> TIM4_CH3
 409:Core/Src/tim.c ****     */
 410:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_14;
 411:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 412:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 413:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 414:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 415:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 416:Core/Src/tim.c **** 
 417:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspPostInit 1 */
 418:Core/Src/tim.c **** 
 419:Core/Src/tim.c ****   /* USER CODE END TIM4_MspPostInit 1 */
 420:Core/Src/tim.c ****   }
 421:Core/Src/tim.c ****   else if(timHandle->Instance==TIM8)
 347              		.loc 1 421 8 is_stmt 1 view .LVU80
 348              		.loc 1 421 10 is_stmt 0 view .LVU81
 349 001e 3F4A     		ldr	r2, .L37+8
 350 0020 9342     		cmp	r3, r2
 351 0022 48D0     		beq	.L35
 422:Core/Src/tim.c ****   {
 423:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspPostInit 0 */
 424:Core/Src/tim.c **** 
 425:Core/Src/tim.c ****   /* USER CODE END TIM8_MspPostInit 0 */
 426:Core/Src/tim.c **** 
 427:Core/Src/tim.c ****     __HAL_RCC_GPIOI_CLK_ENABLE();
 428:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 429:Core/Src/tim.c ****     PI5     ------> TIM8_CH1
 430:Core/Src/tim.c ****     */
 431:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5;
ARM GAS  C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s 			page 15


 432:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 433:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 434:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 435:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 436:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 437:Core/Src/tim.c **** 
 438:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspPostInit 1 */
 439:Core/Src/tim.c **** 
 440:Core/Src/tim.c ****   /* USER CODE END TIM8_MspPostInit 1 */
 441:Core/Src/tim.c ****   }
 442:Core/Src/tim.c ****   else if(timHandle->Instance==TIM10)
 352              		.loc 1 442 8 is_stmt 1 view .LVU82
 353              		.loc 1 442 10 is_stmt 0 view .LVU83
 354 0024 3E4A     		ldr	r2, .L37+12
 355 0026 9342     		cmp	r3, r2
 356 0028 5CD0     		beq	.L36
 357              	.LVL11:
 358              	.L27:
 443:Core/Src/tim.c ****   {
 444:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspPostInit 0 */
 445:Core/Src/tim.c **** 
 446:Core/Src/tim.c ****   /* USER CODE END TIM10_MspPostInit 0 */
 447:Core/Src/tim.c **** 
 448:Core/Src/tim.c ****     __HAL_RCC_GPIOF_CLK_ENABLE();
 449:Core/Src/tim.c ****     /**TIM10 GPIO Configuration
 450:Core/Src/tim.c ****     PF6     ------> TIM10_CH1
 451:Core/Src/tim.c ****     */
 452:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 453:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 454:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 455:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 456:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 457:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 458:Core/Src/tim.c **** 
 459:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspPostInit 1 */
 460:Core/Src/tim.c **** 
 461:Core/Src/tim.c ****   /* USER CODE END TIM10_MspPostInit 1 */
 462:Core/Src/tim.c ****   }
 463:Core/Src/tim.c **** 
 464:Core/Src/tim.c **** }
 359              		.loc 1 464 1 view .LVU84
 360 002a 0AB0     		add	sp, sp, #40
 361              	.LCFI9:
 362              		.cfi_remember_state
 363              		.cfi_def_cfa_offset 16
 364              		@ sp needed
 365 002c 70BD     		pop	{r4, r5, r6, pc}
 366              	.LVL12:
 367              	.L33:
 368              	.LCFI10:
 369              		.cfi_restore_state
 374:Core/Src/tim.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 370              		.loc 1 374 5 is_stmt 1 view .LVU85
 371              	.LBB7:
 374:Core/Src/tim.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 372              		.loc 1 374 5 view .LVU86
 373 002e 0024     		movs	r4, #0
ARM GAS  C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s 			page 16


 374 0030 0094     		str	r4, [sp]
 374:Core/Src/tim.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 375              		.loc 1 374 5 view .LVU87
 376 0032 3C4B     		ldr	r3, .L37+16
 377 0034 1A6B     		ldr	r2, [r3, #48]
 378 0036 42F00102 		orr	r2, r2, #1
 379 003a 1A63     		str	r2, [r3, #48]
 374:Core/Src/tim.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 380              		.loc 1 374 5 view .LVU88
 381 003c 1A6B     		ldr	r2, [r3, #48]
 382 003e 02F00102 		and	r2, r2, #1
 383 0042 0092     		str	r2, [sp]
 374:Core/Src/tim.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 384              		.loc 1 374 5 view .LVU89
 385 0044 009A     		ldr	r2, [sp]
 386              	.LBE7:
 374:Core/Src/tim.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 387              		.loc 1 374 5 view .LVU90
 375:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 388              		.loc 1 375 5 view .LVU91
 389              	.LBB8:
 375:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 390              		.loc 1 375 5 view .LVU92
 391 0046 0194     		str	r4, [sp, #4]
 375:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 392              		.loc 1 375 5 view .LVU93
 393 0048 1A6B     		ldr	r2, [r3, #48]
 394 004a 42F01002 		orr	r2, r2, #16
 395 004e 1A63     		str	r2, [r3, #48]
 375:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 396              		.loc 1 375 5 view .LVU94
 397 0050 1B6B     		ldr	r3, [r3, #48]
 398 0052 03F01003 		and	r3, r3, #16
 399 0056 0193     		str	r3, [sp, #4]
 375:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 400              		.loc 1 375 5 view .LVU95
 401 0058 019B     		ldr	r3, [sp, #4]
 402              	.LBE8:
 375:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 403              		.loc 1 375 5 view .LVU96
 382:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 404              		.loc 1 382 5 view .LVU97
 382:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 405              		.loc 1 382 25 is_stmt 0 view .LVU98
 406 005a 4FF44063 		mov	r3, #3072
 407 005e 0593     		str	r3, [sp, #20]
 383:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 408              		.loc 1 383 5 is_stmt 1 view .LVU99
 383:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 409              		.loc 1 383 26 is_stmt 0 view .LVU100
 410 0060 0226     		movs	r6, #2
 411 0062 0696     		str	r6, [sp, #24]
 384:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 412              		.loc 1 384 5 is_stmt 1 view .LVU101
 385:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 413              		.loc 1 385 5 view .LVU102
 386:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
ARM GAS  C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s 			page 17


 414              		.loc 1 386 5 view .LVU103
 386:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 415              		.loc 1 386 31 is_stmt 0 view .LVU104
 416 0064 0125     		movs	r5, #1
 417 0066 0995     		str	r5, [sp, #36]
 387:Core/Src/tim.c **** 
 418              		.loc 1 387 5 is_stmt 1 view .LVU105
 419 0068 05A9     		add	r1, sp, #20
 420 006a 2F48     		ldr	r0, .L37+20
 421              	.LVL13:
 387:Core/Src/tim.c **** 
 422              		.loc 1 387 5 is_stmt 0 view .LVU106
 423 006c FFF7FEFF 		bl	HAL_GPIO_Init
 424              	.LVL14:
 389:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 425              		.loc 1 389 5 is_stmt 1 view .LVU107
 389:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 426              		.loc 1 389 25 is_stmt 0 view .LVU108
 427 0070 4FF42063 		mov	r3, #2560
 428 0074 0593     		str	r3, [sp, #20]
 390:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 429              		.loc 1 390 5 is_stmt 1 view .LVU109
 390:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 430              		.loc 1 390 26 is_stmt 0 view .LVU110
 431 0076 0696     		str	r6, [sp, #24]
 391:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 432              		.loc 1 391 5 is_stmt 1 view .LVU111
 391:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 433              		.loc 1 391 26 is_stmt 0 view .LVU112
 434 0078 0794     		str	r4, [sp, #28]
 392:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 435              		.loc 1 392 5 is_stmt 1 view .LVU113
 392:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 436              		.loc 1 392 27 is_stmt 0 view .LVU114
 437 007a 0894     		str	r4, [sp, #32]
 393:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 438              		.loc 1 393 5 is_stmt 1 view .LVU115
 393:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 439              		.loc 1 393 31 is_stmt 0 view .LVU116
 440 007c 0995     		str	r5, [sp, #36]
 394:Core/Src/tim.c **** 
 441              		.loc 1 394 5 is_stmt 1 view .LVU117
 442 007e 05A9     		add	r1, sp, #20
 443 0080 2A48     		ldr	r0, .L37+24
 444 0082 FFF7FEFF 		bl	HAL_GPIO_Init
 445              	.LVL15:
 446 0086 D0E7     		b	.L27
 447              	.LVL16:
 448              	.L34:
 406:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 449              		.loc 1 406 5 view .LVU118
 450              	.LBB9:
 406:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 451              		.loc 1 406 5 view .LVU119
 452 0088 0023     		movs	r3, #0
 453 008a 0293     		str	r3, [sp, #8]
 406:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
ARM GAS  C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s 			page 18


 454              		.loc 1 406 5 view .LVU120
 455 008c 254B     		ldr	r3, .L37+16
 456 008e 1A6B     		ldr	r2, [r3, #48]
 457 0090 42F00802 		orr	r2, r2, #8
 458 0094 1A63     		str	r2, [r3, #48]
 406:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 459              		.loc 1 406 5 view .LVU121
 460 0096 1B6B     		ldr	r3, [r3, #48]
 461 0098 03F00803 		and	r3, r3, #8
 462 009c 0293     		str	r3, [sp, #8]
 406:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 463              		.loc 1 406 5 view .LVU122
 464 009e 029B     		ldr	r3, [sp, #8]
 465              	.LBE9:
 406:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 466              		.loc 1 406 5 view .LVU123
 410:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 467              		.loc 1 410 5 view .LVU124
 410:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 468              		.loc 1 410 25 is_stmt 0 view .LVU125
 469 00a0 4FF48043 		mov	r3, #16384
 470 00a4 0593     		str	r3, [sp, #20]
 411:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 471              		.loc 1 411 5 is_stmt 1 view .LVU126
 411:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 472              		.loc 1 411 26 is_stmt 0 view .LVU127
 473 00a6 0223     		movs	r3, #2
 474 00a8 0693     		str	r3, [sp, #24]
 412:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 475              		.loc 1 412 5 is_stmt 1 view .LVU128
 413:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 476              		.loc 1 413 5 view .LVU129
 414:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 477              		.loc 1 414 5 view .LVU130
 414:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 478              		.loc 1 414 31 is_stmt 0 view .LVU131
 479 00aa 0993     		str	r3, [sp, #36]
 415:Core/Src/tim.c **** 
 480              		.loc 1 415 5 is_stmt 1 view .LVU132
 481 00ac 05A9     		add	r1, sp, #20
 482 00ae 2048     		ldr	r0, .L37+28
 483              	.LVL17:
 415:Core/Src/tim.c **** 
 484              		.loc 1 415 5 is_stmt 0 view .LVU133
 485 00b0 FFF7FEFF 		bl	HAL_GPIO_Init
 486              	.LVL18:
 487 00b4 B9E7     		b	.L27
 488              	.LVL19:
 489              	.L35:
 427:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 490              		.loc 1 427 5 is_stmt 1 view .LVU134
 491              	.LBB10:
 427:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 492              		.loc 1 427 5 view .LVU135
 493 00b6 0023     		movs	r3, #0
 494 00b8 0393     		str	r3, [sp, #12]
 427:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
ARM GAS  C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s 			page 19


 495              		.loc 1 427 5 view .LVU136
 496 00ba 1A4B     		ldr	r3, .L37+16
 497 00bc 1A6B     		ldr	r2, [r3, #48]
 498 00be 42F48072 		orr	r2, r2, #256
 499 00c2 1A63     		str	r2, [r3, #48]
 427:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 500              		.loc 1 427 5 view .LVU137
 501 00c4 1B6B     		ldr	r3, [r3, #48]
 502 00c6 03F48073 		and	r3, r3, #256
 503 00ca 0393     		str	r3, [sp, #12]
 427:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 504              		.loc 1 427 5 view .LVU138
 505 00cc 039B     		ldr	r3, [sp, #12]
 506              	.LBE10:
 427:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 507              		.loc 1 427 5 view .LVU139
 431:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 508              		.loc 1 431 5 view .LVU140
 431:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 509              		.loc 1 431 25 is_stmt 0 view .LVU141
 510 00ce 2023     		movs	r3, #32
 511 00d0 0593     		str	r3, [sp, #20]
 432:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 512              		.loc 1 432 5 is_stmt 1 view .LVU142
 432:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 513              		.loc 1 432 26 is_stmt 0 view .LVU143
 514 00d2 0223     		movs	r3, #2
 515 00d4 0693     		str	r3, [sp, #24]
 433:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 516              		.loc 1 433 5 is_stmt 1 view .LVU144
 434:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 517              		.loc 1 434 5 view .LVU145
 435:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 518              		.loc 1 435 5 view .LVU146
 435:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 519              		.loc 1 435 31 is_stmt 0 view .LVU147
 520 00d6 0323     		movs	r3, #3
 521 00d8 0993     		str	r3, [sp, #36]
 436:Core/Src/tim.c **** 
 522              		.loc 1 436 5 is_stmt 1 view .LVU148
 523 00da 05A9     		add	r1, sp, #20
 524 00dc 1548     		ldr	r0, .L37+32
 525              	.LVL20:
 436:Core/Src/tim.c **** 
 526              		.loc 1 436 5 is_stmt 0 view .LVU149
 527 00de FFF7FEFF 		bl	HAL_GPIO_Init
 528              	.LVL21:
 529 00e2 A2E7     		b	.L27
 530              	.LVL22:
 531              	.L36:
 448:Core/Src/tim.c ****     /**TIM10 GPIO Configuration
 532              		.loc 1 448 5 is_stmt 1 view .LVU150
 533              	.LBB11:
 448:Core/Src/tim.c ****     /**TIM10 GPIO Configuration
 534              		.loc 1 448 5 view .LVU151
 535 00e4 0023     		movs	r3, #0
 536 00e6 0493     		str	r3, [sp, #16]
ARM GAS  C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s 			page 20


 448:Core/Src/tim.c ****     /**TIM10 GPIO Configuration
 537              		.loc 1 448 5 view .LVU152
 538 00e8 0E4B     		ldr	r3, .L37+16
 539 00ea 1A6B     		ldr	r2, [r3, #48]
 540 00ec 42F02002 		orr	r2, r2, #32
 541 00f0 1A63     		str	r2, [r3, #48]
 448:Core/Src/tim.c ****     /**TIM10 GPIO Configuration
 542              		.loc 1 448 5 view .LVU153
 543 00f2 1B6B     		ldr	r3, [r3, #48]
 544 00f4 03F02003 		and	r3, r3, #32
 545 00f8 0493     		str	r3, [sp, #16]
 448:Core/Src/tim.c ****     /**TIM10 GPIO Configuration
 546              		.loc 1 448 5 view .LVU154
 547 00fa 049B     		ldr	r3, [sp, #16]
 548              	.LBE11:
 448:Core/Src/tim.c ****     /**TIM10 GPIO Configuration
 549              		.loc 1 448 5 view .LVU155
 452:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 550              		.loc 1 452 5 view .LVU156
 452:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 551              		.loc 1 452 25 is_stmt 0 view .LVU157
 552 00fc 4023     		movs	r3, #64
 553 00fe 0593     		str	r3, [sp, #20]
 453:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 554              		.loc 1 453 5 is_stmt 1 view .LVU158
 453:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 555              		.loc 1 453 26 is_stmt 0 view .LVU159
 556 0100 0223     		movs	r3, #2
 557 0102 0693     		str	r3, [sp, #24]
 454:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 558              		.loc 1 454 5 is_stmt 1 view .LVU160
 455:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 559              		.loc 1 455 5 view .LVU161
 456:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 560              		.loc 1 456 5 view .LVU162
 456:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 561              		.loc 1 456 31 is_stmt 0 view .LVU163
 562 0104 0323     		movs	r3, #3
 563 0106 0993     		str	r3, [sp, #36]
 457:Core/Src/tim.c **** 
 564              		.loc 1 457 5 is_stmt 1 view .LVU164
 565 0108 05A9     		add	r1, sp, #20
 566 010a 0B48     		ldr	r0, .L37+36
 567              	.LVL23:
 457:Core/Src/tim.c **** 
 568              		.loc 1 457 5 is_stmt 0 view .LVU165
 569 010c FFF7FEFF 		bl	HAL_GPIO_Init
 570              	.LVL24:
 571              		.loc 1 464 1 view .LVU166
 572 0110 8BE7     		b	.L27
 573              	.L38:
 574 0112 00BF     		.align	2
 575              	.L37:
 576 0114 00000140 		.word	1073807360
 577 0118 00080040 		.word	1073743872
 578 011c 00040140 		.word	1073808384
 579 0120 00440140 		.word	1073824768
ARM GAS  C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s 			page 21


 580 0124 00380240 		.word	1073887232
 581 0128 00000240 		.word	1073872896
 582 012c 00100240 		.word	1073876992
 583 0130 000C0240 		.word	1073875968
 584 0134 00200240 		.word	1073881088
 585 0138 00140240 		.word	1073878016
 586              		.cfi_endproc
 587              	.LFE137:
 589              		.section	.text.MX_TIM1_Init,"ax",%progbits
 590              		.align	1
 591              		.global	MX_TIM1_Init
 592              		.syntax unified
 593              		.thumb
 594              		.thumb_func
 596              	MX_TIM1_Init:
 597              	.LFB130:
  35:Core/Src/tim.c **** 
 598              		.loc 1 35 1 is_stmt 1 view -0
 599              		.cfi_startproc
 600              		@ args = 0, pretend = 0, frame = 88
 601              		@ frame_needed = 0, uses_anonymous_args = 0
 602 0000 10B5     		push	{r4, lr}
 603              	.LCFI11:
 604              		.cfi_def_cfa_offset 8
 605              		.cfi_offset 4, -8
 606              		.cfi_offset 14, -4
 607 0002 96B0     		sub	sp, sp, #88
 608              	.LCFI12:
 609              		.cfi_def_cfa_offset 96
  41:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 610              		.loc 1 41 3 view .LVU168
  41:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 611              		.loc 1 41 26 is_stmt 0 view .LVU169
 612 0004 0024     		movs	r4, #0
 613 0006 1294     		str	r4, [sp, #72]
 614 0008 1394     		str	r4, [sp, #76]
 615 000a 1494     		str	r4, [sp, #80]
 616 000c 1594     		str	r4, [sp, #84]
  42:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 617              		.loc 1 42 3 is_stmt 1 view .LVU170
  42:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 618              		.loc 1 42 27 is_stmt 0 view .LVU171
 619 000e 1094     		str	r4, [sp, #64]
 620 0010 1194     		str	r4, [sp, #68]
  43:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 621              		.loc 1 43 3 is_stmt 1 view .LVU172
  43:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 622              		.loc 1 43 22 is_stmt 0 view .LVU173
 623 0012 0994     		str	r4, [sp, #36]
 624 0014 0A94     		str	r4, [sp, #40]
 625 0016 0B94     		str	r4, [sp, #44]
 626 0018 0C94     		str	r4, [sp, #48]
 627 001a 0D94     		str	r4, [sp, #52]
 628 001c 0E94     		str	r4, [sp, #56]
 629 001e 0F94     		str	r4, [sp, #60]
  44:Core/Src/tim.c **** 
 630              		.loc 1 44 3 is_stmt 1 view .LVU174
ARM GAS  C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s 			page 22


  44:Core/Src/tim.c **** 
 631              		.loc 1 44 34 is_stmt 0 view .LVU175
 632 0020 2022     		movs	r2, #32
 633 0022 2146     		mov	r1, r4
 634 0024 01A8     		add	r0, sp, #4
 635 0026 FFF7FEFF 		bl	memset
 636              	.LVL25:
  49:Core/Src/tim.c ****   htim1.Init.Prescaler = 168-1;
 637              		.loc 1 49 3 is_stmt 1 view .LVU176
  49:Core/Src/tim.c ****   htim1.Init.Prescaler = 168-1;
 638              		.loc 1 49 18 is_stmt 0 view .LVU177
 639 002a 3B48     		ldr	r0, .L59
 640 002c 3B4B     		ldr	r3, .L59+4
 641 002e 0360     		str	r3, [r0]
  50:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 642              		.loc 1 50 3 is_stmt 1 view .LVU178
  50:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 643              		.loc 1 50 24 is_stmt 0 view .LVU179
 644 0030 A723     		movs	r3, #167
 645 0032 4360     		str	r3, [r0, #4]
  51:Core/Src/tim.c ****   htim1.Init.Period = 20000-1;
 646              		.loc 1 51 3 is_stmt 1 view .LVU180
  51:Core/Src/tim.c ****   htim1.Init.Period = 20000-1;
 647              		.loc 1 51 26 is_stmt 0 view .LVU181
 648 0034 8460     		str	r4, [r0, #8]
  52:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 649              		.loc 1 52 3 is_stmt 1 view .LVU182
  52:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 650              		.loc 1 52 21 is_stmt 0 view .LVU183
 651 0036 44F61F63 		movw	r3, #19999
 652 003a C360     		str	r3, [r0, #12]
  53:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 653              		.loc 1 53 3 is_stmt 1 view .LVU184
  53:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 654              		.loc 1 53 28 is_stmt 0 view .LVU185
 655 003c 0461     		str	r4, [r0, #16]
  54:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 656              		.loc 1 54 3 is_stmt 1 view .LVU186
  54:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 657              		.loc 1 54 32 is_stmt 0 view .LVU187
 658 003e 4461     		str	r4, [r0, #20]
  55:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 659              		.loc 1 55 3 is_stmt 1 view .LVU188
  55:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 660              		.loc 1 55 32 is_stmt 0 view .LVU189
 661 0040 8461     		str	r4, [r0, #24]
  56:Core/Src/tim.c ****   {
 662              		.loc 1 56 3 is_stmt 1 view .LVU190
  56:Core/Src/tim.c ****   {
 663              		.loc 1 56 7 is_stmt 0 view .LVU191
 664 0042 FFF7FEFF 		bl	HAL_TIM_Base_Init
 665              	.LVL26:
  56:Core/Src/tim.c ****   {
 666              		.loc 1 56 6 view .LVU192
 667 0046 0028     		cmp	r0, #0
 668 0048 4BD1     		bne	.L50
 669              	.L40:
ARM GAS  C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s 			page 23


  60:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 670              		.loc 1 60 3 is_stmt 1 view .LVU193
  60:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 671              		.loc 1 60 34 is_stmt 0 view .LVU194
 672 004a 4FF48053 		mov	r3, #4096
 673 004e 1293     		str	r3, [sp, #72]
  61:Core/Src/tim.c ****   {
 674              		.loc 1 61 3 is_stmt 1 view .LVU195
  61:Core/Src/tim.c ****   {
 675              		.loc 1 61 7 is_stmt 0 view .LVU196
 676 0050 12A9     		add	r1, sp, #72
 677 0052 3148     		ldr	r0, .L59
 678 0054 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 679              	.LVL27:
  61:Core/Src/tim.c ****   {
 680              		.loc 1 61 6 view .LVU197
 681 0058 0028     		cmp	r0, #0
 682 005a 45D1     		bne	.L51
 683              	.L41:
  65:Core/Src/tim.c ****   {
 684              		.loc 1 65 3 is_stmt 1 view .LVU198
  65:Core/Src/tim.c ****   {
 685              		.loc 1 65 7 is_stmt 0 view .LVU199
 686 005c 2E48     		ldr	r0, .L59
 687 005e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 688              	.LVL28:
  65:Core/Src/tim.c ****   {
 689              		.loc 1 65 6 view .LVU200
 690 0062 0028     		cmp	r0, #0
 691 0064 43D1     		bne	.L52
 692              	.L42:
  69:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 693              		.loc 1 69 3 is_stmt 1 view .LVU201
  69:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 694              		.loc 1 69 37 is_stmt 0 view .LVU202
 695 0066 0023     		movs	r3, #0
 696 0068 1093     		str	r3, [sp, #64]
  70:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 697              		.loc 1 70 3 is_stmt 1 view .LVU203
  70:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 698              		.loc 1 70 33 is_stmt 0 view .LVU204
 699 006a 1193     		str	r3, [sp, #68]
  71:Core/Src/tim.c ****   {
 700              		.loc 1 71 3 is_stmt 1 view .LVU205
  71:Core/Src/tim.c ****   {
 701              		.loc 1 71 7 is_stmt 0 view .LVU206
 702 006c 10A9     		add	r1, sp, #64
 703 006e 2A48     		ldr	r0, .L59
 704 0070 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 705              	.LVL29:
  71:Core/Src/tim.c ****   {
 706              		.loc 1 71 6 view .LVU207
 707 0074 0028     		cmp	r0, #0
 708 0076 3DD1     		bne	.L53
 709              	.L43:
  75:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 710              		.loc 1 75 3 is_stmt 1 view .LVU208
ARM GAS  C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s 			page 24


  75:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 711              		.loc 1 75 20 is_stmt 0 view .LVU209
 712 0078 6023     		movs	r3, #96
 713 007a 0993     		str	r3, [sp, #36]
  76:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 714              		.loc 1 76 3 is_stmt 1 view .LVU210
  76:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 715              		.loc 1 76 19 is_stmt 0 view .LVU211
 716 007c 0022     		movs	r2, #0
 717 007e 0A92     		str	r2, [sp, #40]
  77:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 718              		.loc 1 77 3 is_stmt 1 view .LVU212
  77:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 719              		.loc 1 77 24 is_stmt 0 view .LVU213
 720 0080 0B92     		str	r2, [sp, #44]
  78:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 721              		.loc 1 78 3 is_stmt 1 view .LVU214
  78:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 722              		.loc 1 78 25 is_stmt 0 view .LVU215
 723 0082 0C92     		str	r2, [sp, #48]
  79:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 724              		.loc 1 79 3 is_stmt 1 view .LVU216
  79:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 725              		.loc 1 79 24 is_stmt 0 view .LVU217
 726 0084 0D92     		str	r2, [sp, #52]
  80:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 727              		.loc 1 80 3 is_stmt 1 view .LVU218
  80:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 728              		.loc 1 80 25 is_stmt 0 view .LVU219
 729 0086 0E92     		str	r2, [sp, #56]
  81:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 730              		.loc 1 81 3 is_stmt 1 view .LVU220
  81:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 731              		.loc 1 81 26 is_stmt 0 view .LVU221
 732 0088 0F92     		str	r2, [sp, #60]
  82:Core/Src/tim.c ****   {
 733              		.loc 1 82 3 is_stmt 1 view .LVU222
  82:Core/Src/tim.c ****   {
 734              		.loc 1 82 7 is_stmt 0 view .LVU223
 735 008a 09A9     		add	r1, sp, #36
 736 008c 2248     		ldr	r0, .L59
 737 008e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 738              	.LVL30:
  82:Core/Src/tim.c ****   {
 739              		.loc 1 82 6 view .LVU224
 740 0092 0028     		cmp	r0, #0
 741 0094 31D1     		bne	.L54
 742              	.L44:
  86:Core/Src/tim.c ****   {
 743              		.loc 1 86 3 is_stmt 1 view .LVU225
  86:Core/Src/tim.c ****   {
 744              		.loc 1 86 7 is_stmt 0 view .LVU226
 745 0096 0422     		movs	r2, #4
 746 0098 09A9     		add	r1, sp, #36
 747 009a 1F48     		ldr	r0, .L59
 748 009c FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 749              	.LVL31:
ARM GAS  C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s 			page 25


  86:Core/Src/tim.c ****   {
 750              		.loc 1 86 6 view .LVU227
 751 00a0 70BB     		cbnz	r0, .L55
 752              	.L45:
  90:Core/Src/tim.c ****   {
 753              		.loc 1 90 3 is_stmt 1 view .LVU228
  90:Core/Src/tim.c ****   {
 754              		.loc 1 90 7 is_stmt 0 view .LVU229
 755 00a2 0822     		movs	r2, #8
 756 00a4 09A9     		add	r1, sp, #36
 757 00a6 1C48     		ldr	r0, .L59
 758 00a8 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 759              	.LVL32:
  90:Core/Src/tim.c ****   {
 760              		.loc 1 90 6 view .LVU230
 761 00ac 58BB     		cbnz	r0, .L56
 762              	.L46:
  94:Core/Src/tim.c ****   {
 763              		.loc 1 94 3 is_stmt 1 view .LVU231
  94:Core/Src/tim.c ****   {
 764              		.loc 1 94 7 is_stmt 0 view .LVU232
 765 00ae 0C22     		movs	r2, #12
 766 00b0 09A9     		add	r1, sp, #36
 767 00b2 1948     		ldr	r0, .L59
 768 00b4 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 769              	.LVL33:
  94:Core/Src/tim.c ****   {
 770              		.loc 1 94 6 view .LVU233
 771 00b8 40BB     		cbnz	r0, .L57
 772              	.L47:
  98:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 773              		.loc 1 98 3 is_stmt 1 view .LVU234
  98:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 774              		.loc 1 98 40 is_stmt 0 view .LVU235
 775 00ba 0023     		movs	r3, #0
 776 00bc 0193     		str	r3, [sp, #4]
  99:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 777              		.loc 1 99 3 is_stmt 1 view .LVU236
  99:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 778              		.loc 1 99 41 is_stmt 0 view .LVU237
 779 00be 0293     		str	r3, [sp, #8]
 100:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 780              		.loc 1 100 3 is_stmt 1 view .LVU238
 100:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 781              		.loc 1 100 34 is_stmt 0 view .LVU239
 782 00c0 0393     		str	r3, [sp, #12]
 101:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 783              		.loc 1 101 3 is_stmt 1 view .LVU240
 101:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 784              		.loc 1 101 33 is_stmt 0 view .LVU241
 785 00c2 0493     		str	r3, [sp, #16]
 102:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 786              		.loc 1 102 3 is_stmt 1 view .LVU242
 102:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 787              		.loc 1 102 35 is_stmt 0 view .LVU243
 788 00c4 0593     		str	r3, [sp, #20]
 103:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
ARM GAS  C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s 			page 26


 789              		.loc 1 103 3 is_stmt 1 view .LVU244
 103:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 790              		.loc 1 103 38 is_stmt 0 view .LVU245
 791 00c6 4FF40052 		mov	r2, #8192
 792 00ca 0692     		str	r2, [sp, #24]
 104:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 793              		.loc 1 104 3 is_stmt 1 view .LVU246
 104:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 794              		.loc 1 104 40 is_stmt 0 view .LVU247
 795 00cc 0893     		str	r3, [sp, #32]
 105:Core/Src/tim.c ****   {
 796              		.loc 1 105 3 is_stmt 1 view .LVU248
 105:Core/Src/tim.c ****   {
 797              		.loc 1 105 7 is_stmt 0 view .LVU249
 798 00ce 01A9     		add	r1, sp, #4
 799 00d0 1148     		ldr	r0, .L59
 800 00d2 FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 801              	.LVL34:
 105:Core/Src/tim.c ****   {
 802              		.loc 1 105 6 view .LVU250
 803 00d6 E0B9     		cbnz	r0, .L58
 804              	.L48:
 112:Core/Src/tim.c **** 
 805              		.loc 1 112 3 is_stmt 1 view .LVU251
 806 00d8 0F48     		ldr	r0, .L59
 807 00da FFF7FEFF 		bl	HAL_TIM_MspPostInit
 808              	.LVL35:
 114:Core/Src/tim.c **** /* TIM4 init function */
 809              		.loc 1 114 1 is_stmt 0 view .LVU252
 810 00de 16B0     		add	sp, sp, #88
 811              	.LCFI13:
 812              		.cfi_remember_state
 813              		.cfi_def_cfa_offset 8
 814              		@ sp needed
 815 00e0 10BD     		pop	{r4, pc}
 816              	.L50:
 817              	.LCFI14:
 818              		.cfi_restore_state
  58:Core/Src/tim.c ****   }
 819              		.loc 1 58 5 is_stmt 1 view .LVU253
 820 00e2 FFF7FEFF 		bl	Error_Handler
 821              	.LVL36:
 822 00e6 B0E7     		b	.L40
 823              	.L51:
  63:Core/Src/tim.c ****   }
 824              		.loc 1 63 5 view .LVU254
 825 00e8 FFF7FEFF 		bl	Error_Handler
 826              	.LVL37:
 827 00ec B6E7     		b	.L41
 828              	.L52:
  67:Core/Src/tim.c ****   }
 829              		.loc 1 67 5 view .LVU255
 830 00ee FFF7FEFF 		bl	Error_Handler
 831              	.LVL38:
 832 00f2 B8E7     		b	.L42
 833              	.L53:
  73:Core/Src/tim.c ****   }
ARM GAS  C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s 			page 27


 834              		.loc 1 73 5 view .LVU256
 835 00f4 FFF7FEFF 		bl	Error_Handler
 836              	.LVL39:
 837 00f8 BEE7     		b	.L43
 838              	.L54:
  84:Core/Src/tim.c ****   }
 839              		.loc 1 84 5 view .LVU257
 840 00fa FFF7FEFF 		bl	Error_Handler
 841              	.LVL40:
 842 00fe CAE7     		b	.L44
 843              	.L55:
  88:Core/Src/tim.c ****   }
 844              		.loc 1 88 5 view .LVU258
 845 0100 FFF7FEFF 		bl	Error_Handler
 846              	.LVL41:
 847 0104 CDE7     		b	.L45
 848              	.L56:
  92:Core/Src/tim.c ****   }
 849              		.loc 1 92 5 view .LVU259
 850 0106 FFF7FEFF 		bl	Error_Handler
 851              	.LVL42:
 852 010a D0E7     		b	.L46
 853              	.L57:
  96:Core/Src/tim.c ****   }
 854              		.loc 1 96 5 view .LVU260
 855 010c FFF7FEFF 		bl	Error_Handler
 856              	.LVL43:
 857 0110 D3E7     		b	.L47
 858              	.L58:
 107:Core/Src/tim.c ****   }
 859              		.loc 1 107 5 view .LVU261
 860 0112 FFF7FEFF 		bl	Error_Handler
 861              	.LVL44:
 862 0116 DFE7     		b	.L48
 863              	.L60:
 864              		.align	2
 865              	.L59:
 866 0118 00000000 		.word	.LANCHOR1
 867 011c 00000140 		.word	1073807360
 868              		.cfi_endproc
 869              	.LFE130:
 871              		.section	.text.MX_TIM4_Init,"ax",%progbits
 872              		.align	1
 873              		.global	MX_TIM4_Init
 874              		.syntax unified
 875              		.thumb
 876              		.thumb_func
 878              	MX_TIM4_Init:
 879              	.LFB131:
 117:Core/Src/tim.c **** 
 880              		.loc 1 117 1 view -0
 881              		.cfi_startproc
 882              		@ args = 0, pretend = 0, frame = 40
 883              		@ frame_needed = 0, uses_anonymous_args = 0
 884 0000 00B5     		push	{lr}
 885              	.LCFI15:
 886              		.cfi_def_cfa_offset 4
ARM GAS  C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s 			page 28


 887              		.cfi_offset 14, -4
 888 0002 8BB0     		sub	sp, sp, #44
 889              	.LCFI16:
 890              		.cfi_def_cfa_offset 48
 123:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 891              		.loc 1 123 3 view .LVU263
 123:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 892              		.loc 1 123 27 is_stmt 0 view .LVU264
 893 0004 0023     		movs	r3, #0
 894 0006 0893     		str	r3, [sp, #32]
 895 0008 0993     		str	r3, [sp, #36]
 124:Core/Src/tim.c **** 
 896              		.loc 1 124 3 is_stmt 1 view .LVU265
 124:Core/Src/tim.c **** 
 897              		.loc 1 124 22 is_stmt 0 view .LVU266
 898 000a 0193     		str	r3, [sp, #4]
 899 000c 0293     		str	r3, [sp, #8]
 900 000e 0393     		str	r3, [sp, #12]
 901 0010 0493     		str	r3, [sp, #16]
 902 0012 0593     		str	r3, [sp, #20]
 903 0014 0693     		str	r3, [sp, #24]
 904 0016 0793     		str	r3, [sp, #28]
 129:Core/Src/tim.c ****   htim4.Init.Prescaler = 84-1;
 905              		.loc 1 129 3 is_stmt 1 view .LVU267
 129:Core/Src/tim.c ****   htim4.Init.Prescaler = 84-1;
 906              		.loc 1 129 18 is_stmt 0 view .LVU268
 907 0018 1848     		ldr	r0, .L69
 908 001a 194A     		ldr	r2, .L69+4
 909 001c 0260     		str	r2, [r0]
 130:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 910              		.loc 1 130 3 is_stmt 1 view .LVU269
 130:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 911              		.loc 1 130 24 is_stmt 0 view .LVU270
 912 001e 5322     		movs	r2, #83
 913 0020 4260     		str	r2, [r0, #4]
 131:Core/Src/tim.c ****   htim4.Init.Period = 65535;
 914              		.loc 1 131 3 is_stmt 1 view .LVU271
 131:Core/Src/tim.c ****   htim4.Init.Period = 65535;
 915              		.loc 1 131 26 is_stmt 0 view .LVU272
 916 0022 8360     		str	r3, [r0, #8]
 132:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 917              		.loc 1 132 3 is_stmt 1 view .LVU273
 132:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 918              		.loc 1 132 21 is_stmt 0 view .LVU274
 919 0024 4FF6FF72 		movw	r2, #65535
 920 0028 C260     		str	r2, [r0, #12]
 133:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 921              		.loc 1 133 3 is_stmt 1 view .LVU275
 133:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 922              		.loc 1 133 28 is_stmt 0 view .LVU276
 923 002a 0361     		str	r3, [r0, #16]
 134:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 924              		.loc 1 134 3 is_stmt 1 view .LVU277
 134:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 925              		.loc 1 134 32 is_stmt 0 view .LVU278
 926 002c 8361     		str	r3, [r0, #24]
 135:Core/Src/tim.c ****   {
ARM GAS  C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s 			page 29


 927              		.loc 1 135 3 is_stmt 1 view .LVU279
 135:Core/Src/tim.c ****   {
 928              		.loc 1 135 7 is_stmt 0 view .LVU280
 929 002e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 930              	.LVL45:
 135:Core/Src/tim.c ****   {
 931              		.loc 1 135 6 view .LVU281
 932 0032 C8B9     		cbnz	r0, .L66
 933              	.L62:
 139:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 934              		.loc 1 139 3 is_stmt 1 view .LVU282
 139:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 935              		.loc 1 139 37 is_stmt 0 view .LVU283
 936 0034 0023     		movs	r3, #0
 937 0036 0893     		str	r3, [sp, #32]
 140:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 938              		.loc 1 140 3 is_stmt 1 view .LVU284
 140:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 939              		.loc 1 140 33 is_stmt 0 view .LVU285
 940 0038 0993     		str	r3, [sp, #36]
 141:Core/Src/tim.c ****   {
 941              		.loc 1 141 3 is_stmt 1 view .LVU286
 141:Core/Src/tim.c ****   {
 942              		.loc 1 141 7 is_stmt 0 view .LVU287
 943 003a 08A9     		add	r1, sp, #32
 944 003c 0F48     		ldr	r0, .L69
 945 003e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 946              	.LVL46:
 141:Core/Src/tim.c ****   {
 947              		.loc 1 141 6 view .LVU288
 948 0042 A0B9     		cbnz	r0, .L67
 949              	.L63:
 145:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 950              		.loc 1 145 3 is_stmt 1 view .LVU289
 145:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 951              		.loc 1 145 20 is_stmt 0 view .LVU290
 952 0044 6023     		movs	r3, #96
 953 0046 0193     		str	r3, [sp, #4]
 146:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 954              		.loc 1 146 3 is_stmt 1 view .LVU291
 146:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 955              		.loc 1 146 19 is_stmt 0 view .LVU292
 956 0048 0023     		movs	r3, #0
 957 004a 0293     		str	r3, [sp, #8]
 147:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 958              		.loc 1 147 3 is_stmt 1 view .LVU293
 147:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 959              		.loc 1 147 24 is_stmt 0 view .LVU294
 960 004c 0393     		str	r3, [sp, #12]
 148:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 961              		.loc 1 148 3 is_stmt 1 view .LVU295
 148:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 962              		.loc 1 148 24 is_stmt 0 view .LVU296
 963 004e 0593     		str	r3, [sp, #20]
 149:Core/Src/tim.c ****   {
 964              		.loc 1 149 3 is_stmt 1 view .LVU297
 149:Core/Src/tim.c ****   {
ARM GAS  C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s 			page 30


 965              		.loc 1 149 7 is_stmt 0 view .LVU298
 966 0050 0822     		movs	r2, #8
 967 0052 01A9     		add	r1, sp, #4
 968 0054 0948     		ldr	r0, .L69
 969 0056 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 970              	.LVL47:
 149:Core/Src/tim.c ****   {
 971              		.loc 1 149 6 view .LVU299
 972 005a 58B9     		cbnz	r0, .L68
 973              	.L64:
 156:Core/Src/tim.c **** 
 974              		.loc 1 156 3 is_stmt 1 view .LVU300
 975 005c 0748     		ldr	r0, .L69
 976 005e FFF7FEFF 		bl	HAL_TIM_MspPostInit
 977              	.LVL48:
 158:Core/Src/tim.c **** /* TIM8 init function */
 978              		.loc 1 158 1 is_stmt 0 view .LVU301
 979 0062 0BB0     		add	sp, sp, #44
 980              	.LCFI17:
 981              		.cfi_remember_state
 982              		.cfi_def_cfa_offset 4
 983              		@ sp needed
 984 0064 5DF804FB 		ldr	pc, [sp], #4
 985              	.L66:
 986              	.LCFI18:
 987              		.cfi_restore_state
 137:Core/Src/tim.c ****   }
 988              		.loc 1 137 5 is_stmt 1 view .LVU302
 989 0068 FFF7FEFF 		bl	Error_Handler
 990              	.LVL49:
 991 006c E2E7     		b	.L62
 992              	.L67:
 143:Core/Src/tim.c ****   }
 993              		.loc 1 143 5 view .LVU303
 994 006e FFF7FEFF 		bl	Error_Handler
 995              	.LVL50:
 996 0072 E7E7     		b	.L63
 997              	.L68:
 151:Core/Src/tim.c ****   }
 998              		.loc 1 151 5 view .LVU304
 999 0074 FFF7FEFF 		bl	Error_Handler
 1000              	.LVL51:
 1001 0078 F0E7     		b	.L64
 1002              	.L70:
 1003 007a 00BF     		.align	2
 1004              	.L69:
 1005 007c 00000000 		.word	.LANCHOR2
 1006 0080 00080040 		.word	1073743872
 1007              		.cfi_endproc
 1008              	.LFE131:
 1010              		.section	.text.MX_TIM8_Init,"ax",%progbits
 1011              		.align	1
 1012              		.global	MX_TIM8_Init
 1013              		.syntax unified
 1014              		.thumb
 1015              		.thumb_func
 1017              	MX_TIM8_Init:
ARM GAS  C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s 			page 31


 1018              	.LFB132:
 161:Core/Src/tim.c **** 
 1019              		.loc 1 161 1 view -0
 1020              		.cfi_startproc
 1021              		@ args = 0, pretend = 0, frame = 88
 1022              		@ frame_needed = 0, uses_anonymous_args = 0
 1023 0000 10B5     		push	{r4, lr}
 1024              	.LCFI19:
 1025              		.cfi_def_cfa_offset 8
 1026              		.cfi_offset 4, -8
 1027              		.cfi_offset 14, -4
 1028 0002 96B0     		sub	sp, sp, #88
 1029              	.LCFI20:
 1030              		.cfi_def_cfa_offset 96
 167:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1031              		.loc 1 167 3 view .LVU306
 167:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1032              		.loc 1 167 26 is_stmt 0 view .LVU307
 1033 0004 0024     		movs	r4, #0
 1034 0006 1294     		str	r4, [sp, #72]
 1035 0008 1394     		str	r4, [sp, #76]
 1036 000a 1494     		str	r4, [sp, #80]
 1037 000c 1594     		str	r4, [sp, #84]
 168:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1038              		.loc 1 168 3 is_stmt 1 view .LVU308
 168:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1039              		.loc 1 168 27 is_stmt 0 view .LVU309
 1040 000e 1094     		str	r4, [sp, #64]
 1041 0010 1194     		str	r4, [sp, #68]
 169:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 1042              		.loc 1 169 3 is_stmt 1 view .LVU310
 169:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 1043              		.loc 1 169 22 is_stmt 0 view .LVU311
 1044 0012 0994     		str	r4, [sp, #36]
 1045 0014 0A94     		str	r4, [sp, #40]
 1046 0016 0B94     		str	r4, [sp, #44]
 1047 0018 0C94     		str	r4, [sp, #48]
 1048 001a 0D94     		str	r4, [sp, #52]
 1049 001c 0E94     		str	r4, [sp, #56]
 1050 001e 0F94     		str	r4, [sp, #60]
 170:Core/Src/tim.c **** 
 1051              		.loc 1 170 3 is_stmt 1 view .LVU312
 170:Core/Src/tim.c **** 
 1052              		.loc 1 170 34 is_stmt 0 view .LVU313
 1053 0020 2022     		movs	r2, #32
 1054 0022 2146     		mov	r1, r4
 1055 0024 01A8     		add	r0, sp, #4
 1056 0026 FFF7FEFF 		bl	memset
 1057              	.LVL52:
 175:Core/Src/tim.c ****   htim8.Init.Prescaler = 168-1;
 1058              		.loc 1 175 3 is_stmt 1 view .LVU314
 175:Core/Src/tim.c ****   htim8.Init.Prescaler = 168-1;
 1059              		.loc 1 175 18 is_stmt 0 view .LVU315
 1060 002a 2D48     		ldr	r0, .L85
 1061 002c 2D4B     		ldr	r3, .L85+4
 1062 002e 0360     		str	r3, [r0]
 176:Core/Src/tim.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
ARM GAS  C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s 			page 32


 1063              		.loc 1 176 3 is_stmt 1 view .LVU316
 176:Core/Src/tim.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 1064              		.loc 1 176 24 is_stmt 0 view .LVU317
 1065 0030 A723     		movs	r3, #167
 1066 0032 4360     		str	r3, [r0, #4]
 177:Core/Src/tim.c ****   htim8.Init.Period = 20000-1;
 1067              		.loc 1 177 3 is_stmt 1 view .LVU318
 177:Core/Src/tim.c ****   htim8.Init.Period = 20000-1;
 1068              		.loc 1 177 26 is_stmt 0 view .LVU319
 1069 0034 8460     		str	r4, [r0, #8]
 178:Core/Src/tim.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1070              		.loc 1 178 3 is_stmt 1 view .LVU320
 178:Core/Src/tim.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1071              		.loc 1 178 21 is_stmt 0 view .LVU321
 1072 0036 44F61F63 		movw	r3, #19999
 1073 003a C360     		str	r3, [r0, #12]
 179:Core/Src/tim.c ****   htim8.Init.RepetitionCounter = 0;
 1074              		.loc 1 179 3 is_stmt 1 view .LVU322
 179:Core/Src/tim.c ****   htim8.Init.RepetitionCounter = 0;
 1075              		.loc 1 179 28 is_stmt 0 view .LVU323
 1076 003c 0461     		str	r4, [r0, #16]
 180:Core/Src/tim.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1077              		.loc 1 180 3 is_stmt 1 view .LVU324
 180:Core/Src/tim.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1078              		.loc 1 180 32 is_stmt 0 view .LVU325
 1079 003e 4461     		str	r4, [r0, #20]
 181:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 1080              		.loc 1 181 3 is_stmt 1 view .LVU326
 181:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 1081              		.loc 1 181 32 is_stmt 0 view .LVU327
 1082 0040 8461     		str	r4, [r0, #24]
 182:Core/Src/tim.c ****   {
 1083              		.loc 1 182 3 is_stmt 1 view .LVU328
 182:Core/Src/tim.c ****   {
 1084              		.loc 1 182 7 is_stmt 0 view .LVU329
 1085 0042 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1086              	.LVL53:
 182:Core/Src/tim.c ****   {
 1087              		.loc 1 182 6 view .LVU330
 1088 0046 0028     		cmp	r0, #0
 1089 0048 37D1     		bne	.L79
 1090              	.L72:
 186:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 1091              		.loc 1 186 3 is_stmt 1 view .LVU331
 186:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 1092              		.loc 1 186 34 is_stmt 0 view .LVU332
 1093 004a 4FF48053 		mov	r3, #4096
 1094 004e 1293     		str	r3, [sp, #72]
 187:Core/Src/tim.c ****   {
 1095              		.loc 1 187 3 is_stmt 1 view .LVU333
 187:Core/Src/tim.c ****   {
 1096              		.loc 1 187 7 is_stmt 0 view .LVU334
 1097 0050 12A9     		add	r1, sp, #72
 1098 0052 2348     		ldr	r0, .L85
 1099 0054 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1100              	.LVL54:
 187:Core/Src/tim.c ****   {
ARM GAS  C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s 			page 33


 1101              		.loc 1 187 6 view .LVU335
 1102 0058 0028     		cmp	r0, #0
 1103 005a 31D1     		bne	.L80
 1104              	.L73:
 191:Core/Src/tim.c ****   {
 1105              		.loc 1 191 3 is_stmt 1 view .LVU336
 191:Core/Src/tim.c ****   {
 1106              		.loc 1 191 7 is_stmt 0 view .LVU337
 1107 005c 2048     		ldr	r0, .L85
 1108 005e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1109              	.LVL55:
 191:Core/Src/tim.c ****   {
 1110              		.loc 1 191 6 view .LVU338
 1111 0062 0028     		cmp	r0, #0
 1112 0064 2FD1     		bne	.L81
 1113              	.L74:
 195:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1114              		.loc 1 195 3 is_stmt 1 view .LVU339
 195:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1115              		.loc 1 195 37 is_stmt 0 view .LVU340
 1116 0066 0023     		movs	r3, #0
 1117 0068 1093     		str	r3, [sp, #64]
 196:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 1118              		.loc 1 196 3 is_stmt 1 view .LVU341
 196:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 1119              		.loc 1 196 33 is_stmt 0 view .LVU342
 1120 006a 1193     		str	r3, [sp, #68]
 197:Core/Src/tim.c ****   {
 1121              		.loc 1 197 3 is_stmt 1 view .LVU343
 197:Core/Src/tim.c ****   {
 1122              		.loc 1 197 7 is_stmt 0 view .LVU344
 1123 006c 10A9     		add	r1, sp, #64
 1124 006e 1C48     		ldr	r0, .L85
 1125 0070 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1126              	.LVL56:
 197:Core/Src/tim.c ****   {
 1127              		.loc 1 197 6 view .LVU345
 1128 0074 50BB     		cbnz	r0, .L82
 1129              	.L75:
 201:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1130              		.loc 1 201 3 is_stmt 1 view .LVU346
 201:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1131              		.loc 1 201 20 is_stmt 0 view .LVU347
 1132 0076 6023     		movs	r3, #96
 1133 0078 0993     		str	r3, [sp, #36]
 202:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1134              		.loc 1 202 3 is_stmt 1 view .LVU348
 202:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1135              		.loc 1 202 19 is_stmt 0 view .LVU349
 1136 007a 0022     		movs	r2, #0
 1137 007c 0A92     		str	r2, [sp, #40]
 203:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 1138              		.loc 1 203 3 is_stmt 1 view .LVU350
 203:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 1139              		.loc 1 203 24 is_stmt 0 view .LVU351
 1140 007e 0B92     		str	r2, [sp, #44]
 204:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
ARM GAS  C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s 			page 34


 1141              		.loc 1 204 3 is_stmt 1 view .LVU352
 204:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1142              		.loc 1 204 25 is_stmt 0 view .LVU353
 1143 0080 0C92     		str	r2, [sp, #48]
 205:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 1144              		.loc 1 205 3 is_stmt 1 view .LVU354
 205:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 1145              		.loc 1 205 24 is_stmt 0 view .LVU355
 1146 0082 0D92     		str	r2, [sp, #52]
 206:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 1147              		.loc 1 206 3 is_stmt 1 view .LVU356
 206:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 1148              		.loc 1 206 25 is_stmt 0 view .LVU357
 1149 0084 0E92     		str	r2, [sp, #56]
 207:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1150              		.loc 1 207 3 is_stmt 1 view .LVU358
 207:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1151              		.loc 1 207 26 is_stmt 0 view .LVU359
 1152 0086 0F92     		str	r2, [sp, #60]
 208:Core/Src/tim.c ****   {
 1153              		.loc 1 208 3 is_stmt 1 view .LVU360
 208:Core/Src/tim.c ****   {
 1154              		.loc 1 208 7 is_stmt 0 view .LVU361
 1155 0088 09A9     		add	r1, sp, #36
 1156 008a 1548     		ldr	r0, .L85
 1157 008c FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1158              	.LVL57:
 208:Core/Src/tim.c ****   {
 1159              		.loc 1 208 6 view .LVU362
 1160 0090 F8B9     		cbnz	r0, .L83
 1161              	.L76:
 212:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 1162              		.loc 1 212 3 is_stmt 1 view .LVU363
 212:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 1163              		.loc 1 212 40 is_stmt 0 view .LVU364
 1164 0092 0023     		movs	r3, #0
 1165 0094 0193     		str	r3, [sp, #4]
 213:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 1166              		.loc 1 213 3 is_stmt 1 view .LVU365
 213:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 1167              		.loc 1 213 41 is_stmt 0 view .LVU366
 1168 0096 0293     		str	r3, [sp, #8]
 214:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 1169              		.loc 1 214 3 is_stmt 1 view .LVU367
 214:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 1170              		.loc 1 214 34 is_stmt 0 view .LVU368
 1171 0098 0393     		str	r3, [sp, #12]
 215:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 1172              		.loc 1 215 3 is_stmt 1 view .LVU369
 215:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 1173              		.loc 1 215 33 is_stmt 0 view .LVU370
 1174 009a 0493     		str	r3, [sp, #16]
 216:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 1175              		.loc 1 216 3 is_stmt 1 view .LVU371
 216:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 1176              		.loc 1 216 35 is_stmt 0 view .LVU372
 1177 009c 0593     		str	r3, [sp, #20]
ARM GAS  C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s 			page 35


 217:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 1178              		.loc 1 217 3 is_stmt 1 view .LVU373
 217:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 1179              		.loc 1 217 38 is_stmt 0 view .LVU374
 1180 009e 4FF40052 		mov	r2, #8192
 1181 00a2 0692     		str	r2, [sp, #24]
 218:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 1182              		.loc 1 218 3 is_stmt 1 view .LVU375
 218:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 1183              		.loc 1 218 40 is_stmt 0 view .LVU376
 1184 00a4 0893     		str	r3, [sp, #32]
 219:Core/Src/tim.c ****   {
 1185              		.loc 1 219 3 is_stmt 1 view .LVU377
 219:Core/Src/tim.c ****   {
 1186              		.loc 1 219 7 is_stmt 0 view .LVU378
 1187 00a6 01A9     		add	r1, sp, #4
 1188 00a8 0D48     		ldr	r0, .L85
 1189 00aa FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 1190              	.LVL58:
 219:Core/Src/tim.c ****   {
 1191              		.loc 1 219 6 view .LVU379
 1192 00ae 98B9     		cbnz	r0, .L84
 1193              	.L77:
 226:Core/Src/tim.c **** 
 1194              		.loc 1 226 3 is_stmt 1 view .LVU380
 1195 00b0 0B48     		ldr	r0, .L85
 1196 00b2 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1197              	.LVL59:
 228:Core/Src/tim.c **** /* TIM10 init function */
 1198              		.loc 1 228 1 is_stmt 0 view .LVU381
 1199 00b6 16B0     		add	sp, sp, #88
 1200              	.LCFI21:
 1201              		.cfi_remember_state
 1202              		.cfi_def_cfa_offset 8
 1203              		@ sp needed
 1204 00b8 10BD     		pop	{r4, pc}
 1205              	.L79:
 1206              	.LCFI22:
 1207              		.cfi_restore_state
 184:Core/Src/tim.c ****   }
 1208              		.loc 1 184 5 is_stmt 1 view .LVU382
 1209 00ba FFF7FEFF 		bl	Error_Handler
 1210              	.LVL60:
 1211 00be C4E7     		b	.L72
 1212              	.L80:
 189:Core/Src/tim.c ****   }
 1213              		.loc 1 189 5 view .LVU383
 1214 00c0 FFF7FEFF 		bl	Error_Handler
 1215              	.LVL61:
 1216 00c4 CAE7     		b	.L73
 1217              	.L81:
 193:Core/Src/tim.c ****   }
 1218              		.loc 1 193 5 view .LVU384
 1219 00c6 FFF7FEFF 		bl	Error_Handler
 1220              	.LVL62:
 1221 00ca CCE7     		b	.L74
 1222              	.L82:
ARM GAS  C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s 			page 36


 199:Core/Src/tim.c ****   }
 1223              		.loc 1 199 5 view .LVU385
 1224 00cc FFF7FEFF 		bl	Error_Handler
 1225              	.LVL63:
 1226 00d0 D1E7     		b	.L75
 1227              	.L83:
 210:Core/Src/tim.c ****   }
 1228              		.loc 1 210 5 view .LVU386
 1229 00d2 FFF7FEFF 		bl	Error_Handler
 1230              	.LVL64:
 1231 00d6 DCE7     		b	.L76
 1232              	.L84:
 221:Core/Src/tim.c ****   }
 1233              		.loc 1 221 5 view .LVU387
 1234 00d8 FFF7FEFF 		bl	Error_Handler
 1235              	.LVL65:
 1236 00dc E8E7     		b	.L77
 1237              	.L86:
 1238 00de 00BF     		.align	2
 1239              	.L85:
 1240 00e0 00000000 		.word	.LANCHOR3
 1241 00e4 00040140 		.word	1073808384
 1242              		.cfi_endproc
 1243              	.LFE132:
 1245              		.section	.text.MX_TIM10_Init,"ax",%progbits
 1246              		.align	1
 1247              		.global	MX_TIM10_Init
 1248              		.syntax unified
 1249              		.thumb
 1250              		.thumb_func
 1252              	MX_TIM10_Init:
 1253              	.LFB133:
 231:Core/Src/tim.c **** 
 1254              		.loc 1 231 1 view -0
 1255              		.cfi_startproc
 1256              		@ args = 0, pretend = 0, frame = 32
 1257              		@ frame_needed = 0, uses_anonymous_args = 0
 1258 0000 00B5     		push	{lr}
 1259              	.LCFI23:
 1260              		.cfi_def_cfa_offset 4
 1261              		.cfi_offset 14, -4
 1262 0002 89B0     		sub	sp, sp, #36
 1263              	.LCFI24:
 1264              		.cfi_def_cfa_offset 40
 237:Core/Src/tim.c **** 
 1265              		.loc 1 237 3 view .LVU389
 237:Core/Src/tim.c **** 
 1266              		.loc 1 237 22 is_stmt 0 view .LVU390
 1267 0004 0023     		movs	r3, #0
 1268 0006 0193     		str	r3, [sp, #4]
 1269 0008 0293     		str	r3, [sp, #8]
 1270 000a 0393     		str	r3, [sp, #12]
 1271 000c 0493     		str	r3, [sp, #16]
 1272 000e 0593     		str	r3, [sp, #20]
 1273 0010 0693     		str	r3, [sp, #24]
 1274 0012 0793     		str	r3, [sp, #28]
 242:Core/Src/tim.c ****   htim10.Init.Prescaler = 168-1;
ARM GAS  C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s 			page 37


 1275              		.loc 1 242 3 is_stmt 1 view .LVU391
 242:Core/Src/tim.c ****   htim10.Init.Prescaler = 168-1;
 1276              		.loc 1 242 19 is_stmt 0 view .LVU392
 1277 0014 1648     		ldr	r0, .L95
 1278 0016 174A     		ldr	r2, .L95+4
 1279 0018 0260     		str	r2, [r0]
 243:Core/Src/tim.c ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 1280              		.loc 1 243 3 is_stmt 1 view .LVU393
 243:Core/Src/tim.c ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 1281              		.loc 1 243 25 is_stmt 0 view .LVU394
 1282 001a A722     		movs	r2, #167
 1283 001c 4260     		str	r2, [r0, #4]
 244:Core/Src/tim.c ****   htim10.Init.Period = 1000-1;
 1284              		.loc 1 244 3 is_stmt 1 view .LVU395
 244:Core/Src/tim.c ****   htim10.Init.Period = 1000-1;
 1285              		.loc 1 244 27 is_stmt 0 view .LVU396
 1286 001e 8360     		str	r3, [r0, #8]
 245:Core/Src/tim.c ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1287              		.loc 1 245 3 is_stmt 1 view .LVU397
 245:Core/Src/tim.c ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1288              		.loc 1 245 22 is_stmt 0 view .LVU398
 1289 0020 40F2E732 		movw	r2, #999
 1290 0024 C260     		str	r2, [r0, #12]
 246:Core/Src/tim.c ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 1291              		.loc 1 246 3 is_stmt 1 view .LVU399
 246:Core/Src/tim.c ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 1292              		.loc 1 246 29 is_stmt 0 view .LVU400
 1293 0026 0361     		str	r3, [r0, #16]
 247:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 1294              		.loc 1 247 3 is_stmt 1 view .LVU401
 247:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 1295              		.loc 1 247 33 is_stmt 0 view .LVU402
 1296 0028 8023     		movs	r3, #128
 1297 002a 8361     		str	r3, [r0, #24]
 248:Core/Src/tim.c ****   {
 1298              		.loc 1 248 3 is_stmt 1 view .LVU403
 248:Core/Src/tim.c ****   {
 1299              		.loc 1 248 7 is_stmt 0 view .LVU404
 1300 002c FFF7FEFF 		bl	HAL_TIM_Base_Init
 1301              	.LVL66:
 248:Core/Src/tim.c ****   {
 1302              		.loc 1 248 6 view .LVU405
 1303 0030 A0B9     		cbnz	r0, .L92
 1304              	.L88:
 252:Core/Src/tim.c ****   {
 1305              		.loc 1 252 3 is_stmt 1 view .LVU406
 252:Core/Src/tim.c ****   {
 1306              		.loc 1 252 7 is_stmt 0 view .LVU407
 1307 0032 0F48     		ldr	r0, .L95
 1308 0034 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1309              	.LVL67:
 252:Core/Src/tim.c ****   {
 1310              		.loc 1 252 6 view .LVU408
 1311 0038 98B9     		cbnz	r0, .L93
 1312              	.L89:
 256:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1313              		.loc 1 256 3 is_stmt 1 view .LVU409
ARM GAS  C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s 			page 38


 256:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1314              		.loc 1 256 20 is_stmt 0 view .LVU410
 1315 003a 6023     		movs	r3, #96
 1316 003c 0193     		str	r3, [sp, #4]
 257:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1317              		.loc 1 257 3 is_stmt 1 view .LVU411
 257:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1318              		.loc 1 257 19 is_stmt 0 view .LVU412
 1319 003e 0022     		movs	r2, #0
 1320 0040 0292     		str	r2, [sp, #8]
 258:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1321              		.loc 1 258 3 is_stmt 1 view .LVU413
 258:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1322              		.loc 1 258 24 is_stmt 0 view .LVU414
 1323 0042 0392     		str	r2, [sp, #12]
 259:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1324              		.loc 1 259 3 is_stmt 1 view .LVU415
 259:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1325              		.loc 1 259 24 is_stmt 0 view .LVU416
 1326 0044 0592     		str	r2, [sp, #20]
 260:Core/Src/tim.c ****   {
 1327              		.loc 1 260 3 is_stmt 1 view .LVU417
 260:Core/Src/tim.c ****   {
 1328              		.loc 1 260 7 is_stmt 0 view .LVU418
 1329 0046 01A9     		add	r1, sp, #4
 1330 0048 0948     		ldr	r0, .L95
 1331 004a FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1332              	.LVL68:
 260:Core/Src/tim.c ****   {
 1333              		.loc 1 260 6 view .LVU419
 1334 004e 58B9     		cbnz	r0, .L94
 1335              	.L90:
 267:Core/Src/tim.c **** 
 1336              		.loc 1 267 3 is_stmt 1 view .LVU420
 1337 0050 0748     		ldr	r0, .L95
 1338 0052 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1339              	.LVL69:
 269:Core/Src/tim.c **** /* TIM13 init function */
 1340              		.loc 1 269 1 is_stmt 0 view .LVU421
 1341 0056 09B0     		add	sp, sp, #36
 1342              	.LCFI25:
 1343              		.cfi_remember_state
 1344              		.cfi_def_cfa_offset 4
 1345              		@ sp needed
 1346 0058 5DF804FB 		ldr	pc, [sp], #4
 1347              	.L92:
 1348              	.LCFI26:
 1349              		.cfi_restore_state
 250:Core/Src/tim.c ****   }
 1350              		.loc 1 250 5 is_stmt 1 view .LVU422
 1351 005c FFF7FEFF 		bl	Error_Handler
 1352              	.LVL70:
 1353 0060 E7E7     		b	.L88
 1354              	.L93:
 254:Core/Src/tim.c ****   }
 1355              		.loc 1 254 5 view .LVU423
 1356 0062 FFF7FEFF 		bl	Error_Handler
ARM GAS  C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s 			page 39


 1357              	.LVL71:
 1358 0066 E8E7     		b	.L89
 1359              	.L94:
 262:Core/Src/tim.c ****   }
 1360              		.loc 1 262 5 view .LVU424
 1361 0068 FFF7FEFF 		bl	Error_Handler
 1362              	.LVL72:
 1363 006c F0E7     		b	.L90
 1364              	.L96:
 1365 006e 00BF     		.align	2
 1366              	.L95:
 1367 0070 00000000 		.word	.LANCHOR4
 1368 0074 00440140 		.word	1073824768
 1369              		.cfi_endproc
 1370              	.LFE133:
 1372              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 1373              		.align	1
 1374              		.global	HAL_TIM_Base_MspDeInit
 1375              		.syntax unified
 1376              		.thumb
 1377              		.thumb_func
 1379              	HAL_TIM_Base_MspDeInit:
 1380              	.LVL73:
 1381              	.LFB138:
 465:Core/Src/tim.c **** 
 466:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 467:Core/Src/tim.c **** {
 1382              		.loc 1 467 1 view -0
 1383              		.cfi_startproc
 1384              		@ args = 0, pretend = 0, frame = 0
 1385              		@ frame_needed = 0, uses_anonymous_args = 0
 1386              		.loc 1 467 1 is_stmt 0 view .LVU426
 1387 0000 08B5     		push	{r3, lr}
 1388              	.LCFI27:
 1389              		.cfi_def_cfa_offset 8
 1390              		.cfi_offset 3, -8
 1391              		.cfi_offset 14, -4
 468:Core/Src/tim.c **** 
 469:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 1392              		.loc 1 469 3 is_stmt 1 view .LVU427
 1393              		.loc 1 469 20 is_stmt 0 view .LVU428
 1394 0002 0368     		ldr	r3, [r0]
 1395              		.loc 1 469 5 view .LVU429
 1396 0004 154A     		ldr	r2, .L106
 1397 0006 9342     		cmp	r3, r2
 1398 0008 0FD0     		beq	.L103
 470:Core/Src/tim.c ****   {
 471:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 472:Core/Src/tim.c **** 
 473:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 474:Core/Src/tim.c ****     /* Peripheral clock disable */
 475:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 476:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 477:Core/Src/tim.c **** 
 478:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 479:Core/Src/tim.c ****   }
 480:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM8)
ARM GAS  C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s 			page 40


 1399              		.loc 1 480 8 is_stmt 1 view .LVU430
 1400              		.loc 1 480 10 is_stmt 0 view .LVU431
 1401 000a 154A     		ldr	r2, .L106+4
 1402 000c 9342     		cmp	r3, r2
 1403 000e 13D0     		beq	.L104
 481:Core/Src/tim.c ****   {
 482:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspDeInit 0 */
 483:Core/Src/tim.c **** 
 484:Core/Src/tim.c ****   /* USER CODE END TIM8_MspDeInit 0 */
 485:Core/Src/tim.c ****     /* Peripheral clock disable */
 486:Core/Src/tim.c ****     __HAL_RCC_TIM8_CLK_DISABLE();
 487:Core/Src/tim.c **** 
 488:Core/Src/tim.c ****     /* TIM8 interrupt Deinit */
 489:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 490:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspDeInit 1 */
 491:Core/Src/tim.c **** 
 492:Core/Src/tim.c ****   /* USER CODE END TIM8_MspDeInit 1 */
 493:Core/Src/tim.c ****   }
 494:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM10)
 1404              		.loc 1 494 8 is_stmt 1 view .LVU432
 1405              		.loc 1 494 10 is_stmt 0 view .LVU433
 1406 0010 144A     		ldr	r2, .L106+8
 1407 0012 9342     		cmp	r3, r2
 1408 0014 1AD0     		beq	.L105
 495:Core/Src/tim.c ****   {
 496:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspDeInit 0 */
 497:Core/Src/tim.c **** 
 498:Core/Src/tim.c ****   /* USER CODE END TIM10_MspDeInit 0 */
 499:Core/Src/tim.c ****     /* Peripheral clock disable */
 500:Core/Src/tim.c ****     __HAL_RCC_TIM10_CLK_DISABLE();
 501:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspDeInit 1 */
 502:Core/Src/tim.c **** 
 503:Core/Src/tim.c ****   /* USER CODE END TIM10_MspDeInit 1 */
 504:Core/Src/tim.c ****   }
 505:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM13)
 1409              		.loc 1 505 8 is_stmt 1 view .LVU434
 1410              		.loc 1 505 10 is_stmt 0 view .LVU435
 1411 0016 144A     		ldr	r2, .L106+12
 1412 0018 9342     		cmp	r3, r2
 1413 001a 0CD1     		bne	.L97
 506:Core/Src/tim.c ****   {
 507:Core/Src/tim.c ****   /* USER CODE BEGIN TIM13_MspDeInit 0 */
 508:Core/Src/tim.c **** 
 509:Core/Src/tim.c ****   /* USER CODE END TIM13_MspDeInit 0 */
 510:Core/Src/tim.c ****     /* Peripheral clock disable */
 511:Core/Src/tim.c ****     __HAL_RCC_TIM13_CLK_DISABLE();
 1414              		.loc 1 511 5 is_stmt 1 view .LVU436
 1415 001c 02F50732 		add	r2, r2, #138240
 1416 0020 136C     		ldr	r3, [r2, #64]
 1417 0022 23F08003 		bic	r3, r3, #128
 1418 0026 1364     		str	r3, [r2, #64]
 512:Core/Src/tim.c ****   /* USER CODE BEGIN TIM13_MspDeInit 1 */
 513:Core/Src/tim.c **** 
 514:Core/Src/tim.c ****   /* USER CODE END TIM13_MspDeInit 1 */
 515:Core/Src/tim.c ****   }
 516:Core/Src/tim.c **** }
 1419              		.loc 1 516 1 is_stmt 0 view .LVU437
ARM GAS  C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s 			page 41


 1420 0028 05E0     		b	.L97
 1421              	.L103:
 475:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 1422              		.loc 1 475 5 is_stmt 1 view .LVU438
 1423 002a 02F59C32 		add	r2, r2, #79872
 1424 002e 536C     		ldr	r3, [r2, #68]
 1425 0030 23F00103 		bic	r3, r3, #1
 1426 0034 5364     		str	r3, [r2, #68]
 1427              	.LVL74:
 1428              	.L97:
 1429              		.loc 1 516 1 is_stmt 0 view .LVU439
 1430 0036 08BD     		pop	{r3, pc}
 1431              	.LVL75:
 1432              	.L104:
 486:Core/Src/tim.c **** 
 1433              		.loc 1 486 5 is_stmt 1 view .LVU440
 1434 0038 02F59A32 		add	r2, r2, #78848
 1435 003c 536C     		ldr	r3, [r2, #68]
 1436 003e 23F00203 		bic	r3, r3, #2
 1437 0042 5364     		str	r3, [r2, #68]
 489:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspDeInit 1 */
 1438              		.loc 1 489 5 view .LVU441
 1439 0044 2D20     		movs	r0, #45
 1440              	.LVL76:
 489:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspDeInit 1 */
 1441              		.loc 1 489 5 is_stmt 0 view .LVU442
 1442 0046 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1443              	.LVL77:
 1444 004a F4E7     		b	.L97
 1445              	.LVL78:
 1446              	.L105:
 500:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspDeInit 1 */
 1447              		.loc 1 500 5 is_stmt 1 view .LVU443
 1448 004c 02F57442 		add	r2, r2, #62464
 1449 0050 536C     		ldr	r3, [r2, #68]
 1450 0052 23F40033 		bic	r3, r3, #131072
 1451 0056 5364     		str	r3, [r2, #68]
 1452 0058 EDE7     		b	.L97
 1453              	.L107:
 1454 005a 00BF     		.align	2
 1455              	.L106:
 1456 005c 00000140 		.word	1073807360
 1457 0060 00040140 		.word	1073808384
 1458 0064 00440140 		.word	1073824768
 1459 0068 001C0040 		.word	1073748992
 1460              		.cfi_endproc
 1461              	.LFE138:
 1463              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 1464              		.align	1
 1465              		.global	HAL_TIM_PWM_MspDeInit
 1466              		.syntax unified
 1467              		.thumb
 1468              		.thumb_func
 1470              	HAL_TIM_PWM_MspDeInit:
 1471              	.LVL79:
 1472              	.LFB139:
 517:Core/Src/tim.c **** 
ARM GAS  C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s 			page 42


 518:Core/Src/tim.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* tim_pwmHandle)
 519:Core/Src/tim.c **** {
 1473              		.loc 1 519 1 view -0
 1474              		.cfi_startproc
 1475              		@ args = 0, pretend = 0, frame = 0
 1476              		@ frame_needed = 0, uses_anonymous_args = 0
 1477              		@ link register save eliminated.
 520:Core/Src/tim.c **** 
 521:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM4)
 1478              		.loc 1 521 3 view .LVU445
 1479              		.loc 1 521 19 is_stmt 0 view .LVU446
 1480 0000 0268     		ldr	r2, [r0]
 1481              		.loc 1 521 5 view .LVU447
 1482 0002 054B     		ldr	r3, .L111
 1483 0004 9A42     		cmp	r2, r3
 1484 0006 00D0     		beq	.L110
 1485              	.L108:
 522:Core/Src/tim.c ****   {
 523:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 524:Core/Src/tim.c **** 
 525:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 526:Core/Src/tim.c ****     /* Peripheral clock disable */
 527:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 528:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 529:Core/Src/tim.c **** 
 530:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 531:Core/Src/tim.c ****   }
 532:Core/Src/tim.c **** }
 1486              		.loc 1 532 1 view .LVU448
 1487 0008 7047     		bx	lr
 1488              	.L110:
 527:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 1489              		.loc 1 527 5 is_stmt 1 view .LVU449
 1490 000a 044A     		ldr	r2, .L111+4
 1491 000c 136C     		ldr	r3, [r2, #64]
 1492 000e 23F00403 		bic	r3, r3, #4
 1493 0012 1364     		str	r3, [r2, #64]
 1494              		.loc 1 532 1 is_stmt 0 view .LVU450
 1495 0014 F8E7     		b	.L108
 1496              	.L112:
 1497 0016 00BF     		.align	2
 1498              	.L111:
 1499 0018 00080040 		.word	1073743872
 1500 001c 00380240 		.word	1073887232
 1501              		.cfi_endproc
 1502              	.LFE139:
 1504              		.global	htim13
 1505              		.global	htim10
 1506              		.global	htim8
 1507              		.global	htim4
 1508              		.global	htim1
 1509              		.section	.bss.htim1,"aw",%nobits
 1510              		.align	2
 1511              		.set	.LANCHOR1,. + 0
 1514              	htim1:
 1515 0000 00000000 		.space	72
 1515      00000000 
ARM GAS  C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s 			page 43


 1515      00000000 
 1515      00000000 
 1515      00000000 
 1516              		.section	.bss.htim10,"aw",%nobits
 1517              		.align	2
 1518              		.set	.LANCHOR4,. + 0
 1521              	htim10:
 1522 0000 00000000 		.space	72
 1522      00000000 
 1522      00000000 
 1522      00000000 
 1522      00000000 
 1523              		.section	.bss.htim13,"aw",%nobits
 1524              		.align	2
 1525              		.set	.LANCHOR0,. + 0
 1528              	htim13:
 1529 0000 00000000 		.space	72
 1529      00000000 
 1529      00000000 
 1529      00000000 
 1529      00000000 
 1530              		.section	.bss.htim4,"aw",%nobits
 1531              		.align	2
 1532              		.set	.LANCHOR2,. + 0
 1535              	htim4:
 1536 0000 00000000 		.space	72
 1536      00000000 
 1536      00000000 
 1536      00000000 
 1536      00000000 
 1537              		.section	.bss.htim8,"aw",%nobits
 1538              		.align	2
 1539              		.set	.LANCHOR3,. + 0
 1542              	htim8:
 1543 0000 00000000 		.space	72
 1543      00000000 
 1543      00000000 
 1543      00000000 
 1543      00000000 
 1544              		.text
 1545              	.Letext0:
 1546              		.file 2 "d:\\gcc-arm-none-eabi\\arm-none-eabi\\include\\machine\\_default_types.h"
 1547              		.file 3 "d:\\gcc-arm-none-eabi\\arm-none-eabi\\include\\sys\\_stdint.h"
 1548              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 1549              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1550              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1551              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1552              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1553              		.file 9 "Core/Inc/tim.h"
 1554              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 1555              		.file 11 "Core/Inc/main.h"
 1556              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 1557              		.file 13 "<built-in>"
ARM GAS  C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s 			page 44


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s:20     .text.MX_TIM13_Init:00000000 $t
C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s:26     .text.MX_TIM13_Init:00000000 MX_TIM13_Init
C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s:79     .text.MX_TIM13_Init:00000028 $d
C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s:85     .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s:91     .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s:234    .text.HAL_TIM_Base_MspInit:00000098 $d
C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s:243    .text.HAL_TIM_PWM_MspInit:00000000 $t
C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s:249    .text.HAL_TIM_PWM_MspInit:00000000 HAL_TIM_PWM_MspInit
C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s:297    .text.HAL_TIM_PWM_MspInit:00000028 $d
C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s:303    .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s:309    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s:576    .text.HAL_TIM_MspPostInit:00000114 $d
C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s:590    .text.MX_TIM1_Init:00000000 $t
C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s:596    .text.MX_TIM1_Init:00000000 MX_TIM1_Init
C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s:866    .text.MX_TIM1_Init:00000118 $d
C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s:872    .text.MX_TIM4_Init:00000000 $t
C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s:878    .text.MX_TIM4_Init:00000000 MX_TIM4_Init
C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s:1005   .text.MX_TIM4_Init:0000007c $d
C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s:1011   .text.MX_TIM8_Init:00000000 $t
C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s:1017   .text.MX_TIM8_Init:00000000 MX_TIM8_Init
C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s:1240   .text.MX_TIM8_Init:000000e0 $d
C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s:1246   .text.MX_TIM10_Init:00000000 $t
C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s:1252   .text.MX_TIM10_Init:00000000 MX_TIM10_Init
C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s:1367   .text.MX_TIM10_Init:00000070 $d
C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s:1373   .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s:1379   .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s:1456   .text.HAL_TIM_Base_MspDeInit:0000005c $d
C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s:1464   .text.HAL_TIM_PWM_MspDeInit:00000000 $t
C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s:1470   .text.HAL_TIM_PWM_MspDeInit:00000000 HAL_TIM_PWM_MspDeInit
C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s:1499   .text.HAL_TIM_PWM_MspDeInit:00000018 $d
C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s:1528   .bss.htim13:00000000 htim13
C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s:1521   .bss.htim10:00000000 htim10
C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s:1542   .bss.htim8:00000000 htim8
C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s:1535   .bss.htim4:00000000 htim4
C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s:1514   .bss.htim1:00000000 htim1
C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s:1510   .bss.htim1:00000000 $d
C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s:1517   .bss.htim10:00000000 $d
C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s:1524   .bss.htim13:00000000 $d
C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s:1531   .bss.htim4:00000000 $d
C:\Users\lenovo\AppData\Local\Temp\ccijzvMn.s:1538   .bss.htim8:00000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_Init
memset
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
HAL_NVIC_DisableIRQ
