\BOOKMARK [1][-]{section.1}{Introduction}{}% 1
\BOOKMARK [1][-]{section.2}{Background}{}% 2
\BOOKMARK [2][-]{subsection.2.1}{SoC Protocols and Post-silicon Trace Analysis}{section.2}% 3
\BOOKMARK [2][-]{subsection.2.2}{Labeled Petri-Nets}{section.2}% 4
\BOOKMARK [1][-]{section.3}{Flow-Directed Trace Interpretation}{}% 5
\BOOKMARK [1][-]{section.4}{Trace Analysis with Partial Observability}{}% 6
\BOOKMARK [2][-]{subsection.4.1}{Inputs from Validators}{section.4}% 7
\BOOKMARK [1][-]{section.5}{Case Study}{}% 8
\BOOKMARK [1][-]{section.6}{Related Work}{}% 9
\BOOKMARK [1][-]{section.7}{Conclusion}{}% 10
\BOOKMARK [1][-]{section*.1}{References}{}% 11
