
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.1 <build 99559>)
| Date         : Sun Nov 10 02:50:47 2024
| Design       : hdmi_ddr_ov5640_top
| Device       : PGL50H
| Speed Grade  : -6
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                                                                                                              
*************************************************************************************************************************************************************************************************************************************************************
                                                                                                                                                      Clock   Non-clock                                                                                      
 Clock                                                                                           Period       Waveform       Type                     Loads       Loads  Sources                                                                             
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                                                                         20.000       {0 10}         Declared                  1016           9  {sys_clk}                                                                           
   ddrphy_clkin                                                                                  10.000       {0 5}          Generated (sys_clk)       4302           0  {u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV}                                          
   ioclk0                                                                                        2.500        {0 1.25}       Generated (sys_clk)         11           0  {u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT}                                        
   ioclk1                                                                                        2.500        {0 1.25}       Generated (sys_clk)         27           1  {u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT}                                        
   ioclk2                                                                                        2.500        {0 1.25}       Generated (sys_clk)          2           0  {u_DDR3_50H/I_GTP_IOCLKBUF_2/gopclkgate/OUT}                                        
   ioclk_gate_clk                                                                                10.000       {0 5}          Generated (sys_clk)          1           0  {u_DDR3_50H/u_clkbufg_gate/gopclkbufg/CLKOUT}                                       
   pix_clk                                                                                       14.815       {0 7.407}      Generated (sys_clk)        332           1  {u_pll/u_pll_e3/goppll/CLKOUT0}                                                     
   cfg_clk                                                                                       100.000      {0 50}         Generated (sys_clk)        238           0  {u_pll/u_pll_e3/goppll/CLKOUT1}                                                     
   clk_25M                                                                                       40.000       {0 20}         Generated (sys_clk)          0           0  {u_pll/u_pll_e3/goppll/CLKOUT3}                                                     
   sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred                                                       40.421       {0 20.21}      Generated (sys_clk)          7           0  {u_pll/u_pll_e3/goppll/CLKOUT2}                                                     
 cmos1_pclk                                                                                      11.900       {0 5.95}       Declared                     0           0  {cmos1_pclk}                                                                        
   cmos1_pclk_16bit                                                                              23.800       {0 11.9}       Generated (cmos1_pclk)       0           0  {}                                                                                  
 cmos2_pclk                                                                                      11.900       {0 5.95}       Declared                     0           0  {cmos2_pclk}                                                                        
   cmos2_pclk_16bit                                                                              23.800       {0 11.9}       Generated (cmos2_pclk)       0           0  {}                                                                                  
 eth2_rxc                                                                                        8.000        {0 4}          Declared                     0           1  {eth2_rxc}                                                                          
   eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred  8.000        {0 4}          Generated (eth2_rxc)       901           1  {u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0} 
 eth_rxc                                                                                         8.000        {0 4}          Declared                     0           0  {eth_rxc}                                                                           
 hdmi_ddr_ov5640_top|pixclk_in                                                                   1000.000     {0 500}        Declared                    53           0  {pixclk_in}                                                                         
 DebugCore_JCLK                                                                                  50.000       {0 25}         Declared                   234           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER}                                     
 DebugCore_CAPTURE                                                                               100.000      {25 75}        Declared                    11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR}                                        
=============================================================================================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 ref_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk2                        asynchronous               ioclk2                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
 cfg_clk                       asynchronous               cfg_clk                                   
 clk_25M                       asynchronous               clk_25M                                   
 cmos1_pclk                    asynchronous               cmos1_pclk                                
 cmos1_pclk_16bit              asynchronous               cmos1_pclk_16bit                          
 cmos2_pclk                    asynchronous               cmos2_pclk                                
 cmos2_pclk_16bit              asynchronous               cmos2_pclk_16bit                          
 ddrphy_clkin                  asynchronous               ddrphy_clkin                              
 pix_clk                       asynchronous               pix_clk                                   
 Inferred_clock_group_0        asynchronous               hdmi_ddr_ov5640_top|pixclk_in             
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE         
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz     161.525 MHz         20.000          6.191         13.809
 ddrphy_clkin               100.000 MHz     119.890 MHz         10.000          8.341          1.659
 ioclk0                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 ioclk1                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 pix_clk                     67.500 MHz     183.241 MHz         14.815          5.457          9.357
 cfg_clk                     10.000 MHz     182.815 MHz        100.000          5.470         94.530
 eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                            125.000 MHz     169.607 MHz          8.000          5.896          2.104
 sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
                             24.740 MHz     317.460 MHz         40.421          3.150         37.271
 hdmi_ddr_ov5640_top|pixclk_in
                              1.000 MHz     208.377 MHz       1000.000          4.799        995.201
 DebugCore_JCLK              20.000 MHz     131.130 MHz         50.000          7.626         42.374
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     13.809       0.000              0           2573
 ddrphy_clkin           ddrphy_clkin                 1.659       0.000              0          14942
 ioclk0                 ioclk0                       1.692       0.000              0             24
 ioclk1                 ioclk1                       1.692       0.000              0             72
 pix_clk                pix_clk                      9.357       0.000              0           1281
 cfg_clk                cfg_clk                     94.530       0.000              0           1103
 eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     2.104       0.000              0           3039
 sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
                                                    37.271       0.000              0             31
 hdmi_ddr_ov5640_top|pixclk_in
                        hdmi_ddr_ov5640_top|pixclk_in
                                                   995.201       0.000              0            154
 DebugCore_JCLK         DebugCore_JCLK              23.044       0.000              0            698
 DebugCore_CAPTURE      DebugCore_JCLK              19.434       0.000              0            107
 DebugCore_JCLK         DebugCore_CAPTURE           47.869       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.220       0.000              0           2573
 ddrphy_clkin           ddrphy_clkin                 0.201       0.000              0          14942
 ioclk0                 ioclk0                       0.450       0.000              0             24
 ioclk1                 ioclk1                       0.450       0.000              0             72
 pix_clk                pix_clk                      0.353       0.000              0           1281
 cfg_clk                cfg_clk                      0.342       0.000              0           1103
 eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     0.253       0.000              0           3039
 sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
                                                     0.428       0.000              0             31
 hdmi_ddr_ov5640_top|pixclk_in
                        hdmi_ddr_ov5640_top|pixclk_in
                                                     0.365       0.000              0            154
 DebugCore_JCLK         DebugCore_JCLK               0.313       0.000              0            698
 DebugCore_CAPTURE      DebugCore_JCLK              24.807       0.000              0            107
 DebugCore_JCLK         DebugCore_CAPTURE            0.358       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     15.069       0.000              0            829
 ddrphy_clkin           ddrphy_clkin                 3.741       0.000              0           2537
 pix_clk                pix_clk                     11.864       0.000              0             55
 cfg_clk                cfg_clk                     94.460       0.000              0              1
 eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     3.850       0.000              0             68
 hdmi_ddr_ov5640_top|pixclk_in
                        hdmi_ddr_ov5640_top|pixclk_in
                                                   997.502       0.000              0             48
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.298       0.000              0            829
 ddrphy_clkin           ddrphy_clkin                 0.468       0.000              0           2537
 pix_clk                pix_clk                      0.886       0.000              0             55
 cfg_clk                cfg_clk                      2.695       0.000              0              1
 eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     1.736       0.000              0             68
 hdmi_ddr_ov5640_top|pixclk_in
                        hdmi_ddr_ov5640_top|pixclk_in
                                                     0.976       0.000              0             48
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.102       0.000              0           1016
 ddrphy_clkin                                        3.100       0.000              0           4302
 ioclk0                                              0.397       0.000              0             11
 ioclk1                                              0.397       0.000              0             27
 ioclk2                                              0.397       0.000              0              2
 ioclk_gate_clk                                      4.580       0.000              0              1
 pix_clk                                             5.890       0.000              0            332
 cfg_clk                                            49.102       0.000              0            238
 eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     2.483       0.000              0            901
 sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred            19.790       0.000              0              7
 hdmi_ddr_ov5640_top|pixclk_in                     499.102       0.000              0             53
 DebugCore_JCLK                                     24.102       0.000              0            234
 DebugCore_CAPTURE                                  49.580       0.000              0             11
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     15.742       0.000              0           2573
 ddrphy_clkin           ddrphy_clkin                 4.054       0.000              0          14942
 ioclk0                 ioclk0                       1.834       0.000              0             24
 ioclk1                 ioclk1                       1.834       0.000              0             72
 pix_clk                pix_clk                     10.842       0.000              0           1281
 cfg_clk                cfg_clk                     96.139       0.000              0           1103
 eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     3.701       0.000              0           3039
 sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
                                                    38.101       0.000              0             31
 hdmi_ddr_ov5640_top|pixclk_in
                        hdmi_ddr_ov5640_top|pixclk_in
                                                   996.630       0.000              0            154
 DebugCore_JCLK         DebugCore_JCLK              23.599       0.000              0            698
 DebugCore_CAPTURE      DebugCore_JCLK              21.153       0.000              0            107
 DebugCore_JCLK         DebugCore_CAPTURE           48.369       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.239       0.000              0           2573
 ddrphy_clkin           ddrphy_clkin                 0.116       0.000              0          14942
 ioclk0                 ioclk0                       0.383       0.000              0             24
 ioclk1                 ioclk1                       0.383       0.000              0             72
 pix_clk                pix_clk                      0.265       0.000              0           1281
 cfg_clk                cfg_clk                      0.260       0.000              0           1103
 eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     0.190       0.000              0           3039
 sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
                                                     0.335       0.000              0             31
 hdmi_ddr_ov5640_top|pixclk_in
                        hdmi_ddr_ov5640_top|pixclk_in
                                                     0.262       0.000              0            154
 DebugCore_JCLK         DebugCore_JCLK               0.252       0.000              0            698
 DebugCore_CAPTURE      DebugCore_JCLK              24.995       0.000              0            107
 DebugCore_JCLK         DebugCore_CAPTURE            0.507       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.452       0.000              0            829
 ddrphy_clkin           ddrphy_clkin                 5.391       0.000              0           2537
 pix_clk                pix_clk                     12.664       0.000              0             55
 cfg_clk                cfg_clk                     96.063       0.000              0              1
 eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     5.009       0.000              0             68
 hdmi_ddr_ov5640_top|pixclk_in
                        hdmi_ddr_ov5640_top|pixclk_in
                                                   998.170       0.000              0             48
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.282       0.000              0            829
 ddrphy_clkin           ddrphy_clkin                 0.287       0.000              0           2537
 pix_clk                pix_clk                      0.654       0.000              0             55
 cfg_clk                cfg_clk                      1.894       0.000              0              1
 eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     1.249       0.000              0             68
 hdmi_ddr_ov5640_top|pixclk_in
                        hdmi_ddr_ov5640_top|pixclk_in
                                                     0.735       0.000              0             48
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.282       0.000              0           1016
 ddrphy_clkin                                        3.480       0.000              0           4302
 ioclk0                                              0.568       0.000              0             11
 ioclk1                                              0.568       0.000              0             27
 ioclk2                                              0.568       0.000              0              2
 ioclk_gate_clk                                      4.664       0.000              0              1
 pix_clk                                             6.194       0.000              0            332
 cfg_clk                                            49.282       0.000              0            238
 eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     2.787       0.000              0            901
 sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred            19.874       0.000              0              7
 hdmi_ddr_ov5640_top|pixclk_in                     499.282       0.000              0             53
 DebugCore_JCLK                                     24.282       0.000              0            234
 DebugCore_CAPTURE                                  49.664       0.000              0             11
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[6]/opit_0_A2Q21/CLK
Endpoint    : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[12]/opit_0_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.666
  Launch Clock Delay      :  4.400
  Clock Pessimism Removal :  0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=950)      2.946       4.400         nt_sys_clk       
 CLMA_150_276/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[6]/opit_0_A2Q21/CLK

 CLMA_150_276/Q1                   tco                   0.291       4.691 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[6]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.454       5.145         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr [6]
 CLMA_150_264/Y0                   td                    0.285       5.430 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_9/gateop_perm/Z
                                   net (fanout=1)        0.409       5.839         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N77504
 CLMS_150_273/Y3                   td                    0.210       6.049 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_10/gateop_perm/Z
                                   net (fanout=2)        0.584       6.633         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N71528
 CLMA_150_284/Y2                   td                    0.487       7.120 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_20/gateop_perm/Z
                                   net (fanout=1)        0.395       7.515         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N77512
 CLMS_150_281/Y0                   td                    0.210       7.725 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_21/gateop_perm/Z
                                   net (fanout=7)        0.461       8.186         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73
 CLMA_150_268/Y2                   td                    0.322       8.508 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/gateop_perm/Z
                                   net (fanout=4)        0.269       8.777         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102
 CLMA_150_272/CECO                 td                    0.184       8.961 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.961         ntR1748          
 CLMA_150_276/CECO                 td                    0.184       9.145 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[8]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.145         ntR1747          
 CLMA_150_280/CECO                 td                    0.184       9.329 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[11]/opit_0_A2Q0/CEOUT
                                   net (fanout=2)        0.000       9.329         ntR1746          
 CLMA_150_284/CECI                                                         r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[12]/opit_0_L5Q_perm/CE

 Data arrival time                                                   9.329         Logic Levels: 8  
                                                                                   Logic: 2.357ns(47.819%), Route: 2.572ns(52.181%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082      21.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=950)      2.463      23.666         nt_sys_clk       
 CLMA_150_284/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[12]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.251      23.917                          
 clock uncertainty                                      -0.050      23.867                          

 Setup time                                             -0.729      23.138                          

 Data required time                                                 23.138                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.138                          
 Data arrival time                                                   9.329                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.809                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[6]/opit_0_A2Q21/CLK
Endpoint    : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[13]/opit_0_AQ/CE
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.666
  Launch Clock Delay      :  4.400
  Clock Pessimism Removal :  0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=950)      2.946       4.400         nt_sys_clk       
 CLMA_150_276/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[6]/opit_0_A2Q21/CLK

 CLMA_150_276/Q1                   tco                   0.291       4.691 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[6]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.454       5.145         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr [6]
 CLMA_150_264/Y0                   td                    0.285       5.430 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_9/gateop_perm/Z
                                   net (fanout=1)        0.409       5.839         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N77504
 CLMS_150_273/Y3                   td                    0.210       6.049 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_10/gateop_perm/Z
                                   net (fanout=2)        0.584       6.633         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N71528
 CLMA_150_284/Y2                   td                    0.487       7.120 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_20/gateop_perm/Z
                                   net (fanout=1)        0.395       7.515         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N77512
 CLMS_150_281/Y0                   td                    0.210       7.725 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_21/gateop_perm/Z
                                   net (fanout=7)        0.461       8.186         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73
 CLMA_150_268/Y2                   td                    0.322       8.508 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/gateop_perm/Z
                                   net (fanout=4)        0.269       8.777         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102
 CLMA_150_272/CECO                 td                    0.184       8.961 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.961         ntR1748          
 CLMA_150_276/CECO                 td                    0.184       9.145 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[8]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.145         ntR1747          
 CLMA_150_280/CECO                 td                    0.184       9.329 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[11]/opit_0_A2Q0/CEOUT
                                   net (fanout=2)        0.000       9.329         ntR1746          
 CLMA_150_284/CECI                                                         r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[13]/opit_0_AQ/CE

 Data arrival time                                                   9.329         Logic Levels: 8  
                                                                                   Logic: 2.357ns(47.819%), Route: 2.572ns(52.181%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082      21.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=950)      2.463      23.666         nt_sys_clk       
 CLMA_150_284/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[13]/opit_0_AQ/CLK
 clock pessimism                                         0.251      23.917                          
 clock uncertainty                                      -0.050      23.867                          

 Setup time                                             -0.729      23.138                          

 Data required time                                                 23.138                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.138                          
 Data arrival time                                                   9.329                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.809                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[6]/opit_0_A2Q21/CLK
Endpoint    : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[10]/opit_0_A2Q21/CE
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.377  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.772
  Launch Clock Delay      :  4.400
  Clock Pessimism Removal :  0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=950)      2.946       4.400         nt_sys_clk       
 CLMA_150_276/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[6]/opit_0_A2Q21/CLK

 CLMA_150_276/Q1                   tco                   0.291       4.691 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[6]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.454       5.145         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr [6]
 CLMA_150_264/Y0                   td                    0.285       5.430 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_9/gateop_perm/Z
                                   net (fanout=1)        0.409       5.839         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N77504
 CLMS_150_273/Y3                   td                    0.210       6.049 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_10/gateop_perm/Z
                                   net (fanout=2)        0.584       6.633         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N71528
 CLMA_150_284/Y2                   td                    0.487       7.120 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_20/gateop_perm/Z
                                   net (fanout=1)        0.395       7.515         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N77512
 CLMS_150_281/Y0                   td                    0.210       7.725 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_21/gateop_perm/Z
                                   net (fanout=7)        0.461       8.186         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73
 CLMA_150_268/Y2                   td                    0.322       8.508 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/gateop_perm/Z
                                   net (fanout=4)        0.269       8.777         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102
 CLMA_150_272/CECO                 td                    0.184       8.961 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.961         ntR1748          
 CLMA_150_276/CECO                 td                    0.184       9.145 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[8]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.145         ntR1747          
 CLMA_150_280/CECI                                                         r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[10]/opit_0_A2Q21/CE

 Data arrival time                                                   9.145         Logic Levels: 7  
                                                                                   Logic: 2.173ns(45.796%), Route: 2.572ns(54.204%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082      21.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=950)      2.569      23.772         nt_sys_clk       
 CLMA_150_280/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[10]/opit_0_A2Q21/CLK
 clock pessimism                                         0.251      24.023                          
 clock uncertainty                                      -0.050      23.973                          

 Setup time                                             -0.729      23.244                          

 Data required time                                                 23.244                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.244                          
 Data arrival time                                                   9.145                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.099                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr6[8]/opit_0_A2Q21/CLK
Endpoint    : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr6[14]/opit_0_A2Q21/Cin
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.610  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.379
  Launch Clock Delay      :  3.371
  Clock Pessimism Removal :  -0.398

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=950)      2.168       3.371         nt_sys_clk       
 CLMA_162_304/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr6[8]/opit_0_A2Q21/CLK

 CLMA_162_304/Q2                   tco                   0.224       3.595 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr6[8]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.187       3.782         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr6 [7]
 CLMA_162_304/COUT                 td                    0.241       4.023 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr6[8]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       4.023         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N7151
                                   td                    0.047       4.070 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr6[10]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       4.070         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N7153
 CLMA_162_308/COUT                 td                    0.049       4.119 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr6[12]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       4.119         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N7155
 CLMA_162_316/CIN                                                          f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr6[14]/opit_0_A2Q21/Cin

 Data arrival time                                                   4.119         Logic Levels: 2  
                                                                                   Logic: 0.561ns(75.000%), Route: 0.187ns(25.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=950)      2.925       4.379         nt_sys_clk       
 CLMA_162_316/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr6[14]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.398       3.981                          
 clock uncertainty                                       0.000       3.981                          

 Hold time                                              -0.082       3.899                          

 Data required time                                                  3.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.899                          
 Data arrival time                                                   4.119                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.220                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/trig0_d1[34]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d2[34]/opit_0/D
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.311  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.040
  Clock Pessimism Removal :  -0.415

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=950)      1.837       3.040         nt_sys_clk       
 CLMA_194_197/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[34]/opit_0/CLK

 CLMA_194_197/Q3                   tco                   0.221       3.261 f       u_CORES/u_debug_core_0/trig0_d1[34]/opit_0/Q
                                   net (fanout=1)        0.374       3.635         u_CORES/u_debug_core_0/trig0_d1 [34]
 CLMS_190_181/AD                                                           f       u_CORES/u_debug_core_0/trig0_d2[34]/opit_0/D

 Data arrival time                                                   3.635         Logic Levels: 0  
                                                                                   Logic: 0.221ns(37.143%), Route: 0.374ns(62.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=950)      2.312       3.766         nt_sys_clk       
 CLMS_190_181/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d2[34]/opit_0/CLK
 clock pessimism                                        -0.415       3.351                          
 clock uncertainty                                       0.000       3.351                          

 Hold time                                               0.053       3.404                          

 Data required time                                                  3.404                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.404                          
 Data arrival time                                                   3.635                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.231                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/DATA_ff[0][41]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/DIA[10]
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.472  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.998
  Launch Clock Delay      :  3.186
  Clock Pessimism Removal :  -0.340

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=950)      1.983       3.186         nt_sys_clk       
 CLMA_186_172/CLK                                                          r       u_CORES/u_debug_core_0/DATA_ff[0][41]/opit_0/CLK

 CLMA_186_172/Q2                   tco                   0.224       3.410 f       u_CORES/u_debug_core_0/DATA_ff[0][41]/opit_0/Q
                                   net (fanout=1)        0.632       4.042         u_CORES/u_debug_core_0/DATA_ff[0] [41]
 DRM_178_168/DA1[10]                                                       f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/DIA[10]

 Data arrival time                                                   4.042         Logic Levels: 0  
                                                                                   Logic: 0.224ns(26.168%), Route: 0.632ns(73.832%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=950)      2.544       3.998         nt_sys_clk       
 DRM_178_168/CLKA[1]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/CLKA
 clock pessimism                                        -0.340       3.658                          
 clock uncertainty                                       0.000       3.658                          

 Hold time                                               0.149       3.807                          

 Data required time                                                  3.807                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.807                          
 Data arrival time                                                   4.042                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.235                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/I1
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4302)     1.585      10.954         ntclkbufg_0      
 CLMA_42_140/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_42_140/Q1                    tco                   0.291      11.245 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.591      11.836         u_DDR3_50H/u_ddrphy_top/mr0_ddr3 [5]
 CLMS_34_161/Y2                    td                    0.286      12.122 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.702      12.824         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.477      13.301 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.301         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_30_157/Y3                    td                    0.501      13.802 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.703      14.505         u_DDR3_50H/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMA_42_148/Y1                    td                    0.212      14.717 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.701      15.418         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_30_156/COUT                  td                    0.507      15.925 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.925         u_DDR3_50H/u_ddrphy_top/ddrphy_info/_N6611
 CLMA_30_160/Y0                    td                    0.269      16.194 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.451      16.645         u_DDR3_50H/u_ddrphy_top/mc_rl [4]
 CLMS_22_161/Y1                    td                    0.212      16.857 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=40)       0.724      17.581         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N12314
 CLMS_22_173/Y2                    td                    0.341      17.922 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[12]/gateop/F
                                   net (fanout=1)        0.739      18.661         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N12487
 CLMS_22_173/A1                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/I1

 Data arrival time                                                  18.661         Logic Levels: 7  
                                                                                   Logic: 3.096ns(40.171%), Route: 4.611ns(59.829%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N35             
 USCM_84_113/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4302)     1.531      20.386         ntclkbufg_0      
 CLMS_22_173/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Setup time                                             -0.248      20.320                          

 Data required time                                                 20.320                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.320                          
 Data arrival time                                                  18.661                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.659                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[0]/opit_0_inv_L5Q_perm/CE
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4302)     1.585      10.954         ntclkbufg_0      
 CLMA_10_192/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_10_192/Q2                    tco                   0.290      11.244 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.424      11.668         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt [2]
 CLMA_10_208/Y1                    td                    0.466      12.134 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N279_6/gateop_perm/Z
                                   net (fanout=1)        1.049      13.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/_N78800
 CLMA_18_252/Y3                    td                    0.210      13.393 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N279_8/gateop_perm/Z
                                   net (fanout=1)        0.478      13.871         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N279
 CLMS_10_269/Y3                    td                    0.197      14.068 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N14/gateop_perm/Z
                                   net (fanout=5)        0.934      15.002         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N14
 CLMA_10_224/Y2                    td                    0.210      15.212 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N53_4_or[0]_5/gateop_perm/Z
                                   net (fanout=5)        0.405      15.617         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_next_state [0]
 CLMA_10_220/Y1                    td                    0.316      15.933 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N296/gateop_perm/Z
                                   net (fanout=19)       0.893      16.826         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N296
 CLMA_22_248/Y3                    td                    0.197      17.023 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N386/gateop_perm/Z
                                   net (fanout=5)        1.122      18.145         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N386
 CLMS_50_213/CE                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  18.145         Logic Levels: 6  
                                                                                   Logic: 1.886ns(26.227%), Route: 5.305ns(73.773%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N35             
 USCM_84_113/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4302)     1.531      20.386         ntclkbufg_0      
 CLMS_50_213/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Setup time                                             -0.617      19.951                          

 Data required time                                                 19.951                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.951                          
 Data arrival time                                                  18.145                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.806                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I1
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4302)     1.585      10.954         ntclkbufg_0      
 CLMA_42_140/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_42_140/Q1                    tco                   0.291      11.245 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.591      11.836         u_DDR3_50H/u_ddrphy_top/mr0_ddr3 [5]
 CLMS_34_161/Y2                    td                    0.286      12.122 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.702      12.824         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.477      13.301 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.301         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_30_157/Y3                    td                    0.501      13.802 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.703      14.505         u_DDR3_50H/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMA_42_148/Y1                    td                    0.212      14.717 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.701      15.418         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_30_156/COUT                  td                    0.507      15.925 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.925         u_DDR3_50H/u_ddrphy_top/ddrphy_info/_N6611
 CLMA_30_160/Y0                    td                    0.269      16.194 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.451      16.645         u_DDR3_50H/u_ddrphy_top/mc_rl [4]
 CLMS_22_161/Y1                    td                    0.212      16.857 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=40)       0.891      17.748         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N12314
 CLMA_10_184/Y2                    td                    0.341      18.089 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[7]/gateop/F
                                   net (fanout=1)        0.413      18.502         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N12482
 CLMS_10_169/B1                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I1

 Data arrival time                                                  18.502         Logic Levels: 7  
                                                                                   Logic: 3.096ns(41.017%), Route: 4.452ns(58.983%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N35             
 USCM_84_113/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4302)     1.531      20.386         ntclkbufg_0      
 CLMS_10_169/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Setup time                                             -0.221      20.347                          

 Data required time                                                 20.347                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.347                          
 Data arrival time                                                  18.502                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.845                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_4/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_4/opit_0_inv_L5Q_perm/L0
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.568

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4302)     1.531      10.386         ntclkbufg_0      
 CLMA_14_144/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_4/opit_0_inv_L5Q_perm/CLK

 CLMA_14_144/Q0                    tco                   0.222      10.608 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_4/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.085      10.693         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_4
 CLMA_14_144/A0                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_4/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  10.693         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4302)     1.585      10.954         ntclkbufg_0      
 CLMA_14_144/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_4/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.568      10.386                          
 clock uncertainty                                       0.200      10.586                          

 Hold time                                              -0.094      10.492                          

 Data required time                                                 10.492                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.492                          
 Data arrival time                                                  10.693                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.201                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/r_cnt_pass/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/r_cnt_pass/opit_0_inv_L5Q_perm/L0
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.568

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4302)     1.531      10.386         ntclkbufg_0      
 CLMS_122_137/CLK                                                          r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/r_cnt_pass/opit_0_inv_L5Q_perm/CLK

 CLMS_122_137/Q0                   tco                   0.222      10.608 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/r_cnt_pass/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.085      10.693         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/twra2act_match [0]
 CLMS_122_137/A0                                                           f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/r_cnt_pass/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  10.693         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4302)     1.585      10.954         ntclkbufg_0      
 CLMS_122_137/CLK                                                          r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/r_cnt_pass/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.568      10.386                          
 clock uncertainty                                       0.200      10.586                          

 Hold time                                              -0.094      10.492                          

 Data required time                                                 10.492                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.492                          
 Data arrival time                                                  10.693                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.201                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[6]/opit_0_inv_A2Q21/I01
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.568

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4302)     1.531      10.386         ntclkbufg_0      
 CLMA_30_201/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[6]/opit_0_inv_A2Q21/CLK

 CLMA_30_201/Q0                    tco                   0.222      10.608 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.089      10.697         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [5]
 CLMA_30_201/A1                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[6]/opit_0_inv_A2Q21/I01

 Data arrival time                                                  10.697         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.383%), Route: 0.089ns(28.617%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4302)     1.585      10.954         ntclkbufg_0      
 CLMA_30_201/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.568      10.386                          
 clock uncertainty                                       0.200      10.586                          

 Hold time                                              -0.121      10.465                          

 Data required time                                                 10.465                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.465                          
 Data arrival time                                                  10.697                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.232                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_scale_eth_1/vin_x_cnt[4]/opit_0_A2Q21/CLK
Endpoint    : u_video_scale_eth_1/vout_x_cnt[29]/opit_0_A2Q21/CE
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N35             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=332)      1.585       4.961         ntclkbufg_1      
 CLMA_174_224/CLK                                                          r       u_video_scale_eth_1/vin_x_cnt[4]/opit_0_A2Q21/CLK

 CLMA_174_224/Q3                   tco                   0.288       5.249 r       u_video_scale_eth_1/vin_x_cnt[4]/opit_0_A2Q21/Q1
                                   net (fanout=4)        0.267       5.516         u_video_scale_eth_1/vin_x_cnt [4]
 CLMS_174_229/Y2                   td                    0.487       6.003 r       u_video_scale_eth_1/N42_mux6_6/gateop_perm/Z
                                   net (fanout=1)        0.458       6.461         u_video_scale_eth_1/_N79776
 CLMS_170_237/Y0                   td                    0.210       6.671 r       u_video_scale_eth_1/N42_mux7/gateop_perm/Z
                                   net (fanout=1)        0.121       6.792         u_video_scale_eth_1/_N7584
 CLMS_170_237/Y1                   td                    0.212       7.004 r       u_video_scale_eth_1/N42_mux15_6/gateop_perm/Z
                                   net (fanout=20)       0.445       7.449         u_video_scale_eth_1/N42
 CLMS_170_217/Y1                   td                    0.212       7.661 r       u_video_scale_eth_1/N153_5/gateop_perm/Z
                                   net (fanout=2)        0.554       8.215         u_video_scale_eth_1/N153
 CLMA_170_204/CECO                 td                    0.184       8.399 r       u_video_scale_eth_1/vout_x_cnt[3]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.399         ntR1649          
 CLMA_170_208/CECO                 td                    0.184       8.583 r       u_video_scale_eth_1/vout_x_cnt[7]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.583         ntR1648          
 CLMA_170_212/CECO                 td                    0.184       8.767 r       u_video_scale_eth_1/vout_x_cnt[11]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.767         ntR1647          
 CLMA_170_216/CECO                 td                    0.184       8.951 r       u_video_scale_eth_1/vout_x_cnt[15]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.951         ntR1646          
 CLMA_170_220/CECO                 td                    0.184       9.135 r       u_video_scale_eth_1/vout_x_cnt[19]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.135         ntR1645          
 CLMA_170_224/CECO                 td                    0.184       9.319 r       u_video_scale_eth_1/vout_x_cnt[23]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.319         ntR1644          
 CLMA_170_228/CECO                 td                    0.184       9.503 r       u_video_scale_eth_1/vout_x_cnt[27]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.503         ntR1643          
 CLMA_170_232/CECI                                                         r       u_video_scale_eth_1/vout_x_cnt[29]/opit_0_A2Q21/CE

 Data arrival time                                                   9.503         Logic Levels: 11 
                                                                                   Logic: 2.697ns(59.379%), Route: 1.845ns(40.621%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      15.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      15.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      16.741         _N35             
 PLL_158_55/CLK_OUT0               td                    0.100      16.841 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      17.900         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000      17.900 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=332)      1.531      19.431         ntclkbufg_1      
 CLMA_170_232/CLK                                                          r       u_video_scale_eth_1/vout_x_cnt[29]/opit_0_A2Q21/CLK
 clock pessimism                                         0.308      19.739                          
 clock uncertainty                                      -0.150      19.589                          

 Setup time                                             -0.729      18.860                          

 Data required time                                                 18.860                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.860                          
 Data arrival time                                                   9.503                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.357                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_scale_eth_1/vin_x_cnt[4]/opit_0_A2Q21/CLK
Endpoint    : u_video_scale_eth_1/vout_x_cnt[31]/opit_0_A2Q21/CE
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N35             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=332)      1.585       4.961         ntclkbufg_1      
 CLMA_174_224/CLK                                                          r       u_video_scale_eth_1/vin_x_cnt[4]/opit_0_A2Q21/CLK

 CLMA_174_224/Q3                   tco                   0.288       5.249 r       u_video_scale_eth_1/vin_x_cnt[4]/opit_0_A2Q21/Q1
                                   net (fanout=4)        0.267       5.516         u_video_scale_eth_1/vin_x_cnt [4]
 CLMS_174_229/Y2                   td                    0.487       6.003 r       u_video_scale_eth_1/N42_mux6_6/gateop_perm/Z
                                   net (fanout=1)        0.458       6.461         u_video_scale_eth_1/_N79776
 CLMS_170_237/Y0                   td                    0.210       6.671 r       u_video_scale_eth_1/N42_mux7/gateop_perm/Z
                                   net (fanout=1)        0.121       6.792         u_video_scale_eth_1/_N7584
 CLMS_170_237/Y1                   td                    0.212       7.004 r       u_video_scale_eth_1/N42_mux15_6/gateop_perm/Z
                                   net (fanout=20)       0.445       7.449         u_video_scale_eth_1/N42
 CLMS_170_217/Y1                   td                    0.212       7.661 r       u_video_scale_eth_1/N153_5/gateop_perm/Z
                                   net (fanout=2)        0.554       8.215         u_video_scale_eth_1/N153
 CLMA_170_204/CECO                 td                    0.184       8.399 r       u_video_scale_eth_1/vout_x_cnt[3]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.399         ntR1649          
 CLMA_170_208/CECO                 td                    0.184       8.583 r       u_video_scale_eth_1/vout_x_cnt[7]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.583         ntR1648          
 CLMA_170_212/CECO                 td                    0.184       8.767 r       u_video_scale_eth_1/vout_x_cnt[11]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.767         ntR1647          
 CLMA_170_216/CECO                 td                    0.184       8.951 r       u_video_scale_eth_1/vout_x_cnt[15]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.951         ntR1646          
 CLMA_170_220/CECO                 td                    0.184       9.135 r       u_video_scale_eth_1/vout_x_cnt[19]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.135         ntR1645          
 CLMA_170_224/CECO                 td                    0.184       9.319 r       u_video_scale_eth_1/vout_x_cnt[23]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.319         ntR1644          
 CLMA_170_228/CECO                 td                    0.184       9.503 r       u_video_scale_eth_1/vout_x_cnt[27]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.503         ntR1643          
 CLMA_170_232/CECI                                                         r       u_video_scale_eth_1/vout_x_cnt[31]/opit_0_A2Q21/CE

 Data arrival time                                                   9.503         Logic Levels: 11 
                                                                                   Logic: 2.697ns(59.379%), Route: 1.845ns(40.621%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      15.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      15.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      16.741         _N35             
 PLL_158_55/CLK_OUT0               td                    0.100      16.841 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      17.900         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000      17.900 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=332)      1.531      19.431         ntclkbufg_1      
 CLMA_170_232/CLK                                                          r       u_video_scale_eth_1/vout_x_cnt[31]/opit_0_A2Q21/CLK
 clock pessimism                                         0.308      19.739                          
 clock uncertainty                                      -0.150      19.589                          

 Setup time                                             -0.729      18.860                          

 Data required time                                                 18.860                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.860                          
 Data arrival time                                                   9.503                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.357                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_scale_eth_1/vin_x_cnt[4]/opit_0_A2Q21/CLK
Endpoint    : u_video_scale_eth_1/vout_y_cnt[29]/opit_0_A2Q21/CE
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N35             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=332)      1.585       4.961         ntclkbufg_1      
 CLMA_174_224/CLK                                                          r       u_video_scale_eth_1/vin_x_cnt[4]/opit_0_A2Q21/CLK

 CLMA_174_224/Q3                   tco                   0.288       5.249 r       u_video_scale_eth_1/vin_x_cnt[4]/opit_0_A2Q21/Q1
                                   net (fanout=4)        0.267       5.516         u_video_scale_eth_1/vin_x_cnt [4]
 CLMS_174_229/Y2                   td                    0.487       6.003 r       u_video_scale_eth_1/N42_mux6_6/gateop_perm/Z
                                   net (fanout=1)        0.458       6.461         u_video_scale_eth_1/_N79776
 CLMS_170_237/Y0                   td                    0.210       6.671 r       u_video_scale_eth_1/N42_mux7/gateop_perm/Z
                                   net (fanout=1)        0.121       6.792         u_video_scale_eth_1/_N7584
 CLMS_170_237/Y1                   td                    0.212       7.004 r       u_video_scale_eth_1/N42_mux15_6/gateop_perm/Z
                                   net (fanout=20)       0.502       7.506         u_video_scale_eth_1/N42
 CLMS_162_229/Y1                   td                    0.212       7.718 r       u_video_scale_eth_1/N173_2/gateop_perm/Z
                                   net (fanout=2)        0.432       8.150         u_video_scale_eth_1/N173
 CLMS_166_209/CECO                 td                    0.184       8.334 r       u_video_scale_eth_1/vout_y_cnt[3]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.334         ntR1794          
 CLMS_166_213/CECO                 td                    0.184       8.518 r       u_video_scale_eth_1/vout_y_cnt[7]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.518         ntR1793          
 CLMS_166_217/CECO                 td                    0.184       8.702 r       u_video_scale_eth_1/vout_y_cnt[11]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.702         ntR1792          
 CLMS_166_221/CECO                 td                    0.184       8.886 r       u_video_scale_eth_1/vout_y_cnt[15]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.886         ntR1791          
 CLMS_166_225/CECO                 td                    0.184       9.070 r       u_video_scale_eth_1/vout_y_cnt[19]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.070         ntR1790          
 CLMS_166_229/CECO                 td                    0.184       9.254 r       u_video_scale_eth_1/vout_y_cnt[23]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.254         ntR1789          
 CLMS_166_233/CECO                 td                    0.184       9.438 r       u_video_scale_eth_1/vout_y_cnt[27]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.438         ntR1788          
 CLMS_166_237/CECI                                                         r       u_video_scale_eth_1/vout_y_cnt[29]/opit_0_A2Q21/CE

 Data arrival time                                                   9.438         Logic Levels: 11 
                                                                                   Logic: 2.697ns(60.241%), Route: 1.780ns(39.759%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      15.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      15.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      16.741         _N35             
 PLL_158_55/CLK_OUT0               td                    0.100      16.841 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      17.900         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000      17.900 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=332)      1.531      19.431         ntclkbufg_1      
 CLMS_166_237/CLK                                                          r       u_video_scale_eth_1/vout_y_cnt[29]/opit_0_A2Q21/CLK
 clock pessimism                                         0.308      19.739                          
 clock uncertainty                                      -0.150      19.589                          

 Setup time                                             -0.729      18.860                          

 Data required time                                                 18.860                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.860                          
 Data arrival time                                                   9.438                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.422                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/D
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N35             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=332)      1.531       4.617         ntclkbufg_1      
 CLMS_66_233/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/CLK

 CLMS_66_233/Q3                    tco                   0.221       4.838 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/Q
                                   net (fanout=1)        0.185       5.023         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [0]
 CLMS_66_233/AD                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/D

 Data arrival time                                                   5.023         Logic Levels: 0  
                                                                                   Logic: 0.221ns(54.433%), Route: 0.185ns(45.567%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N35             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=332)      1.585       4.961         ntclkbufg_1      
 CLMS_66_233/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/CLK
 clock pessimism                                        -0.344       4.617                          
 clock uncertainty                                       0.000       4.617                          

 Hold time                                               0.053       4.670                          

 Data required time                                                  4.670                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.670                          
 Data arrival time                                                   5.023                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.353                          
====================================================================================================

====================================================================================================

Startpoint  : color_bar_m0/hs_reg/opit_0_inv_L5Q_perm/CLK
Endpoint    : color_bar_m0/hs_reg_d0/opit_0_inv/D
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N35             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=332)      1.531       4.617         ntclkbufg_1      
 CLMA_222_192/CLK                                                          r       color_bar_m0/hs_reg/opit_0_inv_L5Q_perm/CLK

 CLMA_222_192/Q3                   tco                   0.221       4.838 f       color_bar_m0/hs_reg/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.187       5.025         color_bar_m0/hs_reg
 CLMA_222_192/AD                                                           f       color_bar_m0/hs_reg_d0/opit_0_inv/D

 Data arrival time                                                   5.025         Logic Levels: 0  
                                                                                   Logic: 0.221ns(54.167%), Route: 0.187ns(45.833%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N35             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=332)      1.585       4.961         ntclkbufg_1      
 CLMA_222_192/CLK                                                          r       color_bar_m0/hs_reg_d0/opit_0_inv/CLK
 clock pessimism                                        -0.344       4.617                          
 clock uncertainty                                       0.000       4.617                          

 Hold time                                               0.053       4.670                          

 Data required time                                                  4.670                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.670                          
 Data arrival time                                                   5.025                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.355                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/CLK
Endpoint    : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/wrptr2[0]/opit_0/D
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N35             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=332)      1.531       4.617         ntclkbufg_1      
 CLMA_230_232/CLK                                                          r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/CLK

 CLMA_230_232/Q0                   tco                   0.222       4.839 f       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/Q
                                   net (fanout=1)        0.186       5.025         u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/wrptr1 [0]
 CLMA_230_232/CD                                                           f       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/wrptr2[0]/opit_0/D

 Data arrival time                                                   5.025         Logic Levels: 0  
                                                                                   Logic: 0.222ns(54.412%), Route: 0.186ns(45.588%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N35             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=332)      1.585       4.961         ntclkbufg_1      
 CLMA_230_232/CLK                                                          r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/wrptr2[0]/opit_0/CLK
 clock pessimism                                        -0.344       4.617                          
 clock uncertainty                                       0.000       4.617                          

 Hold time                                               0.053       4.670                          

 Data required time                                                  4.670                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.670                          
 Data arrival time                                                   5.025                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.355                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/addr[3]/opit_0_inv_L5Q_perm/CE
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N35             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.370 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.955         ntclkbufg_3      
 CLMA_222_168/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_222_168/Q1                   tco                   0.291       5.246 r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.417       5.663         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
 CLMS_222_177/Y3                   td                    0.468       6.131 r       ms72xx_ctl/ms7200_ctl/N63_4/gateop_perm/Z
                                   net (fanout=1)        0.119       6.250         ms72xx_ctl/ms7200_ctl/_N70535
 CLMS_222_177/Y1                   td                    0.288       6.538 r       ms72xx_ctl/ms7200_ctl/N2053_4/gateop_perm/Z
                                   net (fanout=6)        0.405       6.943         ms72xx_ctl/ms7200_ctl/_N70543
 CLMA_226_172/Y1                   td                    0.212       7.155 r       ms72xx_ctl/ms7200_ctl/N2009_1/gateop_perm/Z
                                   net (fanout=15)       0.560       7.715         ms72xx_ctl/ms7200_ctl/N261
 CLMA_230_168/Y3                   td                    0.210       7.925 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.590       8.515         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_226_181/Y2                   td                    0.210       8.725 r       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=11)       0.417       9.142         ms72xx_ctl/ms7200_ctl/N1955
 CLMA_230_172/CECO                 td                    0.184       9.326 r       ms72xx_ctl/ms7200_ctl/data_in[5]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.326         ntR1614          
 CLMA_230_176/CECO                 td                    0.184       9.510 r       ms72xx_ctl/ms7200_ctl/addr[12]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       9.510         ntR1613          
 CLMA_230_180/CECI                                                         r       ms72xx_ctl/ms7200_ctl/addr[3]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.510         Logic Levels: 7  
                                                                                   Logic: 2.047ns(44.940%), Route: 2.508ns(55.060%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N35             
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000     103.082 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531     104.613         ntclkbufg_3      
 CLMA_230_180/CLK                                                          r       ms72xx_ctl/ms7200_ctl/addr[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306     104.919                          
 clock uncertainty                                      -0.150     104.769                          

 Setup time                                             -0.729     104.040                          

 Data required time                                                104.040                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.040                          
 Data arrival time                                                   9.510                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.530                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/addr[4]/opit_0_inv_L5Q_perm/CE
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N35             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.370 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.955         ntclkbufg_3      
 CLMA_222_168/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_222_168/Q1                   tco                   0.291       5.246 r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.417       5.663         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
 CLMS_222_177/Y3                   td                    0.468       6.131 r       ms72xx_ctl/ms7200_ctl/N63_4/gateop_perm/Z
                                   net (fanout=1)        0.119       6.250         ms72xx_ctl/ms7200_ctl/_N70535
 CLMS_222_177/Y1                   td                    0.288       6.538 r       ms72xx_ctl/ms7200_ctl/N2053_4/gateop_perm/Z
                                   net (fanout=6)        0.405       6.943         ms72xx_ctl/ms7200_ctl/_N70543
 CLMA_226_172/Y1                   td                    0.212       7.155 r       ms72xx_ctl/ms7200_ctl/N2009_1/gateop_perm/Z
                                   net (fanout=15)       0.560       7.715         ms72xx_ctl/ms7200_ctl/N261
 CLMA_230_168/Y3                   td                    0.210       7.925 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.590       8.515         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_226_181/Y2                   td                    0.210       8.725 r       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=11)       0.417       9.142         ms72xx_ctl/ms7200_ctl/N1955
 CLMA_230_172/CECO                 td                    0.184       9.326 r       ms72xx_ctl/ms7200_ctl/data_in[5]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.326         ntR1614          
 CLMA_230_176/CECO                 td                    0.184       9.510 r       ms72xx_ctl/ms7200_ctl/addr[12]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       9.510         ntR1613          
 CLMA_230_180/CECI                                                         r       ms72xx_ctl/ms7200_ctl/addr[4]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.510         Logic Levels: 7  
                                                                                   Logic: 2.047ns(44.940%), Route: 2.508ns(55.060%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N35             
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000     103.082 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531     104.613         ntclkbufg_3      
 CLMA_230_180/CLK                                                          r       ms72xx_ctl/ms7200_ctl/addr[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306     104.919                          
 clock uncertainty                                      -0.150     104.769                          

 Setup time                                             -0.729     104.040                          

 Data required time                                                104.040                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.040                          
 Data arrival time                                                   9.510                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.530                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/addr[7]/opit_0_inv_L5Q_perm/CE
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N35             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.370 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.955         ntclkbufg_3      
 CLMA_222_168/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_222_168/Q1                   tco                   0.291       5.246 r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.417       5.663         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
 CLMS_222_177/Y3                   td                    0.468       6.131 r       ms72xx_ctl/ms7200_ctl/N63_4/gateop_perm/Z
                                   net (fanout=1)        0.119       6.250         ms72xx_ctl/ms7200_ctl/_N70535
 CLMS_222_177/Y1                   td                    0.288       6.538 r       ms72xx_ctl/ms7200_ctl/N2053_4/gateop_perm/Z
                                   net (fanout=6)        0.405       6.943         ms72xx_ctl/ms7200_ctl/_N70543
 CLMA_226_172/Y1                   td                    0.212       7.155 r       ms72xx_ctl/ms7200_ctl/N2009_1/gateop_perm/Z
                                   net (fanout=15)       0.560       7.715         ms72xx_ctl/ms7200_ctl/N261
 CLMA_230_168/Y3                   td                    0.210       7.925 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.590       8.515         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_226_181/Y2                   td                    0.210       8.725 r       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=11)       0.417       9.142         ms72xx_ctl/ms7200_ctl/N1955
 CLMA_230_172/CECO                 td                    0.184       9.326 r       ms72xx_ctl/ms7200_ctl/data_in[5]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.326         ntR1614          
 CLMA_230_176/CECO                 td                    0.184       9.510 r       ms72xx_ctl/ms7200_ctl/addr[12]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       9.510         ntR1613          
 CLMA_230_180/CECI                                                         r       ms72xx_ctl/ms7200_ctl/addr[7]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.510         Logic Levels: 7  
                                                                                   Logic: 2.047ns(44.940%), Route: 2.508ns(55.060%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N35             
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000     103.082 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531     104.613         ntclkbufg_3      
 CLMA_230_180/CLK                                                          r       ms72xx_ctl/ms7200_ctl/addr[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306     104.919                          
 clock uncertainty                                      -0.150     104.769                          

 Setup time                                             -0.729     104.040                          

 Data required time                                                104.040                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.040                          
 Data arrival time                                                   9.510                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.530                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_tx/fre_cnt[3]/opit_0_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/iic_dri_tx/fre_cnt[3]/opit_0_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N35             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.082 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_3      
 CLMA_218_164/CLK                                                          r       ms72xx_ctl/iic_dri_tx/fre_cnt[3]/opit_0_L5Q_perm/CLK

 CLMA_218_164/Q3                   tco                   0.221       4.834 f       ms72xx_ctl/iic_dri_tx/fre_cnt[3]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.087       4.921         ms72xx_ctl/iic_dri_tx/fre_cnt [3]
 CLMA_218_164/D4                                                           f       ms72xx_ctl/iic_dri_tx/fre_cnt[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.921         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.753%), Route: 0.087ns(28.247%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N35             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.370 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.955         ntclkbufg_3      
 CLMA_218_164/CLK                                                          r       ms72xx_ctl/iic_dri_tx/fre_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.342       4.613                          
 clock uncertainty                                       0.000       4.613                          

 Hold time                                              -0.034       4.579                          

 Data required time                                                  4.579                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.579                          
 Data arrival time                                                   4.921                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/fre_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/iic_dri_rx/fre_cnt[2]/opit_0_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N35             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.082 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_3      
 CLMS_242_157/CLK                                                          r       ms72xx_ctl/iic_dri_rx/fre_cnt[2]/opit_0_L5Q_perm/CLK

 CLMS_242_157/Q3                   tco                   0.221       4.834 f       ms72xx_ctl/iic_dri_rx/fre_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.088       4.922         ms72xx_ctl/iic_dri_rx/fre_cnt [2]
 CLMS_242_157/D4                                                           f       ms72xx_ctl/iic_dri_rx/fre_cnt[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.922         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.521%), Route: 0.088ns(28.479%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N35             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.370 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.955         ntclkbufg_3      
 CLMS_242_157/CLK                                                          r       ms72xx_ctl/iic_dri_rx/fre_cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.342       4.613                          
 clock uncertainty                                       0.000       4.613                          

 Hold time                                              -0.034       4.579                          

 Data required time                                                  4.579                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.579                          
 Data arrival time                                                   4.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/twr_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/iic_dri_rx/twr_cnt[2]/opit_0_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N35             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.082 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_3      
 CLMA_250_168/CLK                                                          r       ms72xx_ctl/iic_dri_rx/twr_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_250_168/Q3                   tco                   0.221       4.834 f       ms72xx_ctl/iic_dri_rx/twr_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.088       4.922         ms72xx_ctl/iic_dri_rx/twr_cnt [2]
 CLMA_250_168/D4                                                           f       ms72xx_ctl/iic_dri_rx/twr_cnt[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.922         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.521%), Route: 0.088ns(28.479%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N35             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.370 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.955         ntclkbufg_3      
 CLMA_250_168/CLK                                                          r       ms72xx_ctl/iic_dri_rx/twr_cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.342       4.613                          
 clock uncertainty                                       0.000       4.613                          

 Hold time                                              -0.034       4.579                          

 Data required time                                                  4.579                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.579                          
 Data arrival time                                                   4.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[2][0]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[19]/opit_0_inv_A2Q21/Cin
Path Group  : eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.586
  Launch Clock Delay      :  4.121
  Clock Pessimism Removal :  0.499

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    3.030       3.087 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       3.163 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       4.122         _N36             
 PLL_158_303/CLK_OUT0              td                   -3.308       0.814 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       2.413         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       2.413 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.708       4.121         eth_tx_clk       
 CLMA_202_272/CLK                                                          r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[2][0]/opit_0_MUX4TO1Q/CLK

 CLMA_202_272/Q0                   tco                   0.287       4.408 f       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[2][0]/opit_0_MUX4TO1Q/Q
                                   net (fanout=5)        0.812       5.220         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[2] [0]
                                   td                    0.288       5.508 f       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3560_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.508         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N7930
 CLMA_222_252/Y3                   td                    0.501       6.009 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3560_1_3/gateop_A2/Y1
                                   net (fanout=1)        0.420       6.429         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3560 [4]
 CLMA_222_268/COUT                 td                    0.344       6.773 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3572_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.773         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N6584
 CLMA_222_272/Y1                   td                    0.498       7.271 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3572_1_5/gateop_A2/Y1
                                   net (fanout=1)        0.400       7.671         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3572 [7]
 CLMA_218_268/COUT                 td                    0.348       8.019 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3575_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.019         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N7443
                                   td                    0.058       8.077 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3575_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.077         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N7445
 CLMA_218_272/Y3                   td                    0.501       8.578 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3575_11/gateop_A2/Y1
                                   net (fanout=1)        0.397       8.975         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3575 [11]
 CLMS_214_273/COUT                 td                    0.515       9.490 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.490         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N7205
                                   td                    0.058       9.548 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[13]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.548         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N7207
 CLMS_214_277/COUT                 td                    0.058       9.606 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.606         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N7209
                                   td                    0.058       9.664 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[17]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.664         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N7211
                                                                           r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[19]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   9.664         Logic Levels: 7  
                                                                                   Logic: 3.514ns(63.395%), Route: 2.029ns(36.605%)
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       8.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.760      10.817 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.817         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048      10.865 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      11.792         _N36             
 PLL_158_303/CLK_OUT0              td                   -3.429       8.363 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571       9.934         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       9.934 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.652      11.586         eth_tx_clk       
 CLMS_214_281/CLK                                                          r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[19]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.499      12.085                          
 clock uncertainty                                      -0.150      11.935                          

 Setup time                                             -0.167      11.768                          

 Data required time                                                 11.768                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.768                          
 Data arrival time                                                   9.664                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.104                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[2][0]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[17]/opit_0_inv_A2Q21/Cin
Path Group  : eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.586
  Launch Clock Delay      :  4.121
  Clock Pessimism Removal :  0.499

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    3.030       3.087 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       3.163 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       4.122         _N36             
 PLL_158_303/CLK_OUT0              td                   -3.308       0.814 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       2.413         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       2.413 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.708       4.121         eth_tx_clk       
 CLMA_202_272/CLK                                                          r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[2][0]/opit_0_MUX4TO1Q/CLK

 CLMA_202_272/Q0                   tco                   0.287       4.408 f       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[2][0]/opit_0_MUX4TO1Q/Q
                                   net (fanout=5)        0.812       5.220         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[2] [0]
                                   td                    0.288       5.508 f       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3560_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.508         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N7930
 CLMA_222_252/Y3                   td                    0.501       6.009 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3560_1_3/gateop_A2/Y1
                                   net (fanout=1)        0.420       6.429         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3560 [4]
 CLMA_222_268/COUT                 td                    0.344       6.773 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3572_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.773         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N6584
 CLMA_222_272/Y1                   td                    0.498       7.271 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3572_1_5/gateop_A2/Y1
                                   net (fanout=1)        0.400       7.671         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3572 [7]
 CLMA_218_268/COUT                 td                    0.348       8.019 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3575_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.019         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N7443
                                   td                    0.058       8.077 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3575_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.077         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N7445
 CLMA_218_272/Y3                   td                    0.501       8.578 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3575_11/gateop_A2/Y1
                                   net (fanout=1)        0.397       8.975         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3575 [11]
 CLMS_214_273/COUT                 td                    0.515       9.490 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.490         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N7205
                                   td                    0.058       9.548 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[13]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.548         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N7207
 CLMS_214_277/COUT                 td                    0.058       9.606 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.606         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N7209
 CLMS_214_281/CIN                                                          r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[17]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   9.606         Logic Levels: 7  
                                                                                   Logic: 3.456ns(63.008%), Route: 2.029ns(36.992%)
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       8.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.760      10.817 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.817         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048      10.865 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      11.792         _N36             
 PLL_158_303/CLK_OUT0              td                   -3.429       8.363 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571       9.934         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       9.934 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.652      11.586         eth_tx_clk       
 CLMS_214_281/CLK                                                          r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[17]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.499      12.085                          
 clock uncertainty                                      -0.150      11.935                          

 Setup time                                             -0.170      11.765                          

 Data required time                                                 11.765                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.765                          
 Data arrival time                                                   9.606                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.159                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/real_add_cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/data_cnt[14]/opit_0_inv_A2Q21/CE
Path Group  : eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.586
  Launch Clock Delay      :  4.121
  Clock Pessimism Removal :  0.499

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    3.030       3.087 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       3.163 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       4.122         _N36             
 PLL_158_303/CLK_OUT0              td                   -3.308       0.814 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       2.413         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       2.413 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.708       4.121         eth_tx_clk       
 CLMS_214_257/CLK                                                          r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/real_add_cnt[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_214_257/Q1                   tco                   0.291       4.412 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/real_add_cnt[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.442       4.854         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/real_add_cnt [1]
                                   td                    0.474       5.328 f       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N305_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.328         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N6565
 CLMS_222_257/COUT                 td                    0.058       5.386 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N305_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.386         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N6567
                                   td                    0.058       5.444 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N305_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.444         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N6569
 CLMS_222_261/COUT                 td                    0.058       5.502 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N305_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.502         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N6571
                                   td                    0.058       5.560 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N305_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.560         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N6573
 CLMS_222_265/COUT                 td                    0.058       5.618 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N305_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.618         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N6575
 CLMS_222_269/Y1                   td                    0.498       6.116 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N305_13/gateop_A2/Y1
                                   net (fanout=1)        0.567       6.683         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N305 [13]
 CLMA_226_248/Y2                   td                    0.616       7.299 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N308.lt_6/gateop_perm/Y
                                   net (fanout=8)        0.404       7.703         _N14             
 CLMS_222_249/Y1                   td                    0.212       7.915 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N1064_1/gateop_perm/Z
                                   net (fanout=4)        0.543       8.458         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N1064
 CLMA_226_256/CECO                 td                    0.184       8.642 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/data_cnt[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.642         ntR1863          
 CLMA_226_260/CECO                 td                    0.184       8.826 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/data_cnt[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.826         ntR1862          
 CLMA_226_264/CECO                 td                    0.184       9.010 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/data_cnt[12]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.010         ntR1861          
 CLMA_226_268/CECI                                                         r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/data_cnt[14]/opit_0_inv_A2Q21/CE

 Data arrival time                                                   9.010         Logic Levels: 9  
                                                                                   Logic: 2.933ns(59.992%), Route: 1.956ns(40.008%)
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       8.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.760      10.817 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.817         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048      10.865 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      11.792         _N36             
 PLL_158_303/CLK_OUT0              td                   -3.429       8.363 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571       9.934         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       9.934 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.652      11.586         eth_tx_clk       
 CLMA_226_268/CLK                                                          r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/data_cnt[14]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.499      12.085                          
 clock uncertainty                                      -0.150      11.935                          

 Setup time                                             -0.729      11.206                          

 Data required time                                                 11.206                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.206                          
 Data arrival time                                                   9.010                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.196                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_mac[25]/opit_0_inv/CLK
Endpoint    : u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_mac[33]/opit_0_inv/D
Path Group  : eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.121
  Launch Clock Delay      :  3.586
  Clock Pessimism Removal :  -0.535

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.760       2.817 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.817         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       2.865 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       3.792         _N36             
 PLL_158_303/CLK_OUT0              td                   -3.429       0.363 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571       1.934         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       1.934 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.652       3.586         eth_tx_clk       
 CLMA_174_276/CLK                                                          r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_mac[25]/opit_0_inv/CLK

 CLMA_174_276/Q3                   tco                   0.221       3.807 f       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_mac[25]/opit_0_inv/Q
                                   net (fanout=3)        0.085       3.892         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_mac [25]
 CLMA_174_276/AD                                                           f       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_mac[33]/opit_0_inv/D

 Data arrival time                                                   3.892         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.222%), Route: 0.085ns(27.778%)
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    3.030       3.087 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       3.163 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       4.122         _N36             
 PLL_158_303/CLK_OUT0              td                   -3.308       0.814 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       2.413         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       2.413 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.708       4.121         eth_tx_clk       
 CLMA_174_276/CLK                                                          r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_mac[33]/opit_0_inv/CLK
 clock pessimism                                        -0.535       3.586                          
 clock uncertainty                                       0.000       3.586                          

 Hold time                                               0.053       3.639                          

 Data required time                                                  3.639                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.639                          
 Data arrival time                                                   3.892                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/des_ip_t[14]/opit_0_inv/CLK
Endpoint    : u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/des_ip_t[22]/opit_0_inv/D
Path Group  : eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.121
  Launch Clock Delay      :  3.586
  Clock Pessimism Removal :  -0.535

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.760       2.817 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.817         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       2.865 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       3.792         _N36             
 PLL_158_303/CLK_OUT0              td                   -3.429       0.363 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571       1.934         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       1.934 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.652       3.586         eth_tx_clk       
 CLMA_194_281/CLK                                                          r       u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/des_ip_t[14]/opit_0_inv/CLK

 CLMA_194_281/Q2                   tco                   0.224       3.810 f       u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/des_ip_t[14]/opit_0_inv/Q
                                   net (fanout=2)        0.085       3.895         u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/des_ip_t [14]
 CLMA_194_281/CD                                                           f       u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/des_ip_t[22]/opit_0_inv/D

 Data arrival time                                                   3.895         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    3.030       3.087 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       3.163 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       4.122         _N36             
 PLL_158_303/CLK_OUT0              td                   -3.308       0.814 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       2.413         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       2.413 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.708       4.121         eth_tx_clk       
 CLMA_194_281/CLK                                                          r       u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/des_ip_t[22]/opit_0_inv/CLK
 clock pessimism                                        -0.535       3.586                          
 clock uncertainty                                       0.000       3.586                          

 Hold time                                               0.053       3.639                          

 Data required time                                                  3.639                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.639                          
 Data arrival time                                                   3.895                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.256                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/udp_tx_byte_num[9]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/total_num[9]/opit_0_inv/D
Path Group  : eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.121
  Launch Clock Delay      :  3.465
  Clock Pessimism Removal :  -0.479

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.760       2.817 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.817         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       2.865 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       3.792         _N36             
 PLL_158_303/CLK_OUT0              td                   -3.429       0.363 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571       1.934         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       1.934 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.531       3.465         eth_tx_clk       
 CLMS_218_249/CLK                                                          r       u_img_data_pkt/udp_tx_byte_num[9]/opit_0_inv_L5Q_perm/CLK

 CLMS_218_249/Q2                   tco                   0.228       3.693 r       u_img_data_pkt/udp_tx_byte_num[9]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.213       3.906         udp_tx_byte_num[11]
 CLMS_214_253/M1                                                           r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/total_num[9]/opit_0_inv/D

 Data arrival time                                                   3.906         Logic Levels: 0  
                                                                                   Logic: 0.228ns(51.701%), Route: 0.213ns(48.299%)
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    3.030       3.087 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       3.163 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       4.122         _N36             
 PLL_158_303/CLK_OUT0              td                   -3.308       0.814 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       2.413         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       2.413 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.708       4.121         eth_tx_clk       
 CLMS_214_253/CLK                                                          r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/total_num[9]/opit_0_inv/CLK
 clock pessimism                                        -0.479       3.642                          
 clock uncertainty                                       0.000       3.642                          

 Hold time                                              -0.014       3.628                          

 Data required time                                                  3.628                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.628                          
 Data arrival time                                                   3.906                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.278                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N35             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_7      
 CLMA_94_36/CLK                                                            r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK

 CLMA_94_36/Q3                     tco                   0.288       5.245 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.410       5.655         coms1_reg_config/clock_20k_cnt [4]
 CLMA_90_41/Y0                     td                    0.487       6.142 r       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.250       6.392         coms1_reg_config/_N884
 CLMA_90_41/Y1                     td                    0.304       6.696 r       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.411       7.107         coms1_reg_config/N8
                                   td                    0.477       7.584 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.584         coms1_reg_config/_N6218
 CLMA_94_36/COUT                   td                    0.058       7.642 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.642         coms1_reg_config/_N6220
                                   td                    0.058       7.700 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.700         coms1_reg_config/_N6222
 CLMA_94_40/COUT                   td                    0.058       7.758 r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.758         coms1_reg_config/_N6224
 CLMA_94_44/CIN                                                            r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.758         Logic Levels: 4  
                                                                                   Logic: 1.730ns(61.764%), Route: 1.071ns(38.236%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        40.421      40.421 r                        
 P20                                                     0.000      40.421 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.495         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      41.542 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.542         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.590 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      42.348         _N35             
 PLL_158_55/CLK_OUT2               td                    0.098      42.446 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059      43.505         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      43.505 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531      45.036         ntclkbufg_7      
 CLMA_94_44/CLK                                                            r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.313      45.349                          
 clock uncertainty                                      -0.150      45.199                          

 Setup time                                             -0.170      45.029                          

 Data required time                                                 45.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 45.029                          
 Data arrival time                                                   7.758                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.271                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N35             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_7      
 CLMA_94_36/CLK                                                            r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK

 CLMA_94_36/Q3                     tco                   0.288       5.245 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.410       5.655         coms1_reg_config/clock_20k_cnt [4]
 CLMA_90_41/Y0                     td                    0.487       6.142 r       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.250       6.392         coms1_reg_config/_N884
 CLMA_90_41/Y1                     td                    0.304       6.696 r       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.411       7.107         coms1_reg_config/N8
                                   td                    0.477       7.584 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.584         coms1_reg_config/_N6218
 CLMA_94_36/COUT                   td                    0.058       7.642 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.642         coms1_reg_config/_N6220
                                   td                    0.058       7.700 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.700         coms1_reg_config/_N6222
                                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.700         Logic Levels: 3  
                                                                                   Logic: 1.672ns(60.955%), Route: 1.071ns(39.045%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        40.421      40.421 r                        
 P20                                                     0.000      40.421 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.495         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      41.542 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.542         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.590 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      42.348         _N35             
 PLL_158_55/CLK_OUT2               td                    0.098      42.446 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059      43.505         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      43.505 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531      45.036         ntclkbufg_7      
 CLMA_94_40/CLK                                                            r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.313      45.349                          
 clock uncertainty                                      -0.150      45.199                          

 Setup time                                             -0.167      45.032                          

 Data required time                                                 45.032                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 45.032                          
 Data arrival time                                                   7.700                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.332                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N35             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_7      
 CLMA_94_36/CLK                                                            r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK

 CLMA_94_36/Q3                     tco                   0.288       5.245 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.410       5.655         coms1_reg_config/clock_20k_cnt [4]
 CLMA_90_41/Y0                     td                    0.487       6.142 r       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.250       6.392         coms1_reg_config/_N884
 CLMA_90_41/Y1                     td                    0.304       6.696 r       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.411       7.107         coms1_reg_config/N8
                                   td                    0.477       7.584 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.584         coms1_reg_config/_N6218
 CLMA_94_36/COUT                   td                    0.058       7.642 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.642         coms1_reg_config/_N6220
 CLMA_94_40/CIN                                                            r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.642         Logic Levels: 3  
                                                                                   Logic: 1.614ns(60.112%), Route: 1.071ns(39.888%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        40.421      40.421 r                        
 P20                                                     0.000      40.421 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.495         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      41.542 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.542         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.590 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      42.348         _N35             
 PLL_158_55/CLK_OUT2               td                    0.098      42.446 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059      43.505         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      43.505 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531      45.036         ntclkbufg_7      
 CLMA_94_40/CLK                                                            r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.313      45.349                          
 clock uncertainty                                      -0.150      45.199                          

 Setup time                                             -0.170      45.029                          

 Data required time                                                 45.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 45.029                          
 Data arrival time                                                   7.642                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.387                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N35             
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.084 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531       4.615         ntclkbufg_7      
 CLMA_94_40/CLK                                                            r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK

 CLMA_94_40/Q0                     tco                   0.222       4.837 f       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.085       4.922         coms1_reg_config/clock_20k_cnt [5]
 CLMA_94_40/A1                                                             f       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   4.922         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N35             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_7      
 CLMA_94_40/CLK                                                            r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.342       4.615                          
 clock uncertainty                                       0.000       4.615                          

 Hold time                                              -0.121       4.494                          

 Data required time                                                  4.494                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.494                          
 Data arrival time                                                   4.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.428                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N35             
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.084 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531       4.615         ntclkbufg_7      
 CLMA_94_44/CLK                                                            r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK

 CLMA_94_44/Q0                     tco                   0.222       4.837 f       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.085       4.922         coms1_reg_config/clock_20k_cnt [9]
 CLMA_94_44/A1                                                             f       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   4.922         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N35             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_7      
 CLMA_94_44/CLK                                                            r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.342       4.615                          
 clock uncertainty                                       0.000       4.615                          

 Hold time                                              -0.121       4.494                          

 Data required time                                                  4.494                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.494                          
 Data arrival time                                                   4.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.428                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I01
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N35             
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.084 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531       4.615         ntclkbufg_7      
 CLMA_94_36/CLK                                                            r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMA_94_36/Q0                     tco                   0.222       4.837 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.086       4.923         coms1_reg_config/clock_20k_cnt [1]
 CLMA_94_36/A1                                                             f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   4.923         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N35             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_7      
 CLMA_94_36/CLK                                                            r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.342       4.615                          
 clock uncertainty                                       0.000       4.615                          

 Hold time                                              -0.121       4.494                          

 Data required time                                                  4.494                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.494                          
 Data arrival time                                                   4.923                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.429                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : hdmi_ddr_ov5640_top|pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.938 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       1.585       5.523         ntclkbufg_6      
 CLMA_182_125/CLK                                                          r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK

 CLMA_182_125/Q1                   tco                   0.291       5.814 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=7)        0.696       6.510         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/wr_addr [1]
                                   td                    0.474       6.984 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.984         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N7232
 CLMA_182_125/COUT                 td                    0.058       7.042 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.042         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N7234
                                   td                    0.058       7.100 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.100         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N7236
 CLMA_182_129/Y3                   td                    0.501       7.601 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.401       8.002         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2 [7]
 CLMA_182_124/Y2                   td                    0.210       8.212 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N3[7]_1/gateop_perm/Z
                                   net (fanout=1)        0.765       8.977         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N80370
 CLMA_182_120/COUT                 td                    0.515       9.492 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N172.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.492         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N172.co [6]
 CLMA_182_124/Y1                   td                    0.180       9.672 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N172.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.423      10.095         _N21             
 CLMA_182_140/C4                                                           r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  10.095         Logic Levels: 5  
                                                                                   Logic: 2.287ns(50.022%), Route: 2.285ns(49.978%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047    1001.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    1001.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    1003.659         _N22             
 USCM_84_114/CLK_USCM              td                    0.000    1003.659 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       1.531    1005.190         ntclkbufg_6      
 CLMA_182_140/CLK                                                          r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.279    1005.469                          
 clock uncertainty                                      -0.050    1005.419                          

 Setup time                                             -0.123    1005.296                          

 Data required time                                               1005.296                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.296                          
 Data arrival time                                                  10.095                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.201                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/L1
Path Group  : hdmi_ddr_ov5640_top|pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.938 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       1.585       5.523         ntclkbufg_6      
 CLMA_182_125/CLK                                                          r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK

 CLMA_182_125/Q1                   tco                   0.291       5.814 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=7)        0.696       6.510         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/wr_addr [1]
                                   td                    0.474       6.984 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.984         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N7232
 CLMA_182_125/COUT                 td                    0.058       7.042 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.042         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N7234
                                   td                    0.058       7.100 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.100         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N7236
 CLMA_182_129/COUT                 td                    0.058       7.158 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.158         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N7238
                                   td                    0.058       7.216 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.216         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N7240
 CLMA_182_133/Y3                   td                    0.501       7.717 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.548       8.265         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2 [11]
 CLMA_182_140/A1                                                           r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/L1

 Data arrival time                                                   8.265         Logic Levels: 3  
                                                                                   Logic: 1.498ns(54.632%), Route: 1.244ns(45.368%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047    1001.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    1001.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    1003.659         _N22             
 USCM_84_114/CLK_USCM              td                    0.000    1003.659 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       1.531    1005.190         ntclkbufg_6      
 CLMA_182_140/CLK                                                          r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.279    1005.469                          
 clock uncertainty                                      -0.050    1005.419                          

 Setup time                                             -0.231    1005.188                          

 Data required time                                               1005.188                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.188                          
 Data arrival time                                                   8.265                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.923                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/L1
Path Group  : hdmi_ddr_ov5640_top|pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.938 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       1.585       5.523         ntclkbufg_6      
 CLMA_182_125/CLK                                                          r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK

 CLMA_182_125/Q1                   tco                   0.291       5.814 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=7)        0.696       6.510         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/wr_addr [1]
                                   td                    0.474       6.984 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.984         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N7232
 CLMA_182_125/COUT                 td                    0.058       7.042 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.042         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N7234
                                   td                    0.058       7.100 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.100         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N7236
 CLMA_182_129/COUT                 td                    0.058       7.158 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.158         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N7238
 CLMA_182_133/Y1                   td                    0.498       7.656 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.551       8.207         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2 [9]
 CLMA_182_132/A1                                                           r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/L1

 Data arrival time                                                   8.207         Logic Levels: 3  
                                                                                   Logic: 1.437ns(53.539%), Route: 1.247ns(46.461%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047    1001.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    1001.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    1003.659         _N22             
 USCM_84_114/CLK_USCM              td                    0.000    1003.659 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       1.531    1005.190         ntclkbufg_6      
 CLMA_182_132/CLK                                                          r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.279    1005.469                          
 clock uncertainty                                      -0.050    1005.419                          

 Setup time                                             -0.231    1005.188                          

 Data required time                                               1005.188                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.188                          
 Data arrival time                                                   8.207                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.981                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/CLK
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/ADA0[10]
Path Group  : hdmi_ddr_ov5640_top|pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.659 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       1.531       5.190         ntclkbufg_6      
 CLMA_182_133/CLK                                                          r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/CLK

 CLMA_182_133/Q0                   tco                   0.222       5.412 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Q0
                                   net (fanout=8)        0.340       5.752         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/wr_addr [8]
 DRM_178_128/ADA0[10]                                                      f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/ADA0[10]

 Data arrival time                                                   5.752         Logic Levels: 0  
                                                                                   Logic: 0.222ns(39.502%), Route: 0.340ns(60.498%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.938 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       1.585       5.523         ntclkbufg_6      
 DRM_178_128/CLKA[0]                                                       r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.297       5.226                          
 clock uncertainty                                       0.000       5.226                          

 Hold time                                               0.161       5.387                          

 Data required time                                                  5.387                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.387                          
 Data arrival time                                                   5.752                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.365                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/L0
Path Group  : hdmi_ddr_ov5640_top|pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.659 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       1.531       5.190         ntclkbufg_6      
 CLMA_182_129/CLK                                                          r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK

 CLMA_182_129/Q1                   tco                   0.224       5.414 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=8)        0.089       5.503         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/wr_addr [5]
 CLMA_182_128/C0                                                           f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/L0

 Data arrival time                                                   5.503         Logic Levels: 0  
                                                                                   Logic: 0.224ns(71.565%), Route: 0.089ns(28.435%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.938 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       1.585       5.523         ntclkbufg_6      
 CLMA_182_128/CLK                                                          r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.304       5.219                          
 clock uncertainty                                       0.000       5.219                          

 Hold time                                              -0.093       5.126                          

 Data required time                                                  5.126                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.126                          
 Data arrival time                                                   5.503                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.377                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/ADA0[4]
Path Group  : hdmi_ddr_ov5640_top|pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.659 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       1.531       5.190         ntclkbufg_6      
 CLMA_182_125/CLK                                                          r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK

 CLMA_182_125/Q2                   tco                   0.224       5.414 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=8)        0.354       5.768         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/wr_addr [2]
 DRM_178_108/ADA0[4]                                                       f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/ADA0[4]

 Data arrival time                                                   5.768         Logic Levels: 0  
                                                                                   Logic: 0.224ns(38.754%), Route: 0.354ns(61.246%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.938 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       1.585       5.523         ntclkbufg_6      
 DRM_178_108/CLKA[0]                                                       r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.297       5.226                          
 clock uncertainty                                       0.000       5.226                          

 Hold time                                               0.161       5.387                          

 Data required time                                                  5.387                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.387                          
 Data arrival time                                                   5.768                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.381                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.012
  Launch Clock Delay      :  5.326
  Clock Pessimism Removal :  0.281

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       3.741 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=234)      1.585       5.326         ntclkbufg_4      
 CLMA_198_108/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_198_108/Q0                   tco                   0.287       5.613 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.365       6.978         u_CORES/u_jtag_hub/data_ctrl
 CLMA_182_173/C1                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.978         Logic Levels: 0  
                                                                                   Logic: 0.287ns(17.373%), Route: 1.365ns(82.627%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460      28.460         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      28.460 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=234)      1.552      30.012         ntclkbufg_4      
 CLMA_182_173/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.281      30.293                          
 clock uncertainty                                      -0.050      30.243                          

 Setup time                                             -0.221      30.022                          

 Data required time                                                 30.022                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.022                          
 Data arrival time                                                   6.978                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.044                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.012
  Launch Clock Delay      :  5.326
  Clock Pessimism Removal :  0.281

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       3.741 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=234)      1.585       5.326         ntclkbufg_4      
 CLMA_198_108/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_198_108/Q0                   tco                   0.287       5.613 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.337       6.950         u_CORES/u_jtag_hub/data_ctrl
 CLMA_182_164/D1                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.950         Logic Levels: 0  
                                                                                   Logic: 0.287ns(17.672%), Route: 1.337ns(82.328%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460      28.460         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      28.460 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=234)      1.552      30.012         ntclkbufg_4      
 CLMA_182_164/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.281      30.293                          
 clock uncertainty                                      -0.050      30.243                          

 Setup time                                             -0.193      30.050                          

 Data required time                                                 30.050                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.050                          
 Data arrival time                                                   6.950                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.100                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.012
  Launch Clock Delay      :  5.326
  Clock Pessimism Removal :  0.281

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       3.741 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=234)      1.585       5.326         ntclkbufg_4      
 CLMA_198_108/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_198_108/Q0                   tco                   0.287       5.613 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.301       6.914         u_CORES/u_jtag_hub/data_ctrl
 CLMA_182_173/B1                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.914         Logic Levels: 0  
                                                                                   Logic: 0.287ns(18.073%), Route: 1.301ns(81.927%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460      28.460         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      28.460 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=234)      1.552      30.012         ntclkbufg_4      
 CLMA_182_173/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.281      30.293                          
 clock uncertainty                                      -0.050      30.243                          

 Setup time                                             -0.194      30.049                          

 Data required time                                                 30.049                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.049                          
 Data arrival time                                                   6.914                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.135                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[3]/opit_0_L5Q/CLK
Endpoint    : u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.326
  Launch Clock Delay      :  4.833
  Clock Pessimism Removal :  -0.464

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302       3.302         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       3.302 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=234)      1.531       4.833         ntclkbufg_4      
 CLMA_182_169/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[3]/opit_0_L5Q/CLK

 CLMA_182_169/Q0                   tco                   0.222       5.055 f       u_CORES/u_jtag_hub/shft.shift_data[3]/opit_0_L5Q/Q
                                   net (fanout=2)        0.085       5.140         u_CORES/u_jtag_hub/shift_data [3]
 CLMA_182_168/B4                                                           f       u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.140         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       3.741 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=234)      1.585       5.326         ntclkbufg_4      
 CLMA_182_168/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.464       4.862                          
 clock uncertainty                                       0.000       4.862                          

 Hold time                                              -0.035       4.827                          

 Data required time                                                  4.827                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.827                          
 Data arrival time                                                   5.140                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.313                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[99]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[98]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.326
  Launch Clock Delay      :  4.833
  Clock Pessimism Removal :  -0.464

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302       3.302         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       3.302 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=234)      1.531       4.833         ntclkbufg_4      
 CLMA_210_229/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[99]/opit_0_inv_L5Q_perm/CLK

 CLMA_210_229/Q2                   tco                   0.224       5.057 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[99]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.143         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [99]
 CLMA_210_228/A4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[98]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.143         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.258%), Route: 0.086ns(27.742%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       3.741 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=234)      1.585       5.326         ntclkbufg_4      
 CLMA_210_228/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[98]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.464       4.862                          
 clock uncertainty                                       0.000       4.862                          

 Hold time                                              -0.035       4.827                          

 Data required time                                                  4.827                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.827                          
 Data arrival time                                                   5.143                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.316                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_MUX4TO1Q/S1
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.326
  Launch Clock Delay      :  4.833
  Clock Pessimism Removal :  -0.464

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302       3.302         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       3.302 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=234)      1.531       4.833         ntclkbufg_4      
 CLMS_190_213/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_A2Q21/CLK

 CLMS_190_213/Q1                   tco                   0.224       5.057 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.087       5.144         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [6]
 CLMA_190_212/C4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_MUX4TO1Q/S1

 Data arrival time                                                   5.144         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.026%), Route: 0.087ns(27.974%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       3.741 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=234)      1.585       5.326         ntclkbufg_4      
 CLMA_190_212/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.464       4.862                          
 clock uncertainty                                       0.000       4.862                          

 Hold time                                              -0.034       4.828                          

 Data required time                                                  4.828                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.828                          
 Data arrival time                                                   5.144                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.316                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_AQ_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.246  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.833
  Launch Clock Delay      :  5.079
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.494      28.494         u_CORES/capt_o   
 USCM_84_119/CLK_USCM              td                    0.000      28.494 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585      30.079         ntclkbufg_8      
 CLMA_182_172/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMA_182_172/Q1                   tco                   0.291      30.370 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=9)        0.628      30.998         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMS_174_177/Y0                   td                    0.478      31.476 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=2)        0.779      32.255         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_174_192/Y1                   td                    0.288      32.543 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=13)       0.449      32.992         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_182_197/Y3                   td                    0.468      33.460 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N490/gateop_perm/Z
                                   net (fanout=3)        0.792      34.252         u_CORES/u_debug_core_0/u_rd_addr_gen/N490
 CLMS_174_181/CECO                 td                    0.184      34.436 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      34.436         ntR1642          
 CLMS_174_185/CECO                 td                    0.184      34.620 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=1)        0.000      34.620         ntR1641          
 CLMS_174_193/CECI                                                         r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                  34.620         Logic Levels: 5  
                                                                                   Logic: 1.893ns(41.687%), Route: 2.648ns(58.313%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302      53.302         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      53.302 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=234)      1.531      54.833         ntclkbufg_4      
 CLMS_174_193/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.000      54.833                          
 clock uncertainty                                      -0.050      54.783                          

 Setup time                                             -0.729      54.054                          

 Data required time                                                 54.054                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.054                          
 Data arrival time                                                  34.620                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.434                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[5]/opit_0_inv_A2Q21/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.246  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.833
  Launch Clock Delay      :  5.079
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.494      28.494         u_CORES/capt_o   
 USCM_84_119/CLK_USCM              td                    0.000      28.494 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585      30.079         ntclkbufg_8      
 CLMA_182_172/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMA_182_172/Q1                   tco                   0.291      30.370 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=9)        0.628      30.998         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMS_174_177/Y0                   td                    0.478      31.476 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=2)        0.779      32.255         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_174_192/Y1                   td                    0.288      32.543 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=13)       0.449      32.992         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_182_197/Y3                   td                    0.468      33.460 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N490/gateop_perm/Z
                                   net (fanout=3)        0.792      34.252         u_CORES/u_debug_core_0/u_rd_addr_gen/N490
 CLMS_174_181/CECO                 td                    0.184      34.436 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      34.436         ntR1642          
 CLMS_174_185/CECI                                                         r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[5]/opit_0_inv_A2Q21/CE

 Data arrival time                                                  34.436         Logic Levels: 4  
                                                                                   Logic: 1.709ns(39.224%), Route: 2.648ns(60.776%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302      53.302         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      53.302 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=234)      1.531      54.833         ntclkbufg_4      
 CLMS_174_185/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000      54.833                          
 clock uncertainty                                      -0.050      54.783                          

 Setup time                                             -0.729      54.054                          

 Data required time                                                 54.054                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.054                          
 Data arrival time                                                  34.436                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.618                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_A2Q21/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.246  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.833
  Launch Clock Delay      :  5.079
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.494      28.494         u_CORES/capt_o   
 USCM_84_119/CLK_USCM              td                    0.000      28.494 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585      30.079         ntclkbufg_8      
 CLMA_182_172/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMA_182_172/Q1                   tco                   0.291      30.370 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=9)        0.628      30.998         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMS_174_177/Y0                   td                    0.478      31.476 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=2)        0.779      32.255         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_174_192/Y1                   td                    0.288      32.543 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=13)       0.449      32.992         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_182_197/Y3                   td                    0.468      33.460 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N490/gateop_perm/Z
                                   net (fanout=3)        0.792      34.252         u_CORES/u_debug_core_0/u_rd_addr_gen/N490
 CLMS_174_181/CECO                 td                    0.184      34.436 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      34.436         ntR1642          
 CLMS_174_185/CECI                                                         r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_A2Q21/CE

 Data arrival time                                                  34.436         Logic Levels: 4  
                                                                                   Logic: 1.709ns(39.224%), Route: 2.648ns(60.776%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302      53.302         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      53.302 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=234)      1.531      54.833         ntclkbufg_4      
 CLMS_174_185/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000      54.833                          
 clock uncertainty                                      -0.050      54.783                          

 Setup time                                             -0.729      54.054                          

 Data required time                                                 54.054                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.054                          
 Data arrival time                                                  34.436                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.618                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.661  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.326
  Launch Clock Delay      :  4.665
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.134      28.134         u_CORES/capt_o   
 USCM_84_119/CLK_USCM              td                    0.000      28.134 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531      29.665         ntclkbufg_8      
 CLMA_182_172/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_182_172/Q2                   tco                   0.228      29.893 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=9)        0.276      30.169         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_182_192/M1                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D

 Data arrival time                                                  30.169         Logic Levels: 0  
                                                                                   Logic: 0.228ns(45.238%), Route: 0.276ns(54.762%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       3.741 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=234)      1.585       5.326         ntclkbufg_4      
 CLMA_182_192/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/CLK
 clock pessimism                                         0.000       5.326                          
 clock uncertainty                                       0.050       5.376                          

 Hold time                                              -0.014       5.362                          

 Data required time                                                  5.362                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.362                          
 Data arrival time                                                  30.169                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.807                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.661  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.326
  Launch Clock Delay      :  4.665
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.134      28.134         u_CORES/capt_o   
 USCM_84_119/CLK_USCM              td                    0.000      28.134 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531      29.665         ntclkbufg_8      
 CLMA_182_176/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK

 CLMA_182_176/Q0                   tco                   0.222      29.887 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/Q
                                   net (fanout=3)        0.218      30.105         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2]
 CLMA_182_181/A0                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  30.105         Logic Levels: 0  
                                                                                   Logic: 0.222ns(50.455%), Route: 0.218ns(49.545%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       3.741 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=234)      1.585       5.326         ntclkbufg_4      
 CLMA_182_181/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       5.326                          
 clock uncertainty                                       0.050       5.376                          

 Hold time                                              -0.094       5.282                          

 Data required time                                                  5.282                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.282                          
 Data arrival time                                                  30.105                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.823                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.661  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.326
  Launch Clock Delay      :  4.665
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.134      28.134         u_CORES/capt_o   
 USCM_84_119/CLK_USCM              td                    0.000      28.134 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531      29.665         ntclkbufg_8      
 CLMA_182_176/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK

 CLMA_182_176/Q1                   tco                   0.224      29.889 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/Q
                                   net (fanout=3)        0.219      30.108         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [1]
 CLMA_182_181/A1                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  30.108         Logic Levels: 0  
                                                                                   Logic: 0.224ns(50.564%), Route: 0.219ns(49.436%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       3.741 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=234)      1.585       5.326         ntclkbufg_4      
 CLMA_182_181/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       5.326                          
 clock uncertainty                                       0.050       5.376                          

 Hold time                                              -0.121       5.255                          

 Data required time                                                  5.255                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.255                          
 Data arrival time                                                  30.108                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.853                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.774  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.665
  Launch Clock Delay      :  5.439
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.829      78.829         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      78.829 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=234)      1.610      80.439         ntclkbufg_4      
 CLMA_182_164/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_164/Q0                   tco                   0.287      80.726 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.403      81.129         u_CORES/conf_sel [0]
 CLMA_182_172/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  81.129         Logic Levels: 0  
                                                                                   Logic: 0.287ns(41.594%), Route: 0.403ns(58.406%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.134     128.134         u_CORES/capt_o   
 USCM_84_119/CLK_USCM              td                    0.000     128.134 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531     129.665         ntclkbufg_8      
 CLMA_182_172/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     129.665                          
 clock uncertainty                                      -0.050     129.615                          

 Setup time                                             -0.617     128.998                          

 Data required time                                                128.998                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.998                          
 Data arrival time                                                  81.129                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.869                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.774  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.665
  Launch Clock Delay      :  5.439
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.829      78.829         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      78.829 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=234)      1.610      80.439         ntclkbufg_4      
 CLMA_182_164/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_164/Q0                   tco                   0.287      80.726 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.403      81.129         u_CORES/conf_sel [0]
 CLMA_182_172/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  81.129         Logic Levels: 0  
                                                                                   Logic: 0.287ns(41.594%), Route: 0.403ns(58.406%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.134     128.134         u_CORES/capt_o   
 USCM_84_119/CLK_USCM              td                    0.000     128.134 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531     129.665         ntclkbufg_8      
 CLMA_182_172/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     129.665                          
 clock uncertainty                                      -0.050     129.615                          

 Setup time                                             -0.617     128.998                          

 Data required time                                                128.998                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.998                          
 Data arrival time                                                  81.129                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.869                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.774  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.665
  Launch Clock Delay      :  5.439
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.829      78.829         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      78.829 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=234)      1.610      80.439         ntclkbufg_4      
 CLMA_182_164/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_164/Q0                   tco                   0.287      80.726 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.403      81.129         u_CORES/conf_sel [0]
 CLMA_182_172/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  81.129         Logic Levels: 0  
                                                                                   Logic: 0.287ns(41.594%), Route: 0.403ns(58.406%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.134     128.134         u_CORES/capt_o   
 USCM_84_119/CLK_USCM              td                    0.000     128.134 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531     129.665         ntclkbufg_8      
 CLMA_182_172/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     129.665                          
 clock uncertainty                                      -0.050     129.615                          

 Setup time                                             -0.617     128.998                          

 Data required time                                                128.998                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.998                          
 Data arrival time                                                  81.129                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.869                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.079
  Launch Clock Delay      :  5.012
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460     128.460         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000     128.460 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=234)      1.552     130.012         ntclkbufg_4      
 CLMA_182_173/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_173/Q2                   tco                   0.224     130.236 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.227     130.463         u_CORES/id_o [0] 
 CLMA_182_176/M1                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D

 Data arrival time                                                 130.463         Logic Levels: 0  
                                                                                   Logic: 0.224ns(49.667%), Route: 0.227ns(50.333%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.494     128.494         u_CORES/capt_o   
 USCM_84_119/CLK_USCM              td                    0.000     128.494 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585     130.079         ntclkbufg_8      
 CLMA_182_176/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     130.079                          
 clock uncertainty                                       0.050     130.129                          

 Hold time                                              -0.024     130.105                          

 Data required time                                                130.105                          
----------------------------------------------------------------------------------------------------
 Data required time                                                130.105                          
 Data arrival time                                                 130.463                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.358                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.079
  Launch Clock Delay      :  5.012
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460     128.460         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000     128.460 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=234)      1.552     130.012         ntclkbufg_4      
 CLMA_182_173/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_173/Q0                   tco                   0.222     130.234 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.229     130.463         u_CORES/id_o [2] 
 CLMA_182_176/M0                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D

 Data arrival time                                                 130.463         Logic Levels: 0  
                                                                                   Logic: 0.222ns(49.224%), Route: 0.229ns(50.776%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.494     128.494         u_CORES/capt_o   
 USCM_84_119/CLK_USCM              td                    0.000     128.494 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585     130.079         ntclkbufg_8      
 CLMA_182_176/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     130.079                          
 clock uncertainty                                       0.050     130.129                          

 Hold time                                              -0.024     130.105                          

 Data required time                                                130.105                          
----------------------------------------------------------------------------------------------------
 Data required time                                                130.105                          
 Data arrival time                                                 130.463                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.358                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.079
  Launch Clock Delay      :  5.012
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460     128.460         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000     128.460 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=234)      1.552     130.012         ntclkbufg_4      
 CLMA_182_173/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_173/Q1                   tco                   0.224     130.236 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.315     130.551         u_CORES/id_o [4] 
 CLMA_182_176/AD                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                 130.551         Logic Levels: 0  
                                                                                   Logic: 0.224ns(41.558%), Route: 0.315ns(58.442%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.494     128.494         u_CORES/capt_o   
 USCM_84_119/CLK_USCM              td                    0.000     128.494 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585     130.079         ntclkbufg_8      
 CLMA_182_176/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     130.079                          
 clock uncertainty                                       0.050     130.129                          

 Hold time                                               0.053     130.182                          

 Data required time                                                130.182                          
----------------------------------------------------------------------------------------------------
 Data required time                                                130.182                          
 Data arrival time                                                 130.551                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.369                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMS_98_217/CLK                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_98_217/Q0                    tco                   0.289       5.716 r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=539)      1.910       7.626         u_DDR3_50H/ddr_rstn
 CLMA_62_116/RSCO                  td                    0.147       7.773 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[28]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       7.773         ntR754           
 CLMA_62_120/RSCO                  td                    0.147       7.920 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[27]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.920         ntR753           
 CLMA_62_124/RSCO                  td                    0.147       8.067 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_l[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       8.067         ntR752           
 CLMA_62_128/RSCO                  td                    0.147       8.214 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[32]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.214         ntR751           
 CLMA_62_132/RSCO                  td                    0.147       8.361 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[31]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       8.361         ntR750           
 CLMA_62_136/RSCO                  td                    0.147       8.508 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rlast/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=6)        0.000       8.508         ntR749           
 CLMA_62_140/RSCO                  td                    0.147       8.655 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[21]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.655         ntR748           
 CLMA_62_144/RSCO                  td                    0.147       8.802 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[32]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       8.802         ntR747           
 CLMA_62_148/RSCO                  td                    0.147       8.949 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.949         ntR746           
 CLMA_62_152/RSCO                  td                    0.147       9.096 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_cmd_l[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       9.096         ntR745           
 CLMA_62_156/RSCO                  td                    0.147       9.243 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_cmd_l[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.243         ntR744           
 CLMA_62_160/RSCO                  td                    0.147       9.390 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[50]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       9.390         ntR743           
 CLMA_62_164/RSCO                  td                    0.147       9.537 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[23]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.537         ntR742           
 CLMA_62_168/RSCO                  td                    0.147       9.684 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[47]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=4)        0.000       9.684         ntR741           
 CLMA_62_172/RSCO                  td                    0.147       9.831 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[5][10]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.831         ntR740           
 CLMA_62_176/RSCO                  td                    0.147       9.978 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[3][10]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       9.978         ntR739           
 CLMA_62_180/RSCO                  td                    0.147      10.125 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[51]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      10.125         ntR738           
 CLMA_62_184/RSCO                  td                    0.147      10.272 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[48]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=1)        0.000      10.272         ntR737           
 CLMA_62_192/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/RS

 Data arrival time                                                  10.272         Logic Levels: 18 
                                                                                   Logic: 2.935ns(60.578%), Route: 1.910ns(39.422%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N35             
 USCM_84_113/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
 CLMA_62_192/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Recovery time                                           0.000      25.341                          

 Data required time                                                 25.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.341                          
 Data arrival time                                                  10.272                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.069                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_3/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMS_98_217/CLK                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_98_217/Q0                    tco                   0.289       5.716 r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=539)      1.362       7.078         u_DDR3_50H/ddr_rstn
 CLMA_90_125/RSCO                  td                    0.147       7.225 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.raddr_msb/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.225         ntR140           
 CLMA_90_129/RSCO                  td                    0.147       7.372 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/timing_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.372         ntR139           
 CLMA_90_133/RSCO                  td                    0.147       7.519 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_valid/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.519         ntR138           
 CLMA_90_137/RSCO                  td                    0.147       7.666 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_cmd_act/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.666         ntR137           
 CLMA_90_141/RSCO                  td                    0.147       7.813 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.813         ntR136           
 CLMA_90_145/RSCO                  td                    0.147       7.960 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/rd_poll_d/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       7.960         ntR135           
 CLMA_90_149/RSCO                  td                    0.147       8.107 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.rptr[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       8.107         ntR134           
 CLMA_90_153/RSCO                  td                    0.147       8.254 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.rptr[4]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=4)        0.000       8.254         ntR133           
 CLMA_90_157/RSCO                  td                    0.147       8.401 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=3)        0.000       8.401         ntR132           
 CLMA_90_161/RSCO                  td                    0.147       8.548 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_3/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.548         ntR131           
 CLMA_90_165/RSCO                  td                    0.147       8.695 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/cnt[3]/opit_0_inv_L6Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.695         ntR130           
 CLMA_90_169/RSCO                  td                    0.147       8.842 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.842         ntR129           
 CLMA_90_173/RSCO                  td                    0.147       8.989 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_len[1]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=5)        0.000       8.989         ntR128           
 CLMA_90_177/RSCO                  td                    0.147       9.136 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[52]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       9.136         ntR127           
 CLMA_90_181/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_3/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.136         Logic Levels: 14 
                                                                                   Logic: 2.347ns(63.279%), Route: 1.362ns(36.721%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N35             
 USCM_84_113/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
 CLMA_90_181/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_3/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Recovery time                                           0.000      25.341                          

 Data required time                                                 25.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.341                          
 Data arrival time                                                   9.136                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.205                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][7]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.709  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.657
  Launch Clock Delay      :  3.617
  Clock Pessimism Removal :  0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=950)      2.163       3.617         nt_sys_clk       
 CLMA_182_197/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_182_197/Q1                   tco                   0.291       3.908 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=212)      0.795       4.703         u_CORES/u_debug_core_0/resetn
 CLMA_210_196/RSCO                 td                    0.147       4.850 f       u_CORES/u_debug_core_0/data_pipe[4][17]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.850         ntR491           
 CLMA_210_200/RSCO                 td                    0.147       4.997 f       u_CORES/u_debug_core_0/data_pipe[3][6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.997         ntR490           
 CLMA_210_204/RSCO                 td                    0.147       5.144 f       u_CORES/u_debug_core_0/data_pipe[4][7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       5.144         ntR489           
 CLMA_210_208/RSCO                 td                    0.147       5.291 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[24]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       5.291         ntR488           
 CLMA_210_212/RSCO                 td                    0.147       5.438 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[23]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       5.438         ntR487           
 CLMA_210_216/RSCO                 td                    0.147       5.585 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[21]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.585         ntR486           
 CLMA_210_220/RSCO                 td                    0.147       5.732 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[92]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       5.732         ntR485           
 CLMA_210_224/RSCO                 td                    0.147       5.879 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[7]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.879         ntR484           
 CLMA_210_228/RSCO                 td                    0.147       6.026 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[121]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       6.026         ntR483           
 CLMA_210_232/RSCI                                                         f       u_CORES/u_debug_core_0/TRIG0_ff[0][7]/opit_0_inv/RS

 Data arrival time                                                   6.026         Logic Levels: 9  
                                                                                   Logic: 1.614ns(66.999%), Route: 0.795ns(33.001%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082      21.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=950)      1.454      22.657         nt_sys_clk       
 CLMA_210_232/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][7]/opit_0_inv/CLK
 clock pessimism                                         0.251      22.908                          
 clock uncertainty                                      -0.050      22.858                          

 Recovery time                                           0.000      22.858                          

 Data required time                                                 22.858                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.858                          
 Data arrival time                                                   6.026                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.832                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt[6]/opit_0_A2Q21/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.471  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.674
  Launch Clock Delay      :  3.705
  Clock Pessimism Removal :  -0.498

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=950)      2.502       3.705         nt_sys_clk       
 CLMA_150_292/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK

 CLMA_150_292/Q0                   tco                   0.226       3.931 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/Q
                                   net (fanout=68)       0.438       4.369         u_hsst_core/P_LANE_RST_3
 CLMA_150_300/RSCO                 td                    0.105       4.474 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.474         ntR1426          
 CLMA_150_304/RSCI                                                         r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt[6]/opit_0_A2Q21/RS

 Data arrival time                                                   4.474         Logic Levels: 1  
                                                                                   Logic: 0.331ns(43.043%), Route: 0.438ns(56.957%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=950)      3.220       4.674         nt_sys_clk       
 CLMA_150_304/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt[6]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.498       4.176                          
 clock uncertainty                                       0.000       4.176                          

 Removal time                                            0.000       4.176                          

 Data required time                                                  4.176                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.176                          
 Data arrival time                                                   4.474                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.298                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt[8]/opit_0_A2Q21/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.471  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.674
  Launch Clock Delay      :  3.705
  Clock Pessimism Removal :  -0.498

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=950)      2.502       3.705         nt_sys_clk       
 CLMA_150_292/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK

 CLMA_150_292/Q0                   tco                   0.226       3.931 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/Q
                                   net (fanout=68)       0.438       4.369         u_hsst_core/P_LANE_RST_3
 CLMA_150_300/RSCO                 td                    0.105       4.474 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.474         ntR1426          
 CLMA_150_304/RSCI                                                         r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt[8]/opit_0_A2Q21/RS

 Data arrival time                                                   4.474         Logic Levels: 1  
                                                                                   Logic: 0.331ns(43.043%), Route: 0.438ns(56.957%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=950)      3.220       4.674         nt_sys_clk       
 CLMA_150_304/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt[8]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.498       4.176                          
 clock uncertainty                                       0.000       4.176                          

 Removal time                                            0.000       4.176                          

 Data required time                                                  4.176                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.176                          
 Data arrival time                                                   4.474                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.298                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][32]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.530  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.908
  Launch Clock Delay      :  3.038
  Clock Pessimism Removal :  -0.340

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=950)      1.835       3.038         nt_sys_clk       
 CLMA_182_197/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_182_197/Q1                   tco                   0.224       3.262 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=212)      0.508       3.770         u_CORES/u_debug_core_0/resetn
 CLMS_186_173/RSCO                 td                    0.105       3.875 r       u_CORES/u_debug_core_0/data_pipe[4][41]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.875         ntR693           
 CLMS_186_177/RSCI                                                         r       u_CORES/u_debug_core_0/data_pipe[3][32]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.875         Logic Levels: 1  
                                                                                   Logic: 0.329ns(39.307%), Route: 0.508ns(60.693%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=950)      2.454       3.908         nt_sys_clk       
 CLMS_186_177/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[3][32]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.340       3.568                          
 clock uncertainty                                       0.000       3.568                          

 Removal time                                            0.000       3.568                          

 Data required time                                                  3.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.568                          
 Data arrival time                                                   3.875                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.307                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[5]/opit_0_inv_A2Q21/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4302)     1.585      10.954         ntclkbufg_0      
 CLMS_94_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_94_193/Q1                    tco                   0.291      11.245 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=457)      2.054      13.299         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_10_136/RSCO                  td                    0.147      13.446 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value_lock[4]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      13.446         ntR1315          
 CLMA_10_140/RSCO                  td                    0.147      13.593 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[4]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000      13.593         ntR1314          
 CLMA_10_144/RSCO                  td                    0.147      13.740 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.740         ntR1313          
 CLMA_10_148/RSCO                  td                    0.147      13.887 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_AQ/RSOUT
                                   net (fanout=2)        0.000      13.887         ntR1312          
 CLMA_10_152/RSCO                  td                    0.147      14.034 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value_lock[5]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.034         ntR1311          
 CLMA_10_156/RSCO                  td                    0.147      14.181 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.181         ntR1310          
 CLMA_10_160/RSCO                  td                    0.147      14.328 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value_lock[4]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.328         ntR1309          
 CLMA_10_164/RSCO                  td                    0.147      14.475 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      14.475         ntR1308          
 CLMA_10_168/RSCO                  td                    0.147      14.622 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value_lock[5]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.622         ntR1307          
 CLMA_10_172/RSCO                  td                    0.147      14.769 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_vld/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.769         ntR1306          
 CLMA_10_176/RSCO                  td                    0.147      14.916 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3[2]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      14.916         ntR1305          
 CLMA_10_180/RSCO                  td                    0.147      15.063 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value_lock[3]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.063         ntR1304          
 CLMA_10_184/RSCO                  td                    0.147      15.210 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      15.210         ntR1303          
 CLMA_10_192/RSCO                  td                    0.147      15.357 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      15.357         ntR1302          
 CLMA_10_196/RSCO                  td                    0.147      15.504 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      15.504         ntR1301          
 CLMA_10_200/RSCO                  td                    0.147      15.651 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      15.651         ntR1300          
 CLMA_10_204/RSCO                  td                    0.147      15.798 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[7]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=1)        0.000      15.798         ntR1299          
 CLMA_10_208/RSCO                  td                    0.147      15.945 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      15.945         ntR1298          
 CLMA_10_212/RSCO                  td                    0.147      16.092 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      16.092         ntR1297          
 CLMA_10_216/RSCO                  td                    0.147      16.239 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      16.239         ntR1296          
 CLMA_10_220/RSCO                  td                    0.147      16.386 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      16.386         ntR1295          
 CLMA_10_224/RSCO                  td                    0.147      16.533 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_set_bin_tra[3]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      16.533         ntR1294          
 CLMA_10_228/RSCO                  td                    0.147      16.680 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_1/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      16.680         ntR1293          
 CLMA_10_232/RSCO                  td                    0.147      16.827 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.827         ntR1292          
 CLMA_10_236/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  16.827         Logic Levels: 24 
                                                                                   Logic: 3.819ns(65.026%), Route: 2.054ns(34.974%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N35             
 USCM_84_113/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4302)     1.531      20.386         ntclkbufg_0      
 CLMA_10_236/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Recovery time                                           0.000      20.568                          

 Data required time                                                 20.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.568                          
 Data arrival time                                                  16.827                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.741                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[7]/opit_0_inv_A2Q21/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4302)     1.585      10.954         ntclkbufg_0      
 CLMS_94_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_94_193/Q1                    tco                   0.291      11.245 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=457)      2.054      13.299         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_10_136/RSCO                  td                    0.147      13.446 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value_lock[4]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      13.446         ntR1315          
 CLMA_10_140/RSCO                  td                    0.147      13.593 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[4]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000      13.593         ntR1314          
 CLMA_10_144/RSCO                  td                    0.147      13.740 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.740         ntR1313          
 CLMA_10_148/RSCO                  td                    0.147      13.887 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_AQ/RSOUT
                                   net (fanout=2)        0.000      13.887         ntR1312          
 CLMA_10_152/RSCO                  td                    0.147      14.034 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value_lock[5]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.034         ntR1311          
 CLMA_10_156/RSCO                  td                    0.147      14.181 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.181         ntR1310          
 CLMA_10_160/RSCO                  td                    0.147      14.328 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value_lock[4]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.328         ntR1309          
 CLMA_10_164/RSCO                  td                    0.147      14.475 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      14.475         ntR1308          
 CLMA_10_168/RSCO                  td                    0.147      14.622 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value_lock[5]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.622         ntR1307          
 CLMA_10_172/RSCO                  td                    0.147      14.769 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_vld/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.769         ntR1306          
 CLMA_10_176/RSCO                  td                    0.147      14.916 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3[2]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      14.916         ntR1305          
 CLMA_10_180/RSCO                  td                    0.147      15.063 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value_lock[3]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.063         ntR1304          
 CLMA_10_184/RSCO                  td                    0.147      15.210 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      15.210         ntR1303          
 CLMA_10_192/RSCO                  td                    0.147      15.357 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      15.357         ntR1302          
 CLMA_10_196/RSCO                  td                    0.147      15.504 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      15.504         ntR1301          
 CLMA_10_200/RSCO                  td                    0.147      15.651 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      15.651         ntR1300          
 CLMA_10_204/RSCO                  td                    0.147      15.798 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[7]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=1)        0.000      15.798         ntR1299          
 CLMA_10_208/RSCO                  td                    0.147      15.945 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      15.945         ntR1298          
 CLMA_10_212/RSCO                  td                    0.147      16.092 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      16.092         ntR1297          
 CLMA_10_216/RSCO                  td                    0.147      16.239 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      16.239         ntR1296          
 CLMA_10_220/RSCO                  td                    0.147      16.386 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      16.386         ntR1295          
 CLMA_10_224/RSCO                  td                    0.147      16.533 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_set_bin_tra[3]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      16.533         ntR1294          
 CLMA_10_228/RSCO                  td                    0.147      16.680 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_1/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      16.680         ntR1293          
 CLMA_10_232/RSCO                  td                    0.147      16.827 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.827         ntR1292          
 CLMA_10_236/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  16.827         Logic Levels: 24 
                                                                                   Logic: 3.819ns(65.026%), Route: 2.054ns(34.974%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N35             
 USCM_84_113/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4302)     1.531      20.386         ntclkbufg_0      
 CLMA_10_236/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Recovery time                                           0.000      20.568                          

 Data required time                                                 20.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.568                          
 Data arrival time                                                  16.827                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.741                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[1]/opit_0_inv_A2Q1/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4302)     1.585      10.954         ntclkbufg_0      
 CLMS_94_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_94_193/Q1                    tco                   0.291      11.245 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=457)      2.054      13.299         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_10_136/RSCO                  td                    0.147      13.446 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value_lock[4]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      13.446         ntR1315          
 CLMA_10_140/RSCO                  td                    0.147      13.593 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[4]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000      13.593         ntR1314          
 CLMA_10_144/RSCO                  td                    0.147      13.740 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.740         ntR1313          
 CLMA_10_148/RSCO                  td                    0.147      13.887 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_AQ/RSOUT
                                   net (fanout=2)        0.000      13.887         ntR1312          
 CLMA_10_152/RSCO                  td                    0.147      14.034 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value_lock[5]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.034         ntR1311          
 CLMA_10_156/RSCO                  td                    0.147      14.181 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.181         ntR1310          
 CLMA_10_160/RSCO                  td                    0.147      14.328 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value_lock[4]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.328         ntR1309          
 CLMA_10_164/RSCO                  td                    0.147      14.475 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      14.475         ntR1308          
 CLMA_10_168/RSCO                  td                    0.147      14.622 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value_lock[5]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.622         ntR1307          
 CLMA_10_172/RSCO                  td                    0.147      14.769 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_vld/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.769         ntR1306          
 CLMA_10_176/RSCO                  td                    0.147      14.916 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3[2]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      14.916         ntR1305          
 CLMA_10_180/RSCO                  td                    0.147      15.063 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value_lock[3]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.063         ntR1304          
 CLMA_10_184/RSCO                  td                    0.147      15.210 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      15.210         ntR1303          
 CLMA_10_192/RSCO                  td                    0.147      15.357 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      15.357         ntR1302          
 CLMA_10_196/RSCO                  td                    0.147      15.504 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      15.504         ntR1301          
 CLMA_10_200/RSCO                  td                    0.147      15.651 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      15.651         ntR1300          
 CLMA_10_204/RSCO                  td                    0.147      15.798 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[7]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=1)        0.000      15.798         ntR1299          
 CLMA_10_208/RSCO                  td                    0.147      15.945 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      15.945         ntR1298          
 CLMA_10_212/RSCO                  td                    0.147      16.092 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      16.092         ntR1297          
 CLMA_10_216/RSCO                  td                    0.147      16.239 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      16.239         ntR1296          
 CLMA_10_220/RSCO                  td                    0.147      16.386 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      16.386         ntR1295          
 CLMA_10_224/RSCO                  td                    0.147      16.533 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_set_bin_tra[3]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      16.533         ntR1294          
 CLMA_10_228/RSCO                  td                    0.147      16.680 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_1/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      16.680         ntR1293          
 CLMA_10_232/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[1]/opit_0_inv_A2Q1/RS

 Data arrival time                                                  16.680         Logic Levels: 23 
                                                                                   Logic: 3.672ns(64.129%), Route: 2.054ns(35.871%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N35             
 USCM_84_113/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4302)     1.531      20.386         ntclkbufg_0      
 CLMA_10_232/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[1]/opit_0_inv_A2Q1/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Recovery time                                           0.000      20.568                          

 Data required time                                                 20.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.568                          
 Data arrival time                                                  16.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.888                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/RST_TRAINING_N
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4302)     1.531      10.386         ntclkbufg_0      
 CLMS_18_105/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_18_105/Q0                    tco                   0.222      10.608 f       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.473      11.081         u_DDR3_50H/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_6_100/RST_TRAINING_N                                                 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/RST_TRAINING_N

 Data arrival time                                                  11.081         Logic Levels: 0  
                                                                                   Logic: 0.222ns(31.942%), Route: 0.473ns(68.058%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4302)     1.585      10.954         ntclkbufg_0      
 DQSL_6_100/CLK_REGIONAL                                                   r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/CLK_REGIONAL
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Removal time                                           -0.009      10.613                          

 Data required time                                                 10.613                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.613                          
 Data arrival time                                                  11.081                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.468                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[5]/opit_0_inv_A2Q21/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4302)     1.531      10.386         ntclkbufg_0      
 CLMS_10_225/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_10_225/Q0                    tco                   0.222      10.608 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=3)        0.486      11.094         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/logic_ck_rstn
 CLMA_10_240/RSCO                  td                    0.105      11.199 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.199         ntR1291          
 CLMA_10_244/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  11.199         Logic Levels: 1  
                                                                                   Logic: 0.327ns(40.221%), Route: 0.486ns(59.779%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4302)     1.585      10.954         ntclkbufg_0      
 CLMA_10_244/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Removal time                                            0.000      10.615                          

 Data required time                                                 10.615                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.615                          
 Data arrival time                                                  11.199                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.584                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[7]/opit_0_inv_A2Q21/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4302)     1.531      10.386         ntclkbufg_0      
 CLMS_10_225/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_10_225/Q0                    tco                   0.222      10.608 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=3)        0.486      11.094         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/logic_ck_rstn
 CLMA_10_240/RSCO                  td                    0.105      11.199 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.199         ntR1291          
 CLMA_10_244/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  11.199         Logic Levels: 1  
                                                                                   Logic: 0.327ns(40.221%), Route: 0.486ns(59.779%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4302)     1.585      10.954         ntclkbufg_0      
 CLMA_10_244/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Removal time                                            0.000      10.615                          

 Data required time                                                 10.615                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.615                          
 Data arrival time                                                  11.199                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.584                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/img_vsync_d0/opit_0_inv/CLK
Endpoint    : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/RS
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N35             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=332)      1.585       4.961         ntclkbufg_1      
 CLMA_182_245/CLK                                                          r       u_img_data_pkt/img_vsync_d0/opit_0_inv/CLK

 CLMA_182_245/Q0                   tco                   0.289       5.250 r       u_img_data_pkt/img_vsync_d0/opit_0_inv/Q
                                   net (fanout=6)        0.123       5.373         u_img_data_pkt/img_vsync_d0
 CLMA_182_245/Y0                   td                    0.341       5.714 f       u_img_data_pkt/N57/gateop_perm/Z
                                   net (fanout=55)       1.394       7.108         u_img_data_pkt/N57
 CLMA_226_236/RS                                                           f       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/RS

 Data arrival time                                                   7.108         Logic Levels: 1  
                                                                                   Logic: 0.630ns(29.343%), Route: 1.517ns(70.657%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      15.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      15.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      16.741         _N35             
 PLL_158_55/CLK_OUT0               td                    0.100      16.841 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      17.900         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000      17.900 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=332)      1.531      19.431         ntclkbufg_1      
 CLMA_226_236/CLK                                                          r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.308      19.739                          
 clock uncertainty                                      -0.150      19.589                          

 Recovery time                                          -0.617      18.972                          

 Data required time                                                 18.972                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.972                          
 Data arrival time                                                   7.108                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.864                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/img_vsync_d0/opit_0_inv/CLK
Endpoint    : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/RS
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N35             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=332)      1.585       4.961         ntclkbufg_1      
 CLMA_182_245/CLK                                                          r       u_img_data_pkt/img_vsync_d0/opit_0_inv/CLK

 CLMA_182_245/Q0                   tco                   0.289       5.250 r       u_img_data_pkt/img_vsync_d0/opit_0_inv/Q
                                   net (fanout=6)        0.123       5.373         u_img_data_pkt/img_vsync_d0
 CLMA_182_245/Y0                   td                    0.341       5.714 f       u_img_data_pkt/N57/gateop_perm/Z
                                   net (fanout=55)       1.394       7.108         u_img_data_pkt/N57
 CLMA_226_236/RS                                                           f       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/RS

 Data arrival time                                                   7.108         Logic Levels: 1  
                                                                                   Logic: 0.630ns(29.343%), Route: 1.517ns(70.657%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      15.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      15.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      16.741         _N35             
 PLL_158_55/CLK_OUT0               td                    0.100      16.841 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      17.900         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000      17.900 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=332)      1.531      19.431         ntclkbufg_1      
 CLMA_226_236/CLK                                                          r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                         0.308      19.739                          
 clock uncertainty                                      -0.150      19.589                          

 Recovery time                                          -0.617      18.972                          

 Data required time                                                 18.972                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.972                          
 Data arrival time                                                   7.108                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.864                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/img_vsync_d0/opit_0_inv/CLK
Endpoint    : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/RS
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N35             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=332)      1.585       4.961         ntclkbufg_1      
 CLMA_182_245/CLK                                                          r       u_img_data_pkt/img_vsync_d0/opit_0_inv/CLK

 CLMA_182_245/Q0                   tco                   0.289       5.250 r       u_img_data_pkt/img_vsync_d0/opit_0_inv/Q
                                   net (fanout=6)        0.123       5.373         u_img_data_pkt/img_vsync_d0
 CLMA_182_245/Y0                   td                    0.341       5.714 f       u_img_data_pkt/N57/gateop_perm/Z
                                   net (fanout=55)       1.394       7.108         u_img_data_pkt/N57
 CLMA_226_236/RS                                                           f       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/RS

 Data arrival time                                                   7.108         Logic Levels: 1  
                                                                                   Logic: 0.630ns(29.343%), Route: 1.517ns(70.657%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      15.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      15.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      16.741         _N35             
 PLL_158_55/CLK_OUT0               td                    0.100      16.841 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      17.900         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000      17.900 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=332)      1.531      19.431         ntclkbufg_1      
 CLMA_226_236/CLK                                                          r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/CLK
 clock pessimism                                         0.308      19.739                          
 clock uncertainty                                      -0.150      19.589                          

 Recovery time                                          -0.617      18.972                          

 Data required time                                                 18.972                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.972                          
 Data arrival time                                                   7.108                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.864                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/img_vsync_d0/opit_0_inv/CLK
Endpoint    : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.084
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N35             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=332)      1.531       4.617         ntclkbufg_1      
 CLMA_182_245/CLK                                                          r       u_img_data_pkt/img_vsync_d0/opit_0_inv/CLK

 CLMA_182_245/Q0                   tco                   0.222       4.839 f       u_img_data_pkt/img_vsync_d0/opit_0_inv/Q
                                   net (fanout=6)        0.087       4.926         u_img_data_pkt/img_vsync_d0
 CLMA_182_245/Y0                   td                    0.232       5.158 f       u_img_data_pkt/N57/gateop_perm/Z
                                   net (fanout=55)       0.476       5.634         u_img_data_pkt/N57
 DRM_178_252/RSTA[0]                                                       f       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   5.634         Logic Levels: 1  
                                                                                   Logic: 0.454ns(44.641%), Route: 0.563ns(55.359%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N35             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=332)      1.708       5.084         ntclkbufg_1      
 DRM_178_252/CLKA[0]                                                       r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.290       4.794                          
 clock uncertainty                                       0.000       4.794                          

 Removal time                                           -0.046       4.748                          

 Data required time                                                  4.748                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.748                          
 Data arrival time                                                   5.634                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.886                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/img_vsync_d0/opit_0_inv/CLK
Endpoint    : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N35             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=332)      1.531       4.617         ntclkbufg_1      
 CLMA_182_245/CLK                                                          r       u_img_data_pkt/img_vsync_d0/opit_0_inv/CLK

 CLMA_182_245/Q0                   tco                   0.222       4.839 f       u_img_data_pkt/img_vsync_d0/opit_0_inv/Q
                                   net (fanout=6)        0.087       4.926         u_img_data_pkt/img_vsync_d0
 CLMA_182_245/Y0                   td                    0.232       5.158 f       u_img_data_pkt/N57/gateop_perm/Z
                                   net (fanout=55)       0.449       5.607         u_img_data_pkt/N57
 DRM_178_232/RSTA[0]                                                       f       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   5.607         Logic Levels: 1  
                                                                                   Logic: 0.454ns(45.859%), Route: 0.536ns(54.141%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N35             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=332)      1.585       4.961         ntclkbufg_1      
 DRM_178_232/CLKA[0]                                                       r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.308       4.653                          
 clock uncertainty                                       0.000       4.653                          

 Removal time                                           -0.046       4.607                          

 Data required time                                                  4.607                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.607                          
 Data arrival time                                                   5.607                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.000                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/img_vsync_d0/opit_0_inv/CLK
Endpoint    : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.084
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N35             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=332)      1.531       4.617         ntclkbufg_1      
 CLMA_182_245/CLK                                                          r       u_img_data_pkt/img_vsync_d0/opit_0_inv/CLK

 CLMA_182_245/Q0                   tco                   0.222       4.839 f       u_img_data_pkt/img_vsync_d0/opit_0_inv/Q
                                   net (fanout=6)        0.087       4.926         u_img_data_pkt/img_vsync_d0
 CLMA_182_245/Y0                   td                    0.229       5.155 r       u_img_data_pkt/N57/gateop_perm/Z
                                   net (fanout=55)       0.612       5.767         u_img_data_pkt/N57
 DRM_178_272/RSTA[0]                                                       r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   5.767         Logic Levels: 1  
                                                                                   Logic: 0.451ns(39.217%), Route: 0.699ns(60.783%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N35             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=332)      1.708       5.084         ntclkbufg_1      
 DRM_178_272/CLKA[0]                                                       r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.290       4.794                          
 clock uncertainty                                       0.000       4.794                          

 Removal time                                           -0.073       4.721                          

 Data required time                                                  4.721                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.721                          
 Data arrival time                                                   5.767                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.046                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0_inv/RS
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N35             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.370 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.955         ntclkbufg_3      
 CLMA_162_48/CLK                                                           r       rstn_1ms[8]/opit_0_inv_A2Q21/CLK

 CLMA_162_48/Q2                    tco                   0.290       5.245 r       rstn_1ms[8]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.443       5.688         rstn_1ms[7]      
 CLMA_154_53/Y1                    td                    0.460       6.148 r       N323_10/gateop_perm/Z
                                   net (fanout=1)        0.250       6.398         _N76708          
 CLMA_154_53/Y0                    td                    0.210       6.608 r       N323_13/gateop_perm/Z
                                   net (fanout=1)        0.542       7.150         _N76711          
 CLMS_158_45/Y1                    td                    0.197       7.347 f       N323_14/gateop_perm/Z
                                   net (fanout=347)      2.327       9.674         nt_rstn_out      
 CLMS_226_173/RS                                                           f       ms72xx_ctl/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   9.674         Logic Levels: 3  
                                                                                   Logic: 1.157ns(24.518%), Route: 3.562ns(75.482%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N35             
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000     103.082 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531     104.613         ntclkbufg_3      
 CLMS_226_173/CLK                                                          r       ms72xx_ctl/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                         0.288     104.901                          
 clock uncertainty                                      -0.150     104.751                          

 Recovery time                                          -0.617     104.134                          

 Data required time                                                104.134                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.134                          
 Data arrival time                                                   9.674                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.460                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0_inv/RS
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N35             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.082 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_3      
 CLMS_158_45/CLK                                                           r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_158_45/Q0                    tco                   0.222       4.835 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.189       5.024         rstn_1ms[0]      
 CLMS_158_45/Y1                    td                    0.198       5.222 r       N323_14/gateop_perm/Z
                                   net (fanout=347)      1.914       7.136         nt_rstn_out      
 CLMS_226_173/RS                                                           r       ms72xx_ctl/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   7.136         Logic Levels: 1  
                                                                                   Logic: 0.420ns(16.647%), Route: 2.103ns(83.353%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N35             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.370 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.955         ntclkbufg_3      
 CLMS_226_173/CLK                                                          r       ms72xx_ctl/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                        -0.288       4.667                          
 clock uncertainty                                       0.000       4.667                          

 Removal time                                           -0.226       4.441                          

 Data required time                                                  4.441                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.441                          
 Data arrival time                                                   7.136                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.695                          
====================================================================================================

====================================================================================================

Startpoint  : u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/rd_water_level[5]/opit_0_L5Q_perm/RS
Path Group  : eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.465
  Launch Clock Delay      :  4.121
  Clock Pessimism Removal :  0.479

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    3.030       3.087 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       3.163 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       4.122         _N36             
 PLL_158_303/CLK_OUT0              td                   -3.308       0.814 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       2.413         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       2.413 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.708       4.121         eth_tx_clk       
 CLMA_170_272/CLK                                                          r       u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/CLK

 CLMA_170_272/Q1                   tco                   0.291       4.412 r       u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.849       5.261         transfer_flag    
 CLMA_182_245/Y0                   td                    0.490       5.751 f       u_img_data_pkt/N57/gateop_perm/Z
                                   net (fanout=55)       1.576       7.327         u_img_data_pkt/N57
 CLMA_230_249/RS                                                           f       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/rd_water_level[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.327         Logic Levels: 1  
                                                                                   Logic: 0.781ns(24.361%), Route: 2.425ns(75.639%)
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       8.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.760      10.817 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.817         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048      10.865 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      11.792         _N36             
 PLL_158_303/CLK_OUT0              td                   -3.429       8.363 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571       9.934         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       9.934 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.531      11.465         eth_tx_clk       
 CLMA_230_249/CLK                                                          r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/rd_water_level[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.479      11.944                          
 clock uncertainty                                      -0.150      11.794                          

 Recovery time                                          -0.617      11.177                          

 Data required time                                                 11.177                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.177                          
 Data arrival time                                                   7.327                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.850                          
====================================================================================================

====================================================================================================

Startpoint  : u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/rd_water_level[9]/opit_0_L5Q_perm/RS
Path Group  : eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.465
  Launch Clock Delay      :  4.121
  Clock Pessimism Removal :  0.479

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    3.030       3.087 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       3.163 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       4.122         _N36             
 PLL_158_303/CLK_OUT0              td                   -3.308       0.814 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       2.413         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       2.413 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.708       4.121         eth_tx_clk       
 CLMA_170_272/CLK                                                          r       u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/CLK

 CLMA_170_272/Q1                   tco                   0.291       4.412 r       u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.849       5.261         transfer_flag    
 CLMA_182_245/Y0                   td                    0.490       5.751 f       u_img_data_pkt/N57/gateop_perm/Z
                                   net (fanout=55)       1.576       7.327         u_img_data_pkt/N57
 CLMA_230_249/RS                                                           f       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/rd_water_level[9]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.327         Logic Levels: 1  
                                                                                   Logic: 0.781ns(24.361%), Route: 2.425ns(75.639%)
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       8.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.760      10.817 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.817         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048      10.865 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      11.792         _N36             
 PLL_158_303/CLK_OUT0              td                   -3.429       8.363 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571       9.934         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       9.934 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.531      11.465         eth_tx_clk       
 CLMA_230_249/CLK                                                          r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/rd_water_level[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.479      11.944                          
 clock uncertainty                                      -0.150      11.794                          

 Recovery time                                          -0.617      11.177                          

 Data required time                                                 11.177                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.177                          
 Data arrival time                                                   7.327                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.850                          
====================================================================================================

====================================================================================================

Startpoint  : u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/rwptr2[9]/opit_0/RS
Path Group  : eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.465
  Launch Clock Delay      :  4.121
  Clock Pessimism Removal :  0.479

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    3.030       3.087 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       3.163 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       4.122         _N36             
 PLL_158_303/CLK_OUT0              td                   -3.308       0.814 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       2.413         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       2.413 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.708       4.121         eth_tx_clk       
 CLMA_170_272/CLK                                                          r       u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/CLK

 CLMA_170_272/Q1                   tco                   0.291       4.412 r       u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.849       5.261         transfer_flag    
 CLMA_182_245/Y0                   td                    0.490       5.751 f       u_img_data_pkt/N57/gateop_perm/Z
                                   net (fanout=55)       1.576       7.327         u_img_data_pkt/N57
 CLMA_230_249/RS                                                           f       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/rwptr2[9]/opit_0/RS

 Data arrival time                                                   7.327         Logic Levels: 1  
                                                                                   Logic: 0.781ns(24.361%), Route: 2.425ns(75.639%)
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       8.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.760      10.817 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.817         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048      10.865 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      11.792         _N36             
 PLL_158_303/CLK_OUT0              td                   -3.429       8.363 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571       9.934         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       9.934 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.531      11.465         eth_tx_clk       
 CLMA_230_249/CLK                                                          r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/rwptr2[9]/opit_0/CLK
 clock pessimism                                         0.479      11.944                          
 clock uncertainty                                      -0.150      11.794                          

 Recovery time                                          -0.617      11.177                          

 Data required time                                                 11.177                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.177                          
 Data arrival time                                                   7.327                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.850                          
====================================================================================================

====================================================================================================

Startpoint  : u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.121
  Launch Clock Delay      :  3.586
  Clock Pessimism Removal :  -0.499

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.760       2.817 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.817         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       2.865 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       3.792         _N36             
 PLL_158_303/CLK_OUT0              td                   -3.429       0.363 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571       1.934         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       1.934 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.652       3.586         eth_tx_clk       
 CLMA_170_272/CLK                                                          r       u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/CLK

 CLMA_170_272/Q1                   tco                   0.224       3.810 f       u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.694       4.504         transfer_flag    
 CLMA_182_245/Y0                   td                    0.356       4.860 f       u_img_data_pkt/N57/gateop_perm/Z
                                   net (fanout=55)       0.476       5.336         u_img_data_pkt/N57
 DRM_178_252/RSTB[0]                                                       f       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   5.336         Logic Levels: 1  
                                                                                   Logic: 0.580ns(33.143%), Route: 1.170ns(66.857%)
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    3.030       3.087 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       3.163 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       4.122         _N36             
 PLL_158_303/CLK_OUT0              td                   -3.308       0.814 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       2.413         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       2.413 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.708       4.121         eth_tx_clk       
 DRM_178_252/CLKB[0]                                                       r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.499       3.622                          
 clock uncertainty                                       0.000       3.622                          

 Removal time                                           -0.022       3.600                          

 Data required time                                                  3.600                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.600                          
 Data arrival time                                                   5.336                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.736                          
====================================================================================================

====================================================================================================

Startpoint  : u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.998
  Launch Clock Delay      :  3.586
  Clock Pessimism Removal :  -0.479

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.760       2.817 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.817         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       2.865 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       3.792         _N36             
 PLL_158_303/CLK_OUT0              td                   -3.429       0.363 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571       1.934         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       1.934 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.652       3.586         eth_tx_clk       
 CLMA_170_272/CLK                                                          r       u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/CLK

 CLMA_170_272/Q1                   tco                   0.224       3.810 f       u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.694       4.504         transfer_flag    
 CLMA_182_245/Y0                   td                    0.356       4.860 f       u_img_data_pkt/N57/gateop_perm/Z
                                   net (fanout=55)       0.449       5.309         u_img_data_pkt/N57
 DRM_178_232/RSTB[0]                                                       f       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   5.309         Logic Levels: 1  
                                                                                   Logic: 0.580ns(33.662%), Route: 1.143ns(66.338%)
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    3.030       3.087 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       3.163 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       4.122         _N36             
 PLL_158_303/CLK_OUT0              td                   -3.308       0.814 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       2.413         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       2.413 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.585       3.998         eth_tx_clk       
 DRM_178_232/CLKB[0]                                                       r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.479       3.519                          
 clock uncertainty                                       0.000       3.519                          

 Removal time                                           -0.022       3.497                          

 Data required time                                                  3.497                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.497                          
 Data arrival time                                                   5.309                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.812                          
====================================================================================================

====================================================================================================

Startpoint  : u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.121
  Launch Clock Delay      :  3.586
  Clock Pessimism Removal :  -0.499

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.760       2.817 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.817         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       2.865 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       3.792         _N36             
 PLL_158_303/CLK_OUT0              td                   -3.429       0.363 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571       1.934         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       1.934 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.652       3.586         eth_tx_clk       
 CLMA_170_272/CLK                                                          r       u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/CLK

 CLMA_170_272/Q1                   tco                   0.224       3.810 f       u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.694       4.504         transfer_flag    
 CLMA_182_245/Y0                   td                    0.356       4.860 f       u_img_data_pkt/N57/gateop_perm/Z
                                   net (fanout=55)       0.646       5.506         u_img_data_pkt/N57
 DRM_178_272/RSTB[0]                                                       f       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   5.506         Logic Levels: 1  
                                                                                   Logic: 0.580ns(30.208%), Route: 1.340ns(69.792%)
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    3.030       3.087 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       3.163 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       4.122         _N36             
 PLL_158_303/CLK_OUT0              td                   -3.308       0.814 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       2.413         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       2.413 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.708       4.121         eth_tx_clk       
 DRM_178_272/CLKB[0]                                                       r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.499       3.622                          
 clock uncertainty                                       0.000       3.622                          

 Removal time                                           -0.022       3.600                          

 Data required time                                                  3.600                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.600                          
 Data arrival time                                                   5.506                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.906                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d2/opit_0/CLK
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/RS
Path Group  : hdmi_ddr_ov5640_top|pixclk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.938 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       1.585       5.523         ntclkbufg_6      
 CLMS_174_141/CLK                                                          r       video_packet_send_m0/vs_pclk_d2/opit_0/CLK

 CLMS_174_141/Q0                   tco                   0.289       5.812 r       video_packet_send_m0/vs_pclk_d2/opit_0/Q
                                   net (fanout=1)        0.120       5.932         video_packet_send_m0/vs_pclk_d2
 CLMS_174_141/Y0                   td                    0.341       6.273 f       video_packet_send_m0/N5/gateop_perm/Z
                                   net (fanout=29)       0.780       7.053         video_packet_send_m0/N5
 CLMA_182_116/RSCO                 td                    0.147       7.200 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/RSOUT
                                   net (fanout=4)        0.000       7.200         ntR1530          
 CLMA_182_120/RSCO                 td                    0.147       7.347 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[4]/opit_0/RSOUT
                                   net (fanout=4)        0.000       7.347         ntR1529          
 CLMA_182_124/RSCO                 td                    0.147       7.494 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/RSOUT
                                   net (fanout=4)        0.000       7.494         ntR1528          
 CLMA_182_128/RSCO                 td                    0.147       7.641 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.641         ntR1527          
 CLMA_182_132/RSCO                 td                    0.147       7.788 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[10]/opit_0/RSOUT
                                   net (fanout=6)        0.000       7.788         ntR1526          
 CLMA_182_136/RSCO                 td                    0.147       7.935 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rwptr2[11]/opit_0/RSOUT
                                   net (fanout=4)        0.000       7.935         ntR1525          
 CLMA_182_140/RSCI                                                         f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.935         Logic Levels: 7  
                                                                                   Logic: 1.512ns(62.687%), Route: 0.900ns(37.313%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047    1001.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    1001.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    1003.659         _N22             
 USCM_84_114/CLK_USCM              td                    0.000    1003.659 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       1.531    1005.190         ntclkbufg_6      
 CLMA_182_140/CLK                                                          r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.297    1005.487                          
 clock uncertainty                                      -0.050    1005.437                          

 Recovery time                                           0.000    1005.437                          

 Data required time                                               1005.437                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.437                          
 Data arrival time                                                   7.935                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.502                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d2/opit_0/CLK
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/RS
Path Group  : hdmi_ddr_ov5640_top|pixclk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.938 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       1.585       5.523         ntclkbufg_6      
 CLMS_174_141/CLK                                                          r       video_packet_send_m0/vs_pclk_d2/opit_0/CLK

 CLMS_174_141/Q0                   tco                   0.289       5.812 r       video_packet_send_m0/vs_pclk_d2/opit_0/Q
                                   net (fanout=1)        0.120       5.932         video_packet_send_m0/vs_pclk_d2
 CLMS_174_141/Y0                   td                    0.341       6.273 f       video_packet_send_m0/N5/gateop_perm/Z
                                   net (fanout=29)       0.780       7.053         video_packet_send_m0/N5
 CLMA_182_116/RSCO                 td                    0.147       7.200 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/RSOUT
                                   net (fanout=4)        0.000       7.200         ntR1530          
 CLMA_182_120/RSCO                 td                    0.147       7.347 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[4]/opit_0/RSOUT
                                   net (fanout=4)        0.000       7.347         ntR1529          
 CLMA_182_124/RSCO                 td                    0.147       7.494 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/RSOUT
                                   net (fanout=4)        0.000       7.494         ntR1528          
 CLMA_182_128/RSCO                 td                    0.147       7.641 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.641         ntR1527          
 CLMA_182_132/RSCO                 td                    0.147       7.788 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[10]/opit_0/RSOUT
                                   net (fanout=6)        0.000       7.788         ntR1526          
 CLMA_182_136/RSCO                 td                    0.147       7.935 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rwptr2[11]/opit_0/RSOUT
                                   net (fanout=4)        0.000       7.935         ntR1525          
 CLMA_182_140/RSCI                                                         f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.935         Logic Levels: 7  
                                                                                   Logic: 1.512ns(62.687%), Route: 0.900ns(37.313%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047    1001.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    1001.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    1003.659         _N22             
 USCM_84_114/CLK_USCM              td                    0.000    1003.659 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       1.531    1005.190         ntclkbufg_6      
 CLMA_182_140/CLK                                                          r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.297    1005.487                          
 clock uncertainty                                      -0.050    1005.437                          

 Recovery time                                           0.000    1005.437                          

 Data required time                                               1005.437                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.437                          
 Data arrival time                                                   7.935                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.502                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d2/opit_0/CLK
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/RS
Path Group  : hdmi_ddr_ov5640_top|pixclk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.938 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       1.585       5.523         ntclkbufg_6      
 CLMS_174_141/CLK                                                          r       video_packet_send_m0/vs_pclk_d2/opit_0/CLK

 CLMS_174_141/Q0                   tco                   0.289       5.812 r       video_packet_send_m0/vs_pclk_d2/opit_0/Q
                                   net (fanout=1)        0.120       5.932         video_packet_send_m0/vs_pclk_d2
 CLMS_174_141/Y0                   td                    0.341       6.273 f       video_packet_send_m0/N5/gateop_perm/Z
                                   net (fanout=29)       0.780       7.053         video_packet_send_m0/N5
 CLMA_182_116/RSCO                 td                    0.147       7.200 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/RSOUT
                                   net (fanout=4)        0.000       7.200         ntR1530          
 CLMA_182_120/RSCO                 td                    0.147       7.347 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[4]/opit_0/RSOUT
                                   net (fanout=4)        0.000       7.347         ntR1529          
 CLMA_182_124/RSCO                 td                    0.147       7.494 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/RSOUT
                                   net (fanout=4)        0.000       7.494         ntR1528          
 CLMA_182_128/RSCO                 td                    0.147       7.641 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.641         ntR1527          
 CLMA_182_132/RSCO                 td                    0.147       7.788 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[10]/opit_0/RSOUT
                                   net (fanout=6)        0.000       7.788         ntR1526          
 CLMA_182_136/RSCO                 td                    0.147       7.935 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rwptr2[11]/opit_0/RSOUT
                                   net (fanout=4)        0.000       7.935         ntR1525          
 CLMA_182_140/RSCI                                                         f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.935         Logic Levels: 7  
                                                                                   Logic: 1.512ns(62.687%), Route: 0.900ns(37.313%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047    1001.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    1001.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    1003.659         _N22             
 USCM_84_114/CLK_USCM              td                    0.000    1003.659 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       1.531    1005.190         ntclkbufg_6      
 CLMA_182_140/CLK                                                          r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.297    1005.487                          
 clock uncertainty                                      -0.050    1005.437                          

 Recovery time                                           0.000    1005.437                          

 Data required time                                               1005.437                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.437                          
 Data arrival time                                                   7.935                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.502                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d2/opit_0/CLK
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : hdmi_ddr_ov5640_top|pixclk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.659 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       1.531       5.190         ntclkbufg_6      
 CLMS_174_141/CLK                                                          r       video_packet_send_m0/vs_pclk_d2/opit_0/CLK

 CLMS_174_141/Q0                   tco                   0.222       5.412 f       video_packet_send_m0/vs_pclk_d2/opit_0/Q
                                   net (fanout=1)        0.085       5.497         video_packet_send_m0/vs_pclk_d2
 CLMS_174_141/Y0                   td                    0.232       5.729 f       video_packet_send_m0/N5/gateop_perm/Z
                                   net (fanout=29)       0.427       6.156         video_packet_send_m0/N5
 DRM_178_128/RSTA[0]                                                       f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   6.156         Logic Levels: 1  
                                                                                   Logic: 0.454ns(46.998%), Route: 0.512ns(53.002%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.938 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       1.585       5.523         ntclkbufg_6      
 DRM_178_128/CLKA[0]                                                       r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.297       5.226                          
 clock uncertainty                                       0.000       5.226                          

 Removal time                                           -0.046       5.180                          

 Data required time                                                  5.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.180                          
 Data arrival time                                                   6.156                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.976                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d2/opit_0/CLK
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : hdmi_ddr_ov5640_top|pixclk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.659 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       1.531       5.190         ntclkbufg_6      
 CLMS_174_141/CLK                                                          r       video_packet_send_m0/vs_pclk_d2/opit_0/CLK

 CLMS_174_141/Q0                   tco                   0.222       5.412 f       video_packet_send_m0/vs_pclk_d2/opit_0/Q
                                   net (fanout=1)        0.085       5.497         video_packet_send_m0/vs_pclk_d2
 CLMS_174_141/Y0                   td                    0.232       5.729 f       video_packet_send_m0/N5/gateop_perm/Z
                                   net (fanout=29)       0.455       6.184         video_packet_send_m0/N5
 DRM_178_148/RSTA[0]                                                       f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   6.184         Logic Levels: 1  
                                                                                   Logic: 0.454ns(45.674%), Route: 0.540ns(54.326%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.938 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       1.585       5.523         ntclkbufg_6      
 DRM_178_148/CLKA[0]                                                       r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.297       5.226                          
 clock uncertainty                                       0.000       5.226                          

 Removal time                                           -0.046       5.180                          

 Data required time                                                  5.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.180                          
 Data arrival time                                                   6.184                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.004                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d2/opit_0/CLK
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/RS
Path Group  : hdmi_ddr_ov5640_top|pixclk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.659 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       1.531       5.190         ntclkbufg_6      
 CLMS_174_141/CLK                                                          r       video_packet_send_m0/vs_pclk_d2/opit_0/CLK

 CLMS_174_141/Q0                   tco                   0.222       5.412 f       video_packet_send_m0/vs_pclk_d2/opit_0/Q
                                   net (fanout=1)        0.085       5.497         video_packet_send_m0/vs_pclk_d2
 CLMS_174_141/Y0                   td                    0.229       5.726 r       video_packet_send_m0/N5/gateop_perm/Z
                                   net (fanout=29)       0.501       6.227         video_packet_send_m0/N5
 CLMS_174_117/RSCO                 td                    0.105       6.332 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/RSOUT
                                   net (fanout=4)        0.000       6.332         ntR1545          
 CLMS_174_121/RSCI                                                         r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/RS

 Data arrival time                                                   6.332         Logic Levels: 2  
                                                                                   Logic: 0.556ns(48.687%), Route: 0.586ns(51.313%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.938 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       1.585       5.523         ntclkbufg_6      
 CLMS_174_121/CLK                                                          r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/CLK
 clock pessimism                                        -0.279       5.244                          
 clock uncertainty                                       0.000       5.244                          

 Removal time                                            0.000       5.244                          

 Data required time                                                  5.244                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.244                          
 Data arrival time                                                   6.332                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4302)     1.585      10.954         ntclkbufg_0      
 CLMS_38_205/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMS_38_205/Q0                    tco                   0.287      11.241 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=76)       1.709      12.950         nt_ddr_init_done 
 IOL_35_373/DO                     td                    0.139      13.089 f       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000      13.089         ddr_init_done_obuf/ntO
 IOBS_TB_33_376/PAD                td                   10.009      23.098 f       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.087      23.185         ddr_init_done    
 A3                                                                        f       ddr_init_done (port)

 Data arrival time                                                  23.185         Logic Levels: 2  
                                                                                   Logic: 10.435ns(85.316%), Route: 1.796ns(14.684%)
====================================================================================================

====================================================================================================

Startpoint  : heart_beat_led/opit_0_inv_L5Q_perm/CLK
Endpoint    : heart_beat_led (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4302)     1.708      11.077         ntclkbufg_0      
 CLMA_66_368/CLK                                                           r       heart_beat_led/opit_0_inv_L5Q_perm/CLK

 CLMA_66_368/Q0                    tco                   0.287      11.364 f       heart_beat_led/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.375      11.739         nt_heart_beat_led
 IOL_67_374/DO                     td                    0.139      11.878 f       heart_beat_led_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.878         heart_beat_led_obuf/ntO
 IOBD_64_376/PAD                   td                   10.009      21.887 f       heart_beat_led_obuf/opit_0/O
                                   net (fanout=1)        0.097      21.984         heart_beat_led   
 C5                                                                        f       heart_beat_led (port)

 Data arrival time                                                  21.984         Logic Levels: 2  
                                                                                   Logic: 10.435ns(95.673%), Route: 0.472ns(4.327%)
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_inv_A2Q21/CLK
Endpoint    : eth2_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N35             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.370 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.955         ntclkbufg_3      
 CLMA_162_48/CLK                                                           r       rstn_1ms[8]/opit_0_inv_A2Q21/CLK

 CLMA_162_48/Q2                    tco                   0.290       5.245 r       rstn_1ms[8]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.443       5.688         rstn_1ms[7]      
 CLMA_154_53/Y1                    td                    0.460       6.148 r       N323_10/gateop_perm/Z
                                   net (fanout=1)        0.250       6.398         _N76708          
 CLMA_154_53/Y0                    td                    0.210       6.608 r       N323_13/gateop_perm/Z
                                   net (fanout=1)        0.542       7.150         _N76711          
 CLMS_158_45/Y1                    td                    0.197       7.347 f       N323_14/gateop_perm/Z
                                   net (fanout=347)      4.442      11.789         nt_rstn_out      
 IOL_319_374/DO                    td                    0.139      11.928 f       eth2_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.928         eth2_rst_n_obuf/ntO
 IOBD_316_376/PAD                  td                    9.826      21.754 f       eth2_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.123      21.877         eth2_rst_n       
 B20                                                                       f       eth2_rst_n (port)

 Data arrival time                                                  21.877         Logic Levels: 5  
                                                                                   Logic: 11.122ns(65.725%), Route: 5.800ns(34.275%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[29] (port)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q/L1
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H3                                                      0.000       0.000 f       mem_dq[29] (port)
                                   net (fanout=1)        0.067       0.067         nt_mem_dq[29]    
 IOBS_LR_0_261/DIN                 td                    0.552       0.619 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[5].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.619         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[5].u_iobuf_dq/ntI
 IOL_7_262/RX_DATA_DD              td                    0.461       1.080 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.598       1.678         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_in_dly [5]
 CLMS_18_269/Y1                    td                    0.163       1.841 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_8/gateop_perm/Z
                                   net (fanout=1)        0.464       2.305         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/_N79445
 CLMA_14_288/C1                                                            r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q/L1

 Data arrival time                                                   2.305         Logic Levels: 3  
                                                                                   Logic: 1.176ns(51.020%), Route: 1.129ns(48.980%)
====================================================================================================

====================================================================================================

Startpoint  : b_in[6] (port)
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[3]
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 AA16                                                    0.000       0.000 r       b_in[6] (port)   
                                   net (fanout=1)        0.085       0.085         b_in[6]          
 IOBD_201_0/DIN                    td                    1.047       1.132 r       b_in_ibuf[6]/opit_0/O
                                   net (fanout=1)        0.000       1.132         b_in_ibuf[6]/ntD 
 IOL_203_6/RX_DATA_DD              td                    0.082       1.214 r       b_in_ibuf[6]/opit_1/OUT
                                   net (fanout=1)        1.123       2.337         nt_b_in[6]       
 DRM_178_88/DA0[3]                                                         r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[3]

 Data arrival time                                                   2.337         Logic Levels: 2  
                                                                                   Logic: 1.129ns(48.310%), Route: 1.208ns(51.690%)
====================================================================================================

====================================================================================================

Startpoint  : b_in[4] (port)
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[1]
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 Y16                                                     0.000       0.000 r       b_in[4] (port)   
                                   net (fanout=1)        0.075       0.075         b_in[4]          
 IOBD_213_0/DIN                    td                    1.047       1.122 r       b_in_ibuf[4]/opit_0/O
                                   net (fanout=1)        0.000       1.122         b_in_ibuf[4]/ntD 
 IOL_215_6/RX_DATA_DD              td                    0.082       1.204 r       b_in_ibuf[4]/opit_1/OUT
                                   net (fanout=1)        1.148       2.352         nt_b_in[4]       
 DRM_178_88/DA0[1]                                                         r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[1]

 Data arrival time                                                   2.352         Logic Levels: 2  
                                                                                   Logic: 1.129ns(48.002%), Route: 1.223ns(51.998%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.102       10.000          0.898           Low Pulse Width   DRM_178_192/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.102       10.000          0.898           High Pulse Width  DRM_178_192/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.102       10.000          0.898           Low Pulse Width   DRM_178_168/CLKA[1]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/CLKA
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           High Pulse Width  CLMS_78_153/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_78_153/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           High Pulse Width  CLMS_78_153/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_304/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_180/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_100/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.580       5.000           0.420           High Pulse Width  CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.580       5.000           0.420           Low Pulse Width   CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{pix_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.890       7.407           1.517           High Pulse Width  IOL_327_165/CLK_SYS     b_out_obuf[3]/opit_1_OQ/SYSCLK
 5.890       7.407           1.517           Low Pulse Width   IOL_327_165/CLK_SYS     b_out_obuf[3]/opit_1_OQ/SYSCLK
 5.890       7.407           1.517           High Pulse Width  IOL_327_170/CLK_SYS     b_out_obuf[4]/opit_1_OQ/SYSCLK
====================================================================================================

{cfg_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.102      50.000          0.898           Low Pulse Width   DRM_234_168/CLKA[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           High Pulse Width  DRM_234_168/CLKA[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           High Pulse Width  DRM_234_168/CLKB[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.483       4.000           1.517           Low Pulse Width   IOL_311_374/CLK_SYS     u_video_trans_eth/util_gmii_to_rgmii_m0/gtp_outbuft1/opit_1_IOL/SYSCLK
 2.483       4.000           1.517           High Pulse Width  IOL_311_374/CLK_SYS     u_video_trans_eth/util_gmii_to_rgmii_m0/gtp_outbuft1/opit_1_IOL/SYSCLK
 2.483       4.000           1.517           Low Pulse Width   IOL_311_373/CLK_SYS     u_video_trans_eth/util_gmii_to_rgmii_m0/gtp_outbuft2/opit_1_IOL/SYSCLK
====================================================================================================

{sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.790      20.210          0.420           High Pulse Width  CLMA_90_37/CLK          coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.790      20.210          0.420           High Pulse Width  CLMA_90_37/CLK          coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
 19.790      20.210          0.420           High Pulse Width  CLMA_94_36/CLK          coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
====================================================================================================

{hdmi_ddr_ov5640_top|pixclk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.102     500.000         0.898           High Pulse Width  DRM_178_88/CLKA[0]      video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.102     500.000         0.898           Low Pulse Width   DRM_178_88/CLKA[0]      video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.102     500.000         0.898           High Pulse Width  DRM_178_108/CLKA[0]     video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.102      25.000          0.898           Low Pulse Width   DRM_178_192/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           High Pulse Width  DRM_178_192/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           Low Pulse Width   DRM_178_168/CLKB[1]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/CLKB
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.580      50.000          0.420           High Pulse Width  CLMA_182_172/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.580      50.000          0.420           Low Pulse Width   CLMA_182_172/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.580      50.000          0.420           High Pulse Width  CLMA_182_172/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[6]/opit_0_A2Q21/CLK
Endpoint    : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[12]/opit_0_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.216  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.510
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=950)      1.851       2.882         nt_sys_clk       
 CLMA_150_276/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[6]/opit_0_A2Q21/CLK

 CLMA_150_276/Q1                   tco                   0.223       3.105 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[6]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.283       3.388         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr [6]
 CLMA_150_264/Y0                   td                    0.226       3.614 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_9/gateop_perm/Z
                                   net (fanout=1)        0.266       3.880         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N77504
 CLMS_150_273/Y3                   td                    0.151       4.031 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_10/gateop_perm/Z
                                   net (fanout=2)        0.366       4.397         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N71528
 CLMA_150_284/Y2                   td                    0.381       4.778 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_20/gateop_perm/Z
                                   net (fanout=1)        0.250       5.028         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N77512
 CLMS_150_281/Y0                   td                    0.162       5.190 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_21/gateop_perm/Z
                                   net (fanout=7)        0.281       5.471         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73
 CLMA_150_268/Y2                   td                    0.264       5.735 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/gateop_perm/Z
                                   net (fanout=4)        0.167       5.902         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102
 CLMA_150_272/CECO                 td                    0.132       6.034 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.034         ntR1748          
 CLMA_150_276/CECO                 td                    0.132       6.166 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[8]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.166         ntR1747          
 CLMA_150_280/CECO                 td                    0.132       6.298 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[11]/opit_0_A2Q0/CEOUT
                                   net (fanout=2)        0.000       6.298         ntR1746          
 CLMA_150_284/CECI                                                         f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[12]/opit_0_L5Q_perm/CE

 Data arrival time                                                   6.298         Logic Levels: 8  
                                                                                   Logic: 1.803ns(52.781%), Route: 1.613ns(47.219%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066      20.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=950)      1.635      22.510         nt_sys_clk       
 CLMA_150_284/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[12]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.156      22.666                          
 clock uncertainty                                      -0.050      22.616                          

 Setup time                                             -0.576      22.040                          

 Data required time                                                 22.040                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.040                          
 Data arrival time                                                   6.298                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.742                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[6]/opit_0_A2Q21/CLK
Endpoint    : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[13]/opit_0_AQ/CE
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.216  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.510
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=950)      1.851       2.882         nt_sys_clk       
 CLMA_150_276/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[6]/opit_0_A2Q21/CLK

 CLMA_150_276/Q1                   tco                   0.223       3.105 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[6]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.283       3.388         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr [6]
 CLMA_150_264/Y0                   td                    0.226       3.614 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_9/gateop_perm/Z
                                   net (fanout=1)        0.266       3.880         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N77504
 CLMS_150_273/Y3                   td                    0.151       4.031 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_10/gateop_perm/Z
                                   net (fanout=2)        0.366       4.397         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N71528
 CLMA_150_284/Y2                   td                    0.381       4.778 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_20/gateop_perm/Z
                                   net (fanout=1)        0.250       5.028         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N77512
 CLMS_150_281/Y0                   td                    0.162       5.190 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_21/gateop_perm/Z
                                   net (fanout=7)        0.281       5.471         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73
 CLMA_150_268/Y2                   td                    0.264       5.735 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/gateop_perm/Z
                                   net (fanout=4)        0.167       5.902         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102
 CLMA_150_272/CECO                 td                    0.132       6.034 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.034         ntR1748          
 CLMA_150_276/CECO                 td                    0.132       6.166 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[8]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.166         ntR1747          
 CLMA_150_280/CECO                 td                    0.132       6.298 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[11]/opit_0_A2Q0/CEOUT
                                   net (fanout=2)        0.000       6.298         ntR1746          
 CLMA_150_284/CECI                                                         f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[13]/opit_0_AQ/CE

 Data arrival time                                                   6.298         Logic Levels: 8  
                                                                                   Logic: 1.803ns(52.781%), Route: 1.613ns(47.219%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066      20.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=950)      1.635      22.510         nt_sys_clk       
 CLMA_150_284/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[13]/opit_0_AQ/CLK
 clock pessimism                                         0.156      22.666                          
 clock uncertainty                                      -0.050      22.616                          

 Setup time                                             -0.576      22.040                          

 Data required time                                                 22.040                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.040                          
 Data arrival time                                                   6.298                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.742                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[6]/opit_0_A2Q21/CLK
Endpoint    : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[10]/opit_0_A2Q21/CE
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.159  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.567
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=950)      1.851       2.882         nt_sys_clk       
 CLMA_150_276/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[6]/opit_0_A2Q21/CLK

 CLMA_150_276/Q1                   tco                   0.223       3.105 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[6]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.283       3.388         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr [6]
 CLMA_150_264/Y0                   td                    0.226       3.614 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_9/gateop_perm/Z
                                   net (fanout=1)        0.266       3.880         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N77504
 CLMS_150_273/Y3                   td                    0.151       4.031 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_10/gateop_perm/Z
                                   net (fanout=2)        0.366       4.397         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N71528
 CLMA_150_284/Y2                   td                    0.381       4.778 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_20/gateop_perm/Z
                                   net (fanout=1)        0.250       5.028         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N77512
 CLMS_150_281/Y0                   td                    0.162       5.190 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_21/gateop_perm/Z
                                   net (fanout=7)        0.281       5.471         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73
 CLMA_150_268/Y2                   td                    0.264       5.735 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/gateop_perm/Z
                                   net (fanout=4)        0.167       5.902         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102
 CLMA_150_272/CECO                 td                    0.132       6.034 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.034         ntR1748          
 CLMA_150_276/CECO                 td                    0.132       6.166 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[8]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.166         ntR1747          
 CLMA_150_280/CECI                                                         f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[10]/opit_0_A2Q21/CE

 Data arrival time                                                   6.166         Logic Levels: 7  
                                                                                   Logic: 1.671ns(50.883%), Route: 1.613ns(49.117%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066      20.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=950)      1.692      22.567         nt_sys_clk       
 CLMA_150_280/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[10]/opit_0_A2Q21/CLK
 clock pessimism                                         0.156      22.723                          
 clock uncertainty                                      -0.050      22.673                          

 Setup time                                             -0.576      22.097                          

 Data required time                                                 22.097                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.097                          
 Data arrival time                                                   6.166                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.931                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/trig0_d1[34]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d2[34]/opit_0/D
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.158  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.465
  Launch Clock Delay      :  2.075
  Clock Pessimism Removal :  -0.232

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=950)      1.200       2.075         nt_sys_clk       
 CLMA_194_197/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[34]/opit_0/CLK

 CLMA_194_197/Q3                   tco                   0.178       2.253 f       u_CORES/u_debug_core_0/trig0_d1[34]/opit_0/Q
                                   net (fanout=1)        0.259       2.512         u_CORES/u_debug_core_0/trig0_d1 [34]
 CLMS_190_181/AD                                                           f       u_CORES/u_debug_core_0/trig0_d2[34]/opit_0/D

 Data arrival time                                                   2.512         Logic Levels: 0  
                                                                                   Logic: 0.178ns(40.732%), Route: 0.259ns(59.268%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=950)      1.434       2.465         nt_sys_clk       
 CLMS_190_181/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d2[34]/opit_0/CLK
 clock pessimism                                        -0.232       2.233                          
 clock uncertainty                                       0.000       2.233                          

 Hold time                                               0.040       2.273                          

 Data required time                                                  2.273                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.273                          
 Data arrival time                                                   2.512                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.239                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/DATA_ff[0][45]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/DIA[14]
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.251  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.619
  Launch Clock Delay      :  2.168
  Clock Pessimism Removal :  -0.200

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=950)      1.293       2.168         nt_sys_clk       
 CLMA_186_172/CLK                                                          r       u_CORES/u_debug_core_0/DATA_ff[0][45]/opit_0/CLK

 CLMA_186_172/Q3                   tco                   0.182       2.350 r       u_CORES/u_debug_core_0/DATA_ff[0][45]/opit_0/Q
                                   net (fanout=1)        0.410       2.760         u_CORES/u_debug_core_0/DATA_ff[0] [45]
 DRM_178_168/DA1[14]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/DIA[14]

 Data arrival time                                                   2.760         Logic Levels: 0  
                                                                                   Logic: 0.182ns(30.743%), Route: 0.410ns(69.257%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=950)      1.588       2.619         nt_sys_clk       
 DRM_178_168/CLKA[1]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/CLKA
 clock pessimism                                        -0.200       2.419                          
 clock uncertainty                                       0.000       2.419                          

 Hold time                                               0.102       2.521                          

 Data required time                                                  2.521                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.521                          
 Data arrival time                                                   2.760                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.239                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_0/opit_0/CLK
Endpoint    : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0[3]/opit_0_L5Q_perm/L1
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.392  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.983
  Launch Clock Delay      :  2.340
  Clock Pessimism Removal :  -0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=950)      1.465       2.340         nt_sys_clk       
 CLMA_162_296/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_0/opit_0/CLK

 CLMA_162_296/Q1                   tco                   0.184       2.524 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_0/opit_0/Q
                                   net (fanout=107)      0.360       2.884         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_0
 CLMS_146_317/C1                                                           r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0[3]/opit_0_L5Q_perm/L1

 Data arrival time                                                   2.884         Logic Levels: 0  
                                                                                   Logic: 0.184ns(33.824%), Route: 0.360ns(66.176%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=950)      1.952       2.983         nt_sys_clk       
 CLMS_146_317/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.251       2.732                          
 clock uncertainty                                       0.000       2.732                          

 Hold time                                              -0.094       2.638                          

 Data required time                                                  2.638                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.638                          
 Data arrival time                                                   2.884                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.246                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/I1
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4302)     0.925       6.736         ntclkbufg_0      
 CLMA_42_140/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_42_140/Q1                    tco                   0.223       6.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.403       7.362         u_DDR3_50H/u_ddrphy_top/mr0_ddr3 [5]
 CLMS_34_161/Y2                    td                    0.227       7.589 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.458       8.047         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.368       8.415 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.415         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_30_157/Y3                    td                    0.365       8.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.463       9.243         u_DDR3_50H/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMA_42_148/Y1                    td                    0.151       9.394 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.454       9.848         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_30_156/COUT                  td                    0.391      10.239 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.239         u_DDR3_50H/u_ddrphy_top/ddrphy_info/_N6611
 CLMA_30_160/Y0                    td                    0.206      10.445 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.290      10.735         u_DDR3_50H/u_ddrphy_top/mc_rl [4]
 CLMS_22_161/Y1                    td                    0.151      10.886 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=40)       0.480      11.366         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N12314
 CLMS_22_173/Y2                    td                    0.264      11.630 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[12]/gateop/F
                                   net (fanout=1)        0.492      12.122         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N12487
 CLMS_22_173/A1                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/I1

 Data arrival time                                                  12.122         Logic Levels: 7  
                                                                                   Logic: 2.346ns(43.557%), Route: 3.040ns(56.443%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N35             
 USCM_84_113/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4302)     0.895      16.387         ntclkbufg_0      
 CLMS_22_173/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Setup time                                             -0.191      16.176                          

 Data required time                                                 16.176                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.176                          
 Data arrival time                                                  12.122                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.054                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[0]/opit_0_inv_L5Q_perm/CE
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4302)     0.925       6.736         ntclkbufg_0      
 CLMA_10_192/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_10_192/Q2                    tco                   0.223       6.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.286       7.245         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt [2]
 CLMA_10_208/Y1                    td                    0.359       7.604 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N279_6/gateop_perm/Z
                                   net (fanout=1)        0.718       8.322         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/_N78800
 CLMA_18_252/Y3                    td                    0.151       8.473 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N279_8/gateop_perm/Z
                                   net (fanout=1)        0.312       8.785         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N279
 CLMS_10_269/Y3                    td                    0.151       8.936 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N14/gateop_perm/Z
                                   net (fanout=5)        0.645       9.581         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N14
 CLMA_10_224/Y2                    td                    0.150       9.731 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N53_4_or[0]_5/gateop_perm/Z
                                   net (fanout=5)        0.256       9.987         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_next_state [0]
 CLMA_10_220/Y1                    td                    0.244      10.231 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N296/gateop_perm/Z
                                   net (fanout=19)       0.606      10.837         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N296
 CLMA_22_248/Y3                    td                    0.151      10.988 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N386/gateop_perm/Z
                                   net (fanout=5)        0.776      11.764         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N386
 CLMS_50_213/CE                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  11.764         Logic Levels: 6  
                                                                                   Logic: 1.429ns(28.421%), Route: 3.599ns(71.579%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N35             
 USCM_84_113/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4302)     0.895      16.387         ntclkbufg_0      
 CLMS_50_213/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Setup time                                             -0.476      15.891                          

 Data required time                                                 15.891                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.891                          
 Data arrival time                                                  11.764                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.127                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I1
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4302)     0.925       6.736         ntclkbufg_0      
 CLMA_42_140/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_42_140/Q1                    tco                   0.223       6.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.403       7.362         u_DDR3_50H/u_ddrphy_top/mr0_ddr3 [5]
 CLMS_34_161/Y2                    td                    0.227       7.589 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.458       8.047         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.368       8.415 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.415         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_30_157/Y3                    td                    0.365       8.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.463       9.243         u_DDR3_50H/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMA_42_148/Y1                    td                    0.151       9.394 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.454       9.848         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_30_156/COUT                  td                    0.391      10.239 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.239         u_DDR3_50H/u_ddrphy_top/ddrphy_info/_N6611
 CLMA_30_160/Y0                    td                    0.206      10.445 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.290      10.735         u_DDR3_50H/u_ddrphy_top/mc_rl [4]
 CLMS_22_161/Y1                    td                    0.151      10.886 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=40)       0.602      11.488         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N12314
 CLMA_10_184/Y2                    td                    0.264      11.752 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[7]/gateop/F
                                   net (fanout=1)        0.284      12.036         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N12482
 CLMS_10_169/B1                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I1

 Data arrival time                                                  12.036         Logic Levels: 7  
                                                                                   Logic: 2.346ns(44.264%), Route: 2.954ns(55.736%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N35             
 USCM_84_113/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4302)     0.895      16.387         ntclkbufg_0      
 CLMS_10_169/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Setup time                                             -0.170      16.197                          

 Data required time                                                 16.197                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.197                          
 Data arrival time                                                  12.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.161                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_4/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_4/opit_0_inv_L5Q_perm/L0
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.349

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4302)     0.895       6.387         ntclkbufg_0      
 CLMA_14_144/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_4/opit_0_inv_L5Q_perm/CLK

 CLMA_14_144/Q0                    tco                   0.179       6.566 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_4/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.059       6.625         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_4
 CLMA_14_144/A0                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_4/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   6.625         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4302)     0.925       6.736         ntclkbufg_0      
 CLMA_14_144/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_4/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.349       6.387                          
 clock uncertainty                                       0.200       6.587                          

 Hold time                                              -0.078       6.509                          

 Data required time                                                  6.509                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.509                          
 Data arrival time                                                   6.625                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.116                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/r_cnt_pass/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/r_cnt_pass/opit_0_inv_L5Q_perm/L0
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.349

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4302)     0.895       6.387         ntclkbufg_0      
 CLMS_122_137/CLK                                                          r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/r_cnt_pass/opit_0_inv_L5Q_perm/CLK

 CLMS_122_137/Q0                   tco                   0.179       6.566 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/r_cnt_pass/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.061       6.627         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/twra2act_match [0]
 CLMS_122_137/A0                                                           f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/r_cnt_pass/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   6.627         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.583%), Route: 0.061ns(25.417%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4302)     0.925       6.736         ntclkbufg_0      
 CLMS_122_137/CLK                                                          r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/r_cnt_pass/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.349       6.387                          
 clock uncertainty                                       0.200       6.587                          

 Hold time                                              -0.078       6.509                          

 Data required time                                                  6.509                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.509                          
 Data arrival time                                                   6.627                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.118                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[6]/opit_0_inv_A2Q21/I01
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.349

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4302)     0.895       6.387         ntclkbufg_0      
 CLMA_30_201/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[6]/opit_0_inv_A2Q21/CLK

 CLMA_30_201/Q0                    tco                   0.179       6.566 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.062       6.628         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [5]
 CLMA_30_201/A1                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[6]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   6.628         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.274%), Route: 0.062ns(25.726%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4302)     0.925       6.736         ntclkbufg_0      
 CLMA_30_201/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.349       6.387                          
 clock uncertainty                                       0.200       6.587                          

 Hold time                                              -0.099       6.488                          

 Data required time                                                  6.488                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.488                          
 Data arrival time                                                   6.628                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.140                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_scale_eth_1/vin_x_cnt[4]/opit_0_A2Q21/CLK
Endpoint    : u_video_scale_eth_1/vout_x_cnt[29]/opit_0_A2Q21/CE
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N35             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=332)      0.925       3.093         ntclkbufg_1      
 CLMA_174_224/CLK                                                          r       u_video_scale_eth_1/vin_x_cnt[4]/opit_0_A2Q21/CLK

 CLMA_174_224/Q3                   tco                   0.220       3.313 f       u_video_scale_eth_1/vin_x_cnt[4]/opit_0_A2Q21/Q1
                                   net (fanout=4)        0.171       3.484         u_video_scale_eth_1/vin_x_cnt [4]
 CLMS_174_229/Y2                   td                    0.381       3.865 f       u_video_scale_eth_1/N42_mux6_6/gateop_perm/Z
                                   net (fanout=1)        0.287       4.152         u_video_scale_eth_1/_N79776
 CLMS_170_237/Y0                   td                    0.162       4.314 r       u_video_scale_eth_1/N42_mux7/gateop_perm/Z
                                   net (fanout=1)        0.073       4.387         u_video_scale_eth_1/_N7584
 CLMS_170_237/Y1                   td                    0.151       4.538 f       u_video_scale_eth_1/N42_mux15_6/gateop_perm/Z
                                   net (fanout=20)       0.313       4.851         u_video_scale_eth_1/N42
 CLMS_170_217/Y1                   td                    0.162       5.013 r       u_video_scale_eth_1/N153_5/gateop_perm/Z
                                   net (fanout=2)        0.333       5.346         u_video_scale_eth_1/N153
 CLMA_170_204/CECO                 td                    0.141       5.487 r       u_video_scale_eth_1/vout_x_cnt[3]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.487         ntR1649          
 CLMA_170_208/CECO                 td                    0.141       5.628 r       u_video_scale_eth_1/vout_x_cnt[7]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.628         ntR1648          
 CLMA_170_212/CECO                 td                    0.141       5.769 r       u_video_scale_eth_1/vout_x_cnt[11]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.769         ntR1647          
 CLMA_170_216/CECO                 td                    0.141       5.910 r       u_video_scale_eth_1/vout_x_cnt[15]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.910         ntR1646          
 CLMA_170_220/CECO                 td                    0.141       6.051 r       u_video_scale_eth_1/vout_x_cnt[19]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.051         ntR1645          
 CLMA_170_224/CECO                 td                    0.141       6.192 r       u_video_scale_eth_1/vout_x_cnt[23]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.192         ntR1644          
 CLMA_170_228/CECO                 td                    0.141       6.333 r       u_video_scale_eth_1/vout_x_cnt[27]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.333         ntR1643          
 CLMA_170_232/CECI                                                         r       u_video_scale_eth_1/vout_x_cnt[29]/opit_0_A2Q21/CE

 Data arrival time                                                   6.333         Logic Levels: 11 
                                                                                   Logic: 2.063ns(63.673%), Route: 1.177ns(36.327%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      15.623 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.623         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      15.661 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      16.124         _N35             
 PLL_158_55/CLK_OUT0               td                    0.078      16.202 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      16.805         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000      16.805 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=332)      0.895      17.700         ntclkbufg_1      
 CLMA_170_232/CLK                                                          r       u_video_scale_eth_1/vout_x_cnt[29]/opit_0_A2Q21/CLK
 clock pessimism                                         0.188      17.888                          
 clock uncertainty                                      -0.150      17.738                          

 Setup time                                             -0.563      17.175                          

 Data required time                                                 17.175                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.175                          
 Data arrival time                                                   6.333                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.842                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_scale_eth_1/vin_x_cnt[4]/opit_0_A2Q21/CLK
Endpoint    : u_video_scale_eth_1/vout_x_cnt[31]/opit_0_A2Q21/CE
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N35             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=332)      0.925       3.093         ntclkbufg_1      
 CLMA_174_224/CLK                                                          r       u_video_scale_eth_1/vin_x_cnt[4]/opit_0_A2Q21/CLK

 CLMA_174_224/Q3                   tco                   0.220       3.313 f       u_video_scale_eth_1/vin_x_cnt[4]/opit_0_A2Q21/Q1
                                   net (fanout=4)        0.171       3.484         u_video_scale_eth_1/vin_x_cnt [4]
 CLMS_174_229/Y2                   td                    0.381       3.865 f       u_video_scale_eth_1/N42_mux6_6/gateop_perm/Z
                                   net (fanout=1)        0.287       4.152         u_video_scale_eth_1/_N79776
 CLMS_170_237/Y0                   td                    0.162       4.314 r       u_video_scale_eth_1/N42_mux7/gateop_perm/Z
                                   net (fanout=1)        0.073       4.387         u_video_scale_eth_1/_N7584
 CLMS_170_237/Y1                   td                    0.151       4.538 f       u_video_scale_eth_1/N42_mux15_6/gateop_perm/Z
                                   net (fanout=20)       0.313       4.851         u_video_scale_eth_1/N42
 CLMS_170_217/Y1                   td                    0.162       5.013 r       u_video_scale_eth_1/N153_5/gateop_perm/Z
                                   net (fanout=2)        0.333       5.346         u_video_scale_eth_1/N153
 CLMA_170_204/CECO                 td                    0.141       5.487 r       u_video_scale_eth_1/vout_x_cnt[3]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.487         ntR1649          
 CLMA_170_208/CECO                 td                    0.141       5.628 r       u_video_scale_eth_1/vout_x_cnt[7]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.628         ntR1648          
 CLMA_170_212/CECO                 td                    0.141       5.769 r       u_video_scale_eth_1/vout_x_cnt[11]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.769         ntR1647          
 CLMA_170_216/CECO                 td                    0.141       5.910 r       u_video_scale_eth_1/vout_x_cnt[15]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.910         ntR1646          
 CLMA_170_220/CECO                 td                    0.141       6.051 r       u_video_scale_eth_1/vout_x_cnt[19]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.051         ntR1645          
 CLMA_170_224/CECO                 td                    0.141       6.192 r       u_video_scale_eth_1/vout_x_cnt[23]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.192         ntR1644          
 CLMA_170_228/CECO                 td                    0.141       6.333 r       u_video_scale_eth_1/vout_x_cnt[27]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.333         ntR1643          
 CLMA_170_232/CECI                                                         r       u_video_scale_eth_1/vout_x_cnt[31]/opit_0_A2Q21/CE

 Data arrival time                                                   6.333         Logic Levels: 11 
                                                                                   Logic: 2.063ns(63.673%), Route: 1.177ns(36.327%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      15.623 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.623         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      15.661 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      16.124         _N35             
 PLL_158_55/CLK_OUT0               td                    0.078      16.202 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      16.805         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000      16.805 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=332)      0.895      17.700         ntclkbufg_1      
 CLMA_170_232/CLK                                                          r       u_video_scale_eth_1/vout_x_cnt[31]/opit_0_A2Q21/CLK
 clock pessimism                                         0.188      17.888                          
 clock uncertainty                                      -0.150      17.738                          

 Setup time                                             -0.563      17.175                          

 Data required time                                                 17.175                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.175                          
 Data arrival time                                                   6.333                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.842                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_scale_eth_1/vin_x_cnt[4]/opit_0_A2Q21/CLK
Endpoint    : u_video_scale_eth_1/vout_y_cnt[29]/opit_0_A2Q21/CE
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N35             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=332)      0.925       3.093         ntclkbufg_1      
 CLMA_174_224/CLK                                                          r       u_video_scale_eth_1/vin_x_cnt[4]/opit_0_A2Q21/CLK

 CLMA_174_224/Q3                   tco                   0.220       3.313 f       u_video_scale_eth_1/vin_x_cnt[4]/opit_0_A2Q21/Q1
                                   net (fanout=4)        0.171       3.484         u_video_scale_eth_1/vin_x_cnt [4]
 CLMS_174_229/Y2                   td                    0.381       3.865 f       u_video_scale_eth_1/N42_mux6_6/gateop_perm/Z
                                   net (fanout=1)        0.287       4.152         u_video_scale_eth_1/_N79776
 CLMS_170_237/Y0                   td                    0.162       4.314 r       u_video_scale_eth_1/N42_mux7/gateop_perm/Z
                                   net (fanout=1)        0.073       4.387         u_video_scale_eth_1/_N7584
 CLMS_170_237/Y1                   td                    0.162       4.549 r       u_video_scale_eth_1/N42_mux15_6/gateop_perm/Z
                                   net (fanout=20)       0.307       4.856         u_video_scale_eth_1/N42
 CLMS_162_229/Y1                   td                    0.162       5.018 r       u_video_scale_eth_1/N173_2/gateop_perm/Z
                                   net (fanout=2)        0.256       5.274         u_video_scale_eth_1/N173
 CLMS_166_209/CECO                 td                    0.141       5.415 r       u_video_scale_eth_1/vout_y_cnt[3]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.415         ntR1794          
 CLMS_166_213/CECO                 td                    0.141       5.556 r       u_video_scale_eth_1/vout_y_cnt[7]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.556         ntR1793          
 CLMS_166_217/CECO                 td                    0.141       5.697 r       u_video_scale_eth_1/vout_y_cnt[11]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.697         ntR1792          
 CLMS_166_221/CECO                 td                    0.141       5.838 r       u_video_scale_eth_1/vout_y_cnt[15]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.838         ntR1791          
 CLMS_166_225/CECO                 td                    0.141       5.979 r       u_video_scale_eth_1/vout_y_cnt[19]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.979         ntR1790          
 CLMS_166_229/CECO                 td                    0.141       6.120 r       u_video_scale_eth_1/vout_y_cnt[23]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.120         ntR1789          
 CLMS_166_233/CECO                 td                    0.141       6.261 r       u_video_scale_eth_1/vout_y_cnt[27]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.261         ntR1788          
 CLMS_166_237/CECI                                                         r       u_video_scale_eth_1/vout_y_cnt[29]/opit_0_A2Q21/CE

 Data arrival time                                                   6.261         Logic Levels: 11 
                                                                                   Logic: 2.074ns(65.467%), Route: 1.094ns(34.533%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      15.623 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.623         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      15.661 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      16.124         _N35             
 PLL_158_55/CLK_OUT0               td                    0.078      16.202 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      16.805         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000      16.805 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=332)      0.895      17.700         ntclkbufg_1      
 CLMS_166_237/CLK                                                          r       u_video_scale_eth_1/vout_y_cnt[29]/opit_0_A2Q21/CLK
 clock pessimism                                         0.188      17.888                          
 clock uncertainty                                      -0.150      17.738                          

 Setup time                                             -0.563      17.175                          

 Data required time                                                 17.175                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.175                          
 Data arrival time                                                   6.261                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.914                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/wr_fifo_data[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[3]
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N35             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=332)      0.895       2.886         ntclkbufg_1      
 CLMA_222_248/CLK                                                          r       u_img_data_pkt/wr_fifo_data[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_222_248/Q1                   tco                   0.180       3.066 f       u_img_data_pkt/wr_fifo_data[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.346       3.412         u_img_data_pkt/wr_fifo_data [7]
 DRM_234_252/DA0[3]                                                        f       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[3]

 Data arrival time                                                   3.412         Logic Levels: 0  
                                                                                   Logic: 0.180ns(34.221%), Route: 0.346ns(65.779%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N35             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=332)      1.037       3.205         ntclkbufg_1      
 DRM_234_252/CLKA[0]                                                       r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.177       3.028                          
 clock uncertainty                                       0.000       3.028                          

 Hold time                                               0.119       3.147                          

 Data required time                                                  3.147                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.147                          
 Data arrival time                                                   3.412                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/D
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N35             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=332)      0.895       2.886         ntclkbufg_1      
 CLMS_66_233/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/CLK

 CLMS_66_233/Q3                    tco                   0.178       3.064 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/Q
                                   net (fanout=1)        0.130       3.194         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [0]
 CLMS_66_233/AD                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/D

 Data arrival time                                                   3.194         Logic Levels: 0  
                                                                                   Logic: 0.178ns(57.792%), Route: 0.130ns(42.208%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N35             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=332)      0.925       3.093         ntclkbufg_1      
 CLMS_66_233/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/CLK
 clock pessimism                                        -0.206       2.887                          
 clock uncertainty                                       0.000       2.887                          

 Hold time                                               0.040       2.927                          

 Data required time                                                  2.927                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.927                          
 Data arrival time                                                   3.194                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : color_bar_m0/hs_reg/opit_0_inv_L5Q_perm/CLK
Endpoint    : color_bar_m0/hs_reg_d0/opit_0_inv/D
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N35             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=332)      0.895       2.886         ntclkbufg_1      
 CLMA_222_192/CLK                                                          r       color_bar_m0/hs_reg/opit_0_inv_L5Q_perm/CLK

 CLMA_222_192/Q3                   tco                   0.178       3.064 f       color_bar_m0/hs_reg/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.131       3.195         color_bar_m0/hs_reg
 CLMA_222_192/AD                                                           f       color_bar_m0/hs_reg_d0/opit_0_inv/D

 Data arrival time                                                   3.195         Logic Levels: 0  
                                                                                   Logic: 0.178ns(57.605%), Route: 0.131ns(42.395%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N35             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=332)      0.925       3.093         ntclkbufg_1      
 CLMA_222_192/CLK                                                          r       color_bar_m0/hs_reg_d0/opit_0_inv/CLK
 clock pessimism                                        -0.206       2.887                          
 clock uncertainty                                       0.000       2.887                          

 Hold time                                               0.040       2.927                          

 Data required time                                                  2.927                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.927                          
 Data arrival time                                                   3.195                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/addr[3]/opit_0_inv_L5Q_perm/CE
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N35             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       2.164 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.089         ntclkbufg_3      
 CLMA_222_168/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_222_168/Q1                   tco                   0.223       3.312 f       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.270       3.582         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
 CLMS_222_177/Y3                   td                    0.360       3.942 r       ms72xx_ctl/ms7200_ctl/N63_4/gateop_perm/Z
                                   net (fanout=1)        0.072       4.014         ms72xx_ctl/ms7200_ctl/_N70535
 CLMS_222_177/Y1                   td                    0.224       4.238 f       ms72xx_ctl/ms7200_ctl/N2053_4/gateop_perm/Z
                                   net (fanout=6)        0.253       4.491         ms72xx_ctl/ms7200_ctl/_N70543
 CLMA_226_172/Y1                   td                    0.151       4.642 f       ms72xx_ctl/ms7200_ctl/N2009_1/gateop_perm/Z
                                   net (fanout=15)       0.361       5.003         ms72xx_ctl/ms7200_ctl/N261
 CLMA_230_168/Y3                   td                    0.151       5.154 f       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.367       5.521         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_226_181/Y2                   td                    0.150       5.671 f       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=11)       0.270       5.941         ms72xx_ctl/ms7200_ctl/N1955
 CLMA_230_172/CECO                 td                    0.132       6.073 f       ms72xx_ctl/ms7200_ctl/data_in[5]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.073         ntR1614          
 CLMA_230_176/CECO                 td                    0.132       6.205 f       ms72xx_ctl/ms7200_ctl/addr[12]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       6.205         ntR1613          
 CLMA_230_180/CECI                                                         f       ms72xx_ctl/ms7200_ctl/addr[3]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.205         Logic Levels: 7  
                                                                                   Logic: 1.523ns(48.877%), Route: 1.593ns(51.123%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N35             
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000     101.987 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895     102.882         ntclkbufg_3      
 CLMA_230_180/CLK                                                          r       ms72xx_ctl/ms7200_ctl/addr[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.188     103.070                          
 clock uncertainty                                      -0.150     102.920                          

 Setup time                                             -0.576     102.344                          

 Data required time                                                102.344                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.344                          
 Data arrival time                                                   6.205                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.139                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/addr[4]/opit_0_inv_L5Q_perm/CE
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N35             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       2.164 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.089         ntclkbufg_3      
 CLMA_222_168/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_222_168/Q1                   tco                   0.223       3.312 f       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.270       3.582         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
 CLMS_222_177/Y3                   td                    0.360       3.942 r       ms72xx_ctl/ms7200_ctl/N63_4/gateop_perm/Z
                                   net (fanout=1)        0.072       4.014         ms72xx_ctl/ms7200_ctl/_N70535
 CLMS_222_177/Y1                   td                    0.224       4.238 f       ms72xx_ctl/ms7200_ctl/N2053_4/gateop_perm/Z
                                   net (fanout=6)        0.253       4.491         ms72xx_ctl/ms7200_ctl/_N70543
 CLMA_226_172/Y1                   td                    0.151       4.642 f       ms72xx_ctl/ms7200_ctl/N2009_1/gateop_perm/Z
                                   net (fanout=15)       0.361       5.003         ms72xx_ctl/ms7200_ctl/N261
 CLMA_230_168/Y3                   td                    0.151       5.154 f       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.367       5.521         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_226_181/Y2                   td                    0.150       5.671 f       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=11)       0.270       5.941         ms72xx_ctl/ms7200_ctl/N1955
 CLMA_230_172/CECO                 td                    0.132       6.073 f       ms72xx_ctl/ms7200_ctl/data_in[5]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.073         ntR1614          
 CLMA_230_176/CECO                 td                    0.132       6.205 f       ms72xx_ctl/ms7200_ctl/addr[12]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       6.205         ntR1613          
 CLMA_230_180/CECI                                                         f       ms72xx_ctl/ms7200_ctl/addr[4]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.205         Logic Levels: 7  
                                                                                   Logic: 1.523ns(48.877%), Route: 1.593ns(51.123%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N35             
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000     101.987 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895     102.882         ntclkbufg_3      
 CLMA_230_180/CLK                                                          r       ms72xx_ctl/ms7200_ctl/addr[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.188     103.070                          
 clock uncertainty                                      -0.150     102.920                          

 Setup time                                             -0.576     102.344                          

 Data required time                                                102.344                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.344                          
 Data arrival time                                                   6.205                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.139                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/addr[7]/opit_0_inv_L5Q_perm/CE
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N35             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       2.164 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.089         ntclkbufg_3      
 CLMA_222_168/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_222_168/Q1                   tco                   0.223       3.312 f       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.270       3.582         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
 CLMS_222_177/Y3                   td                    0.360       3.942 r       ms72xx_ctl/ms7200_ctl/N63_4/gateop_perm/Z
                                   net (fanout=1)        0.072       4.014         ms72xx_ctl/ms7200_ctl/_N70535
 CLMS_222_177/Y1                   td                    0.224       4.238 f       ms72xx_ctl/ms7200_ctl/N2053_4/gateop_perm/Z
                                   net (fanout=6)        0.253       4.491         ms72xx_ctl/ms7200_ctl/_N70543
 CLMA_226_172/Y1                   td                    0.151       4.642 f       ms72xx_ctl/ms7200_ctl/N2009_1/gateop_perm/Z
                                   net (fanout=15)       0.361       5.003         ms72xx_ctl/ms7200_ctl/N261
 CLMA_230_168/Y3                   td                    0.151       5.154 f       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.367       5.521         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_226_181/Y2                   td                    0.150       5.671 f       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=11)       0.270       5.941         ms72xx_ctl/ms7200_ctl/N1955
 CLMA_230_172/CECO                 td                    0.132       6.073 f       ms72xx_ctl/ms7200_ctl/data_in[5]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.073         ntR1614          
 CLMA_230_176/CECO                 td                    0.132       6.205 f       ms72xx_ctl/ms7200_ctl/addr[12]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       6.205         ntR1613          
 CLMA_230_180/CECI                                                         f       ms72xx_ctl/ms7200_ctl/addr[7]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.205         Logic Levels: 7  
                                                                                   Logic: 1.523ns(48.877%), Route: 1.593ns(51.123%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N35             
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000     101.987 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895     102.882         ntclkbufg_3      
 CLMA_230_180/CLK                                                          r       ms72xx_ctl/ms7200_ctl/addr[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.188     103.070                          
 clock uncertainty                                      -0.150     102.920                          

 Setup time                                             -0.576     102.344                          

 Data required time                                                102.344                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.344                          
 Data arrival time                                                   6.205                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.139                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[7]
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N35             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       1.987 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_3      
 CLMA_190_176/CLK                                                          r       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK

 CLMA_190_176/Q2                   tco                   0.183       3.065 r       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.262       3.327         ms72xx_ctl/ms7210_ctl/cmd_index [2]
 DRM_178_168/ADA0[7]                                                       r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[7]

 Data arrival time                                                   3.327         Logic Levels: 0  
                                                                                   Logic: 0.183ns(41.124%), Route: 0.262ns(58.876%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N35             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       2.164 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.089         ntclkbufg_3      
 DRM_178_168/CLKA[0]                                                       r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.188       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Hold time                                               0.166       3.067                          

 Data required time                                                  3.067                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.067                          
 Data arrival time                                                   3.327                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.260                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_tx/fre_cnt[3]/opit_0_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/iic_dri_tx/fre_cnt[3]/opit_0_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N35             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       1.987 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_3      
 CLMA_218_164/CLK                                                          r       ms72xx_ctl/iic_dri_tx/fre_cnt[3]/opit_0_L5Q_perm/CLK

 CLMA_218_164/Q3                   tco                   0.178       3.060 f       ms72xx_ctl/iic_dri_tx/fre_cnt[3]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.061       3.121         ms72xx_ctl/iic_dri_tx/fre_cnt [3]
 CLMA_218_164/D4                                                           f       ms72xx_ctl/iic_dri_tx/fre_cnt[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.121         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.477%), Route: 0.061ns(25.523%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N35             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       2.164 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.089         ntclkbufg_3      
 CLMA_218_164/CLK                                                          r       ms72xx_ctl/iic_dri_tx/fre_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.207       2.882                          
 clock uncertainty                                       0.000       2.882                          

 Hold time                                              -0.028       2.854                          

 Data required time                                                  2.854                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.854                          
 Data arrival time                                                   3.121                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/fre_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/iic_dri_rx/fre_cnt[2]/opit_0_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N35             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       1.987 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_3      
 CLMS_242_157/CLK                                                          r       ms72xx_ctl/iic_dri_rx/fre_cnt[2]/opit_0_L5Q_perm/CLK

 CLMS_242_157/Q3                   tco                   0.178       3.060 f       ms72xx_ctl/iic_dri_rx/fre_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.062       3.122         ms72xx_ctl/iic_dri_rx/fre_cnt [2]
 CLMS_242_157/D4                                                           f       ms72xx_ctl/iic_dri_rx/fre_cnt[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.122         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.167%), Route: 0.062ns(25.833%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N35             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       2.164 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.089         ntclkbufg_3      
 CLMS_242_157/CLK                                                          r       ms72xx_ctl/iic_dri_rx/fre_cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.207       2.882                          
 clock uncertainty                                       0.000       2.882                          

 Hold time                                              -0.028       2.854                          

 Data required time                                                  2.854                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.854                          
 Data arrival time                                                   3.122                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[2][0]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[19]/opit_0_inv_A2Q21/Cin
Path Group  : eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.978
  Launch Clock Delay      :  3.390
  Clock Pessimism Removal :  0.393

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.711       2.768 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       2.826 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       3.381         _N36             
 PLL_158_303/CLK_OUT0              td                   -1.960       1.421 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.353         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       2.353 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.037       3.390         eth_tx_clk       
 CLMA_202_272/CLK                                                          r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[2][0]/opit_0_MUX4TO1Q/CLK

 CLMA_202_272/Q0                   tco                   0.221       3.611 f       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[2][0]/opit_0_MUX4TO1Q/Q
                                   net (fanout=5)        0.563       4.174         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[2] [0]
                                   td                    0.222       4.396 f       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3560_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.396         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N7930
 CLMA_222_252/Y3                   td                    0.365       4.761 f       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3560_1_3/gateop_A2/Y1
                                   net (fanout=1)        0.283       5.044         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3560 [4]
 CLMA_222_268/COUT                 td                    0.265       5.309 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3572_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.309         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N6584
 CLMA_222_272/Y1                   td                    0.366       5.675 f       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3572_1_5/gateop_A2/Y1
                                   net (fanout=1)        0.253       5.928         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3572 [7]
 CLMA_218_268/COUT                 td                    0.268       6.196 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3575_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.196         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N7443
                                   td                    0.044       6.240 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3575_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.240         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N7445
 CLMA_218_272/Y3                   td                    0.387       6.627 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3575_11/gateop_A2/Y1
                                   net (fanout=1)        0.236       6.863         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3575 [11]
 CLMS_214_273/COUT                 td                    0.397       7.260 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.260         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N7205
                                   td                    0.044       7.304 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[13]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.304         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N7207
 CLMS_214_277/COUT                 td                    0.044       7.348 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.348         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N7209
                                   td                    0.044       7.392 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[17]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.392         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N7211
                                                                           r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[19]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.392         Logic Levels: 7  
                                                                                   Logic: 2.667ns(66.642%), Route: 1.335ns(33.358%)
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       8.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.452      10.509 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.509         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038      10.547 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      11.085         _N36             
 PLL_158_303/CLK_OUT0              td                   -2.027       9.058 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       9.973         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       9.973 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.005      10.978         eth_tx_clk       
 CLMS_214_281/CLK                                                          r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[19]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.393      11.371                          
 clock uncertainty                                      -0.150      11.221                          

 Setup time                                             -0.128      11.093                          

 Data required time                                                 11.093                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.093                          
 Data arrival time                                                   7.392                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.701                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[2][0]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[17]/opit_0_inv_A2Q21/Cin
Path Group  : eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.978
  Launch Clock Delay      :  3.390
  Clock Pessimism Removal :  0.393

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.711       2.768 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       2.826 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       3.381         _N36             
 PLL_158_303/CLK_OUT0              td                   -1.960       1.421 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.353         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       2.353 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.037       3.390         eth_tx_clk       
 CLMA_202_272/CLK                                                          r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[2][0]/opit_0_MUX4TO1Q/CLK

 CLMA_202_272/Q0                   tco                   0.221       3.611 f       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[2][0]/opit_0_MUX4TO1Q/Q
                                   net (fanout=5)        0.563       4.174         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[2] [0]
                                   td                    0.222       4.396 f       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3560_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.396         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N7930
 CLMA_222_252/Y3                   td                    0.365       4.761 f       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3560_1_3/gateop_A2/Y1
                                   net (fanout=1)        0.283       5.044         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3560 [4]
 CLMA_222_268/COUT                 td                    0.265       5.309 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3572_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.309         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N6584
 CLMA_222_272/Y1                   td                    0.366       5.675 f       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3572_1_5/gateop_A2/Y1
                                   net (fanout=1)        0.253       5.928         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3572 [7]
 CLMA_218_268/COUT                 td                    0.268       6.196 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3575_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.196         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N7443
                                   td                    0.044       6.240 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3575_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.240         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N7445
 CLMA_218_272/Y3                   td                    0.387       6.627 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3575_11/gateop_A2/Y1
                                   net (fanout=1)        0.236       6.863         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3575 [11]
 CLMS_214_273/COUT                 td                    0.397       7.260 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.260         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N7205
                                   td                    0.044       7.304 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[13]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.304         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N7207
 CLMS_214_277/COUT                 td                    0.044       7.348 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.348         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N7209
 CLMS_214_281/CIN                                                          r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[17]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.348         Logic Levels: 7  
                                                                                   Logic: 2.623ns(66.271%), Route: 1.335ns(33.729%)
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       8.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.452      10.509 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.509         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038      10.547 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      11.085         _N36             
 PLL_158_303/CLK_OUT0              td                   -2.027       9.058 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       9.973         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       9.973 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.005      10.978         eth_tx_clk       
 CLMS_214_281/CLK                                                          r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[17]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.393      11.371                          
 clock uncertainty                                      -0.150      11.221                          

 Setup time                                             -0.132      11.089                          

 Data required time                                                 11.089                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.089                          
 Data arrival time                                                   7.348                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.741                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[2][0]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[15]/opit_0_inv_A2Q21/Cin
Path Group  : eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.978
  Launch Clock Delay      :  3.390
  Clock Pessimism Removal :  0.393

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.711       2.768 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       2.826 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       3.381         _N36             
 PLL_158_303/CLK_OUT0              td                   -1.960       1.421 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.353         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       2.353 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.037       3.390         eth_tx_clk       
 CLMA_202_272/CLK                                                          r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[2][0]/opit_0_MUX4TO1Q/CLK

 CLMA_202_272/Q0                   tco                   0.221       3.611 f       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[2][0]/opit_0_MUX4TO1Q/Q
                                   net (fanout=5)        0.563       4.174         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[2] [0]
                                   td                    0.222       4.396 f       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3560_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.396         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N7930
 CLMA_222_252/Y3                   td                    0.365       4.761 f       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3560_1_3/gateop_A2/Y1
                                   net (fanout=1)        0.283       5.044         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3560 [4]
 CLMA_222_268/COUT                 td                    0.265       5.309 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3572_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.309         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N6584
 CLMA_222_272/Y1                   td                    0.366       5.675 f       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3572_1_5/gateop_A2/Y1
                                   net (fanout=1)        0.253       5.928         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3572 [7]
 CLMA_218_268/COUT                 td                    0.268       6.196 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3575_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.196         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N7443
                                   td                    0.044       6.240 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3575_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.240         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N7445
 CLMA_218_272/Y3                   td                    0.387       6.627 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3575_11/gateop_A2/Y1
                                   net (fanout=1)        0.236       6.863         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3575 [11]
 CLMS_214_273/COUT                 td                    0.397       7.260 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.260         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N7205
                                   td                    0.044       7.304 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[13]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.304         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N7207
                                                                           r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[15]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.304         Logic Levels: 6  
                                                                                   Logic: 2.579ns(65.892%), Route: 1.335ns(34.108%)
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       8.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.452      10.509 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.509         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038      10.547 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      11.085         _N36             
 PLL_158_303/CLK_OUT0              td                   -2.027       9.058 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       9.973         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       9.973 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.005      10.978         eth_tx_clk       
 CLMS_214_277/CLK                                                          r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[15]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.393      11.371                          
 clock uncertainty                                      -0.150      11.221                          

 Setup time                                             -0.128      11.093                          

 Data required time                                                 11.093                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.093                          
 Data arrival time                                                   7.304                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.789                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/udp_tx_byte_num[9]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/total_num[9]/opit_0_inv/D
Path Group  : eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.390
  Launch Clock Delay      :  2.868
  Clock Pessimism Removal :  -0.380

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.452       2.509 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.509         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       2.547 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       3.085         _N36             
 PLL_158_303/CLK_OUT0              td                   -2.027       1.058 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       1.973         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       1.973 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      0.895       2.868         eth_tx_clk       
 CLMS_218_249/CLK                                                          r       u_img_data_pkt/udp_tx_byte_num[9]/opit_0_inv_L5Q_perm/CLK

 CLMS_218_249/Q2                   tco                   0.183       3.051 r       u_img_data_pkt/udp_tx_byte_num[9]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.138       3.189         udp_tx_byte_num[11]
 CLMS_214_253/M1                                                           r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/total_num[9]/opit_0_inv/D

 Data arrival time                                                   3.189         Logic Levels: 0  
                                                                                   Logic: 0.183ns(57.009%), Route: 0.138ns(42.991%)
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.711       2.768 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       2.826 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       3.381         _N36             
 PLL_158_303/CLK_OUT0              td                   -1.960       1.421 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.353         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       2.353 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.037       3.390         eth_tx_clk       
 CLMS_214_253/CLK                                                          r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/total_num[9]/opit_0_inv/CLK
 clock pessimism                                        -0.380       3.010                          
 clock uncertainty                                       0.000       3.010                          

 Hold time                                              -0.011       2.999                          

 Data required time                                                  2.999                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.999                          
 Data arrival time                                                   3.189                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.190                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_mac[25]/opit_0_inv/CLK
Endpoint    : u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_mac[33]/opit_0_inv/D
Path Group  : eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.390
  Launch Clock Delay      :  2.978
  Clock Pessimism Removal :  -0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.452       2.509 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.509         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       2.547 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       3.085         _N36             
 PLL_158_303/CLK_OUT0              td                   -2.027       1.058 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       1.973         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       1.973 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.005       2.978         eth_tx_clk       
 CLMA_174_276/CLK                                                          r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_mac[25]/opit_0_inv/CLK

 CLMA_174_276/Q3                   tco                   0.178       3.156 f       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_mac[25]/opit_0_inv/Q
                                   net (fanout=3)        0.059       3.215         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_mac [25]
 CLMA_174_276/AD                                                           f       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_mac[33]/opit_0_inv/D

 Data arrival time                                                   3.215         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.711       2.768 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       2.826 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       3.381         _N36             
 PLL_158_303/CLK_OUT0              td                   -1.960       1.421 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.353         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       2.353 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.037       3.390         eth_tx_clk       
 CLMA_174_276/CLK                                                          r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_mac[33]/opit_0_inv/CLK
 clock pessimism                                        -0.411       2.979                          
 clock uncertainty                                       0.000       2.979                          

 Hold time                                               0.040       3.019                          

 Data required time                                                  3.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.019                          
 Data arrival time                                                   3.215                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.196                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/des_ip_t[14]/opit_0_inv/CLK
Endpoint    : u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/des_ip_t[22]/opit_0_inv/D
Path Group  : eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.390
  Launch Clock Delay      :  2.978
  Clock Pessimism Removal :  -0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.452       2.509 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.509         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       2.547 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       3.085         _N36             
 PLL_158_303/CLK_OUT0              td                   -2.027       1.058 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       1.973         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       1.973 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.005       2.978         eth_tx_clk       
 CLMA_194_281/CLK                                                          r       u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/des_ip_t[14]/opit_0_inv/CLK

 CLMA_194_281/Q2                   tco                   0.180       3.158 f       u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/des_ip_t[14]/opit_0_inv/Q
                                   net (fanout=2)        0.059       3.217         u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/des_ip_t [14]
 CLMA_194_281/CD                                                           f       u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/des_ip_t[22]/opit_0_inv/D

 Data arrival time                                                   3.217         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.711       2.768 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       2.826 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       3.381         _N36             
 PLL_158_303/CLK_OUT0              td                   -1.960       1.421 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.353         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       2.353 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.037       3.390         eth_tx_clk       
 CLMA_194_281/CLK                                                          r       u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/des_ip_t[22]/opit_0_inv/CLK
 clock pessimism                                        -0.411       2.979                          
 clock uncertainty                                       0.000       2.979                          

 Hold time                                               0.040       3.019                          

 Data required time                                                  3.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.019                          
 Data arrival time                                                   3.217                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.198                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N35             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_7      
 CLMA_94_36/CLK                                                            r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK

 CLMA_94_36/Q3                     tco                   0.220       3.319 f       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.266       3.585         coms1_reg_config/clock_20k_cnt [4]
 CLMA_90_41/Y0                     td                    0.380       3.965 f       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.150       4.115         coms1_reg_config/_N884
 CLMA_90_41/Y1                     td                    0.244       4.359 f       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.263       4.622         coms1_reg_config/N8
                                   td                    0.368       4.990 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.990         coms1_reg_config/_N6218
 CLMA_94_36/COUT                   td                    0.044       5.034 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.034         coms1_reg_config/_N6220
                                   td                    0.044       5.078 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.078         coms1_reg_config/_N6222
 CLMA_94_40/COUT                   td                    0.044       5.122 r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.122         coms1_reg_config/_N6224
 CLMA_94_44/CIN                                                            r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.122         Logic Levels: 4  
                                                                                   Logic: 1.344ns(66.436%), Route: 0.679ns(33.564%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        40.421      40.421 r                        
 P20                                                     0.000      40.421 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.495         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      41.230 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.230         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      41.268 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      41.731         _N35             
 PLL_158_55/CLK_OUT2               td                    0.084      41.815 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603      42.418         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      42.418 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895      43.313         ntclkbufg_7      
 CLMA_94_44/CLK                                                            r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.192      43.505                          
 clock uncertainty                                      -0.150      43.355                          

 Setup time                                             -0.132      43.223                          

 Data required time                                                 43.223                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.223                          
 Data arrival time                                                   5.122                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        38.101                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N35             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_7      
 CLMA_94_36/CLK                                                            r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK

 CLMA_94_36/Q3                     tco                   0.220       3.319 f       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.266       3.585         coms1_reg_config/clock_20k_cnt [4]
 CLMA_90_41/Y0                     td                    0.380       3.965 f       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.150       4.115         coms1_reg_config/_N884
 CLMA_90_41/Y1                     td                    0.244       4.359 f       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.263       4.622         coms1_reg_config/N8
                                   td                    0.368       4.990 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.990         coms1_reg_config/_N6218
 CLMA_94_36/COUT                   td                    0.044       5.034 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.034         coms1_reg_config/_N6220
                                   td                    0.044       5.078 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.078         coms1_reg_config/_N6222
                                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.078         Logic Levels: 3  
                                                                                   Logic: 1.300ns(65.690%), Route: 0.679ns(34.310%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        40.421      40.421 r                        
 P20                                                     0.000      40.421 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.495         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      41.230 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.230         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      41.268 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      41.731         _N35             
 PLL_158_55/CLK_OUT2               td                    0.084      41.815 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603      42.418         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      42.418 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895      43.313         ntclkbufg_7      
 CLMA_94_40/CLK                                                            r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.192      43.505                          
 clock uncertainty                                      -0.150      43.355                          

 Setup time                                             -0.128      43.227                          

 Data required time                                                 43.227                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.227                          
 Data arrival time                                                   5.078                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        38.149                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N35             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_7      
 CLMA_94_36/CLK                                                            r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK

 CLMA_94_36/Q3                     tco                   0.220       3.319 f       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.266       3.585         coms1_reg_config/clock_20k_cnt [4]
 CLMA_90_41/Y0                     td                    0.380       3.965 f       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.150       4.115         coms1_reg_config/_N884
 CLMA_90_41/Y1                     td                    0.244       4.359 f       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.263       4.622         coms1_reg_config/N8
                                   td                    0.368       4.990 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.990         coms1_reg_config/_N6218
 CLMA_94_36/COUT                   td                    0.044       5.034 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.034         coms1_reg_config/_N6220
 CLMA_94_40/CIN                                                            r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.034         Logic Levels: 3  
                                                                                   Logic: 1.256ns(64.910%), Route: 0.679ns(35.090%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        40.421      40.421 r                        
 P20                                                     0.000      40.421 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.495         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      41.230 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.230         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      41.268 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      41.731         _N35             
 PLL_158_55/CLK_OUT2               td                    0.084      41.815 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603      42.418         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      42.418 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895      43.313         ntclkbufg_7      
 CLMA_94_40/CLK                                                            r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.192      43.505                          
 clock uncertainty                                      -0.150      43.355                          

 Setup time                                             -0.132      43.223                          

 Data required time                                                 43.223                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.223                          
 Data arrival time                                                   5.034                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        38.189                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I01
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N35             
 PLL_158_55/CLK_OUT2               td                    0.084       1.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       1.997 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895       2.892         ntclkbufg_7      
 CLMA_94_36/CLK                                                            r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMA_94_36/Q0                     tco                   0.182       3.074 r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.060       3.134         coms1_reg_config/clock_20k_cnt [1]
 CLMA_94_36/A1                                                             r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   3.134         Logic Levels: 0  
                                                                                   Logic: 0.182ns(75.207%), Route: 0.060ns(24.793%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N35             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_7      
 CLMA_94_36/CLK                                                            r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.207       2.892                          
 clock uncertainty                                       0.000       2.892                          

 Hold time                                              -0.093       2.799                          

 Data required time                                                  2.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.799                          
 Data arrival time                                                   3.134                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.335                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N35             
 PLL_158_55/CLK_OUT2               td                    0.084       1.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       1.997 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895       2.892         ntclkbufg_7      
 CLMA_94_40/CLK                                                            r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK

 CLMA_94_40/Q0                     tco                   0.182       3.074 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.060       3.134         coms1_reg_config/clock_20k_cnt [5]
 CLMA_94_40/A1                                                             r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   3.134         Logic Levels: 0  
                                                                                   Logic: 0.182ns(75.207%), Route: 0.060ns(24.793%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N35             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_7      
 CLMA_94_40/CLK                                                            r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.207       2.892                          
 clock uncertainty                                       0.000       2.892                          

 Hold time                                              -0.093       2.799                          

 Data required time                                                  2.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.799                          
 Data arrival time                                                   3.134                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.335                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N35             
 PLL_158_55/CLK_OUT2               td                    0.084       1.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       1.997 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895       2.892         ntclkbufg_7      
 CLMA_94_44/CLK                                                            r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK

 CLMA_94_44/Q0                     tco                   0.182       3.074 r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.060       3.134         coms1_reg_config/clock_20k_cnt [9]
 CLMA_94_44/A1                                                             r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   3.134         Logic Levels: 0  
                                                                                   Logic: 0.182ns(75.207%), Route: 0.060ns(24.793%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N35             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_7      
 CLMA_94_44/CLK                                                            r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.207       2.892                          
 clock uncertainty                                       0.000       2.892                          

 Hold time                                              -0.093       2.799                          

 Data required time                                                  2.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.799                          
 Data arrival time                                                   3.134                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.335                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : hdmi_ddr_ov5640_top|pixclk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       0.925       3.377         ntclkbufg_6      
 CLMA_182_125/CLK                                                          r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK

 CLMA_182_125/Q1                   tco                   0.223       3.600 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=7)        0.457       4.057         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/wr_addr [1]
                                   td                    0.365       4.422 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.422         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N7232
 CLMA_182_125/COUT                 td                    0.044       4.466 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.466         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N7234
                                   td                    0.044       4.510 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.510         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N7236
 CLMA_182_129/Y3                   td                    0.387       4.897 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.238       5.135         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2 [7]
 CLMA_182_124/Y2                   td                    0.150       5.285 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N3[7]_1/gateop_perm/Z
                                   net (fanout=1)        0.494       5.779         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N80370
 CLMA_182_120/COUT                 td                    0.397       6.176 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N172.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.176         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N172.co [6]
 CLMA_182_124/Y1                   td                    0.127       6.303 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N172.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.286       6.589         _N21             
 CLMA_182_140/C4                                                           f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.589         Logic Levels: 5  
                                                                                   Logic: 1.737ns(54.078%), Route: 1.475ns(45.922%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735    1000.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    1000.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    1002.279         _N22             
 USCM_84_114/CLK_USCM              td                    0.000    1002.279 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       0.895    1003.174         ntclkbufg_6      
 CLMA_182_140/CLK                                                          r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.173    1003.347                          
 clock uncertainty                                      -0.050    1003.297                          

 Setup time                                             -0.078    1003.219                          

 Data required time                                               1003.219                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.219                          
 Data arrival time                                                   6.589                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.630                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/L1
Path Group  : hdmi_ddr_ov5640_top|pixclk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       0.925       3.377         ntclkbufg_6      
 CLMA_182_125/CLK                                                          r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK

 CLMA_182_125/Q1                   tco                   0.223       3.600 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=7)        0.457       4.057         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/wr_addr [1]
                                   td                    0.365       4.422 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.422         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N7232
 CLMA_182_125/COUT                 td                    0.044       4.466 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.466         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N7234
                                   td                    0.044       4.510 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.510         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N7236
 CLMA_182_129/COUT                 td                    0.044       4.554 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.554         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N7238
                                   td                    0.044       4.598 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.598         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N7240
 CLMA_182_133/Y3                   td                    0.365       4.963 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.353       5.316         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2 [11]
 CLMA_182_140/A1                                                           f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/L1

 Data arrival time                                                   5.316         Logic Levels: 3  
                                                                                   Logic: 1.129ns(58.226%), Route: 0.810ns(41.774%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735    1000.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    1000.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    1002.279         _N22             
 USCM_84_114/CLK_USCM              td                    0.000    1002.279 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       0.895    1003.174         ntclkbufg_6      
 CLMA_182_140/CLK                                                          r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.173    1003.347                          
 clock uncertainty                                      -0.050    1003.297                          

 Setup time                                             -0.191    1003.106                          

 Data required time                                               1003.106                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.106                          
 Data arrival time                                                   5.316                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.790                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/L1
Path Group  : hdmi_ddr_ov5640_top|pixclk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       0.925       3.377         ntclkbufg_6      
 CLMA_182_125/CLK                                                          r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK

 CLMA_182_125/Q1                   tco                   0.223       3.600 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=7)        0.457       4.057         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/wr_addr [1]
                                   td                    0.365       4.422 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.422         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N7232
 CLMA_182_125/COUT                 td                    0.044       4.466 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.466         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N7234
                                   td                    0.044       4.510 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.510         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N7236
 CLMA_182_129/COUT                 td                    0.044       4.554 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.554         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N7238
 CLMA_182_133/Y1                   td                    0.366       4.920 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.346       5.266         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2 [9]
 CLMA_182_132/A1                                                           f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/L1

 Data arrival time                                                   5.266         Logic Levels: 3  
                                                                                   Logic: 1.086ns(57.491%), Route: 0.803ns(42.509%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735    1000.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    1000.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    1002.279         _N22             
 USCM_84_114/CLK_USCM              td                    0.000    1002.279 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       0.895    1003.174         ntclkbufg_6      
 CLMA_182_132/CLK                                                          r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.173    1003.347                          
 clock uncertainty                                      -0.050    1003.297                          

 Setup time                                             -0.191    1003.106                          

 Data required time                                               1003.106                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.106                          
 Data arrival time                                                   5.266                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.840                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/CLK
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/ADA0[10]
Path Group  : hdmi_ddr_ov5640_top|pixclk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.279 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       0.895       3.174         ntclkbufg_6      
 CLMA_182_133/CLK                                                          r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/CLK

 CLMA_182_133/Q0                   tco                   0.182       3.356 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Q0
                                   net (fanout=8)        0.226       3.582         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/wr_addr [8]
 DRM_178_128/ADA0[10]                                                      r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/ADA0[10]

 Data arrival time                                                   3.582         Logic Levels: 0  
                                                                                   Logic: 0.182ns(44.608%), Route: 0.226ns(55.392%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       0.925       3.377         ntclkbufg_6      
 DRM_178_128/CLKA[0]                                                       r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Hold time                                               0.127       3.320                          

 Data required time                                                  3.320                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.320                          
 Data arrival time                                                   3.582                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.262                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/ADA0[4]
Path Group  : hdmi_ddr_ov5640_top|pixclk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.279 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       0.895       3.174         ntclkbufg_6      
 CLMA_182_125/CLK                                                          r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK

 CLMA_182_125/Q2                   tco                   0.183       3.357 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=8)        0.226       3.583         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/wr_addr [2]
 DRM_178_108/ADA0[4]                                                       r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/ADA0[4]

 Data arrival time                                                   3.583         Logic Levels: 0  
                                                                                   Logic: 0.183ns(44.743%), Route: 0.226ns(55.257%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       0.925       3.377         ntclkbufg_6      
 DRM_178_108/CLKA[0]                                                       r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Hold time                                               0.127       3.320                          

 Data required time                                                  3.320                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.320                          
 Data arrival time                                                   3.583                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.263                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/CLK
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/ADA0[12]
Path Group  : hdmi_ddr_ov5640_top|pixclk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.279 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       0.895       3.174         ntclkbufg_6      
 CLMA_182_133/CLK                                                          r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/CLK

 CLMA_182_133/Q2                   tco                   0.183       3.357 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Q0
                                   net (fanout=8)        0.227       3.584         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/wr_addr [10]
 DRM_178_128/ADA0[12]                                                      r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/ADA0[12]

 Data arrival time                                                   3.584         Logic Levels: 0  
                                                                                   Logic: 0.183ns(44.634%), Route: 0.227ns(55.366%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       0.925       3.377         ntclkbufg_6      
 DRM_178_128/CLKA[0]                                                       r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Hold time                                               0.127       3.320                          

 Data required time                                                  3.320                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.320                          
 Data arrival time                                                   3.584                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.264                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.273
  Launch Clock Delay      :  3.203
  Clock Pessimism Removal :  -0.077

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.278       2.278         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       2.278 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=234)      0.925       3.203         ntclkbufg_4      
 CLMA_198_108/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_198_108/Q0                   tco                   0.221       3.424 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.953       4.377         u_CORES/u_jtag_hub/data_ctrl
 CLMA_182_173/C1                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   4.377         Logic Levels: 0  
                                                                                   Logic: 0.221ns(18.825%), Route: 0.953ns(81.175%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.355      27.355         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      27.355 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=234)      0.918      28.273         ntclkbufg_4      
 CLMA_182_173/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.077      28.196                          
 clock uncertainty                                      -0.050      28.146                          

 Setup time                                             -0.170      27.976                          

 Data required time                                                 27.976                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.976                          
 Data arrival time                                                   4.377                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.599                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.273
  Launch Clock Delay      :  3.203
  Clock Pessimism Removal :  -0.077

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.278       2.278         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       2.278 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=234)      0.925       3.203         ntclkbufg_4      
 CLMA_198_108/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_198_108/Q0                   tco                   0.221       3.424 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.920       4.344         u_CORES/u_jtag_hub/data_ctrl
 CLMA_182_164/D1                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   4.344         Logic Levels: 0  
                                                                                   Logic: 0.221ns(19.369%), Route: 0.920ns(80.631%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.355      27.355         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      27.355 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=234)      0.918      28.273         ntclkbufg_4      
 CLMA_182_164/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.077      28.196                          
 clock uncertainty                                      -0.050      28.146                          

 Setup time                                             -0.149      27.997                          

 Data required time                                                 27.997                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.997                          
 Data arrival time                                                   4.344                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.653                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.273
  Launch Clock Delay      :  3.203
  Clock Pessimism Removal :  -0.077

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.278       2.278         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       2.278 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=234)      0.925       3.203         ntclkbufg_4      
 CLMA_198_108/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_198_108/Q0                   tco                   0.221       3.424 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.896       4.320         u_CORES/u_jtag_hub/data_ctrl
 CLMA_182_173/B1                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   4.320         Logic Levels: 0  
                                                                                   Logic: 0.221ns(19.785%), Route: 0.896ns(80.215%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.355      27.355         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      27.355 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=234)      0.918      28.273         ntclkbufg_4      
 CLMA_182_173/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.077      28.196                          
 clock uncertainty                                      -0.050      28.146                          

 Setup time                                             -0.149      27.997                          

 Data required time                                                 27.997                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.997                          
 Data arrival time                                                   4.320                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.677                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[3]/opit_0_L5Q/CLK
Endpoint    : u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.203
  Launch Clock Delay      :  2.963
  Clock Pessimism Removal :  -0.225

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.068       2.068         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       2.068 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=234)      0.895       2.963         ntclkbufg_4      
 CLMA_182_169/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[3]/opit_0_L5Q/CLK

 CLMA_182_169/Q0                   tco                   0.179       3.142 f       u_CORES/u_jtag_hub/shft.shift_data[3]/opit_0_L5Q/Q
                                   net (fanout=2)        0.059       3.201         u_CORES/u_jtag_hub/shift_data [3]
 CLMA_182_168/B4                                                           f       u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.201         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.278       2.278         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       2.278 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=234)      0.925       3.203         ntclkbufg_4      
 CLMA_182_168/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.225       2.978                          
 clock uncertainty                                       0.000       2.978                          

 Hold time                                              -0.029       2.949                          

 Data required time                                                  2.949                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.949                          
 Data arrival time                                                   3.201                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[99]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[98]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.203
  Launch Clock Delay      :  2.963
  Clock Pessimism Removal :  -0.225

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.068       2.068         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       2.068 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=234)      0.895       2.963         ntclkbufg_4      
 CLMA_210_229/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[99]/opit_0_inv_L5Q_perm/CLK

 CLMA_210_229/Q2                   tco                   0.180       3.143 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[99]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.202         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [99]
 CLMA_210_228/A4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[98]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.202         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.278       2.278         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       2.278 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=234)      0.925       3.203         ntclkbufg_4      
 CLMA_210_228/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[98]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.225       2.978                          
 clock uncertainty                                       0.000       2.978                          

 Hold time                                              -0.029       2.949                          

 Data required time                                                  2.949                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.949                          
 Data arrival time                                                   3.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_MUX4TO1Q/S1
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.203
  Launch Clock Delay      :  2.963
  Clock Pessimism Removal :  -0.225

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.068       2.068         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       2.068 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=234)      0.895       2.963         ntclkbufg_4      
 CLMS_190_213/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_A2Q21/CLK

 CLMS_190_213/Q1                   tco                   0.180       3.143 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.061       3.204         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [6]
 CLMA_190_212/C4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_MUX4TO1Q/S1

 Data arrival time                                                   3.204         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.689%), Route: 0.061ns(25.311%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.278       2.278         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       2.278 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=234)      0.925       3.203         ntclkbufg_4      
 CLMA_190_212/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.225       2.978                          
 clock uncertainty                                       0.000       2.978                          

 Hold time                                              -0.028       2.950                          

 Data required time                                                  2.950                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.950                          
 Data arrival time                                                   3.204                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_AQ_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.105  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.963
  Launch Clock Delay      :  3.068
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.143      27.143         u_CORES/capt_o   
 USCM_84_119/CLK_USCM              td                    0.000      27.143 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925      28.068         ntclkbufg_8      
 CLMA_182_172/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMA_182_172/Q1                   tco                   0.223      28.291 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=9)        0.391      28.682         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMS_174_177/Y0                   td                    0.378      29.060 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=2)        0.498      29.558         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_174_192/Y1                   td                    0.224      29.782 f       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=13)       0.287      30.069         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_182_197/Y3                   td                    0.360      30.429 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N490/gateop_perm/Z
                                   net (fanout=3)        0.491      30.920         u_CORES/u_debug_core_0/u_rd_addr_gen/N490
 CLMS_174_181/CECO                 td                    0.132      31.052 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      31.052         ntR1642          
 CLMS_174_185/CECO                 td                    0.132      31.184 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=1)        0.000      31.184         ntR1641          
 CLMS_174_193/CECI                                                         f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                  31.184         Logic Levels: 5  
                                                                                   Logic: 1.449ns(46.502%), Route: 1.667ns(53.498%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.068      52.068         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      52.068 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=234)      0.895      52.963         ntclkbufg_4      
 CLMS_174_193/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.000      52.963                          
 clock uncertainty                                      -0.050      52.913                          

 Setup time                                             -0.576      52.337                          

 Data required time                                                 52.337                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.337                          
 Data arrival time                                                  31.184                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.153                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[5]/opit_0_inv_A2Q21/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.105  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.963
  Launch Clock Delay      :  3.068
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.143      27.143         u_CORES/capt_o   
 USCM_84_119/CLK_USCM              td                    0.000      27.143 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925      28.068         ntclkbufg_8      
 CLMA_182_172/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMA_182_172/Q1                   tco                   0.223      28.291 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=9)        0.391      28.682         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMS_174_177/Y0                   td                    0.378      29.060 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=2)        0.498      29.558         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_174_192/Y1                   td                    0.224      29.782 f       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=13)       0.287      30.069         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_182_197/Y3                   td                    0.360      30.429 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N490/gateop_perm/Z
                                   net (fanout=3)        0.491      30.920         u_CORES/u_debug_core_0/u_rd_addr_gen/N490
 CLMS_174_181/CECO                 td                    0.132      31.052 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      31.052         ntR1642          
 CLMS_174_185/CECI                                                         f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[5]/opit_0_inv_A2Q21/CE

 Data arrival time                                                  31.052         Logic Levels: 4  
                                                                                   Logic: 1.317ns(44.135%), Route: 1.667ns(55.865%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.068      52.068         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      52.068 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=234)      0.895      52.963         ntclkbufg_4      
 CLMS_174_185/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000      52.963                          
 clock uncertainty                                      -0.050      52.913                          

 Setup time                                             -0.576      52.337                          

 Data required time                                                 52.337                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.337                          
 Data arrival time                                                  31.052                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.285                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_A2Q21/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.105  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.963
  Launch Clock Delay      :  3.068
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.143      27.143         u_CORES/capt_o   
 USCM_84_119/CLK_USCM              td                    0.000      27.143 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925      28.068         ntclkbufg_8      
 CLMA_182_172/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMA_182_172/Q1                   tco                   0.223      28.291 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=9)        0.391      28.682         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMS_174_177/Y0                   td                    0.378      29.060 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=2)        0.498      29.558         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_174_192/Y1                   td                    0.224      29.782 f       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=13)       0.287      30.069         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_182_197/Y3                   td                    0.360      30.429 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N490/gateop_perm/Z
                                   net (fanout=3)        0.491      30.920         u_CORES/u_debug_core_0/u_rd_addr_gen/N490
 CLMS_174_181/CECO                 td                    0.132      31.052 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      31.052         ntR1642          
 CLMS_174_185/CECI                                                         f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_A2Q21/CE

 Data arrival time                                                  31.052         Logic Levels: 4  
                                                                                   Logic: 1.317ns(44.135%), Route: 1.667ns(55.865%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.068      52.068         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      52.068 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=234)      0.895      52.963         ntclkbufg_4      
 CLMS_174_185/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000      52.963                          
 clock uncertainty                                      -0.050      52.913                          

 Setup time                                             -0.576      52.337                          

 Data required time                                                 52.337                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.337                          
 Data arrival time                                                  31.052                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.285                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.328  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.203
  Launch Clock Delay      :  2.875
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.980      26.980         u_CORES/capt_o   
 USCM_84_119/CLK_USCM              td                    0.000      26.980 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895      27.875         ntclkbufg_8      
 CLMA_182_172/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_182_172/Q2                   tco                   0.183      28.058 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=9)        0.179      28.237         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_182_192/M1                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D

 Data arrival time                                                  28.237         Logic Levels: 0  
                                                                                   Logic: 0.183ns(50.552%), Route: 0.179ns(49.448%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.278       2.278         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       2.278 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=234)      0.925       3.203         ntclkbufg_4      
 CLMA_182_192/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.203                          
 clock uncertainty                                       0.050       3.253                          

 Hold time                                              -0.011       3.242                          

 Data required time                                                  3.242                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.242                          
 Data arrival time                                                  28.237                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.995                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.328  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.203
  Launch Clock Delay      :  2.875
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.980      26.980         u_CORES/capt_o   
 USCM_84_119/CLK_USCM              td                    0.000      26.980 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895      27.875         ntclkbufg_8      
 CLMA_182_176/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK

 CLMA_182_176/Q0                   tco                   0.182      28.057 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/Q
                                   net (fanout=3)        0.142      28.199         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2]
 CLMA_182_181/A0                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  28.199         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.173%), Route: 0.142ns(43.827%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.278       2.278         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       2.278 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=234)      0.925       3.203         ntclkbufg_4      
 CLMA_182_181/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.203                          
 clock uncertainty                                       0.050       3.253                          

 Hold time                                              -0.077       3.176                          

 Data required time                                                  3.176                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.176                          
 Data arrival time                                                  28.199                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        25.023                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.328  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.203
  Launch Clock Delay      :  2.875
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.980      26.980         u_CORES/capt_o   
 USCM_84_119/CLK_USCM              td                    0.000      26.980 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895      27.875         ntclkbufg_8      
 CLMA_182_172/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_182_172/Q3                   tco                   0.182      28.057 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=10)       0.218      28.275         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_o [1]
 CLMA_186_180/M1                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/D

 Data arrival time                                                  28.275         Logic Levels: 0  
                                                                                   Logic: 0.182ns(45.500%), Route: 0.218ns(54.500%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.278       2.278         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       2.278 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=234)      0.925       3.203         ntclkbufg_4      
 CLMA_186_180/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.203                          
 clock uncertainty                                       0.050       3.253                          

 Hold time                                              -0.011       3.242                          

 Data required time                                                  3.242                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.242                          
 Data arrival time                                                  28.275                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        25.033                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.617  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.875
  Launch Clock Delay      :  3.492
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.542      77.542         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      77.542 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=234)      0.950      78.492         ntclkbufg_4      
 CLMA_182_164/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_164/Q0                   tco                   0.221      78.713 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.267      78.980         u_CORES/conf_sel [0]
 CLMA_182_172/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  78.980         Logic Levels: 0  
                                                                                   Logic: 0.221ns(45.287%), Route: 0.267ns(54.713%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.980     126.980         u_CORES/capt_o   
 USCM_84_119/CLK_USCM              td                    0.000     126.980 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895     127.875         ntclkbufg_8      
 CLMA_182_172/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.875                          
 clock uncertainty                                      -0.050     127.825                          

 Setup time                                             -0.476     127.349                          

 Data required time                                                127.349                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.349                          
 Data arrival time                                                  78.980                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.369                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.617  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.875
  Launch Clock Delay      :  3.492
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.542      77.542         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      77.542 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=234)      0.950      78.492         ntclkbufg_4      
 CLMA_182_164/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_164/Q0                   tco                   0.221      78.713 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.267      78.980         u_CORES/conf_sel [0]
 CLMA_182_172/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  78.980         Logic Levels: 0  
                                                                                   Logic: 0.221ns(45.287%), Route: 0.267ns(54.713%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.980     126.980         u_CORES/capt_o   
 USCM_84_119/CLK_USCM              td                    0.000     126.980 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895     127.875         ntclkbufg_8      
 CLMA_182_172/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.875                          
 clock uncertainty                                      -0.050     127.825                          

 Setup time                                             -0.476     127.349                          

 Data required time                                                127.349                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.349                          
 Data arrival time                                                  78.980                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.369                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.617  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.875
  Launch Clock Delay      :  3.492
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.542      77.542         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      77.542 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=234)      0.950      78.492         ntclkbufg_4      
 CLMA_182_164/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_164/Q0                   tco                   0.221      78.713 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.267      78.980         u_CORES/conf_sel [0]
 CLMA_182_172/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  78.980         Logic Levels: 0  
                                                                                   Logic: 0.221ns(45.287%), Route: 0.267ns(54.713%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.980     126.980         u_CORES/capt_o   
 USCM_84_119/CLK_USCM              td                    0.000     126.980 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895     127.875         ntclkbufg_8      
 CLMA_182_172/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.875                          
 clock uncertainty                                      -0.050     127.825                          

 Setup time                                             -0.476     127.349                          

 Data required time                                                127.349                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.349                          
 Data arrival time                                                  78.980                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.369                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.205  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.068
  Launch Clock Delay      :  3.273
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.355     127.355         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000     127.355 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=234)      0.918     128.273         ntclkbufg_4      
 CLMA_182_173/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_173/Q2                   tco                   0.200     128.473 r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.141     128.614         u_CORES/id_o [0] 
 CLMA_182_176/M1                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D

 Data arrival time                                                 128.614         Logic Levels: 0  
                                                                                   Logic: 0.200ns(58.651%), Route: 0.141ns(41.349%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.143     127.143         u_CORES/capt_o   
 USCM_84_119/CLK_USCM              td                    0.000     127.143 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925     128.068         ntclkbufg_8      
 CLMA_182_176/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.068                          
 clock uncertainty                                       0.050     128.118                          

 Hold time                                              -0.011     128.107                          

 Data required time                                                128.107                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.107                          
 Data arrival time                                                 128.614                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.507                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.205  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.068
  Launch Clock Delay      :  3.273
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.355     127.355         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000     127.355 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=234)      0.918     128.273         ntclkbufg_4      
 CLMA_182_173/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_173/Q0                   tco                   0.200     128.473 r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.143     128.616         u_CORES/id_o [2] 
 CLMA_182_176/M0                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D

 Data arrival time                                                 128.616         Logic Levels: 0  
                                                                                   Logic: 0.200ns(58.309%), Route: 0.143ns(41.691%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.143     127.143         u_CORES/capt_o   
 USCM_84_119/CLK_USCM              td                    0.000     127.143 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925     128.068         ntclkbufg_8      
 CLMA_182_176/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.068                          
 clock uncertainty                                       0.050     128.118                          

 Hold time                                              -0.011     128.107                          

 Data required time                                                128.107                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.107                          
 Data arrival time                                                 128.616                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.509                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.205  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.068
  Launch Clock Delay      :  3.273
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.355     127.355         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000     127.355 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=234)      0.918     128.273         ntclkbufg_4      
 CLMA_182_173/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_173/Q1                   tco                   0.180     128.453 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.220     128.673         u_CORES/id_o [4] 
 CLMA_182_176/AD                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                 128.673         Logic Levels: 0  
                                                                                   Logic: 0.180ns(45.000%), Route: 0.220ns(55.000%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.143     127.143         u_CORES/capt_o   
 USCM_84_119/CLK_USCM              td                    0.000     127.143 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925     128.068         ntclkbufg_8      
 CLMA_182_176/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.068                          
 clock uncertainty                                       0.050     128.118                          

 Hold time                                               0.040     128.158                          

 Data required time                                                128.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.158                          
 Data arrival time                                                 128.673                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.515                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMS_98_217/CLK                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_98_217/Q0                    tco                   0.221       3.588 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=539)      1.368       4.956         u_DDR3_50H/ddr_rstn
 CLMA_62_116/RSCO                  td                    0.105       5.061 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[28]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       5.061         ntR754           
 CLMA_62_120/RSCO                  td                    0.105       5.166 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[27]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.166         ntR753           
 CLMA_62_124/RSCO                  td                    0.105       5.271 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_l[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       5.271         ntR752           
 CLMA_62_128/RSCO                  td                    0.105       5.376 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[32]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.376         ntR751           
 CLMA_62_132/RSCO                  td                    0.105       5.481 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[31]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       5.481         ntR750           
 CLMA_62_136/RSCO                  td                    0.105       5.586 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rlast/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=6)        0.000       5.586         ntR749           
 CLMA_62_140/RSCO                  td                    0.105       5.691 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[21]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.691         ntR748           
 CLMA_62_144/RSCO                  td                    0.105       5.796 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[32]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       5.796         ntR747           
 CLMA_62_148/RSCO                  td                    0.105       5.901 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.901         ntR746           
 CLMA_62_152/RSCO                  td                    0.105       6.006 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_cmd_l[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       6.006         ntR745           
 CLMA_62_156/RSCO                  td                    0.105       6.111 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_cmd_l[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.111         ntR744           
 CLMA_62_160/RSCO                  td                    0.105       6.216 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[50]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       6.216         ntR743           
 CLMA_62_164/RSCO                  td                    0.105       6.321 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[23]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.321         ntR742           
 CLMA_62_168/RSCO                  td                    0.105       6.426 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[47]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=4)        0.000       6.426         ntR741           
 CLMA_62_172/RSCO                  td                    0.105       6.531 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[5][10]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       6.531         ntR740           
 CLMA_62_176/RSCO                  td                    0.105       6.636 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[3][10]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       6.636         ntR739           
 CLMA_62_180/RSCO                  td                    0.105       6.741 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[51]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       6.741         ntR738           
 CLMA_62_184/RSCO                  td                    0.105       6.846 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[48]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=1)        0.000       6.846         ntR737           
 CLMA_62_192/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/RS

 Data arrival time                                                   6.846         Logic Levels: 18 
                                                                                   Logic: 2.111ns(60.678%), Route: 1.368ns(39.322%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N35             
 USCM_84_113/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
 CLMA_62_192/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Recovery time                                           0.000      23.298                          

 Data required time                                                 23.298                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.298                          
 Data arrival time                                                   6.846                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.452                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_3/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMS_98_217/CLK                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_98_217/Q0                    tco                   0.221       3.588 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=539)      0.986       4.574         u_DDR3_50H/ddr_rstn
 CLMA_90_125/RSCO                  td                    0.105       4.679 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.raddr_msb/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       4.679         ntR140           
 CLMA_90_129/RSCO                  td                    0.105       4.784 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/timing_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       4.784         ntR139           
 CLMA_90_133/RSCO                  td                    0.105       4.889 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_valid/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       4.889         ntR138           
 CLMA_90_137/RSCO                  td                    0.105       4.994 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_cmd_act/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.994         ntR137           
 CLMA_90_141/RSCO                  td                    0.105       5.099 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.099         ntR136           
 CLMA_90_145/RSCO                  td                    0.105       5.204 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/rd_poll_d/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       5.204         ntR135           
 CLMA_90_149/RSCO                  td                    0.105       5.309 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.rptr[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       5.309         ntR134           
 CLMA_90_153/RSCO                  td                    0.105       5.414 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.rptr[4]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=4)        0.000       5.414         ntR133           
 CLMA_90_157/RSCO                  td                    0.105       5.519 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=3)        0.000       5.519         ntR132           
 CLMA_90_161/RSCO                  td                    0.105       5.624 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_3/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       5.624         ntR131           
 CLMA_90_165/RSCO                  td                    0.105       5.729 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/cnt[3]/opit_0_inv_L6Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.729         ntR130           
 CLMA_90_169/RSCO                  td                    0.105       5.834 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       5.834         ntR129           
 CLMA_90_173/RSCO                  td                    0.105       5.939 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_len[1]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=5)        0.000       5.939         ntR128           
 CLMA_90_177/RSCO                  td                    0.105       6.044 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[52]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       6.044         ntR127           
 CLMA_90_181/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_3/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.044         Logic Levels: 14 
                                                                                   Logic: 1.691ns(63.168%), Route: 0.986ns(36.832%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N35             
 USCM_84_113/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
 CLMA_90_181/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_3/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Recovery time                                           0.000      23.298                          

 Data required time                                                 23.298                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.298                          
 Data arrival time                                                   6.044                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.254                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][7]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.407  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.822
  Launch Clock Delay      :  2.385
  Clock Pessimism Removal :  0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=950)      1.354       2.385         nt_sys_clk       
 CLMA_182_197/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_182_197/Q1                   tco                   0.224       2.609 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=212)      0.487       3.096         u_CORES/u_debug_core_0/resetn
 CLMA_210_196/RSCO                 td                    0.113       3.209 f       u_CORES/u_debug_core_0/data_pipe[4][17]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.209         ntR491           
 CLMA_210_200/RSCO                 td                    0.113       3.322 f       u_CORES/u_debug_core_0/data_pipe[3][6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.322         ntR490           
 CLMA_210_204/RSCO                 td                    0.113       3.435 f       u_CORES/u_debug_core_0/data_pipe[4][7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       3.435         ntR489           
 CLMA_210_208/RSCO                 td                    0.113       3.548 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[24]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       3.548         ntR488           
 CLMA_210_212/RSCO                 td                    0.113       3.661 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[23]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       3.661         ntR487           
 CLMA_210_216/RSCO                 td                    0.113       3.774 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[21]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       3.774         ntR486           
 CLMA_210_220/RSCO                 td                    0.113       3.887 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[92]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       3.887         ntR485           
 CLMA_210_224/RSCO                 td                    0.113       4.000 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[7]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.000         ntR484           
 CLMA_210_228/RSCO                 td                    0.113       4.113 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[121]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       4.113         ntR483           
 CLMA_210_232/RSCI                                                         f       u_CORES/u_debug_core_0/TRIG0_ff[0][7]/opit_0_inv/RS

 Data arrival time                                                   4.113         Logic Levels: 9  
                                                                                   Logic: 1.241ns(71.817%), Route: 0.487ns(28.183%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066      20.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=950)      0.947      21.822         nt_sys_clk       
 CLMA_210_232/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][7]/opit_0_inv/CLK
 clock pessimism                                         0.156      21.978                          
 clock uncertainty                                      -0.050      21.928                          

 Recovery time                                           0.000      21.928                          

 Data required time                                                 21.928                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.928                          
 Data arrival time                                                   4.113                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.815                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt[6]/opit_0_A2Q21/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.262  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.065
  Launch Clock Delay      :  2.537
  Clock Pessimism Removal :  -0.266

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=950)      1.662       2.537         nt_sys_clk       
 CLMA_150_292/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK

 CLMA_150_292/Q0                   tco                   0.182       2.719 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/Q
                                   net (fanout=68)       0.277       2.996         u_hsst_core/P_LANE_RST_3
 CLMA_150_300/RSCO                 td                    0.085       3.081 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       3.081         ntR1426          
 CLMA_150_304/RSCI                                                         r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt[6]/opit_0_A2Q21/RS

 Data arrival time                                                   3.081         Logic Levels: 1  
                                                                                   Logic: 0.267ns(49.081%), Route: 0.277ns(50.919%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=950)      2.034       3.065         nt_sys_clk       
 CLMA_150_304/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt[6]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.266       2.799                          
 clock uncertainty                                       0.000       2.799                          

 Removal time                                            0.000       2.799                          

 Data required time                                                  2.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.799                          
 Data arrival time                                                   3.081                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.282                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt[8]/opit_0_A2Q21/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.262  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.065
  Launch Clock Delay      :  2.537
  Clock Pessimism Removal :  -0.266

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=950)      1.662       2.537         nt_sys_clk       
 CLMA_150_292/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK

 CLMA_150_292/Q0                   tco                   0.182       2.719 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/Q
                                   net (fanout=68)       0.277       2.996         u_hsst_core/P_LANE_RST_3
 CLMA_150_300/RSCO                 td                    0.085       3.081 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       3.081         ntR1426          
 CLMA_150_304/RSCI                                                         r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt[8]/opit_0_A2Q21/RS

 Data arrival time                                                   3.081         Logic Levels: 1  
                                                                                   Logic: 0.267ns(49.081%), Route: 0.277ns(50.919%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=950)      2.034       3.065         nt_sys_clk       
 CLMA_150_304/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/rise_cnt[8]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.266       2.799                          
 clock uncertainty                                       0.000       2.799                          

 Removal time                                            0.000       2.799                          

 Data required time                                                  2.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.799                          
 Data arrival time                                                   3.081                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.282                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][32]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.273  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.548
  Launch Clock Delay      :  2.075
  Clock Pessimism Removal :  -0.200

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=950)      1.200       2.075         nt_sys_clk       
 CLMA_182_197/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_182_197/Q1                   tco                   0.184       2.259 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=212)      0.321       2.580         u_CORES/u_debug_core_0/resetn
 CLMS_186_173/RSCO                 td                    0.092       2.672 f       u_CORES/u_debug_core_0/data_pipe[4][41]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       2.672         ntR693           
 CLMS_186_177/RSCI                                                         f       u_CORES/u_debug_core_0/data_pipe[3][32]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.672         Logic Levels: 1  
                                                                                   Logic: 0.276ns(46.231%), Route: 0.321ns(53.769%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=950)      1.517       2.548         nt_sys_clk       
 CLMS_186_177/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[3][32]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.200       2.348                          
 clock uncertainty                                       0.000       2.348                          

 Removal time                                            0.000       2.348                          

 Data required time                                                  2.348                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.348                          
 Data arrival time                                                   2.672                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.324                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[5]/opit_0_inv_A2Q21/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4302)     0.925       6.736         ntclkbufg_0      
 CLMS_94_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_94_193/Q1                    tco                   0.224       6.960 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=457)      1.304       8.264         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_10_136/RSCO                  td                    0.113       8.377 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value_lock[4]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       8.377         ntR1315          
 CLMA_10_140/RSCO                  td                    0.113       8.490 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[4]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000       8.490         ntR1314          
 CLMA_10_144/RSCO                  td                    0.113       8.603 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.603         ntR1313          
 CLMA_10_148/RSCO                  td                    0.113       8.716 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_AQ/RSOUT
                                   net (fanout=2)        0.000       8.716         ntR1312          
 CLMA_10_152/RSCO                  td                    0.113       8.829 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value_lock[5]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.829         ntR1311          
 CLMA_10_156/RSCO                  td                    0.113       8.942 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.942         ntR1310          
 CLMA_10_160/RSCO                  td                    0.113       9.055 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value_lock[4]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.055         ntR1309          
 CLMA_10_164/RSCO                  td                    0.113       9.168 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.168         ntR1308          
 CLMA_10_168/RSCO                  td                    0.113       9.281 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value_lock[5]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.281         ntR1307          
 CLMA_10_172/RSCO                  td                    0.113       9.394 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_vld/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.394         ntR1306          
 CLMA_10_176/RSCO                  td                    0.113       9.507 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3[2]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.507         ntR1305          
 CLMA_10_180/RSCO                  td                    0.113       9.620 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value_lock[3]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.620         ntR1304          
 CLMA_10_184/RSCO                  td                    0.113       9.733 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.733         ntR1303          
 CLMA_10_192/RSCO                  td                    0.113       9.846 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.846         ntR1302          
 CLMA_10_196/RSCO                  td                    0.113       9.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.959         ntR1301          
 CLMA_10_200/RSCO                  td                    0.113      10.072 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.072         ntR1300          
 CLMA_10_204/RSCO                  td                    0.113      10.185 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[7]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=1)        0.000      10.185         ntR1299          
 CLMA_10_208/RSCO                  td                    0.113      10.298 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.298         ntR1298          
 CLMA_10_212/RSCO                  td                    0.113      10.411 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.411         ntR1297          
 CLMA_10_216/RSCO                  td                    0.113      10.524 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.524         ntR1296          
 CLMA_10_220/RSCO                  td                    0.113      10.637 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      10.637         ntR1295          
 CLMA_10_224/RSCO                  td                    0.113      10.750 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_set_bin_tra[3]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      10.750         ntR1294          
 CLMA_10_228/RSCO                  td                    0.113      10.863 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_1/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.863         ntR1293          
 CLMA_10_232/RSCO                  td                    0.113      10.976 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.976         ntR1292          
 CLMA_10_236/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  10.976         Logic Levels: 24 
                                                                                   Logic: 2.936ns(69.245%), Route: 1.304ns(30.755%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N35             
 USCM_84_113/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4302)     0.895      16.387         ntclkbufg_0      
 CLMA_10_236/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Recovery time                                           0.000      16.367                          

 Data required time                                                 16.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.367                          
 Data arrival time                                                  10.976                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.391                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[7]/opit_0_inv_A2Q21/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4302)     0.925       6.736         ntclkbufg_0      
 CLMS_94_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_94_193/Q1                    tco                   0.224       6.960 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=457)      1.304       8.264         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_10_136/RSCO                  td                    0.113       8.377 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value_lock[4]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       8.377         ntR1315          
 CLMA_10_140/RSCO                  td                    0.113       8.490 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[4]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000       8.490         ntR1314          
 CLMA_10_144/RSCO                  td                    0.113       8.603 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.603         ntR1313          
 CLMA_10_148/RSCO                  td                    0.113       8.716 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_AQ/RSOUT
                                   net (fanout=2)        0.000       8.716         ntR1312          
 CLMA_10_152/RSCO                  td                    0.113       8.829 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value_lock[5]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.829         ntR1311          
 CLMA_10_156/RSCO                  td                    0.113       8.942 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.942         ntR1310          
 CLMA_10_160/RSCO                  td                    0.113       9.055 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value_lock[4]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.055         ntR1309          
 CLMA_10_164/RSCO                  td                    0.113       9.168 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.168         ntR1308          
 CLMA_10_168/RSCO                  td                    0.113       9.281 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value_lock[5]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.281         ntR1307          
 CLMA_10_172/RSCO                  td                    0.113       9.394 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_vld/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.394         ntR1306          
 CLMA_10_176/RSCO                  td                    0.113       9.507 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3[2]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.507         ntR1305          
 CLMA_10_180/RSCO                  td                    0.113       9.620 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value_lock[3]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.620         ntR1304          
 CLMA_10_184/RSCO                  td                    0.113       9.733 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.733         ntR1303          
 CLMA_10_192/RSCO                  td                    0.113       9.846 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.846         ntR1302          
 CLMA_10_196/RSCO                  td                    0.113       9.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.959         ntR1301          
 CLMA_10_200/RSCO                  td                    0.113      10.072 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.072         ntR1300          
 CLMA_10_204/RSCO                  td                    0.113      10.185 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[7]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=1)        0.000      10.185         ntR1299          
 CLMA_10_208/RSCO                  td                    0.113      10.298 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.298         ntR1298          
 CLMA_10_212/RSCO                  td                    0.113      10.411 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.411         ntR1297          
 CLMA_10_216/RSCO                  td                    0.113      10.524 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.524         ntR1296          
 CLMA_10_220/RSCO                  td                    0.113      10.637 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      10.637         ntR1295          
 CLMA_10_224/RSCO                  td                    0.113      10.750 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_set_bin_tra[3]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      10.750         ntR1294          
 CLMA_10_228/RSCO                  td                    0.113      10.863 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_1/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.863         ntR1293          
 CLMA_10_232/RSCO                  td                    0.113      10.976 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.976         ntR1292          
 CLMA_10_236/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  10.976         Logic Levels: 24 
                                                                                   Logic: 2.936ns(69.245%), Route: 1.304ns(30.755%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N35             
 USCM_84_113/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4302)     0.895      16.387         ntclkbufg_0      
 CLMA_10_236/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Recovery time                                           0.000      16.367                          

 Data required time                                                 16.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.367                          
 Data arrival time                                                  10.976                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.391                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[1]/opit_0_inv_A2Q1/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4302)     0.925       6.736         ntclkbufg_0      
 CLMS_94_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_94_193/Q1                    tco                   0.224       6.960 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=457)      1.304       8.264         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_10_136/RSCO                  td                    0.113       8.377 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value_lock[4]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       8.377         ntR1315          
 CLMA_10_140/RSCO                  td                    0.113       8.490 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[4]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000       8.490         ntR1314          
 CLMA_10_144/RSCO                  td                    0.113       8.603 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.603         ntR1313          
 CLMA_10_148/RSCO                  td                    0.113       8.716 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_AQ/RSOUT
                                   net (fanout=2)        0.000       8.716         ntR1312          
 CLMA_10_152/RSCO                  td                    0.113       8.829 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value_lock[5]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.829         ntR1311          
 CLMA_10_156/RSCO                  td                    0.113       8.942 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.942         ntR1310          
 CLMA_10_160/RSCO                  td                    0.113       9.055 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value_lock[4]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.055         ntR1309          
 CLMA_10_164/RSCO                  td                    0.113       9.168 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.168         ntR1308          
 CLMA_10_168/RSCO                  td                    0.113       9.281 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value_lock[5]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.281         ntR1307          
 CLMA_10_172/RSCO                  td                    0.113       9.394 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_vld/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.394         ntR1306          
 CLMA_10_176/RSCO                  td                    0.113       9.507 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3[2]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.507         ntR1305          
 CLMA_10_180/RSCO                  td                    0.113       9.620 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value_lock[3]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.620         ntR1304          
 CLMA_10_184/RSCO                  td                    0.113       9.733 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.733         ntR1303          
 CLMA_10_192/RSCO                  td                    0.113       9.846 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.846         ntR1302          
 CLMA_10_196/RSCO                  td                    0.113       9.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.959         ntR1301          
 CLMA_10_200/RSCO                  td                    0.113      10.072 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.072         ntR1300          
 CLMA_10_204/RSCO                  td                    0.113      10.185 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[7]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=1)        0.000      10.185         ntR1299          
 CLMA_10_208/RSCO                  td                    0.113      10.298 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.298         ntR1298          
 CLMA_10_212/RSCO                  td                    0.113      10.411 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.411         ntR1297          
 CLMA_10_216/RSCO                  td                    0.113      10.524 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.524         ntR1296          
 CLMA_10_220/RSCO                  td                    0.113      10.637 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      10.637         ntR1295          
 CLMA_10_224/RSCO                  td                    0.113      10.750 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_set_bin_tra[3]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      10.750         ntR1294          
 CLMA_10_228/RSCO                  td                    0.113      10.863 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_1/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.863         ntR1293          
 CLMA_10_232/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[1]/opit_0_inv_A2Q1/RS

 Data arrival time                                                  10.863         Logic Levels: 23 
                                                                                   Logic: 2.823ns(68.403%), Route: 1.304ns(31.597%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N35             
 USCM_84_113/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4302)     0.895      16.387         ntclkbufg_0      
 CLMA_10_232/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[1]/opit_0_inv_A2Q1/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Recovery time                                           0.000      16.367                          

 Data required time                                                 16.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.367                          
 Data arrival time                                                  10.863                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.504                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/RST_TRAINING_N
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4302)     0.895       6.387         ntclkbufg_0      
 CLMS_18_105/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_18_105/Q0                    tco                   0.182       6.569 r       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.317       6.886         u_DDR3_50H/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_6_100/RST_TRAINING_N                                                 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/RST_TRAINING_N

 Data arrival time                                                   6.886         Logic Levels: 0  
                                                                                   Logic: 0.182ns(36.473%), Route: 0.317ns(63.527%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4302)     0.925       6.736         ntclkbufg_0      
 DQSL_6_100/CLK_REGIONAL                                                   r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/CLK_REGIONAL
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Removal time                                           -0.007       6.599                          

 Data required time                                                  6.599                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.599                          
 Data arrival time                                                   6.886                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.287                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[5]/opit_0_inv_A2Q21/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4302)     0.895       6.387         ntclkbufg_0      
 CLMS_10_225/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_10_225/Q0                    tco                   0.179       6.566 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=3)        0.332       6.898         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/logic_ck_rstn
 CLMA_10_240/RSCO                  td                    0.085       6.983 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.983         ntR1291          
 CLMA_10_244/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.983         Logic Levels: 1  
                                                                                   Logic: 0.264ns(44.295%), Route: 0.332ns(55.705%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4302)     0.925       6.736         ntclkbufg_0      
 CLMA_10_244/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.334       6.402                          
 clock uncertainty                                       0.200       6.602                          

 Removal time                                            0.000       6.602                          

 Data required time                                                  6.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.602                          
 Data arrival time                                                   6.983                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.381                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[7]/opit_0_inv_A2Q21/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4302)     0.895       6.387         ntclkbufg_0      
 CLMS_10_225/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_10_225/Q0                    tco                   0.179       6.566 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=3)        0.332       6.898         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/logic_ck_rstn
 CLMA_10_240/RSCO                  td                    0.085       6.983 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.983         ntR1291          
 CLMA_10_244/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.983         Logic Levels: 1  
                                                                                   Logic: 0.264ns(44.295%), Route: 0.332ns(55.705%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4302)     0.925       6.736         ntclkbufg_0      
 CLMA_10_244/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.334       6.402                          
 clock uncertainty                                       0.200       6.602                          

 Removal time                                            0.000       6.602                          

 Data required time                                                  6.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.602                          
 Data arrival time                                                   6.983                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.381                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/img_vsync_d0/opit_0_inv/CLK
Endpoint    : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/RS
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N35             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=332)      0.925       3.093         ntclkbufg_1      
 CLMA_182_245/CLK                                                          r       u_img_data_pkt/img_vsync_d0/opit_0_inv/CLK

 CLMA_182_245/Q0                   tco                   0.223       3.316 r       u_img_data_pkt/img_vsync_d0/opit_0_inv/Q
                                   net (fanout=6)        0.075       3.391         u_img_data_pkt/img_vsync_d0
 CLMA_182_245/Y0                   td                    0.264       3.655 f       u_img_data_pkt/N57/gateop_perm/Z
                                   net (fanout=55)       0.943       4.598         u_img_data_pkt/N57
 CLMA_226_236/RS                                                           f       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/RS

 Data arrival time                                                   4.598         Logic Levels: 1  
                                                                                   Logic: 0.487ns(32.359%), Route: 1.018ns(67.641%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      15.623 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.623         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      15.661 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      16.124         _N35             
 PLL_158_55/CLK_OUT0               td                    0.078      16.202 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      16.805         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000      16.805 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=332)      0.895      17.700         ntclkbufg_1      
 CLMA_226_236/CLK                                                          r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.188      17.888                          
 clock uncertainty                                      -0.150      17.738                          

 Recovery time                                          -0.476      17.262                          

 Data required time                                                 17.262                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.262                          
 Data arrival time                                                   4.598                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.664                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/img_vsync_d0/opit_0_inv/CLK
Endpoint    : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/RS
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N35             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=332)      0.925       3.093         ntclkbufg_1      
 CLMA_182_245/CLK                                                          r       u_img_data_pkt/img_vsync_d0/opit_0_inv/CLK

 CLMA_182_245/Q0                   tco                   0.223       3.316 r       u_img_data_pkt/img_vsync_d0/opit_0_inv/Q
                                   net (fanout=6)        0.075       3.391         u_img_data_pkt/img_vsync_d0
 CLMA_182_245/Y0                   td                    0.264       3.655 f       u_img_data_pkt/N57/gateop_perm/Z
                                   net (fanout=55)       0.943       4.598         u_img_data_pkt/N57
 CLMA_226_236/RS                                                           f       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/RS

 Data arrival time                                                   4.598         Logic Levels: 1  
                                                                                   Logic: 0.487ns(32.359%), Route: 1.018ns(67.641%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      15.623 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.623         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      15.661 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      16.124         _N35             
 PLL_158_55/CLK_OUT0               td                    0.078      16.202 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      16.805         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000      16.805 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=332)      0.895      17.700         ntclkbufg_1      
 CLMA_226_236/CLK                                                          r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                         0.188      17.888                          
 clock uncertainty                                      -0.150      17.738                          

 Recovery time                                          -0.476      17.262                          

 Data required time                                                 17.262                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.262                          
 Data arrival time                                                   4.598                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.664                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/img_vsync_d0/opit_0_inv/CLK
Endpoint    : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/RS
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N35             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=332)      0.925       3.093         ntclkbufg_1      
 CLMA_182_245/CLK                                                          r       u_img_data_pkt/img_vsync_d0/opit_0_inv/CLK

 CLMA_182_245/Q0                   tco                   0.223       3.316 r       u_img_data_pkt/img_vsync_d0/opit_0_inv/Q
                                   net (fanout=6)        0.075       3.391         u_img_data_pkt/img_vsync_d0
 CLMA_182_245/Y0                   td                    0.264       3.655 f       u_img_data_pkt/N57/gateop_perm/Z
                                   net (fanout=55)       0.943       4.598         u_img_data_pkt/N57
 CLMA_226_236/RS                                                           f       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/RS

 Data arrival time                                                   4.598         Logic Levels: 1  
                                                                                   Logic: 0.487ns(32.359%), Route: 1.018ns(67.641%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      15.623 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.623         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      15.661 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      16.124         _N35             
 PLL_158_55/CLK_OUT0               td                    0.078      16.202 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      16.805         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000      16.805 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=332)      0.895      17.700         ntclkbufg_1      
 CLMA_226_236/CLK                                                          r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/CLK
 clock pessimism                                         0.188      17.888                          
 clock uncertainty                                      -0.150      17.738                          

 Recovery time                                          -0.476      17.262                          

 Data required time                                                 17.262                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.262                          
 Data arrival time                                                   4.598                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.664                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/img_vsync_d0/opit_0_inv/CLK
Endpoint    : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N35             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=332)      0.895       2.886         ntclkbufg_1      
 CLMA_182_245/CLK                                                          r       u_img_data_pkt/img_vsync_d0/opit_0_inv/CLK

 CLMA_182_245/Q0                   tco                   0.179       3.065 f       u_img_data_pkt/img_vsync_d0/opit_0_inv/Q
                                   net (fanout=6)        0.061       3.126         u_img_data_pkt/img_vsync_d0
 CLMA_182_245/Y0                   td                    0.187       3.313 f       u_img_data_pkt/N57/gateop_perm/Z
                                   net (fanout=55)       0.331       3.644         u_img_data_pkt/N57
 DRM_178_252/RSTA[0]                                                       f       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   3.644         Logic Levels: 1  
                                                                                   Logic: 0.366ns(48.285%), Route: 0.392ns(51.715%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N35             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=332)      1.037       3.205         ntclkbufg_1      
 DRM_178_252/CLKA[0]                                                       r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.177       3.028                          
 clock uncertainty                                       0.000       3.028                          

 Removal time                                           -0.038       2.990                          

 Data required time                                                  2.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.990                          
 Data arrival time                                                   3.644                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/img_vsync_d0/opit_0_inv/CLK
Endpoint    : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N35             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=332)      0.895       2.886         ntclkbufg_1      
 CLMA_182_245/CLK                                                          r       u_img_data_pkt/img_vsync_d0/opit_0_inv/CLK

 CLMA_182_245/Q0                   tco                   0.179       3.065 f       u_img_data_pkt/img_vsync_d0/opit_0_inv/Q
                                   net (fanout=6)        0.061       3.126         u_img_data_pkt/img_vsync_d0
 CLMA_182_245/Y0                   td                    0.184       3.310 r       u_img_data_pkt/N57/gateop_perm/Z
                                   net (fanout=55)       0.391       3.701         u_img_data_pkt/N57
 DRM_178_272/RSTA[0]                                                       r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   3.701         Logic Levels: 1  
                                                                                   Logic: 0.363ns(44.540%), Route: 0.452ns(55.460%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N35             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=332)      1.037       3.205         ntclkbufg_1      
 DRM_178_272/CLKA[0]                                                       r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.177       3.028                          
 clock uncertainty                                       0.000       3.028                          

 Removal time                                           -0.060       2.968                          

 Data required time                                                  2.968                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.968                          
 Data arrival time                                                   3.701                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.733                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/img_vsync_d0/opit_0_inv/CLK
Endpoint    : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N35             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=332)      0.895       2.886         ntclkbufg_1      
 CLMA_182_245/CLK                                                          r       u_img_data_pkt/img_vsync_d0/opit_0_inv/CLK

 CLMA_182_245/Q0                   tco                   0.179       3.065 f       u_img_data_pkt/img_vsync_d0/opit_0_inv/Q
                                   net (fanout=6)        0.061       3.126         u_img_data_pkt/img_vsync_d0
 CLMA_182_245/Y0                   td                    0.184       3.310 r       u_img_data_pkt/N57/gateop_perm/Z
                                   net (fanout=55)       0.296       3.606         u_img_data_pkt/N57
 DRM_178_232/RSTA[0]                                                       r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   3.606         Logic Levels: 1  
                                                                                   Logic: 0.363ns(50.417%), Route: 0.357ns(49.583%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N35             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=332)      0.925       3.093         ntclkbufg_1      
 DRM_178_232/CLKA[0]                                                       r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.188       2.905                          
 clock uncertainty                                       0.000       2.905                          

 Removal time                                           -0.060       2.845                          

 Data required time                                                  2.845                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.845                          
 Data arrival time                                                   3.606                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.761                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0_inv/RS
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N35             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       2.164 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.089         ntclkbufg_3      
 CLMA_162_48/CLK                                                           r       rstn_1ms[8]/opit_0_inv_A2Q21/CLK

 CLMA_162_48/Q2                    tco                   0.223       3.312 f       rstn_1ms[8]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.283       3.595         rstn_1ms[7]      
 CLMA_154_53/Y1                    td                    0.359       3.954 f       N323_10/gateop_perm/Z
                                   net (fanout=1)        0.150       4.104         _N76708          
 CLMA_154_53/Y0                    td                    0.150       4.254 f       N323_13/gateop_perm/Z
                                   net (fanout=1)        0.348       4.602         _N76711          
 CLMS_158_45/Y1                    td                    0.151       4.753 f       N323_14/gateop_perm/Z
                                   net (fanout=347)      1.617       6.370         nt_rstn_out      
 CLMS_226_173/RS                                                           f       ms72xx_ctl/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   6.370         Logic Levels: 3  
                                                                                   Logic: 0.883ns(26.913%), Route: 2.398ns(73.087%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N35             
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000     101.987 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895     102.882         ntclkbufg_3      
 CLMS_226_173/CLK                                                          r       ms72xx_ctl/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                         0.177     103.059                          
 clock uncertainty                                      -0.150     102.909                          

 Recovery time                                          -0.476     102.433                          

 Data required time                                                102.433                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.433                          
 Data arrival time                                                   6.370                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.063                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0_inv/RS
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N35             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       1.987 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_3      
 CLMS_158_45/CLK                                                           r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_158_45/Q0                    tco                   0.182       3.064 r       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.126       3.190         rstn_1ms[0]      
 CLMS_158_45/Y1                    td                    0.159       3.349 r       N323_14/gateop_perm/Z
                                   net (fanout=347)      1.270       4.619         nt_rstn_out      
 CLMS_226_173/RS                                                           r       ms72xx_ctl/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   4.619         Logic Levels: 1  
                                                                                   Logic: 0.341ns(19.632%), Route: 1.396ns(80.368%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N35             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       2.164 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.089         ntclkbufg_3      
 CLMS_226_173/CLK                                                          r       ms72xx_ctl/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                        -0.177       2.912                          
 clock uncertainty                                       0.000       2.912                          

 Removal time                                           -0.187       2.725                          

 Data required time                                                  2.725                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.725                          
 Data arrival time                                                   4.619                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.894                          
====================================================================================================

====================================================================================================

Startpoint  : u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/rd_water_level[5]/opit_0_L5Q_perm/RS
Path Group  : eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.868
  Launch Clock Delay      :  3.390
  Clock Pessimism Removal :  0.380

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.711       2.768 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       2.826 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       3.381         _N36             
 PLL_158_303/CLK_OUT0              td                   -1.960       1.421 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.353         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       2.353 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.037       3.390         eth_tx_clk       
 CLMA_170_272/CLK                                                          r       u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/CLK

 CLMA_170_272/Q1                   tco                   0.223       3.613 f       u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.542       4.155         transfer_flag    
 CLMA_182_245/Y0                   td                    0.378       4.533 f       u_img_data_pkt/N57/gateop_perm/Z
                                   net (fanout=55)       1.080       5.613         u_img_data_pkt/N57
 CLMA_230_249/RS                                                           f       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/rd_water_level[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.613         Logic Levels: 1  
                                                                                   Logic: 0.601ns(27.036%), Route: 1.622ns(72.964%)
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       8.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.452      10.509 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.509         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038      10.547 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      11.085         _N36             
 PLL_158_303/CLK_OUT0              td                   -2.027       9.058 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       9.973         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       9.973 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      0.895      10.868         eth_tx_clk       
 CLMA_230_249/CLK                                                          r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/rd_water_level[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.380      11.248                          
 clock uncertainty                                      -0.150      11.098                          

 Recovery time                                          -0.476      10.622                          

 Data required time                                                 10.622                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.622                          
 Data arrival time                                                   5.613                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.009                          
====================================================================================================

====================================================================================================

Startpoint  : u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/rd_water_level[9]/opit_0_L5Q_perm/RS
Path Group  : eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.868
  Launch Clock Delay      :  3.390
  Clock Pessimism Removal :  0.380

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.711       2.768 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       2.826 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       3.381         _N36             
 PLL_158_303/CLK_OUT0              td                   -1.960       1.421 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.353         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       2.353 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.037       3.390         eth_tx_clk       
 CLMA_170_272/CLK                                                          r       u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/CLK

 CLMA_170_272/Q1                   tco                   0.223       3.613 f       u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.542       4.155         transfer_flag    
 CLMA_182_245/Y0                   td                    0.378       4.533 f       u_img_data_pkt/N57/gateop_perm/Z
                                   net (fanout=55)       1.080       5.613         u_img_data_pkt/N57
 CLMA_230_249/RS                                                           f       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/rd_water_level[9]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.613         Logic Levels: 1  
                                                                                   Logic: 0.601ns(27.036%), Route: 1.622ns(72.964%)
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       8.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.452      10.509 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.509         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038      10.547 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      11.085         _N36             
 PLL_158_303/CLK_OUT0              td                   -2.027       9.058 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       9.973         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       9.973 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      0.895      10.868         eth_tx_clk       
 CLMA_230_249/CLK                                                          r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/rd_water_level[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.380      11.248                          
 clock uncertainty                                      -0.150      11.098                          

 Recovery time                                          -0.476      10.622                          

 Data required time                                                 10.622                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.622                          
 Data arrival time                                                   5.613                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.009                          
====================================================================================================

====================================================================================================

Startpoint  : u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/rwptr2[9]/opit_0/RS
Path Group  : eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.868
  Launch Clock Delay      :  3.390
  Clock Pessimism Removal :  0.380

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.711       2.768 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       2.826 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       3.381         _N36             
 PLL_158_303/CLK_OUT0              td                   -1.960       1.421 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.353         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       2.353 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.037       3.390         eth_tx_clk       
 CLMA_170_272/CLK                                                          r       u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/CLK

 CLMA_170_272/Q1                   tco                   0.223       3.613 f       u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.542       4.155         transfer_flag    
 CLMA_182_245/Y0                   td                    0.378       4.533 f       u_img_data_pkt/N57/gateop_perm/Z
                                   net (fanout=55)       1.080       5.613         u_img_data_pkt/N57
 CLMA_230_249/RS                                                           f       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/rwptr2[9]/opit_0/RS

 Data arrival time                                                   5.613         Logic Levels: 1  
                                                                                   Logic: 0.601ns(27.036%), Route: 1.622ns(72.964%)
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       8.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.452      10.509 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.509         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038      10.547 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      11.085         _N36             
 PLL_158_303/CLK_OUT0              td                   -2.027       9.058 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       9.973         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       9.973 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      0.895      10.868         eth_tx_clk       
 CLMA_230_249/CLK                                                          r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/rwptr2[9]/opit_0/CLK
 clock pessimism                                         0.380      11.248                          
 clock uncertainty                                      -0.150      11.098                          

 Recovery time                                          -0.476      10.622                          

 Data required time                                                 10.622                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.622                          
 Data arrival time                                                   5.613                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.009                          
====================================================================================================

====================================================================================================

Startpoint  : u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.390
  Launch Clock Delay      :  2.978
  Clock Pessimism Removal :  -0.393

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.452       2.509 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.509         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       2.547 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       3.085         _N36             
 PLL_158_303/CLK_OUT0              td                   -2.027       1.058 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       1.973         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       1.973 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.005       2.978         eth_tx_clk       
 CLMA_170_272/CLK                                                          r       u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/CLK

 CLMA_170_272/Q1                   tco                   0.184       3.162 r       u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.449       3.611         transfer_flag    
 CLMA_182_245/Y0                   td                    0.286       3.897 f       u_img_data_pkt/N57/gateop_perm/Z
                                   net (fanout=55)       0.331       4.228         u_img_data_pkt/N57
 DRM_178_252/RSTB[0]                                                       f       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   4.228         Logic Levels: 1  
                                                                                   Logic: 0.470ns(37.600%), Route: 0.780ns(62.400%)
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.711       2.768 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       2.826 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       3.381         _N36             
 PLL_158_303/CLK_OUT0              td                   -1.960       1.421 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.353         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       2.353 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.037       3.390         eth_tx_clk       
 DRM_178_252/CLKB[0]                                                       r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.393       2.997                          
 clock uncertainty                                       0.000       2.997                          

 Removal time                                           -0.018       2.979                          

 Data required time                                                  2.979                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.979                          
 Data arrival time                                                   4.228                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.249                          
====================================================================================================

====================================================================================================

Startpoint  : u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.278
  Launch Clock Delay      :  2.978
  Clock Pessimism Removal :  -0.380

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.452       2.509 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.509         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       2.547 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       3.085         _N36             
 PLL_158_303/CLK_OUT0              td                   -2.027       1.058 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       1.973         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       1.973 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.005       2.978         eth_tx_clk       
 CLMA_170_272/CLK                                                          r       u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/CLK

 CLMA_170_272/Q1                   tco                   0.184       3.162 r       u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.449       3.611         transfer_flag    
 CLMA_182_245/Y0                   td                    0.286       3.897 f       u_img_data_pkt/N57/gateop_perm/Z
                                   net (fanout=55)       0.317       4.214         u_img_data_pkt/N57
 DRM_178_232/RSTB[0]                                                       f       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   4.214         Logic Levels: 1  
                                                                                   Logic: 0.470ns(38.026%), Route: 0.766ns(61.974%)
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.711       2.768 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       2.826 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       3.381         _N36             
 PLL_158_303/CLK_OUT0              td                   -1.960       1.421 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.353         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       2.353 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      0.925       3.278         eth_tx_clk       
 DRM_178_232/CLKB[0]                                                       r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.380       2.898                          
 clock uncertainty                                       0.000       2.898                          

 Removal time                                           -0.018       2.880                          

 Data required time                                                  2.880                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.880                          
 Data arrival time                                                   4.214                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.334                          
====================================================================================================

====================================================================================================

Startpoint  : u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.390
  Launch Clock Delay      :  2.978
  Clock Pessimism Removal :  -0.393

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.452       2.509 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.509         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       2.547 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       3.085         _N36             
 PLL_158_303/CLK_OUT0              td                   -2.027       1.058 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       1.973         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       1.973 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.005       2.978         eth_tx_clk       
 CLMA_170_272/CLK                                                          r       u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/CLK

 CLMA_170_272/Q1                   tco                   0.184       3.162 r       u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.449       3.611         transfer_flag    
 CLMA_182_245/Y0                   td                    0.273       3.884 r       u_img_data_pkt/N57/gateop_perm/Z
                                   net (fanout=55)       0.391       4.275         u_img_data_pkt/N57
 DRM_178_272/RSTB[0]                                                       r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   4.275         Logic Levels: 1  
                                                                                   Logic: 0.457ns(35.235%), Route: 0.840ns(64.765%)
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.711       2.768 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       2.826 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       3.381         _N36             
 PLL_158_303/CLK_OUT0              td                   -1.960       1.421 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.353         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       2.353 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.037       3.390         eth_tx_clk       
 DRM_178_272/CLKB[0]                                                       r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.393       2.997                          
 clock uncertainty                                       0.000       2.997                          

 Removal time                                           -0.063       2.934                          

 Data required time                                                  2.934                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.934                          
 Data arrival time                                                   4.275                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.341                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d2/opit_0/CLK
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/RS
Path Group  : hdmi_ddr_ov5640_top|pixclk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       0.925       3.377         ntclkbufg_6      
 CLMS_174_141/CLK                                                          r       video_packet_send_m0/vs_pclk_d2/opit_0/CLK

 CLMS_174_141/Q0                   tco                   0.223       3.600 r       video_packet_send_m0/vs_pclk_d2/opit_0/Q
                                   net (fanout=1)        0.072       3.672         video_packet_send_m0/vs_pclk_d2
 CLMS_174_141/Y0                   td                    0.264       3.936 f       video_packet_send_m0/N5/gateop_perm/Z
                                   net (fanout=29)       0.524       4.460         video_packet_send_m0/N5
 CLMA_182_116/RSCO                 td                    0.113       4.573 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/RSOUT
                                   net (fanout=4)        0.000       4.573         ntR1530          
 CLMA_182_120/RSCO                 td                    0.113       4.686 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[4]/opit_0/RSOUT
                                   net (fanout=4)        0.000       4.686         ntR1529          
 CLMA_182_124/RSCO                 td                    0.113       4.799 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/RSOUT
                                   net (fanout=4)        0.000       4.799         ntR1528          
 CLMA_182_128/RSCO                 td                    0.113       4.912 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.912         ntR1527          
 CLMA_182_132/RSCO                 td                    0.113       5.025 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[10]/opit_0/RSOUT
                                   net (fanout=6)        0.000       5.025         ntR1526          
 CLMA_182_136/RSCO                 td                    0.113       5.138 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rwptr2[11]/opit_0/RSOUT
                                   net (fanout=4)        0.000       5.138         ntR1525          
 CLMA_182_140/RSCI                                                         f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.138         Logic Levels: 7  
                                                                                   Logic: 1.165ns(66.156%), Route: 0.596ns(33.844%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735    1000.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    1000.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    1002.279         _N22             
 USCM_84_114/CLK_USCM              td                    0.000    1002.279 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       0.895    1003.174         ntclkbufg_6      
 CLMA_182_140/CLK                                                          r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.184    1003.358                          
 clock uncertainty                                      -0.050    1003.308                          

 Recovery time                                           0.000    1003.308                          

 Data required time                                               1003.308                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.308                          
 Data arrival time                                                   5.138                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.170                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d2/opit_0/CLK
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/RS
Path Group  : hdmi_ddr_ov5640_top|pixclk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       0.925       3.377         ntclkbufg_6      
 CLMS_174_141/CLK                                                          r       video_packet_send_m0/vs_pclk_d2/opit_0/CLK

 CLMS_174_141/Q0                   tco                   0.223       3.600 r       video_packet_send_m0/vs_pclk_d2/opit_0/Q
                                   net (fanout=1)        0.072       3.672         video_packet_send_m0/vs_pclk_d2
 CLMS_174_141/Y0                   td                    0.264       3.936 f       video_packet_send_m0/N5/gateop_perm/Z
                                   net (fanout=29)       0.524       4.460         video_packet_send_m0/N5
 CLMA_182_116/RSCO                 td                    0.113       4.573 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/RSOUT
                                   net (fanout=4)        0.000       4.573         ntR1530          
 CLMA_182_120/RSCO                 td                    0.113       4.686 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[4]/opit_0/RSOUT
                                   net (fanout=4)        0.000       4.686         ntR1529          
 CLMA_182_124/RSCO                 td                    0.113       4.799 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/RSOUT
                                   net (fanout=4)        0.000       4.799         ntR1528          
 CLMA_182_128/RSCO                 td                    0.113       4.912 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.912         ntR1527          
 CLMA_182_132/RSCO                 td                    0.113       5.025 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[10]/opit_0/RSOUT
                                   net (fanout=6)        0.000       5.025         ntR1526          
 CLMA_182_136/RSCO                 td                    0.113       5.138 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rwptr2[11]/opit_0/RSOUT
                                   net (fanout=4)        0.000       5.138         ntR1525          
 CLMA_182_140/RSCI                                                         f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.138         Logic Levels: 7  
                                                                                   Logic: 1.165ns(66.156%), Route: 0.596ns(33.844%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735    1000.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    1000.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    1002.279         _N22             
 USCM_84_114/CLK_USCM              td                    0.000    1002.279 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       0.895    1003.174         ntclkbufg_6      
 CLMA_182_140/CLK                                                          r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.184    1003.358                          
 clock uncertainty                                      -0.050    1003.308                          

 Recovery time                                           0.000    1003.308                          

 Data required time                                               1003.308                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.308                          
 Data arrival time                                                   5.138                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.170                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d2/opit_0/CLK
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/RS
Path Group  : hdmi_ddr_ov5640_top|pixclk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       0.925       3.377         ntclkbufg_6      
 CLMS_174_141/CLK                                                          r       video_packet_send_m0/vs_pclk_d2/opit_0/CLK

 CLMS_174_141/Q0                   tco                   0.223       3.600 r       video_packet_send_m0/vs_pclk_d2/opit_0/Q
                                   net (fanout=1)        0.072       3.672         video_packet_send_m0/vs_pclk_d2
 CLMS_174_141/Y0                   td                    0.264       3.936 f       video_packet_send_m0/N5/gateop_perm/Z
                                   net (fanout=29)       0.524       4.460         video_packet_send_m0/N5
 CLMA_182_116/RSCO                 td                    0.113       4.573 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/RSOUT
                                   net (fanout=4)        0.000       4.573         ntR1530          
 CLMA_182_120/RSCO                 td                    0.113       4.686 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[4]/opit_0/RSOUT
                                   net (fanout=4)        0.000       4.686         ntR1529          
 CLMA_182_124/RSCO                 td                    0.113       4.799 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/RSOUT
                                   net (fanout=4)        0.000       4.799         ntR1528          
 CLMA_182_128/RSCO                 td                    0.113       4.912 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.912         ntR1527          
 CLMA_182_132/RSCO                 td                    0.113       5.025 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[10]/opit_0/RSOUT
                                   net (fanout=6)        0.000       5.025         ntR1526          
 CLMA_182_136/RSCO                 td                    0.113       5.138 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rwptr2[11]/opit_0/RSOUT
                                   net (fanout=4)        0.000       5.138         ntR1525          
 CLMA_182_140/RSCI                                                         f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.138         Logic Levels: 7  
                                                                                   Logic: 1.165ns(66.156%), Route: 0.596ns(33.844%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735    1000.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    1000.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    1002.279         _N22             
 USCM_84_114/CLK_USCM              td                    0.000    1002.279 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       0.895    1003.174         ntclkbufg_6      
 CLMA_182_140/CLK                                                          r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.184    1003.358                          
 clock uncertainty                                      -0.050    1003.308                          

 Recovery time                                           0.000    1003.308                          

 Data required time                                               1003.308                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.308                          
 Data arrival time                                                   5.138                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.170                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d2/opit_0/CLK
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : hdmi_ddr_ov5640_top|pixclk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.279 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       0.895       3.174         ntclkbufg_6      
 CLMS_174_141/CLK                                                          r       video_packet_send_m0/vs_pclk_d2/opit_0/CLK

 CLMS_174_141/Q0                   tco                   0.179       3.353 f       video_packet_send_m0/vs_pclk_d2/opit_0/Q
                                   net (fanout=1)        0.060       3.413         video_packet_send_m0/vs_pclk_d2
 CLMS_174_141/Y0                   td                    0.184       3.597 r       video_packet_send_m0/N5/gateop_perm/Z
                                   net (fanout=29)       0.271       3.868         video_packet_send_m0/N5
 DRM_178_128/RSTA[0]                                                       r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   3.868         Logic Levels: 1  
                                                                                   Logic: 0.363ns(52.305%), Route: 0.331ns(47.695%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       0.925       3.377         ntclkbufg_6      
 DRM_178_128/CLKA[0]                                                       r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Removal time                                           -0.060       3.133                          

 Data required time                                                  3.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.133                          
 Data arrival time                                                   3.868                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.735                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d2/opit_0/CLK
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : hdmi_ddr_ov5640_top|pixclk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.279 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       0.895       3.174         ntclkbufg_6      
 CLMS_174_141/CLK                                                          r       video_packet_send_m0/vs_pclk_d2/opit_0/CLK

 CLMS_174_141/Q0                   tco                   0.179       3.353 f       video_packet_send_m0/vs_pclk_d2/opit_0/Q
                                   net (fanout=1)        0.060       3.413         video_packet_send_m0/vs_pclk_d2
 CLMS_174_141/Y0                   td                    0.184       3.597 r       video_packet_send_m0/N5/gateop_perm/Z
                                   net (fanout=29)       0.298       3.895         video_packet_send_m0/N5
 DRM_178_148/RSTA[0]                                                       r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   3.895         Logic Levels: 1  
                                                                                   Logic: 0.363ns(50.347%), Route: 0.358ns(49.653%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       0.925       3.377         ntclkbufg_6      
 DRM_178_148/CLKA[0]                                                       r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Removal time                                           -0.060       3.133                          

 Data required time                                                  3.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.133                          
 Data arrival time                                                   3.895                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.762                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d2/opit_0/CLK
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/RS
Path Group  : hdmi_ddr_ov5640_top|pixclk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.279 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       0.895       3.174         ntclkbufg_6      
 CLMS_174_141/CLK                                                          r       video_packet_send_m0/vs_pclk_d2/opit_0/CLK

 CLMS_174_141/Q0                   tco                   0.179       3.353 f       video_packet_send_m0/vs_pclk_d2/opit_0/Q
                                   net (fanout=1)        0.060       3.413         video_packet_send_m0/vs_pclk_d2
 CLMS_174_141/Y0                   td                    0.184       3.597 r       video_packet_send_m0/N5/gateop_perm/Z
                                   net (fanout=29)       0.319       3.916         video_packet_send_m0/N5
 CLMS_174_117/RSCO                 td                    0.085       4.001 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/RSOUT
                                   net (fanout=4)        0.000       4.001         ntR1545          
 CLMS_174_121/RSCI                                                         r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/RS

 Data arrival time                                                   4.001         Logic Levels: 2  
                                                                                   Logic: 0.448ns(54.172%), Route: 0.379ns(45.828%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       0.925       3.377         ntclkbufg_6      
 CLMS_174_121/CLK                                                          r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/CLK
 clock pessimism                                        -0.173       3.204                          
 clock uncertainty                                       0.000       3.204                          

 Removal time                                            0.000       3.204                          

 Data required time                                                  3.204                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.204                          
 Data arrival time                                                   4.001                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.797                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4302)     0.925       6.736         ntclkbufg_0      
 CLMS_38_205/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMS_38_205/Q0                    tco                   0.221       6.957 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=76)       1.194       8.151         nt_ddr_init_done 
 IOL_35_373/DO                     td                    0.106       8.257 f       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.257         ddr_init_done_obuf/ntO
 IOBS_TB_33_376/PAD                td                    7.323      15.580 f       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.087      15.667         ddr_init_done    
 A3                                                                        f       ddr_init_done (port)

 Data arrival time                                                  15.667         Logic Levels: 2  
                                                                                   Logic: 7.650ns(85.657%), Route: 1.281ns(14.343%)
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_inv_A2Q21/CLK
Endpoint    : eth2_rst_n (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N35             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       2.164 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.089         ntclkbufg_3      
 CLMA_162_48/CLK                                                           r       rstn_1ms[8]/opit_0_inv_A2Q21/CLK

 CLMA_162_48/Q2                    tco                   0.223       3.312 f       rstn_1ms[8]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.283       3.595         rstn_1ms[7]      
 CLMA_154_53/Y1                    td                    0.359       3.954 f       N323_10/gateop_perm/Z
                                   net (fanout=1)        0.150       4.104         _N76708          
 CLMA_154_53/Y0                    td                    0.150       4.254 f       N323_13/gateop_perm/Z
                                   net (fanout=1)        0.348       4.602         _N76711          
 CLMS_158_45/Y1                    td                    0.151       4.753 f       N323_14/gateop_perm/Z
                                   net (fanout=347)      3.082       7.835         nt_rstn_out      
 IOL_319_374/DO                    td                    0.106       7.941 f       eth2_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.941         eth2_rst_n_obuf/ntO
 IOBD_316_376/PAD                  td                    7.159      15.100 f       eth2_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.123      15.223         eth2_rst_n       
 B20                                                                       f       eth2_rst_n (port)

 Data arrival time                                                  15.223         Logic Levels: 5  
                                                                                   Logic: 8.148ns(67.150%), Route: 3.986ns(32.850%)
====================================================================================================

====================================================================================================

Startpoint  : heart_beat_led/opit_0_inv_L5Q_perm/CLK
Endpoint    : heart_beat_led (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4302)     1.037       6.848         ntclkbufg_0      
 CLMA_66_368/CLK                                                           r       heart_beat_led/opit_0_inv_L5Q_perm/CLK

 CLMA_66_368/Q0                    tco                   0.221       7.069 f       heart_beat_led/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.250       7.319         nt_heart_beat_led
 IOL_67_374/DO                     td                    0.106       7.425 f       heart_beat_led_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.425         heart_beat_led_obuf/ntO
 IOBD_64_376/PAD                   td                    7.323      14.748 f       heart_beat_led_obuf/opit_0/O
                                   net (fanout=1)        0.097      14.845         heart_beat_led   
 C5                                                                        f       heart_beat_led (port)

 Data arrival time                                                  14.845         Logic Levels: 2  
                                                                                   Logic: 7.650ns(95.661%), Route: 0.347ns(4.339%)
====================================================================================================

====================================================================================================

Startpoint  : b_in[6] (port)
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[3]
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 AA16                                                    0.000       0.000 r       b_in[6] (port)   
                                   net (fanout=1)        0.085       0.085         b_in[6]          
 IOBD_201_0/DIN                    td                    0.735       0.820 r       b_in_ibuf[6]/opit_0/O
                                   net (fanout=1)        0.000       0.820         b_in_ibuf[6]/ntD 
 IOL_203_6/RX_DATA_DD              td                    0.066       0.886 r       b_in_ibuf[6]/opit_1/OUT
                                   net (fanout=1)        0.721       1.607         nt_b_in[6]       
 DRM_178_88/DA0[3]                                                         r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[3]

 Data arrival time                                                   1.607         Logic Levels: 2  
                                                                                   Logic: 0.801ns(49.844%), Route: 0.806ns(50.156%)
====================================================================================================

====================================================================================================

Startpoint  : b_in[4] (port)
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[1]
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 Y16                                                     0.000       0.000 r       b_in[4] (port)   
                                   net (fanout=1)        0.075       0.075         b_in[4]          
 IOBD_213_0/DIN                    td                    0.735       0.810 r       b_in_ibuf[4]/opit_0/O
                                   net (fanout=1)        0.000       0.810         b_in_ibuf[4]/ntD 
 IOL_215_6/RX_DATA_DD              td                    0.066       0.876 r       b_in_ibuf[4]/opit_1/OUT
                                   net (fanout=1)        0.743       1.619         nt_b_in[4]       
 DRM_178_88/DA0[1]                                                         r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[1]

 Data arrival time                                                   1.619         Logic Levels: 2  
                                                                                   Logic: 0.801ns(49.475%), Route: 0.818ns(50.525%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[29] (port)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q/L1
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H3                                                      0.000       0.000 f       mem_dq[29] (port)
                                   net (fanout=1)        0.067       0.067         nt_mem_dq[29]    
 IOBS_LR_0_261/DIN                 td                    0.372       0.439 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[5].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.439         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[5].u_iobuf_dq/ntI
 IOL_7_262/RX_DATA_DD              td                    0.371       0.810 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.410       1.220         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_in_dly [5]
 CLMS_18_269/Y1                    td                    0.131       1.351 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_8/gateop_perm/Z
                                   net (fanout=1)        0.288       1.639         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/_N79445
 CLMA_14_288/C1                                                            r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q/L1

 Data arrival time                                                   1.639         Logic Levels: 3  
                                                                                   Logic: 0.874ns(53.325%), Route: 0.765ns(46.675%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.282       10.000          0.718           Low Pulse Width   DRM_178_192/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.282       10.000          0.718           High Pulse Width  DRM_178_192/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.282       10.000          0.718           Low Pulse Width   DRM_178_168/CLKA[1]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/CLKA
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.480       5.000           1.520           High Pulse Width  CLMS_78_153/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_78_153/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           High Pulse Width  CLMS_78_153/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_304/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_180/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_100/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.664       5.000           0.336           High Pulse Width  CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.664       5.000           0.336           Low Pulse Width   CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{pix_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 6.194       7.407           1.213           High Pulse Width  IOL_327_165/CLK_SYS     b_out_obuf[3]/opit_1_OQ/SYSCLK
 6.194       7.407           1.213           Low Pulse Width   IOL_327_165/CLK_SYS     b_out_obuf[3]/opit_1_OQ/SYSCLK
 6.194       7.407           1.213           High Pulse Width  IOL_327_170/CLK_SYS     b_out_obuf[4]/opit_1_OQ/SYSCLK
====================================================================================================

{cfg_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.282      50.000          0.718           Low Pulse Width   DRM_234_168/CLKA[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           High Pulse Width  DRM_234_168/CLKA[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           High Pulse Width  DRM_234_168/CLKB[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.787       4.000           1.213           Low Pulse Width   IOL_311_374/CLK_SYS     u_video_trans_eth/util_gmii_to_rgmii_m0/gtp_outbuft1/opit_1_IOL/SYSCLK
 2.787       4.000           1.213           High Pulse Width  IOL_311_374/CLK_SYS     u_video_trans_eth/util_gmii_to_rgmii_m0/gtp_outbuft1/opit_1_IOL/SYSCLK
 2.787       4.000           1.213           Low Pulse Width   IOL_311_373/CLK_SYS     u_video_trans_eth/util_gmii_to_rgmii_m0/gtp_outbuft2/opit_1_IOL/SYSCLK
====================================================================================================

{sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.874      20.210          0.336           High Pulse Width  CLMA_90_37/CLK          coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.874      20.210          0.336           High Pulse Width  CLMA_90_37/CLK          coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
 19.874      20.210          0.336           High Pulse Width  CLMA_94_36/CLK          coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
====================================================================================================

{hdmi_ddr_ov5640_top|pixclk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.282     500.000         0.718           High Pulse Width  DRM_178_88/CLKA[0]      video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.282     500.000         0.718           Low Pulse Width   DRM_178_88/CLKA[0]      video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.282     500.000         0.718           High Pulse Width  DRM_178_108/CLKA[0]     video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.282      25.000          0.718           Low Pulse Width   DRM_178_192/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           High Pulse Width  DRM_178_192/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           Low Pulse Width   DRM_178_168/CLKB[1]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/CLKB
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.664      50.000          0.336           High Pulse Width  CLMA_182_172/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.664      50.000          0.336           Low Pulse Width   CLMA_182_172/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.664      50.000          0.336           High Pulse Width  CLMA_182_172/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+------------------------------------------------------------------------------------------+
| Type       | File Name                                                                  
+------------------------------------------------------------------------------------------+
| Input      | W:/FinalFantasy/finalfantasy/place_route/hdmi_ddr_ov5640_top_pnr.adf       
| Output     | W:/FinalFantasy/finalfantasy/report_timing/hdmi_ddr_ov5640_top_rtp.adf     
|            | W:/FinalFantasy/finalfantasy/report_timing/hdmi_ddr_ov5640_top.rtr         
|            | W:/FinalFantasy/finalfantasy/report_timing/rtr.db                          
+------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 953 MB
Total CPU  time to report_timing completion : 0h:0m:2s
Process Total CPU  time to report_timing completion : 0h:0m:2s
Total real time to report_timing completion : 0h:0m:12s
