

================================================================
== Vitis HLS Report for 'prep_Pipeline_VITIS_LOOP_243_1'
================================================================
* Date:           Mon May  2 01:13:06 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        ECE418FinalProject
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.007 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_243_1  |        ?|        ?|         2|          2|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    121|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     49|    -|
|Register         |        -|    -|      99|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      99|    170|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln253_fu_78_p2   |         +|   0|  0|  39|          32|           1|
    |icmp_ln243_fu_72_p2  |      icmp|   0|  0|   9|           5|           1|
    |icmp_ln248_fu_92_p2  |      icmp|   0|  0|   9|           5|           5|
    |or_ln250_fu_98_p2    |        or|   0|  0|  32|          32|           1|
    |val_2_fu_104_p3      |    select|   0|  0|  32|           1|          32|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 121|          75|          40|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  13|          3|    1|          3|
    |ap_done_int                |   9|          2|    1|          2|
    |ap_sig_allocacmp_idx_load  |   9|          2|   32|         64|
    |idx_fu_26                  |   9|          2|   32|         64|
    |val_fu_30                  |   9|          2|   32|         64|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  49|         11|   98|        197|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   2|   0|    2|          0|
    |ap_done_reg       |   1|   0|    1|          0|
    |idx_fu_26         |  32|   0|   32|          0|
    |idx_load_reg_141  |  32|   0|   32|          0|
    |val_fu_30         |  32|   0|   32|          0|
    +------------------+----+----+-----+-----------+
    |Total             |  99|   0|   99|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+---------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  prep_Pipeline_VITIS_LOOP_243_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  prep_Pipeline_VITIS_LOOP_243_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  prep_Pipeline_VITIS_LOOP_243_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  prep_Pipeline_VITIS_LOOP_243_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  prep_Pipeline_VITIS_LOOP_243_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  prep_Pipeline_VITIS_LOOP_243_1|  return value|
|splitBlock_address0  |  out|    6|   ap_memory|                      splitBlock|         array|
|splitBlock_ce0       |  out|    1|   ap_memory|                      splitBlock|         array|
|splitBlock_q0        |   in|    5|   ap_memory|                      splitBlock|         array|
|val_out              |  out|   32|      ap_vld|                         val_out|       pointer|
|val_out_ap_vld       |  out|    1|      ap_vld|                         val_out|       pointer|
+---------------------+-----+-----+------------+--------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.15>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 5 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%val = alloca i32 1"   --->   Operation 6 'alloca' 'val' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 0, i32 %val"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 8 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 0, i32 %idx"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%idx_load = load i32 %idx" [ECE418FinalProject/fullCode.c:253]   --->   Operation 10 'load' 'idx_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln241 = zext i32 %idx_load" [ECE418FinalProject/fullCode.c:241]   --->   Operation 11 'zext' 'zext_ln241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%temp = getelementptr i5 %splitBlock, i64 0, i64 %zext_ln241" [ECE418FinalProject/fullCode.c:241]   --->   Operation 12 'getelementptr' 'temp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (2.15ns)   --->   "%splitBlock_load = load i6 %temp" [ECE418FinalProject/fullCode.c:243]   --->   Operation 13 'load' 'splitBlock_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 33> <RAM>

State 2 <SV = 1> <Delay = 6.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/2] (2.15ns)   --->   "%splitBlock_load = load i6 %temp" [ECE418FinalProject/fullCode.c:243]   --->   Operation 15 'load' 'splitBlock_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 33> <RAM>
ST_2 : Operation 16 [1/1] (1.44ns)   --->   "%icmp_ln243 = icmp_eq  i5 %splitBlock_load, i5 0" [ECE418FinalProject/fullCode.c:243]   --->   Operation 16 'icmp' 'icmp_ln243' <Predicate = true> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (2.70ns)   --->   "%add_ln253 = add i32 %idx_load, i32 1" [ECE418FinalProject/fullCode.c:253]   --->   Operation 17 'add' 'add_ln253' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln243 = br i1 %icmp_ln243, void, void %binaryToInt.exit.i.exitStub" [ECE418FinalProject/fullCode.c:243]   --->   Operation 18 'br' 'br_ln243' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%val_load = load i32 %val" [ECE418FinalProject/fullCode.c:246]   --->   Operation 19 'load' 'val_load' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln246 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [ECE418FinalProject/fullCode.c:246]   --->   Operation 20 'specloopname' 'specloopname_ln246' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%val_1 = shl i32 %val_load, i32 1" [ECE418FinalProject/fullCode.c:246]   --->   Operation 21 'shl' 'val_1' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.44ns)   --->   "%icmp_ln248 = icmp_eq  i5 %splitBlock_load, i5 17" [ECE418FinalProject/fullCode.c:248]   --->   Operation 22 'icmp' 'icmp_ln248' <Predicate = (!icmp_ln243)> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%or_ln250 = or i32 %val_1, i32 1" [ECE418FinalProject/fullCode.c:250]   --->   Operation 23 'or' 'or_ln250' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.79ns) (out node of the LUT)   --->   "%val_2 = select i1 %icmp_ln248, i32 %or_ln250, i32 %val_1" [ECE418FinalProject/fullCode.c:248]   --->   Operation 24 'select' 'val_2' <Predicate = (!icmp_ln243)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.61ns)   --->   "%store_ln243 = store i32 %val_2, i32 %val" [ECE418FinalProject/fullCode.c:243]   --->   Operation 25 'store' 'store_ln243' <Predicate = (!icmp_ln243)> <Delay = 1.61>
ST_2 : Operation 26 [1/1] (1.61ns)   --->   "%store_ln243 = store i32 %add_ln253, i32 %idx" [ECE418FinalProject/fullCode.c:243]   --->   Operation 26 'store' 'store_ln243' <Predicate = (!icmp_ln243)> <Delay = 1.61>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln243 = br void" [ECE418FinalProject/fullCode.c:243]   --->   Operation 27 'br' 'br_ln243' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%val_load_1 = load i32 %val"   --->   Operation 28 'load' 'val_load_1' <Predicate = (icmp_ln243)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %val_out, i32 %val_load_1"   --->   Operation 29 'write' 'write_ln0' <Predicate = (icmp_ln243)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 30 'ret' 'ret_ln0' <Predicate = (icmp_ln243)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ splitBlock]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ val_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
idx                (alloca       ) [ 011]
val                (alloca       ) [ 011]
store_ln0          (store        ) [ 000]
store_ln0          (store        ) [ 000]
br_ln0             (br           ) [ 000]
idx_load           (load         ) [ 001]
zext_ln241         (zext         ) [ 000]
temp               (getelementptr) [ 001]
specpipeline_ln0   (specpipeline ) [ 000]
splitBlock_load    (load         ) [ 000]
icmp_ln243         (icmp         ) [ 001]
add_ln253          (add          ) [ 000]
br_ln243           (br           ) [ 000]
val_load           (load         ) [ 000]
specloopname_ln246 (specloopname ) [ 000]
val_1              (shl          ) [ 000]
icmp_ln248         (icmp         ) [ 000]
or_ln250           (or           ) [ 000]
val_2              (select       ) [ 000]
store_ln243        (store        ) [ 000]
store_ln243        (store        ) [ 000]
br_ln243           (br           ) [ 000]
val_load_1         (load         ) [ 000]
write_ln0          (write        ) [ 000]
ret_ln0            (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="splitBlock">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="splitBlock"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="val_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="idx_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="1" slack="0"/>
<pin id="28" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="val_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="1" slack="0"/>
<pin id="32" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="val/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="write_ln0_write_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="0" slack="0"/>
<pin id="36" dir="0" index="1" bw="32" slack="0"/>
<pin id="37" dir="0" index="2" bw="32" slack="0"/>
<pin id="38" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="41" class="1004" name="temp_gep_fu_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="5" slack="0"/>
<pin id="43" dir="0" index="1" bw="1" slack="0"/>
<pin id="44" dir="0" index="2" bw="32" slack="0"/>
<pin id="45" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="grp_access_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="6" slack="0"/>
<pin id="50" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="51" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="52" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="splitBlock_load/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="store_ln0_store_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="store_ln0_store_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="1" slack="0"/>
<pin id="61" dir="0" index="1" bw="32" slack="0"/>
<pin id="62" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="idx_load_load_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_load/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="zext_ln241_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="32" slack="0"/>
<pin id="69" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln241/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="icmp_ln243_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="5" slack="0"/>
<pin id="74" dir="0" index="1" bw="5" slack="0"/>
<pin id="75" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln243/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="add_ln253_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="1"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln253/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="val_load_load_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="1"/>
<pin id="85" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="val_load/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="val_1_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="val_1/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="icmp_ln248_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="5" slack="0"/>
<pin id="94" dir="0" index="1" bw="5" slack="0"/>
<pin id="95" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln248/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="or_ln250_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln250/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="val_2_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="0" index="2" bw="32" slack="0"/>
<pin id="108" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_2/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln243_store_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="1"/>
<pin id="115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln243/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln243_store_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="1"/>
<pin id="120" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln243/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="val_load_1_load_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="1"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="val_load_1/2 "/>
</bind>
</comp>

<comp id="126" class="1005" name="idx_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="133" class="1005" name="val_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

<comp id="141" class="1005" name="idx_load_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="1"/>
<pin id="143" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="idx_load "/>
</bind>
</comp>

<comp id="146" class="1005" name="temp_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="6" slack="1"/>
<pin id="148" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="temp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="29"><net_src comp="4" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="33"><net_src comp="4" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="39"><net_src comp="24" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="40"><net_src comp="2" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="46"><net_src comp="0" pin="0"/><net_sink comp="41" pin=0"/></net>

<net id="47"><net_src comp="8" pin="0"/><net_sink comp="41" pin=1"/></net>

<net id="53"><net_src comp="41" pin="3"/><net_sink comp="48" pin=0"/></net>

<net id="58"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="70"><net_src comp="64" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="71"><net_src comp="67" pin="1"/><net_sink comp="41" pin=2"/></net>

<net id="76"><net_src comp="48" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="16" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="83" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="48" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="22" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="86" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="92" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="98" pin="2"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="86" pin="2"/><net_sink comp="104" pin=2"/></net>

<net id="116"><net_src comp="104" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="121"><net_src comp="78" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="125"><net_src comp="122" pin="1"/><net_sink comp="34" pin=2"/></net>

<net id="129"><net_src comp="26" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="59" pin=1"/></net>

<net id="131"><net_src comp="126" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="132"><net_src comp="126" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="136"><net_src comp="30" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="54" pin=1"/></net>

<net id="138"><net_src comp="133" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="139"><net_src comp="133" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="140"><net_src comp="133" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="144"><net_src comp="64" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="149"><net_src comp="41" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="48" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: val_out | {2 }
 - Input state : 
	Port: prep_Pipeline_VITIS_LOOP_243_1 : splitBlock | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		idx_load : 1
		zext_ln241 : 2
		temp : 3
		splitBlock_load : 4
	State 2
		icmp_ln243 : 1
		br_ln243 : 2
		val_1 : 1
		icmp_ln248 : 1
		or_ln250 : 1
		val_2 : 1
		store_ln243 : 2
		store_ln243 : 1
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|    add   |    add_ln253_fu_78    |    0    |    39   |
|----------|-----------------------|---------|---------|
|  select  |      val_2_fu_104     |    0    |    32   |
|----------|-----------------------|---------|---------|
|   icmp   |    icmp_ln243_fu_72   |    0    |    9    |
|          |    icmp_ln248_fu_92   |    0    |    9    |
|----------|-----------------------|---------|---------|
|   write  | write_ln0_write_fu_34 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   zext   |    zext_ln241_fu_67   |    0    |    0    |
|----------|-----------------------|---------|---------|
|    shl   |      val_1_fu_86      |    0    |    0    |
|----------|-----------------------|---------|---------|
|    or    |     or_ln250_fu_98    |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    89   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|idx_load_reg_141|   32   |
|   idx_reg_126  |   32   |
|  temp_reg_146  |    6   |
|   val_reg_133  |   32   |
+----------------+--------+
|      Total     |   102  |
+----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_48 |  p0  |   2  |   6  |   12   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   12   ||   1.61  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   89   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   102  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   102  |   98   |
+-----------+--------+--------+--------+
