// Seed: 3648821939
module module_0 (
    input wand id_0,
    input supply0 id_1,
    output uwire id_2,
    output tri id_3
);
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    output tri1 id_0,
    output supply0 id_1,
    input supply1 id_2,
    output wire id_3,
    input tri0 id_4,
    output wire id_5,
    input wire id_6,
    output wand id_7,
    input wire id_8,
    input supply0 id_9,
    input logic id_10
    , id_14,
    input supply1 id_11,
    input tri id_12
);
  initial begin
    assign id_7 = id_10;
  end
  xnor (id_7, id_12, id_11, id_4, id_2, id_8, id_14, id_6, id_10);
  module_0(
      id_8, id_4, id_5, id_7
  );
endmodule
