set_property mark_debug true [get_nets [list {design_1_i/Top_0_io_M_AXI_0_ARADDR[7]} {design_1_i/Top_0_io_M_AXI_0_ARADDR[6]} {design_1_i/Top_0_io_M_AXI_0_ARADDR[17]} {design_1_i/Top_0_io_M_AXI_0_ARADDR[8]} {design_1_i/Top_0_io_M_AXI_0_ARADDR[9]} {design_1_i/Top_0_io_M_AXI_0_ARADDR[30]} {design_1_i/Top_0_io_M_AXI_0_ARADDR[31]} {design_1_i/Top_0_io_M_AXI_0_ARADDR[28]} {design_1_i/Top_0_io_M_AXI_0_ARADDR[29]} {design_1_i/Top_0_io_M_AXI_0_ARADDR[22]} {design_1_i/Top_0_io_M_AXI_0_ARADDR[23]} {design_1_i/Top_0_io_M_AXI_0_ARADDR[20]} {design_1_i/Top_0_io_M_AXI_0_ARADDR[21]} {design_1_i/Top_0_io_M_AXI_0_ARADDR[26]} {design_1_i/Top_0_io_M_AXI_0_ARADDR[27]} {design_1_i/Top_0_io_M_AXI_0_ARADDR[24]} {design_1_i/Top_0_io_M_AXI_0_ARADDR[25]} {design_1_i/Top_0_io_M_AXI_0_ARADDR[10]} {design_1_i/Top_0_io_M_AXI_0_ARADDR[11]} {design_1_i/Top_0_io_M_AXI_0_ARADDR[12]} {design_1_i/Top_0_io_M_AXI_0_ARADDR[13]} {design_1_i/Top_0_io_M_AXI_0_ARADDR[14]} {design_1_i/Top_0_io_M_AXI_0_ARADDR[15]} {design_1_i/Top_0_io_M_AXI_0_ARADDR[18]} {design_1_i/Top_0_io_M_AXI_0_ARADDR[19]} {design_1_i/Top_0_io_M_AXI_0_ARADDR[16]}]]
set_property mark_debug true [get_nets [list design_1_i/Top_0_io_M_AXI_1_ARVALID]]
set_property mark_debug true [get_nets [list {design_1_i/Top_0_io_M_AXI_1_ARUSER[0]} {design_1_i/Top_0_io_M_AXI_1_ARADDR[10]} {design_1_i/Top_0_io_M_AXI_1_ARADDR[9]} {design_1_i/Top_0_io_M_AXI_1_ARADDR[8]} {design_1_i/Top_0_io_M_AXI_1_ARADDR[7]} {design_1_i/Top_0_io_M_AXI_1_ARADDR[6]}]]
set_property mark_debug true [get_nets [list {design_1_i/Top_0_io_M_AXI_0_AWLEN[0]} {design_1_i/Top_0_io_M_AXI_0_AWLEN[1]} {design_1_i/Top_0_io_M_AXI_0_AWLEN[2]} {design_1_i/Top_0_io_M_AXI_0_AWLEN[3]} {design_1_i/Top_0_io_M_AXI_0_AWLEN[4]} {design_1_i/Top_0_io_M_AXI_0_AWLEN[5]} {design_1_i/Top_0_io_M_AXI_0_AWLEN[6]} {design_1_i/Top_0_io_M_AXI_0_AWLEN[7]}]]
set_property mark_debug true [get_nets [list design_1_i/Top_0_io_M_AXI_1_AWVALID]]
set_property mark_debug true [get_nets [list design_1_i/Top_0_io_M_AXI_1_BREADY]]
set_property mark_debug true [get_nets [list design_1_i/Top_0_io_M_AXI_1_RREADY]]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 2 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/processing_system7_0/inst/FCLK_CLK0 ]]
set_property port_width 8 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/Top_0_io_M_AXI_0_AWLEN[0]} {design_1_i/Top_0_io_M_AXI_0_AWLEN[1]} {design_1_i/Top_0_io_M_AXI_0_AWLEN[2]} {design_1_i/Top_0_io_M_AXI_0_AWLEN[3]} {design_1_i/Top_0_io_M_AXI_0_AWLEN[4]} {design_1_i/Top_0_io_M_AXI_0_AWLEN[5]} {design_1_i/Top_0_io_M_AXI_0_AWLEN[6]} {design_1_i/Top_0_io_M_AXI_0_AWLEN[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/Top_0_io_M_AXI_0_ARADDR[6]} {design_1_i/Top_0_io_M_AXI_0_ARADDR[7]} {design_1_i/Top_0_io_M_AXI_0_ARADDR[8]} {design_1_i/Top_0_io_M_AXI_0_ARADDR[9]} {design_1_i/Top_0_io_M_AXI_0_ARADDR[10]} {design_1_i/Top_0_io_M_AXI_0_ARADDR[11]} {design_1_i/Top_0_io_M_AXI_0_ARADDR[12]} {design_1_i/Top_0_io_M_AXI_0_ARADDR[13]} {design_1_i/Top_0_io_M_AXI_0_ARADDR[14]} {design_1_i/Top_0_io_M_AXI_0_ARADDR[15]} {design_1_i/Top_0_io_M_AXI_0_ARADDR[16]} {design_1_i/Top_0_io_M_AXI_0_ARADDR[17]} {design_1_i/Top_0_io_M_AXI_0_ARADDR[18]} {design_1_i/Top_0_io_M_AXI_0_ARADDR[19]} {design_1_i/Top_0_io_M_AXI_0_ARADDR[20]} {design_1_i/Top_0_io_M_AXI_0_ARADDR[21]} {design_1_i/Top_0_io_M_AXI_0_ARADDR[22]} {design_1_i/Top_0_io_M_AXI_0_ARADDR[23]} {design_1_i/Top_0_io_M_AXI_0_ARADDR[24]} {design_1_i/Top_0_io_M_AXI_0_ARADDR[25]} {design_1_i/Top_0_io_M_AXI_0_ARADDR[26]} {design_1_i/Top_0_io_M_AXI_0_ARADDR[27]} {design_1_i/Top_0_io_M_AXI_0_ARADDR[28]} {design_1_i/Top_0_io_M_AXI_0_ARADDR[29]} {design_1_i/Top_0_io_M_AXI_0_ARADDR[30]} {design_1_i/Top_0_io_M_AXI_0_ARADDR[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 5 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/Top_0_io_M_AXI_1_ARADDR[6]} {design_1_i/Top_0_io_M_AXI_1_ARADDR[7]} {design_1_i/Top_0_io_M_AXI_1_ARADDR[8]} {design_1_i/Top_0_io_M_AXI_1_ARADDR[9]} {design_1_i/Top_0_io_M_AXI_1_ARADDR[10]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/Top_0_io_M_AXI_1_ARUSER[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list design_1_i/Top_0_io_M_AXI_1_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list design_1_i/Top_0_io_M_AXI_1_AWVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list design_1_i/Top_0_io_M_AXI_1_BREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list design_1_i/Top_0_io_M_AXI_1_RREADY ]]
