

================================================================
== Vitis HLS Report for 'Self_attention_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2'
================================================================
* Date:           Mon Sep  4 10:09:22 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.075 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      146|      146|  1.460 us|  1.460 us|  146|  146|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_40_1_VITIS_LOOP_41_2  |      144|      144|         2|          1|          1|   144|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     85|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|      27|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      27|    157|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln40_1_fu_342_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln40_fu_354_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln41_fu_438_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln42_fu_428_p2       |         +|   0|  0|   7|           4|           4|
    |sub_ln42_fu_404_p2       |         -|   0|  0|   7|           4|           4|
    |icmp_ln40_fu_336_p2      |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln41_fu_360_p2      |      icmp|   0|  0|   9|           4|           4|
    |select_ln40_1_fu_374_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln40_fu_366_p3    |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  85|          39|          30|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten9_load  |   9|          2|    8|         16|
    |ap_sig_allocacmp_v20_load              |   9|          2|    4|          8|
    |ap_sig_allocacmp_v21_load              |   9|          2|    4|          8|
    |indvar_flatten9_fu_90                  |   9|          2|    8|         16|
    |v20_fu_86                              |   9|          2|    4|          8|
    |v21_fu_82                              |   9|          2|    4|          8|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  72|         16|   34|         68|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |add_ln42_reg_506         |  4|   0|    4|          0|
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |indvar_flatten9_fu_90    |  8|   0|    8|          0|
    |trunc_ln40_reg_502       |  2|   0|    2|          0|
    |trunc_ln42_reg_511       |  2|   0|    2|          0|
    |v20_fu_86                |  4|   0|    4|          0|
    |v21_fu_82                |  4|   0|    4|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 27|   0|   27|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+---------------------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |                      Source Object                      |    C Type    |
+-----------------+-----+-----+------------+---------------------------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2|  return value|
|v84_address0     |  out|    4|   ap_memory|                                                      v84|         array|
|v84_ce0          |  out|    1|   ap_memory|                                                      v84|         array|
|v84_we0          |  out|    1|   ap_memory|                                                      v84|         array|
|v84_d0           |  out|   32|   ap_memory|                                                      v84|         array|
|v84_1_address0   |  out|    4|   ap_memory|                                                    v84_1|         array|
|v84_1_ce0        |  out|    1|   ap_memory|                                                    v84_1|         array|
|v84_1_we0        |  out|    1|   ap_memory|                                                    v84_1|         array|
|v84_1_d0         |  out|   32|   ap_memory|                                                    v84_1|         array|
|v84_2_address0   |  out|    4|   ap_memory|                                                    v84_2|         array|
|v84_2_ce0        |  out|    1|   ap_memory|                                                    v84_2|         array|
|v84_2_we0        |  out|    1|   ap_memory|                                                    v84_2|         array|
|v84_2_d0         |  out|   32|   ap_memory|                                                    v84_2|         array|
|v84_3_address0   |  out|    4|   ap_memory|                                                    v84_3|         array|
|v84_3_ce0        |  out|    1|   ap_memory|                                                    v84_3|         array|
|v84_3_we0        |  out|    1|   ap_memory|                                                    v84_3|         array|
|v84_3_d0         |  out|   32|   ap_memory|                                                    v84_3|         array|
|v84_4_address0   |  out|    4|   ap_memory|                                                    v84_4|         array|
|v84_4_ce0        |  out|    1|   ap_memory|                                                    v84_4|         array|
|v84_4_we0        |  out|    1|   ap_memory|                                                    v84_4|         array|
|v84_4_d0         |  out|   32|   ap_memory|                                                    v84_4|         array|
|v84_5_address0   |  out|    4|   ap_memory|                                                    v84_5|         array|
|v84_5_ce0        |  out|    1|   ap_memory|                                                    v84_5|         array|
|v84_5_we0        |  out|    1|   ap_memory|                                                    v84_5|         array|
|v84_5_d0         |  out|   32|   ap_memory|                                                    v84_5|         array|
|v84_6_address0   |  out|    4|   ap_memory|                                                    v84_6|         array|
|v84_6_ce0        |  out|    1|   ap_memory|                                                    v84_6|         array|
|v84_6_we0        |  out|    1|   ap_memory|                                                    v84_6|         array|
|v84_6_d0         |  out|   32|   ap_memory|                                                    v84_6|         array|
|v84_7_address0   |  out|    4|   ap_memory|                                                    v84_7|         array|
|v84_7_ce0        |  out|    1|   ap_memory|                                                    v84_7|         array|
|v84_7_we0        |  out|    1|   ap_memory|                                                    v84_7|         array|
|v84_7_d0         |  out|   32|   ap_memory|                                                    v84_7|         array|
|v84_8_address0   |  out|    4|   ap_memory|                                                    v84_8|         array|
|v84_8_ce0        |  out|    1|   ap_memory|                                                    v84_8|         array|
|v84_8_we0        |  out|    1|   ap_memory|                                                    v84_8|         array|
|v84_8_d0         |  out|   32|   ap_memory|                                                    v84_8|         array|
|v84_9_address0   |  out|    4|   ap_memory|                                                    v84_9|         array|
|v84_9_ce0        |  out|    1|   ap_memory|                                                    v84_9|         array|
|v84_9_we0        |  out|    1|   ap_memory|                                                    v84_9|         array|
|v84_9_d0         |  out|   32|   ap_memory|                                                    v84_9|         array|
|v84_10_address0  |  out|    4|   ap_memory|                                                   v84_10|         array|
|v84_10_ce0       |  out|    1|   ap_memory|                                                   v84_10|         array|
|v84_10_we0       |  out|    1|   ap_memory|                                                   v84_10|         array|
|v84_10_d0        |  out|   32|   ap_memory|                                                   v84_10|         array|
|v84_11_address0  |  out|    4|   ap_memory|                                                   v84_11|         array|
|v84_11_ce0       |  out|    1|   ap_memory|                                                   v84_11|         array|
|v84_11_we0       |  out|    1|   ap_memory|                                                   v84_11|         array|
|v84_11_d0        |  out|   32|   ap_memory|                                                   v84_11|         array|
|v84_12_address0  |  out|    4|   ap_memory|                                                   v84_12|         array|
|v84_12_ce0       |  out|    1|   ap_memory|                                                   v84_12|         array|
|v84_12_we0       |  out|    1|   ap_memory|                                                   v84_12|         array|
|v84_12_d0        |  out|   32|   ap_memory|                                                   v84_12|         array|
|v84_13_address0  |  out|    4|   ap_memory|                                                   v84_13|         array|
|v84_13_ce0       |  out|    1|   ap_memory|                                                   v84_13|         array|
|v84_13_we0       |  out|    1|   ap_memory|                                                   v84_13|         array|
|v84_13_d0        |  out|   32|   ap_memory|                                                   v84_13|         array|
|v84_14_address0  |  out|    4|   ap_memory|                                                   v84_14|         array|
|v84_14_ce0       |  out|    1|   ap_memory|                                                   v84_14|         array|
|v84_14_we0       |  out|    1|   ap_memory|                                                   v84_14|         array|
|v84_14_d0        |  out|   32|   ap_memory|                                                   v84_14|         array|
|v84_15_address0  |  out|    4|   ap_memory|                                                   v84_15|         array|
|v84_15_ce0       |  out|    1|   ap_memory|                                                   v84_15|         array|
|v84_15_we0       |  out|    1|   ap_memory|                                                   v84_15|         array|
|v84_15_d0        |  out|   32|   ap_memory|                                                   v84_15|         array|
+-----------------+-----+-----+------------+---------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.07>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%v21 = alloca i32 1"   --->   Operation 5 'alloca' 'v21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%v20 = alloca i32 1"   --->   Operation 6 'alloca' 'v20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten9 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten9"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %v20"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %v21"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten9_load = load i8 %indvar_flatten9" [bert_layer.cpp:40]   --->   Operation 12 'load' 'indvar_flatten9_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.55ns)   --->   "%icmp_ln40 = icmp_eq  i8 %indvar_flatten9_load, i8 144" [bert_layer.cpp:40]   --->   Operation 14 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.91ns)   --->   "%add_ln40_1 = add i8 %indvar_flatten9_load, i8 1" [bert_layer.cpp:40]   --->   Operation 15 'add' 'add_ln40_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %for.inc7.i, void %for.end9.i.exitStub" [bert_layer.cpp:40]   --->   Operation 16 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%v21_load = load i4 %v21" [bert_layer.cpp:41]   --->   Operation 17 'load' 'v21_load' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%v20_load = load i4 %v20" [bert_layer.cpp:40]   --->   Operation 18 'load' 'v20_load' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.73ns)   --->   "%add_ln40 = add i4 %v20_load, i4 1" [bert_layer.cpp:40]   --->   Operation 19 'add' 'add_ln40' <Predicate = (!icmp_ln40)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.30ns)   --->   "%icmp_ln41 = icmp_eq  i4 %v21_load, i4 12" [bert_layer.cpp:41]   --->   Operation 20 'icmp' 'icmp_ln41' <Predicate = (!icmp_ln40)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.02ns)   --->   "%select_ln40 = select i1 %icmp_ln41, i4 0, i4 %v21_load" [bert_layer.cpp:40]   --->   Operation 21 'select' 'select_ln40' <Predicate = (!icmp_ln40)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.02ns)   --->   "%select_ln40_1 = select i1 %icmp_ln41, i4 %add_ln40, i4 %v20_load" [bert_layer.cpp:40]   --->   Operation 22 'select' 'select_ln40_1' <Predicate = (!icmp_ln40)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_cast9_mid2_v = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln40_1, i32 2, i32 3" [bert_layer.cpp:40]   --->   Operation 23 'partselect' 'p_cast9_mid2_v' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i2 %p_cast9_mid2_v" [bert_layer.cpp:42]   --->   Operation 24 'zext' 'zext_ln42' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %p_cast9_mid2_v, i2 0" [bert_layer.cpp:42]   --->   Operation 25 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln42 = sub i4 %tmp_s, i4 %zext_ln42" [bert_layer.cpp:42]   --->   Operation 26 'sub' 'sub_ln42' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i4 %select_ln40_1" [bert_layer.cpp:40]   --->   Operation 27 'trunc' 'trunc_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln40, i32 2, i32 3" [bert_layer.cpp:42]   --->   Operation 28 'partselect' 'lshr_ln' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i2 %lshr_ln" [bert_layer.cpp:42]   --->   Operation 29 'zext' 'zext_ln42_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (3.31ns) (root node of TernaryAdder)   --->   "%add_ln42 = add i4 %sub_ln42, i4 %zext_ln42_1" [bert_layer.cpp:42]   --->   Operation 30 'add' 'add_ln42' <Predicate = (!icmp_ln40)> <Delay = 3.31> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i4 %select_ln40" [bert_layer.cpp:42]   --->   Operation 31 'trunc' 'trunc_ln42' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.95ns)   --->   "%switch_ln42 = switch i2 %trunc_ln40, void %arrayidx63.i29.case.3, i2 0, void %arrayidx63.i29.case.0, i2 1, void %arrayidx63.i29.case.1, i2 2, void %arrayidx63.i29.case.2" [bert_layer.cpp:42]   --->   Operation 32 'switch' 'switch_ln42' <Predicate = (!icmp_ln40)> <Delay = 0.95>
ST_1 : Operation 33 [1/1] (0.95ns)   --->   "%switch_ln42 = switch i2 %trunc_ln42, void %arrayidx63.i29.case.350, i2 0, void %arrayidx63.i29.case.047, i2 1, void %arrayidx63.i29.case.148, i2 2, void %arrayidx63.i29.case.249" [bert_layer.cpp:42]   --->   Operation 33 'switch' 'switch_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 2)> <Delay = 0.95>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx63.i29.exit" [bert_layer.cpp:42]   --->   Operation 34 'br' 'br_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 2)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.95ns)   --->   "%switch_ln42 = switch i2 %trunc_ln42, void %arrayidx63.i29.case.344, i2 0, void %arrayidx63.i29.case.041, i2 1, void %arrayidx63.i29.case.142, i2 2, void %arrayidx63.i29.case.243" [bert_layer.cpp:42]   --->   Operation 35 'switch' 'switch_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 1)> <Delay = 0.95>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx63.i29.exit" [bert_layer.cpp:42]   --->   Operation 36 'br' 'br_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 1)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.95ns)   --->   "%switch_ln42 = switch i2 %trunc_ln42, void %arrayidx63.i29.case.338, i2 0, void %arrayidx63.i29.case.035, i2 1, void %arrayidx63.i29.case.136, i2 2, void %arrayidx63.i29.case.237" [bert_layer.cpp:42]   --->   Operation 37 'switch' 'switch_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 0)> <Delay = 0.95>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx63.i29.exit" [bert_layer.cpp:42]   --->   Operation 38 'br' 'br_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 0)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.95ns)   --->   "%switch_ln42 = switch i2 %trunc_ln42, void %arrayidx63.i29.case.356, i2 0, void %arrayidx63.i29.case.053, i2 1, void %arrayidx63.i29.case.154, i2 2, void %arrayidx63.i29.case.255" [bert_layer.cpp:42]   --->   Operation 39 'switch' 'switch_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 3)> <Delay = 0.95>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx63.i29.exit" [bert_layer.cpp:42]   --->   Operation 40 'br' 'br_ln42' <Predicate = (!icmp_ln40 & trunc_ln40 == 3)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.73ns)   --->   "%add_ln41 = add i4 %select_ln40, i4 1" [bert_layer.cpp:41]   --->   Operation 41 'add' 'add_ln41' <Predicate = (!icmp_ln40)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln41 = store i8 %add_ln40_1, i8 %indvar_flatten9" [bert_layer.cpp:41]   --->   Operation 42 'store' 'store_ln41' <Predicate = (!icmp_ln40)> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln41 = store i4 %select_ln40_1, i4 %v20" [bert_layer.cpp:41]   --->   Operation 43 'store' 'store_ln41' <Predicate = (!icmp_ln40)> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln41 = store i4 %add_ln41, i4 %v21" [bert_layer.cpp:41]   --->   Operation 44 'store' 'store_ln41' <Predicate = (!icmp_ln40)> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln41 = br void %for.inc.i" [bert_layer.cpp:41]   --->   Operation 45 'br' 'br_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 99 'ret' 'ret_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_40_1_VITIS_LOOP_41_2_str"   --->   Operation 46 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 144, i64 144, i64 144"   --->   Operation 47 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 48 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [bert_layer.cpp:41]   --->   Operation 49 'specloopname' 'specloopname_ln41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln42_2 = zext i4 %add_ln42" [bert_layer.cpp:42]   --->   Operation 50 'zext' 'zext_ln42_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%v84_addr = getelementptr i32 %v84, i64 0, i64 %zext_ln42_2" [bert_layer.cpp:42]   --->   Operation 51 'getelementptr' 'v84_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%v84_1_addr = getelementptr i32 %v84_1, i64 0, i64 %zext_ln42_2" [bert_layer.cpp:42]   --->   Operation 52 'getelementptr' 'v84_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%v84_2_addr = getelementptr i32 %v84_2, i64 0, i64 %zext_ln42_2" [bert_layer.cpp:42]   --->   Operation 53 'getelementptr' 'v84_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%v84_3_addr = getelementptr i32 %v84_3, i64 0, i64 %zext_ln42_2" [bert_layer.cpp:42]   --->   Operation 54 'getelementptr' 'v84_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%v84_4_addr = getelementptr i32 %v84_4, i64 0, i64 %zext_ln42_2" [bert_layer.cpp:42]   --->   Operation 55 'getelementptr' 'v84_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%v84_5_addr = getelementptr i32 %v84_5, i64 0, i64 %zext_ln42_2" [bert_layer.cpp:42]   --->   Operation 56 'getelementptr' 'v84_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%v84_6_addr = getelementptr i32 %v84_6, i64 0, i64 %zext_ln42_2" [bert_layer.cpp:42]   --->   Operation 57 'getelementptr' 'v84_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%v84_7_addr = getelementptr i32 %v84_7, i64 0, i64 %zext_ln42_2" [bert_layer.cpp:42]   --->   Operation 58 'getelementptr' 'v84_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%v84_8_addr = getelementptr i32 %v84_8, i64 0, i64 %zext_ln42_2" [bert_layer.cpp:42]   --->   Operation 59 'getelementptr' 'v84_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%v84_9_addr = getelementptr i32 %v84_9, i64 0, i64 %zext_ln42_2" [bert_layer.cpp:42]   --->   Operation 60 'getelementptr' 'v84_9_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%v84_10_addr = getelementptr i32 %v84_10, i64 0, i64 %zext_ln42_2" [bert_layer.cpp:42]   --->   Operation 61 'getelementptr' 'v84_10_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%v84_11_addr = getelementptr i32 %v84_11, i64 0, i64 %zext_ln42_2" [bert_layer.cpp:42]   --->   Operation 62 'getelementptr' 'v84_11_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%v84_12_addr = getelementptr i32 %v84_12, i64 0, i64 %zext_ln42_2" [bert_layer.cpp:42]   --->   Operation 63 'getelementptr' 'v84_12_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%v84_13_addr = getelementptr i32 %v84_13, i64 0, i64 %zext_ln42_2" [bert_layer.cpp:42]   --->   Operation 64 'getelementptr' 'v84_13_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%v84_14_addr = getelementptr i32 %v84_14, i64 0, i64 %zext_ln42_2" [bert_layer.cpp:42]   --->   Operation 65 'getelementptr' 'v84_14_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%v84_15_addr = getelementptr i32 %v84_15, i64 0, i64 %zext_ln42_2" [bert_layer.cpp:42]   --->   Operation 66 'getelementptr' 'v84_15_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (2.32ns)   --->   "%store_ln42 = store i32 0, i4 %v84_10_addr" [bert_layer.cpp:42]   --->   Operation 67 'store' 'store_ln42' <Predicate = (trunc_ln40 == 2 & trunc_ln42 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx63.i29.exit46" [bert_layer.cpp:42]   --->   Operation 68 'br' 'br_ln42' <Predicate = (trunc_ln40 == 2 & trunc_ln42 == 2)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (2.32ns)   --->   "%store_ln42 = store i32 0, i4 %v84_9_addr" [bert_layer.cpp:42]   --->   Operation 69 'store' 'store_ln42' <Predicate = (trunc_ln40 == 2 & trunc_ln42 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx63.i29.exit46" [bert_layer.cpp:42]   --->   Operation 70 'br' 'br_ln42' <Predicate = (trunc_ln40 == 2 & trunc_ln42 == 1)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (2.32ns)   --->   "%store_ln42 = store i32 0, i4 %v84_8_addr" [bert_layer.cpp:42]   --->   Operation 71 'store' 'store_ln42' <Predicate = (trunc_ln40 == 2 & trunc_ln42 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx63.i29.exit46" [bert_layer.cpp:42]   --->   Operation 72 'br' 'br_ln42' <Predicate = (trunc_ln40 == 2 & trunc_ln42 == 0)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (2.32ns)   --->   "%store_ln42 = store i32 0, i4 %v84_11_addr" [bert_layer.cpp:42]   --->   Operation 73 'store' 'store_ln42' <Predicate = (trunc_ln40 == 2 & trunc_ln42 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx63.i29.exit46" [bert_layer.cpp:42]   --->   Operation 74 'br' 'br_ln42' <Predicate = (trunc_ln40 == 2 & trunc_ln42 == 3)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (2.32ns)   --->   "%store_ln42 = store i32 0, i4 %v84_6_addr" [bert_layer.cpp:42]   --->   Operation 75 'store' 'store_ln42' <Predicate = (trunc_ln40 == 1 & trunc_ln42 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx63.i29.exit40" [bert_layer.cpp:42]   --->   Operation 76 'br' 'br_ln42' <Predicate = (trunc_ln40 == 1 & trunc_ln42 == 2)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (2.32ns)   --->   "%store_ln42 = store i32 0, i4 %v84_5_addr" [bert_layer.cpp:42]   --->   Operation 77 'store' 'store_ln42' <Predicate = (trunc_ln40 == 1 & trunc_ln42 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx63.i29.exit40" [bert_layer.cpp:42]   --->   Operation 78 'br' 'br_ln42' <Predicate = (trunc_ln40 == 1 & trunc_ln42 == 1)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (2.32ns)   --->   "%store_ln42 = store i32 0, i4 %v84_4_addr" [bert_layer.cpp:42]   --->   Operation 79 'store' 'store_ln42' <Predicate = (trunc_ln40 == 1 & trunc_ln42 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx63.i29.exit40" [bert_layer.cpp:42]   --->   Operation 80 'br' 'br_ln42' <Predicate = (trunc_ln40 == 1 & trunc_ln42 == 0)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (2.32ns)   --->   "%store_ln42 = store i32 0, i4 %v84_7_addr" [bert_layer.cpp:42]   --->   Operation 81 'store' 'store_ln42' <Predicate = (trunc_ln40 == 1 & trunc_ln42 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx63.i29.exit40" [bert_layer.cpp:42]   --->   Operation 82 'br' 'br_ln42' <Predicate = (trunc_ln40 == 1 & trunc_ln42 == 3)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (2.32ns)   --->   "%store_ln42 = store i32 0, i4 %v84_2_addr" [bert_layer.cpp:42]   --->   Operation 83 'store' 'store_ln42' <Predicate = (trunc_ln40 == 0 & trunc_ln42 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx63.i29.exit34" [bert_layer.cpp:42]   --->   Operation 84 'br' 'br_ln42' <Predicate = (trunc_ln40 == 0 & trunc_ln42 == 2)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (2.32ns)   --->   "%store_ln42 = store i32 0, i4 %v84_1_addr" [bert_layer.cpp:42]   --->   Operation 85 'store' 'store_ln42' <Predicate = (trunc_ln40 == 0 & trunc_ln42 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx63.i29.exit34" [bert_layer.cpp:42]   --->   Operation 86 'br' 'br_ln42' <Predicate = (trunc_ln40 == 0 & trunc_ln42 == 1)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (2.32ns)   --->   "%store_ln42 = store i32 0, i4 %v84_addr" [bert_layer.cpp:42]   --->   Operation 87 'store' 'store_ln42' <Predicate = (trunc_ln40 == 0 & trunc_ln42 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx63.i29.exit34" [bert_layer.cpp:42]   --->   Operation 88 'br' 'br_ln42' <Predicate = (trunc_ln40 == 0 & trunc_ln42 == 0)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (2.32ns)   --->   "%store_ln42 = store i32 0, i4 %v84_3_addr" [bert_layer.cpp:42]   --->   Operation 89 'store' 'store_ln42' <Predicate = (trunc_ln40 == 0 & trunc_ln42 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx63.i29.exit34" [bert_layer.cpp:42]   --->   Operation 90 'br' 'br_ln42' <Predicate = (trunc_ln40 == 0 & trunc_ln42 == 3)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (2.32ns)   --->   "%store_ln42 = store i32 0, i4 %v84_14_addr" [bert_layer.cpp:42]   --->   Operation 91 'store' 'store_ln42' <Predicate = (trunc_ln40 == 3 & trunc_ln42 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx63.i29.exit52" [bert_layer.cpp:42]   --->   Operation 92 'br' 'br_ln42' <Predicate = (trunc_ln40 == 3 & trunc_ln42 == 2)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (2.32ns)   --->   "%store_ln42 = store i32 0, i4 %v84_13_addr" [bert_layer.cpp:42]   --->   Operation 93 'store' 'store_ln42' <Predicate = (trunc_ln40 == 3 & trunc_ln42 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx63.i29.exit52" [bert_layer.cpp:42]   --->   Operation 94 'br' 'br_ln42' <Predicate = (trunc_ln40 == 3 & trunc_ln42 == 1)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (2.32ns)   --->   "%store_ln42 = store i32 0, i4 %v84_12_addr" [bert_layer.cpp:42]   --->   Operation 95 'store' 'store_ln42' <Predicate = (trunc_ln40 == 3 & trunc_ln42 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx63.i29.exit52" [bert_layer.cpp:42]   --->   Operation 96 'br' 'br_ln42' <Predicate = (trunc_ln40 == 3 & trunc_ln42 == 0)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (2.32ns)   --->   "%store_ln42 = store i32 0, i4 %v84_15_addr" [bert_layer.cpp:42]   --->   Operation 97 'store' 'store_ln42' <Predicate = (trunc_ln40 == 3 & trunc_ln42 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx63.i29.exit52" [bert_layer.cpp:42]   --->   Operation 98 'br' 'br_ln42' <Predicate = (trunc_ln40 == 3 & trunc_ln42 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v84]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v84_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v84_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v84_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v84_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ v84_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ v84_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ v84_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v84_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ v84_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ v84_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ v84_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v84_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ v84_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ v84_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ v84_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
v21                  (alloca           ) [ 010]
v20                  (alloca           ) [ 010]
indvar_flatten9      (alloca           ) [ 010]
store_ln0            (store            ) [ 000]
store_ln0            (store            ) [ 000]
store_ln0            (store            ) [ 000]
br_ln0               (br               ) [ 000]
indvar_flatten9_load (load             ) [ 000]
specpipeline_ln0     (specpipeline     ) [ 000]
icmp_ln40            (icmp             ) [ 010]
add_ln40_1           (add              ) [ 000]
br_ln40              (br               ) [ 000]
v21_load             (load             ) [ 000]
v20_load             (load             ) [ 000]
add_ln40             (add              ) [ 000]
icmp_ln41            (icmp             ) [ 000]
select_ln40          (select           ) [ 000]
select_ln40_1        (select           ) [ 000]
p_cast9_mid2_v       (partselect       ) [ 000]
zext_ln42            (zext             ) [ 000]
tmp_s                (bitconcatenate   ) [ 000]
sub_ln42             (sub              ) [ 000]
trunc_ln40           (trunc            ) [ 011]
lshr_ln              (partselect       ) [ 000]
zext_ln42_1          (zext             ) [ 000]
add_ln42             (add              ) [ 011]
trunc_ln42           (trunc            ) [ 011]
switch_ln42          (switch           ) [ 000]
switch_ln42          (switch           ) [ 000]
br_ln42              (br               ) [ 000]
switch_ln42          (switch           ) [ 000]
br_ln42              (br               ) [ 000]
switch_ln42          (switch           ) [ 000]
br_ln42              (br               ) [ 000]
switch_ln42          (switch           ) [ 000]
br_ln42              (br               ) [ 000]
add_ln41             (add              ) [ 000]
store_ln41           (store            ) [ 000]
store_ln41           (store            ) [ 000]
store_ln41           (store            ) [ 000]
br_ln41              (br               ) [ 000]
specloopname_ln0     (specloopname     ) [ 000]
empty                (speclooptripcount) [ 000]
specpipeline_ln0     (specpipeline     ) [ 000]
specloopname_ln41    (specloopname     ) [ 000]
zext_ln42_2          (zext             ) [ 000]
v84_addr             (getelementptr    ) [ 000]
v84_1_addr           (getelementptr    ) [ 000]
v84_2_addr           (getelementptr    ) [ 000]
v84_3_addr           (getelementptr    ) [ 000]
v84_4_addr           (getelementptr    ) [ 000]
v84_5_addr           (getelementptr    ) [ 000]
v84_6_addr           (getelementptr    ) [ 000]
v84_7_addr           (getelementptr    ) [ 000]
v84_8_addr           (getelementptr    ) [ 000]
v84_9_addr           (getelementptr    ) [ 000]
v84_10_addr          (getelementptr    ) [ 000]
v84_11_addr          (getelementptr    ) [ 000]
v84_12_addr          (getelementptr    ) [ 000]
v84_13_addr          (getelementptr    ) [ 000]
v84_14_addr          (getelementptr    ) [ 000]
v84_15_addr          (getelementptr    ) [ 000]
store_ln42           (store            ) [ 000]
br_ln42              (br               ) [ 000]
store_ln42           (store            ) [ 000]
br_ln42              (br               ) [ 000]
store_ln42           (store            ) [ 000]
br_ln42              (br               ) [ 000]
store_ln42           (store            ) [ 000]
br_ln42              (br               ) [ 000]
store_ln42           (store            ) [ 000]
br_ln42              (br               ) [ 000]
store_ln42           (store            ) [ 000]
br_ln42              (br               ) [ 000]
store_ln42           (store            ) [ 000]
br_ln42              (br               ) [ 000]
store_ln42           (store            ) [ 000]
br_ln42              (br               ) [ 000]
store_ln42           (store            ) [ 000]
br_ln42              (br               ) [ 000]
store_ln42           (store            ) [ 000]
br_ln42              (br               ) [ 000]
store_ln42           (store            ) [ 000]
br_ln42              (br               ) [ 000]
store_ln42           (store            ) [ 000]
br_ln42              (br               ) [ 000]
store_ln42           (store            ) [ 000]
br_ln42              (br               ) [ 000]
store_ln42           (store            ) [ 000]
br_ln42              (br               ) [ 000]
store_ln42           (store            ) [ 000]
br_ln42              (br               ) [ 000]
store_ln42           (store            ) [ 000]
br_ln42              (br               ) [ 000]
ret_ln0              (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v84">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v84"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v84_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v84_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v84_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v84_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v84_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v84_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="v84_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v84_4"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="v84_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v84_5"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="v84_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v84_6"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="v84_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v84_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="v84_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v84_8"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="v84_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v84_9"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="v84_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v84_10"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="v84_11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v84_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="v84_12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v84_12"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="v84_13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v84_13"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="v84_14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v84_14"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="v84_15">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v84_15"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_40_1_VITIS_LOOP_41_2_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="v21_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v21/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="v20_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v20/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="indvar_flatten9_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten9/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="v84_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="4" slack="0"/>
<pin id="98" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v84_addr/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="v84_1_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="4" slack="0"/>
<pin id="105" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v84_1_addr/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="v84_2_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="4" slack="0"/>
<pin id="112" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v84_2_addr/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="v84_3_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="4" slack="0"/>
<pin id="119" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v84_3_addr/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="v84_4_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="4" slack="0"/>
<pin id="126" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v84_4_addr/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="v84_5_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="4" slack="0"/>
<pin id="133" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v84_5_addr/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="v84_6_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="4" slack="0"/>
<pin id="140" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v84_6_addr/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="v84_7_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="4" slack="0"/>
<pin id="147" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v84_7_addr/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="v84_8_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="4" slack="0"/>
<pin id="154" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v84_8_addr/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="v84_9_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="4" slack="0"/>
<pin id="161" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v84_9_addr/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="v84_10_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="4" slack="0"/>
<pin id="168" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v84_10_addr/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="v84_11_addr_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="4" slack="0"/>
<pin id="175" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v84_11_addr/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="v84_12_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="4" slack="0"/>
<pin id="182" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v84_12_addr/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="v84_13_addr_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="4" slack="0"/>
<pin id="189" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v84_13_addr/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="v84_14_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="4" slack="0"/>
<pin id="196" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v84_14_addr/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="v84_15_addr_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="4" slack="0"/>
<pin id="203" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v84_15_addr/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="store_ln42_access_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="4" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln42_access_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="4" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="0"/>
<pin id="216" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln42_access_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="4" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="store_ln42_access_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="4" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="0"/>
<pin id="230" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="store_ln42_access_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="4" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="store_ln42_access_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="4" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="0"/>
<pin id="244" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln42_access_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="store_ln42_access_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="4" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="0"/>
<pin id="258" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="store_ln42_access_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="4" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="store_ln42_access_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="4" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="0"/>
<pin id="272" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln42_access_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="0"/>
<pin id="279" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="store_ln42_access_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="4" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="0"/>
<pin id="286" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="store_ln42_access_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="4" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="0"/>
<pin id="293" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="store_ln42_access_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="4" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="0"/>
<pin id="300" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="store_ln42_access_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="4" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="0"/>
<pin id="307" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="store_ln42_access_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="4" slack="0"/>
<pin id="313" dir="0" index="1" bw="32" slack="0"/>
<pin id="314" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="315" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="store_ln0_store_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="8" slack="0"/>
<pin id="321" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="store_ln0_store_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="4" slack="0"/>
<pin id="326" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="store_ln0_store_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="4" slack="0"/>
<pin id="331" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="indvar_flatten9_load_load_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="0"/>
<pin id="335" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten9_load/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="icmp_ln40_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="0"/>
<pin id="338" dir="0" index="1" bw="8" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="add_ln40_1_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_1/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="v21_load_load_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="4" slack="0"/>
<pin id="350" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v21_load/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="v20_load_load_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="4" slack="0"/>
<pin id="353" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v20_load/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="add_ln40_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="4" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="icmp_ln41_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="4" slack="0"/>
<pin id="362" dir="0" index="1" bw="4" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="select_ln40_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="4" slack="0"/>
<pin id="369" dir="0" index="2" bw="4" slack="0"/>
<pin id="370" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="select_ln40_1_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="4" slack="0"/>
<pin id="377" dir="0" index="2" bw="4" slack="0"/>
<pin id="378" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40_1/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="p_cast9_mid2_v_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="2" slack="0"/>
<pin id="384" dir="0" index="1" bw="4" slack="0"/>
<pin id="385" dir="0" index="2" bw="3" slack="0"/>
<pin id="386" dir="0" index="3" bw="3" slack="0"/>
<pin id="387" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast9_mid2_v/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="zext_ln42_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="2" slack="0"/>
<pin id="394" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_s_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="4" slack="0"/>
<pin id="398" dir="0" index="1" bw="2" slack="0"/>
<pin id="399" dir="0" index="2" bw="1" slack="0"/>
<pin id="400" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="sub_ln42_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="4" slack="0"/>
<pin id="406" dir="0" index="1" bw="2" slack="0"/>
<pin id="407" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln42/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="trunc_ln40_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="4" slack="0"/>
<pin id="412" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln40/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="lshr_ln_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="2" slack="0"/>
<pin id="416" dir="0" index="1" bw="4" slack="0"/>
<pin id="417" dir="0" index="2" bw="3" slack="0"/>
<pin id="418" dir="0" index="3" bw="3" slack="0"/>
<pin id="419" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="zext_ln42_1_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="2" slack="0"/>
<pin id="426" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_1/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="add_ln42_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="4" slack="0"/>
<pin id="430" dir="0" index="1" bw="2" slack="0"/>
<pin id="431" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="trunc_ln42_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="4" slack="0"/>
<pin id="436" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="add_ln41_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="4" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="store_ln41_store_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="8" slack="0"/>
<pin id="446" dir="0" index="1" bw="8" slack="0"/>
<pin id="447" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/1 "/>
</bind>
</comp>

<comp id="449" class="1004" name="store_ln41_store_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="4" slack="0"/>
<pin id="451" dir="0" index="1" bw="4" slack="0"/>
<pin id="452" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="store_ln41_store_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="4" slack="0"/>
<pin id="456" dir="0" index="1" bw="4" slack="0"/>
<pin id="457" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/1 "/>
</bind>
</comp>

<comp id="459" class="1004" name="zext_ln42_2_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="4" slack="1"/>
<pin id="461" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_2/2 "/>
</bind>
</comp>

<comp id="478" class="1005" name="v21_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="4" slack="0"/>
<pin id="480" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="v21 "/>
</bind>
</comp>

<comp id="485" class="1005" name="v20_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="4" slack="0"/>
<pin id="487" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="v20 "/>
</bind>
</comp>

<comp id="492" class="1005" name="indvar_flatten9_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="8" slack="0"/>
<pin id="494" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten9 "/>
</bind>
</comp>

<comp id="502" class="1005" name="trunc_ln40_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="2" slack="1"/>
<pin id="504" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln40 "/>
</bind>
</comp>

<comp id="506" class="1005" name="add_ln42_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="4" slack="1"/>
<pin id="508" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln42 "/>
</bind>
</comp>

<comp id="511" class="1005" name="trunc_ln42_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="2" slack="1"/>
<pin id="513" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln42 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="32" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="32" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="32" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="78" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="2" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="78" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="78" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="6" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="78" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="78" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="10" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="78" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="78" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="14" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="78" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="16" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="78" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="18" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="78" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="20" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="78" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="22" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="78" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="24" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="78" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="26" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="78" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="28" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="78" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="30" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="78" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="211"><net_src comp="80" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="212"><net_src comp="164" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="218"><net_src comp="80" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="219"><net_src comp="157" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="225"><net_src comp="80" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="226"><net_src comp="150" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="232"><net_src comp="80" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="233"><net_src comp="171" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="239"><net_src comp="80" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="240"><net_src comp="136" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="246"><net_src comp="80" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="247"><net_src comp="129" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="253"><net_src comp="80" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="254"><net_src comp="122" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="260"><net_src comp="80" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="261"><net_src comp="143" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="267"><net_src comp="80" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="268"><net_src comp="108" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="274"><net_src comp="80" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="275"><net_src comp="101" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="281"><net_src comp="80" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="282"><net_src comp="94" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="288"><net_src comp="80" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="289"><net_src comp="115" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="295"><net_src comp="80" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="296"><net_src comp="192" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="302"><net_src comp="80" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="303"><net_src comp="185" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="309"><net_src comp="80" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="310"><net_src comp="178" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="316"><net_src comp="80" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="317"><net_src comp="199" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="322"><net_src comp="34" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="36" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="332"><net_src comp="36" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="340"><net_src comp="333" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="46" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="333" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="48" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="358"><net_src comp="351" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="50" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="348" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="52" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="371"><net_src comp="360" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="36" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="348" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="379"><net_src comp="360" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="354" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="381"><net_src comp="351" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="388"><net_src comp="54" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="374" pin="3"/><net_sink comp="382" pin=1"/></net>

<net id="390"><net_src comp="56" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="391"><net_src comp="58" pin="0"/><net_sink comp="382" pin=3"/></net>

<net id="395"><net_src comp="382" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="401"><net_src comp="60" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="382" pin="4"/><net_sink comp="396" pin=1"/></net>

<net id="403"><net_src comp="62" pin="0"/><net_sink comp="396" pin=2"/></net>

<net id="408"><net_src comp="396" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="392" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="413"><net_src comp="374" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="420"><net_src comp="54" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="366" pin="3"/><net_sink comp="414" pin=1"/></net>

<net id="422"><net_src comp="56" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="423"><net_src comp="58" pin="0"/><net_sink comp="414" pin=3"/></net>

<net id="427"><net_src comp="414" pin="4"/><net_sink comp="424" pin=0"/></net>

<net id="432"><net_src comp="404" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="424" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="437"><net_src comp="366" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="442"><net_src comp="366" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="50" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="342" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="453"><net_src comp="374" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="458"><net_src comp="438" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="462"><net_src comp="459" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="464"><net_src comp="459" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="465"><net_src comp="459" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="466"><net_src comp="459" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="467"><net_src comp="459" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="468"><net_src comp="459" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="469"><net_src comp="459" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="470"><net_src comp="459" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="471"><net_src comp="459" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="472"><net_src comp="459" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="473"><net_src comp="459" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="474"><net_src comp="459" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="475"><net_src comp="459" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="476"><net_src comp="459" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="477"><net_src comp="459" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="481"><net_src comp="82" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="483"><net_src comp="478" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="484"><net_src comp="478" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="488"><net_src comp="86" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="490"><net_src comp="485" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="491"><net_src comp="485" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="495"><net_src comp="90" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="497"><net_src comp="492" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="498"><net_src comp="492" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="505"><net_src comp="410" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="509"><net_src comp="428" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="514"><net_src comp="434" pin="1"/><net_sink comp="511" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v84 | {2 }
	Port: v84_1 | {2 }
	Port: v84_2 | {2 }
	Port: v84_3 | {2 }
	Port: v84_4 | {2 }
	Port: v84_5 | {2 }
	Port: v84_6 | {2 }
	Port: v84_7 | {2 }
	Port: v84_8 | {2 }
	Port: v84_9 | {2 }
	Port: v84_10 | {2 }
	Port: v84_11 | {2 }
	Port: v84_12 | {2 }
	Port: v84_13 | {2 }
	Port: v84_14 | {2 }
	Port: v84_15 | {2 }
 - Input state : 
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten9_load : 1
		icmp_ln40 : 2
		add_ln40_1 : 2
		br_ln40 : 3
		v21_load : 1
		v20_load : 1
		add_ln40 : 2
		icmp_ln41 : 2
		select_ln40 : 3
		select_ln40_1 : 3
		p_cast9_mid2_v : 4
		zext_ln42 : 5
		tmp_s : 5
		sub_ln42 : 6
		trunc_ln40 : 4
		lshr_ln : 4
		zext_ln42_1 : 5
		add_ln42 : 7
		trunc_ln42 : 4
		switch_ln42 : 5
		switch_ln42 : 5
		switch_ln42 : 5
		switch_ln42 : 5
		switch_ln42 : 5
		add_ln41 : 4
		store_ln41 : 3
		store_ln41 : 4
		store_ln41 : 5
	State 2
		v84_addr : 1
		v84_1_addr : 1
		v84_2_addr : 1
		v84_3_addr : 1
		v84_4_addr : 1
		v84_5_addr : 1
		v84_6_addr : 1
		v84_7_addr : 1
		v84_8_addr : 1
		v84_9_addr : 1
		v84_10_addr : 1
		v84_11_addr : 1
		v84_12_addr : 1
		v84_13_addr : 1
		v84_14_addr : 1
		v84_15_addr : 1
		store_ln42 : 2
		store_ln42 : 2
		store_ln42 : 2
		store_ln42 : 2
		store_ln42 : 2
		store_ln42 : 2
		store_ln42 : 2
		store_ln42 : 2
		store_ln42 : 2
		store_ln42 : 2
		store_ln42 : 2
		store_ln42 : 2
		store_ln42 : 2
		store_ln42 : 2
		store_ln42 : 2
		store_ln42 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |   add_ln40_1_fu_342   |    0    |    15   |
|    add   |    add_ln40_fu_354    |    0    |    13   |
|          |    add_ln42_fu_428    |    0    |    7    |
|          |    add_ln41_fu_438    |    0    |    13   |
|----------|-----------------------|---------|---------|
|   icmp   |    icmp_ln40_fu_336   |    0    |    11   |
|          |    icmp_ln41_fu_360   |    0    |    9    |
|----------|-----------------------|---------|---------|
|  select  |   select_ln40_fu_366  |    0    |    4    |
|          |  select_ln40_1_fu_374 |    0    |    4    |
|----------|-----------------------|---------|---------|
|    sub   |    sub_ln42_fu_404    |    0    |    7    |
|----------|-----------------------|---------|---------|
|partselect| p_cast9_mid2_v_fu_382 |    0    |    0    |
|          |     lshr_ln_fu_414    |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    zext_ln42_fu_392   |    0    |    0    |
|   zext   |   zext_ln42_1_fu_424  |    0    |    0    |
|          |   zext_ln42_2_fu_459  |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|      tmp_s_fu_396     |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |   trunc_ln40_fu_410   |    0    |    0    |
|          |   trunc_ln42_fu_434   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    83   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    add_ln42_reg_506   |    4   |
|indvar_flatten9_reg_492|    8   |
|   trunc_ln40_reg_502  |    2   |
|   trunc_ln42_reg_511  |    2   |
|      v20_reg_485      |    4   |
|      v21_reg_478      |    4   |
+-----------------------+--------+
|         Total         |   24   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   83   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   24   |    -   |
+-----------+--------+--------+
|   Total   |   24   |   83   |
+-----------+--------+--------+
