Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Jan  9 17:04:37 2025
| Host         : DESKTOP-JUG9BUI running 64-bit major release  (build 9200)
| Command      : report_methodology -file accumulator_methodology_drc_routed.rpt -pb accumulator_methodology_drc_routed.pb -rpx accumulator_methodology_drc_routed.rpx
| Design       : accumulator
| Device       : xc7k70tfbv676-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 9
+-----------+------------------+------------------------------+------------+
| Rule      | Severity         | Description                  | Violations |
+-----------+------------------+------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell  | 8          |
| LUTAR-1   | Warning          | LUT drives async reset alert | 1          |
+-----------+------------------+------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin u_REG/w_DOUT_REG_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin u_REG/w_DOUT_REG_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin u_REG/w_DOUT_REG_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin u_REG/w_DOUT_REG_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin u_REG/w_DOUT_REG_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin u_REG/w_DOUT_REG_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin u_REG/w_DOUT_REG_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin u_REG/w_DOUT_REG_reg[7]/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell u_REG/w_DOUT_REG[7]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_REG/w_DOUT_REG_reg[0]/CLR, u_REG/w_DOUT_REG_reg[1]/CLR,
u_REG/w_DOUT_REG_reg[2]/CLR, u_REG/w_DOUT_REG_reg[3]/CLR,
u_REG/w_DOUT_REG_reg[4]/CLR, u_REG/w_DOUT_REG_reg[5]/CLR,
u_REG/w_DOUT_REG_reg[6]/CLR, u_REG/w_DOUT_REG_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>


