Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Dec  4 18:03:11 2024
| Host         : Y9000PofFAGE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.287        0.000                      0                   42        0.251        0.000                      0                   42        4.500        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.287        0.000                      0                   42        0.251        0.000                      0                   42        4.500        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.287ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.287ns  (required time - arrival time)
  Source:                 src0/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            res/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.684ns  (logic 2.037ns (43.484%)  route 2.647ns (56.516%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          1.697     5.299    src0/CLK
    SLICE_X2Y130         FDRE                                         r  src0/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDRE (Prop_fdre_C_Q)         0.518     5.817 r  src0/data_out_reg[2]/Q
                         net (fo=13, routed)          1.357     7.175    src1/data_out_reg[0]_i_11_0[2]
    SLICE_X2Y129         LUT4 (Prop_lut4_I1_O)        0.124     7.299 r  src1/data_out[0]_i_17/O
                         net (fo=1, routed)           0.000     7.299    src1/data_out[0]_i_17_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     7.873 r  src1/data_out_reg[0]_i_10/CO[2]
                         net (fo=1, routed)           0.722     8.595    src1/data3
    SLICE_X4Y129         LUT4 (Prop_lut4_I0_O)        0.310     8.905 r  src1/data_out[0]_i_6/O
                         net (fo=1, routed)           0.000     8.905    src1/data_out[0]_i_6_n_0
    SLICE_X4Y129         MUXF7 (Prop_muxf7_I0_O)      0.212     9.117 r  src1/data_out_reg[0]_i_3/O
                         net (fo=1, routed)           0.568     9.685    op/data_out_reg[0]_0
    SLICE_X1Y130         LUT5 (Prop_lut5_I2_O)        0.299     9.984 r  op/data_out[0]_i_1/O
                         net (fo=1, routed)           0.000     9.984    res/D[0]
    SLICE_X1Y130         FDRE                                         r  res/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    10.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          1.578    15.000    res/CLK
    SLICE_X1Y130         FDRE                                         r  res/data_out_reg[0]/C
                         clock pessimism              0.275    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X1Y130         FDRE (Setup_fdre_C_D)        0.031    15.271    res/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         15.271    
                         arrival time                          -9.984    
  -------------------------------------------------------------------
                         slack                                  5.287    

Slack (MET) :             5.688ns  (required time - arrival time)
  Source:                 src1/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            res/data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.283ns  (logic 1.185ns (27.665%)  route 3.098ns (72.335%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          1.697     5.299    src1/CLK
    SLICE_X3Y130         FDRE                                         r  src1/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDRE (Prop_fdre_C_Q)         0.456     5.755 r  src1/data_out_reg[2]/Q
                         net (fo=23, routed)          1.499     7.254    src1/Q[2]
    SLICE_X4Y129         LUT5 (Prop_lut5_I0_O)        0.154     7.408 r  src1/data_out[2]_i_10/O
                         net (fo=3, routed)           0.438     7.847    src1/data_out[2]_i_10_n_0
    SLICE_X6Y130         LUT5 (Prop_lut5_I4_O)        0.327     8.174 r  src1/data_out[2]_i_5/O
                         net (fo=1, routed)           0.445     8.619    op/data9[0]
    SLICE_X0Y130         LUT6 (Prop_lut6_I0_O)        0.124     8.743 r  op/data_out[2]_i_2/O
                         net (fo=1, routed)           0.716     9.459    op/data_out[2]_i_2_n_0
    SLICE_X1Y130         LUT6 (Prop_lut6_I0_O)        0.124     9.583 r  op/data_out[2]_i_1/O
                         net (fo=1, routed)           0.000     9.583    res/D[2]
    SLICE_X1Y130         FDRE                                         r  res/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    10.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          1.578    15.000    res/CLK
    SLICE_X1Y130         FDRE                                         r  res/data_out_reg[2]/C
                         clock pessimism              0.275    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X1Y130         FDRE (Setup_fdre_C_D)        0.031    15.271    res/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         15.271    
                         arrival time                          -9.583    
  -------------------------------------------------------------------
                         slack                                  5.688    

Slack (MET) :             5.881ns  (required time - arrival time)
  Source:                 src1/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            res/data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 1.599ns (38.771%)  route 2.525ns (61.229%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          1.697     5.299    src1/CLK
    SLICE_X3Y130         FDRE                                         r  src1/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDRE (Prop_fdre_C_Q)         0.456     5.755 r  src1/data_out_reg[3]/Q
                         net (fo=18, routed)          1.042     6.798    src1/Q[3]
    SLICE_X5Y131         LUT5 (Prop_lut5_I1_O)        0.153     6.951 r  src1/data_out[3]_i_9/O
                         net (fo=5, routed)           0.466     7.417    src1/data_out[3]_i_9_n_0
    SLICE_X4Y130         LUT3 (Prop_lut3_I0_O)        0.322     7.739 r  src1/data_out[1]_i_7/O
                         net (fo=2, routed)           0.603     8.342    src1/data_out[1]_i_7_n_0
    SLICE_X4Y131         LUT6 (Prop_lut6_I0_O)        0.332     8.674 r  src1/data_out[1]_i_4/O
                         net (fo=1, routed)           0.414     9.087    op/data_out_reg[1]_0
    SLICE_X3Y131         LUT4 (Prop_lut4_I1_O)        0.124     9.211 r  op/data_out[1]_i_2/O
                         net (fo=1, routed)           0.000     9.211    op/data_out[1]_i_2_n_0
    SLICE_X3Y131         MUXF7 (Prop_muxf7_I0_O)      0.212     9.423 r  op/data_out_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     9.423    res/D[1]
    SLICE_X3Y131         FDRE                                         r  res/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    10.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          1.579    15.001    res/CLK
    SLICE_X3Y131         FDRE                                         r  res/data_out_reg[1]/C
                         clock pessimism              0.275    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X3Y131         FDRE (Setup_fdre_C_D)        0.064    15.305    res/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                          -9.423    
  -------------------------------------------------------------------
                         slack                                  5.881    

Slack (MET) :             5.902ns  (required time - arrival time)
  Source:                 src0/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            res/data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.117ns  (logic 1.277ns (31.017%)  route 2.840ns (68.983%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          1.697     5.299    src0/CLK
    SLICE_X2Y130         FDRE                                         r  src0/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDRE (Prop_fdre_C_Q)         0.518     5.817 r  src0/data_out_reg[1]/Q
                         net (fo=15, routed)          1.350     7.168    src0/data_out_reg[4]_0[1]
    SLICE_X2Y130         LUT4 (Prop_lut4_I0_O)        0.124     7.292 r  src0/data_out[3]_i_11/O
                         net (fo=1, routed)           0.658     7.949    src1/data_out_reg[3]_i_3_0
    SLICE_X5Y131         LUT6 (Prop_lut6_I3_O)        0.124     8.073 r  src1/data_out[3]_i_6/O
                         net (fo=1, routed)           0.000     8.073    src1/data_out[3]_i_6_n_0
    SLICE_X5Y131         MUXF7 (Prop_muxf7_I0_O)      0.212     8.285 r  src1/data_out_reg[3]_i_3/O
                         net (fo=1, routed)           0.832     9.117    op/data_out_reg[3]_1
    SLICE_X2Y131         LUT6 (Prop_lut6_I3_O)        0.299     9.416 r  op/data_out[3]_i_1/O
                         net (fo=1, routed)           0.000     9.416    res/D[3]
    SLICE_X2Y131         FDRE                                         r  res/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    10.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          1.579    15.001    res/CLK
    SLICE_X2Y131         FDRE                                         r  res/data_out_reg[3]/C
                         clock pessimism              0.275    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X2Y131         FDRE (Setup_fdre_C_D)        0.077    15.318    res/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                          -9.416    
  -------------------------------------------------------------------
                         slack                                  5.902    

Slack (MET) :             6.320ns  (required time - arrival time)
  Source:                 seg/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/seg_id_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.650ns  (logic 0.890ns (24.381%)  route 2.760ns (75.619%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          1.702     5.304    seg/CLK
    SLICE_X2Y134         FDRE                                         r  seg/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDRE (Prop_fdre_C_Q)         0.518     5.822 f  seg/counter_reg[7]/Q
                         net (fo=2, routed)           0.809     6.632    seg/counter_reg[7]
    SLICE_X3Y135         LUT4 (Prop_lut4_I3_O)        0.124     6.756 f  seg/counter[0]_i_5/O
                         net (fo=2, routed)           0.947     7.703    seg/counter[0]_i_5_n_0
    SLICE_X3Y133         LUT6 (Prop_lut6_I5_O)        0.124     7.827 r  seg/seg_id[2]_i_2/O
                         net (fo=3, routed)           1.004     8.831    seg/seg_id
    SLICE_X0Y133         LUT3 (Prop_lut3_I0_O)        0.124     8.955 r  seg/seg_id[0]_i_1/O
                         net (fo=1, routed)           0.000     8.955    seg/seg_id[0]_i_1_n_0
    SLICE_X0Y133         FDRE                                         r  seg/seg_id_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    10.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          1.582    15.004    seg/CLK
    SLICE_X0Y133         FDRE                                         r  seg/seg_id_reg[0]/C
                         clock pessimism              0.275    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X0Y133         FDRE (Setup_fdre_C_D)        0.031    15.275    seg/seg_id_reg[0]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                          -8.955    
  -------------------------------------------------------------------
                         slack                                  6.320    

Slack (MET) :             6.392ns  (required time - arrival time)
  Source:                 src0/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            res/data_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.631ns  (logic 1.014ns (27.930%)  route 2.617ns (72.070%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          1.697     5.299    src0/CLK
    SLICE_X2Y130         FDRE                                         r  src0/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDRE (Prop_fdre_C_Q)         0.518     5.817 r  src0/data_out_reg[0]/Q
                         net (fo=15, routed)          1.365     7.182    src1/data_out_reg[0]_i_11_0[0]
    SLICE_X4Y129         LUT6 (Prop_lut6_I2_O)        0.124     7.306 r  src1/data_out[4]_i_9/O
                         net (fo=2, routed)           0.606     7.912    src1/data_out[4]_i_9_n_0
    SLICE_X3Y130         LUT6 (Prop_lut6_I0_O)        0.124     8.036 r  src1/data_out[4]_i_7/O
                         net (fo=1, routed)           0.294     8.331    op/data_out_reg[4]_3
    SLICE_X3Y131         LUT6 (Prop_lut6_I5_O)        0.124     8.455 r  op/data_out[4]_i_4/O
                         net (fo=1, routed)           0.351     8.806    op/data_out[4]_i_4_n_0
    SLICE_X2Y131         LUT6 (Prop_lut6_I5_O)        0.124     8.930 r  op/data_out[4]_i_1/O
                         net (fo=1, routed)           0.000     8.930    res/D[4]
    SLICE_X2Y131         FDRE                                         r  res/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    10.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          1.579    15.001    res/CLK
    SLICE_X2Y131         FDRE                                         r  res/data_out_reg[4]/C
                         clock pessimism              0.275    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X2Y131         FDRE (Setup_fdre_C_D)        0.081    15.322    res/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                          -8.930    
  -------------------------------------------------------------------
                         slack                                  6.392    

Slack (MET) :             6.517ns  (required time - arrival time)
  Source:                 seg/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.900ns  (logic 0.766ns (26.414%)  route 2.134ns (73.586%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          1.704     5.306    seg/CLK
    SLICE_X2Y136         FDRE                                         r  seg/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y136         FDRE (Prop_fdre_C_Q)         0.518     5.824 r  seg/counter_reg[15]/Q
                         net (fo=2, routed)           0.677     6.502    seg/counter_reg[15]
    SLICE_X3Y136         LUT4 (Prop_lut4_I1_O)        0.124     6.626 f  seg/counter[0]_i_3/O
                         net (fo=2, routed)           0.587     7.212    seg/counter[0]_i_3_n_0
    SLICE_X3Y134         LUT6 (Prop_lut6_I1_O)        0.124     7.336 r  seg/counter[0]_i_1/O
                         net (fo=17, routed)          0.870     8.206    seg/counter[0]_i_1_n_0
    SLICE_X2Y137         FDRE                                         r  seg/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    10.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          1.585    15.007    seg/CLK
    SLICE_X2Y137         FDRE                                         r  seg/counter_reg[16]/C
                         clock pessimism              0.275    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X2Y137         FDRE (Setup_fdre_C_R)       -0.524    14.723    seg/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                          -8.206    
  -------------------------------------------------------------------
                         slack                                  6.517    

Slack (MET) :             6.679ns  (required time - arrival time)
  Source:                 seg/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.762ns  (logic 0.766ns (27.738%)  route 1.996ns (72.262%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          1.704     5.306    seg/CLK
    SLICE_X2Y136         FDRE                                         r  seg/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y136         FDRE (Prop_fdre_C_Q)         0.518     5.824 r  seg/counter_reg[15]/Q
                         net (fo=2, routed)           0.677     6.502    seg/counter_reg[15]
    SLICE_X3Y136         LUT4 (Prop_lut4_I1_O)        0.124     6.626 f  seg/counter[0]_i_3/O
                         net (fo=2, routed)           0.587     7.212    seg/counter[0]_i_3_n_0
    SLICE_X3Y134         LUT6 (Prop_lut6_I1_O)        0.124     7.336 r  seg/counter[0]_i_1/O
                         net (fo=17, routed)          0.732     8.068    seg/counter[0]_i_1_n_0
    SLICE_X2Y136         FDRE                                         r  seg/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    10.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          1.584    15.006    seg/CLK
    SLICE_X2Y136         FDRE                                         r  seg/counter_reg[12]/C
                         clock pessimism              0.300    15.306    
                         clock uncertainty           -0.035    15.271    
    SLICE_X2Y136         FDRE (Setup_fdre_C_R)       -0.524    14.747    seg/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                          -8.068    
  -------------------------------------------------------------------
                         slack                                  6.679    

Slack (MET) :             6.679ns  (required time - arrival time)
  Source:                 seg/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.762ns  (logic 0.766ns (27.738%)  route 1.996ns (72.262%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          1.704     5.306    seg/CLK
    SLICE_X2Y136         FDRE                                         r  seg/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y136         FDRE (Prop_fdre_C_Q)         0.518     5.824 r  seg/counter_reg[15]/Q
                         net (fo=2, routed)           0.677     6.502    seg/counter_reg[15]
    SLICE_X3Y136         LUT4 (Prop_lut4_I1_O)        0.124     6.626 f  seg/counter[0]_i_3/O
                         net (fo=2, routed)           0.587     7.212    seg/counter[0]_i_3_n_0
    SLICE_X3Y134         LUT6 (Prop_lut6_I1_O)        0.124     7.336 r  seg/counter[0]_i_1/O
                         net (fo=17, routed)          0.732     8.068    seg/counter[0]_i_1_n_0
    SLICE_X2Y136         FDRE                                         r  seg/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    10.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          1.584    15.006    seg/CLK
    SLICE_X2Y136         FDRE                                         r  seg/counter_reg[13]/C
                         clock pessimism              0.300    15.306    
                         clock uncertainty           -0.035    15.271    
    SLICE_X2Y136         FDRE (Setup_fdre_C_R)       -0.524    14.747    seg/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                          -8.068    
  -------------------------------------------------------------------
                         slack                                  6.679    

Slack (MET) :             6.679ns  (required time - arrival time)
  Source:                 seg/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.762ns  (logic 0.766ns (27.738%)  route 1.996ns (72.262%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          1.704     5.306    seg/CLK
    SLICE_X2Y136         FDRE                                         r  seg/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y136         FDRE (Prop_fdre_C_Q)         0.518     5.824 r  seg/counter_reg[15]/Q
                         net (fo=2, routed)           0.677     6.502    seg/counter_reg[15]
    SLICE_X3Y136         LUT4 (Prop_lut4_I1_O)        0.124     6.626 f  seg/counter[0]_i_3/O
                         net (fo=2, routed)           0.587     7.212    seg/counter[0]_i_3_n_0
    SLICE_X3Y134         LUT6 (Prop_lut6_I1_O)        0.124     7.336 r  seg/counter[0]_i_1/O
                         net (fo=17, routed)          0.732     8.068    seg/counter[0]_i_1_n_0
    SLICE_X2Y136         FDRE                                         r  seg/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    10.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          1.584    15.006    seg/CLK
    SLICE_X2Y136         FDRE                                         r  seg/counter_reg[14]/C
                         clock pessimism              0.300    15.306    
                         clock uncertainty           -0.035    15.271    
    SLICE_X2Y136         FDRE (Setup_fdre_C_R)       -0.524    14.747    seg/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                          -8.068    
  -------------------------------------------------------------------
                         slack                                  6.679    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 op/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            res/data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.218%)  route 0.200ns (51.782%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          0.590     1.509    op/CLK
    SLICE_X0Y130         FDRE                                         r  op/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  op/data_out_reg[2]/Q
                         net (fo=8, routed)           0.200     1.850    op/data_out_reg_n_0_[2]
    SLICE_X2Y131         LUT6 (Prop_lut6_I4_O)        0.045     1.895 r  op/data_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.895    res/D[3]
    SLICE_X2Y131         FDRE                                         r  res/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          0.862     2.027    res/CLK
    SLICE_X2Y131         FDRE                                         r  res/data_out_reg[3]/C
                         clock pessimism             -0.502     1.524    
    SLICE_X2Y131         FDRE (Hold_fdre_C_D)         0.120     1.644    res/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 seg/seg_id_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/seg_id_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.185%)  route 0.157ns (45.815%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          0.593     1.512    seg/CLK
    SLICE_X0Y133         FDRE                                         r  seg/seg_id_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  seg/seg_id_reg[0]/Q
                         net (fo=8, routed)           0.157     1.811    seg/seg_an_OBUF[0]
    SLICE_X0Y133         LUT3 (Prop_lut3_I1_O)        0.045     1.856 r  seg/seg_id[0]_i_1/O
                         net (fo=1, routed)           0.000     1.856    seg/seg_id[0]_i_1_n_0
    SLICE_X0Y133         FDRE                                         r  seg/seg_id_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          0.864     2.029    seg/CLK
    SLICE_X0Y133         FDRE                                         r  seg/seg_id_reg[0]/C
                         clock pessimism             -0.516     1.512    
    SLICE_X0Y133         FDRE (Hold_fdre_C_D)         0.092     1.604    seg/seg_id_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 op/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            res/data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.273%)  route 0.177ns (48.727%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          0.590     1.509    op/CLK
    SLICE_X0Y130         FDRE                                         r  op/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  op/data_out_reg[2]/Q
                         net (fo=8, routed)           0.177     1.827    op/data_out_reg_n_0_[2]
    SLICE_X1Y130         LUT6 (Prop_lut6_I4_O)        0.045     1.872 r  op/data_out[2]_i_1/O
                         net (fo=1, routed)           0.000     1.872    res/D[2]
    SLICE_X1Y130         FDRE                                         r  res/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          0.860     2.026    res/CLK
    SLICE_X1Y130         FDRE                                         r  res/data_out_reg[2]/C
                         clock pessimism             -0.503     1.522    
    SLICE_X1Y130         FDRE (Hold_fdre_C_D)         0.092     1.614    res/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 seg/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          0.594     1.513    seg/CLK
    SLICE_X2Y135         FDRE                                         r  seg/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y135         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  seg/counter_reg[10]/Q
                         net (fo=2, routed)           0.125     1.803    seg/counter_reg[10]
    SLICE_X2Y135         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.913 r  seg/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.913    seg/counter_reg[8]_i_1_n_5
    SLICE_X2Y135         FDRE                                         r  seg/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          0.866     2.031    seg/CLK
    SLICE_X2Y135         FDRE                                         r  seg/counter_reg[10]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X2Y135         FDRE (Hold_fdre_C_D)         0.134     1.647    seg/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 seg/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          0.594     1.513    seg/CLK
    SLICE_X2Y136         FDRE                                         r  seg/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y136         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  seg/counter_reg[14]/Q
                         net (fo=2, routed)           0.125     1.803    seg/counter_reg[14]
    SLICE_X2Y136         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.913 r  seg/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.913    seg/counter_reg[12]_i_1_n_5
    SLICE_X2Y136         FDRE                                         r  seg/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          0.866     2.031    seg/CLK
    SLICE_X2Y136         FDRE                                         r  seg/counter_reg[14]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X2Y136         FDRE (Hold_fdre_C_D)         0.134     1.647    seg/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 seg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          0.593     1.512    seg/CLK
    SLICE_X2Y133         FDRE                                         r  seg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.164     1.676 r  seg/counter_reg[2]/Q
                         net (fo=2, routed)           0.125     1.802    seg/counter_reg[2]
    SLICE_X2Y133         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.912 r  seg/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.912    seg/counter_reg[0]_i_2_n_5
    SLICE_X2Y133         FDRE                                         r  seg/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          0.864     2.029    seg/CLK
    SLICE_X2Y133         FDRE                                         r  seg/counter_reg[2]/C
                         clock pessimism             -0.516     1.512    
    SLICE_X2Y133         FDRE (Hold_fdre_C_D)         0.134     1.646    seg/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 seg/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.274ns (66.672%)  route 0.137ns (33.328%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          0.594     1.513    seg/CLK
    SLICE_X2Y134         FDRE                                         r  seg/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  seg/counter_reg[6]/Q
                         net (fo=3, routed)           0.137     1.814    seg/counter_reg[6]
    SLICE_X2Y134         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.924 r  seg/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.924    seg/counter_reg[4]_i_1_n_5
    SLICE_X2Y134         FDRE                                         r  seg/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          0.865     2.030    seg/CLK
    SLICE_X2Y134         FDRE                                         r  seg/counter_reg[6]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X2Y134         FDRE (Hold_fdre_C_D)         0.134     1.647    seg/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 seg/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          0.594     1.513    seg/CLK
    SLICE_X2Y135         FDRE                                         r  seg/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y135         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  seg/counter_reg[10]/Q
                         net (fo=2, routed)           0.125     1.803    seg/counter_reg[10]
    SLICE_X2Y135         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.949 r  seg/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.949    seg/counter_reg[8]_i_1_n_4
    SLICE_X2Y135         FDRE                                         r  seg/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          0.866     2.031    seg/CLK
    SLICE_X2Y135         FDRE                                         r  seg/counter_reg[11]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X2Y135         FDRE (Hold_fdre_C_D)         0.134     1.647    seg/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 seg/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          0.594     1.513    seg/CLK
    SLICE_X2Y136         FDRE                                         r  seg/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y136         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  seg/counter_reg[14]/Q
                         net (fo=2, routed)           0.125     1.803    seg/counter_reg[14]
    SLICE_X2Y136         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.949 r  seg/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.949    seg/counter_reg[12]_i_1_n_4
    SLICE_X2Y136         FDRE                                         r  seg/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          0.866     2.031    seg/CLK
    SLICE_X2Y136         FDRE                                         r  seg/counter_reg[15]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X2Y136         FDRE (Hold_fdre_C_D)         0.134     1.647    seg/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 seg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          0.593     1.512    seg/CLK
    SLICE_X2Y133         FDRE                                         r  seg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.164     1.676 r  seg/counter_reg[2]/Q
                         net (fo=2, routed)           0.125     1.802    seg/counter_reg[2]
    SLICE_X2Y133         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.948 r  seg/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.948    seg/counter_reg[0]_i_2_n_4
    SLICE_X2Y133         FDRE                                         r  seg/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          0.864     2.029    seg/CLK
    SLICE_X2Y133         FDRE                                         r  seg/counter_reg[3]/C
                         clock pessimism             -0.516     1.512    
    SLICE_X2Y133         FDRE (Hold_fdre_C_D)         0.134     1.646    seg/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG[0]_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y130    op/data_out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y130    op/data_out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y130    op/data_out_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y130    op/data_out_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y130    op/data_out_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y130    res/data_out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y131    res/data_out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y130    res/data_out_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y131    res/data_out_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y130    op/data_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y130    op/data_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y130    op/data_out_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y130    op/data_out_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y130    op/data_out_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y130    op/data_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y130    op/data_out_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y130    op/data_out_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y130    op/data_out_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y130    op/data_out_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y130    op/data_out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y130    op/data_out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y130    op/data_out_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y130    op/data_out_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y130    op/data_out_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y130    op/data_out_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y130    op/data_out_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y130    op/data_out_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y130    op/data_out_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y130    op/data_out_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg/seg_id_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.184ns  (logic 4.283ns (59.619%)  route 2.901ns (40.381%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          1.701     5.303    seg/CLK
    SLICE_X0Y133         FDRE                                         r  seg/seg_id_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDRE (Prop_fdre_C_Q)         0.419     5.722 r  seg/seg_id_reg[2]/Q
                         net (fo=6, routed)           1.205     6.927    seg/seg_an_OBUF[2]
    SLICE_X0Y132         LUT5 (Prop_lut5_I1_O)        0.296     7.223 r  seg/seg_data_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.697     8.919    seg_data_OBUF[2]
    A16                  OBUF (Prop_obuf_I_O)         3.568    12.487 r  seg_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.487    seg_data[2]
    A16                                                               r  seg_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 res/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.843ns  (logic 4.209ns (61.513%)  route 2.634ns (38.487%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          1.698     5.300    res/CLK
    SLICE_X2Y131         FDRE                                         r  res/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_fdre_C_Q)         0.518     5.818 r  res/data_out_reg[3]/Q
                         net (fo=1, routed)           0.818     6.637    seg/Q[3]
    SLICE_X0Y132         LUT5 (Prop_lut5_I0_O)        0.124     6.761 r  seg/seg_data_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.815     8.576    seg_data_OBUF[3]
    A15                  OBUF (Prop_obuf_I_O)         3.567    12.143 r  seg_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.143    seg_data[3]
    A15                                                               r  seg_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/seg_id_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.821ns  (logic 4.285ns (62.820%)  route 2.536ns (37.180%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          1.701     5.303    seg/CLK
    SLICE_X0Y133         FDRE                                         r  seg/seg_id_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDRE (Prop_fdre_C_Q)         0.419     5.722 r  seg/seg_id_reg[2]/Q
                         net (fo=6, routed)           0.850     6.572    seg/seg_an_OBUF[2]
    SLICE_X0Y132         LUT5 (Prop_lut5_I1_O)        0.296     6.868 r  seg/seg_data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.686     8.554    seg_data_OBUF[1]
    A13                  OBUF (Prop_obuf_I_O)         3.570    12.124 r  seg_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.124    seg_data[1]
    A13                                                               r  seg_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/seg_id_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.815ns  (logic 4.288ns (62.920%)  route 2.527ns (37.080%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          1.701     5.303    seg/CLK
    SLICE_X0Y133         FDRE                                         r  seg/seg_id_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDRE (Prop_fdre_C_Q)         0.419     5.722 r  seg/seg_id_reg[2]/Q
                         net (fo=6, routed)           0.858     6.580    seg/seg_an_OBUF[2]
    SLICE_X0Y132         LUT5 (Prop_lut5_I1_O)        0.296     6.876 r  seg/seg_data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.670     8.545    seg_data_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         3.573    12.119 r  seg_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.119    seg_data[0]
    A14                                                               r  seg_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/seg_id_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.907ns  (logic 4.150ns (70.254%)  route 1.757ns (29.746%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          1.701     5.303    seg/CLK
    SLICE_X0Y133         FDRE                                         r  seg/seg_id_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDRE (Prop_fdre_C_Q)         0.419     5.722 r  seg/seg_id_reg[2]/Q
                         net (fo=6, routed)           1.757     7.479    seg_an_OBUF[2]
    A18                  OBUF (Prop_obuf_I_O)         3.731    11.210 r  seg_an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.210    seg_an[2]
    A18                                                               r  seg_an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/seg_id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.856ns  (logic 4.006ns (68.410%)  route 1.850ns (31.590%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          1.701     5.303    seg/CLK
    SLICE_X0Y133         FDRE                                         r  seg/seg_id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDRE (Prop_fdre_C_Q)         0.456     5.759 r  seg/seg_id_reg[1]/Q
                         net (fo=7, routed)           1.850     7.609    seg_an_OBUF[1]
    B16                  OBUF (Prop_obuf_I_O)         3.550    11.159 r  seg_an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.159    seg_an[1]
    B16                                                               r  seg_an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/seg_id_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.838ns  (logic 4.003ns (68.562%)  route 1.836ns (31.438%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          1.701     5.303    seg/CLK
    SLICE_X0Y133         FDRE                                         r  seg/seg_id_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDRE (Prop_fdre_C_Q)         0.456     5.759 r  seg/seg_id_reg[0]/Q
                         net (fo=8, routed)           1.836     7.595    seg_an_OBUF[0]
    B17                  OBUF (Prop_obuf_I_O)         3.547    11.142 r  seg_an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.142    seg_an[0]
    B17                                                               r  seg_an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg/seg_id_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.805ns  (logic 1.389ns (76.927%)  route 0.417ns (23.073%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          0.593     1.512    seg/CLK
    SLICE_X0Y133         FDRE                                         r  seg/seg_id_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  seg/seg_id_reg[0]/Q
                         net (fo=8, routed)           0.417     2.070    seg_an_OBUF[0]
    B17                  OBUF (Prop_obuf_I_O)         1.248     3.318 r  seg_an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.318    seg_an[0]
    B17                                                               r  seg_an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/seg_id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.808ns  (logic 1.392ns (76.950%)  route 0.417ns (23.050%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          0.593     1.512    seg/CLK
    SLICE_X0Y133         FDRE                                         r  seg/seg_id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  seg/seg_id_reg[1]/Q
                         net (fo=7, routed)           0.417     2.070    seg_an_OBUF[1]
    B16                  OBUF (Prop_obuf_I_O)         1.251     3.321 r  seg_an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.321    seg_an[1]
    B16                                                               r  seg_an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/seg_id_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.840ns  (logic 1.440ns (78.263%)  route 0.400ns (21.737%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          0.593     1.512    seg/CLK
    SLICE_X0Y133         FDRE                                         r  seg/seg_id_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDRE (Prop_fdre_C_Q)         0.128     1.640 r  seg/seg_id_reg[2]/Q
                         net (fo=6, routed)           0.400     2.040    seg_an_OBUF[2]
    A18                  OBUF (Prop_obuf_I_O)         1.312     3.353 r  seg_an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.353    seg_an[2]
    A18                                                               r  seg_an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/seg_id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.964ns  (logic 1.455ns (74.072%)  route 0.509ns (25.928%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          0.593     1.512    seg/CLK
    SLICE_X0Y133         FDRE                                         r  seg/seg_id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  seg/seg_id_reg[1]/Q
                         net (fo=7, routed)           0.165     1.818    seg/seg_an_OBUF[1]
    SLICE_X0Y132         LUT5 (Prop_lut5_I2_O)        0.045     1.863 r  seg/seg_data_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.345     2.208    seg_data_OBUF[2]
    A16                  OBUF (Prop_obuf_I_O)         1.269     3.476 r  seg_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.476    seg_data[2]
    A16                                                               r  seg_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/seg_id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.997ns  (logic 1.454ns (72.806%)  route 0.543ns (27.194%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          0.593     1.512    seg/CLK
    SLICE_X0Y133         FDRE                                         r  seg/seg_id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  seg/seg_id_reg[1]/Q
                         net (fo=7, routed)           0.166     1.819    seg/seg_an_OBUF[1]
    SLICE_X0Y132         LUT5 (Prop_lut5_I2_O)        0.045     1.864 r  seg/seg_data_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.377     2.241    seg_data_OBUF[3]
    A15                  OBUF (Prop_obuf_I_O)         1.268     3.509 r  seg_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.509    seg_data[3]
    A15                                                               r  seg_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 res/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.002ns  (logic 1.460ns (72.921%)  route 0.542ns (27.079%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          0.590     1.509    res/CLK
    SLICE_X1Y130         FDRE                                         r  res/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  res/data_out_reg[0]/Q
                         net (fo=1, routed)           0.206     1.857    seg/Q[0]
    SLICE_X0Y132         LUT5 (Prop_lut5_I0_O)        0.045     1.902 r  seg/seg_data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.336     2.237    seg_data_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         1.274     3.511 r  seg_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.511    seg_data[0]
    A14                                                               r  seg_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 res/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.026ns  (logic 1.479ns (73.008%)  route 0.547ns (26.992%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          0.591     1.510    res/CLK
    SLICE_X2Y131         FDRE                                         r  res/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  res/data_out_reg[4]/Q
                         net (fo=4, routed)           0.196     1.870    seg/Q[4]
    SLICE_X0Y132         LUT5 (Prop_lut5_I4_O)        0.045     1.915 r  seg/seg_data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.351     2.266    seg_data_OBUF[1]
    A13                  OBUF (Prop_obuf_I_O)         1.270     3.537 r  seg_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.537    seg_data[1]
    A13                                                               r  seg_data[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            55 Endpoints
Min Delay            55 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            seg/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.388ns  (logic 1.595ns (36.346%)  route 2.793ns (63.654%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=4, routed)           1.923     3.394    seg/rst_IBUF[0]
    SLICE_X3Y134         LUT6 (Prop_lut6_I0_O)        0.124     3.518 r  seg/counter[0]_i_1/O
                         net (fo=17, routed)          0.870     4.388    seg/counter[0]_i_1_n_0
    SLICE_X2Y137         FDRE                                         r  seg/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          1.585     5.007    seg/CLK
    SLICE_X2Y137         FDRE                                         r  seg/counter_reg[16]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            seg/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.250ns  (logic 1.595ns (37.530%)  route 2.655ns (62.470%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=4, routed)           1.923     3.394    seg/rst_IBUF[0]
    SLICE_X3Y134         LUT6 (Prop_lut6_I0_O)        0.124     3.518 r  seg/counter[0]_i_1/O
                         net (fo=17, routed)          0.732     4.250    seg/counter[0]_i_1_n_0
    SLICE_X2Y136         FDRE                                         r  seg/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          1.584     5.006    seg/CLK
    SLICE_X2Y136         FDRE                                         r  seg/counter_reg[12]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            seg/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.250ns  (logic 1.595ns (37.530%)  route 2.655ns (62.470%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=4, routed)           1.923     3.394    seg/rst_IBUF[0]
    SLICE_X3Y134         LUT6 (Prop_lut6_I0_O)        0.124     3.518 r  seg/counter[0]_i_1/O
                         net (fo=17, routed)          0.732     4.250    seg/counter[0]_i_1_n_0
    SLICE_X2Y136         FDRE                                         r  seg/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          1.584     5.006    seg/CLK
    SLICE_X2Y136         FDRE                                         r  seg/counter_reg[13]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            seg/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.250ns  (logic 1.595ns (37.530%)  route 2.655ns (62.470%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=4, routed)           1.923     3.394    seg/rst_IBUF[0]
    SLICE_X3Y134         LUT6 (Prop_lut6_I0_O)        0.124     3.518 r  seg/counter[0]_i_1/O
                         net (fo=17, routed)          0.732     4.250    seg/counter[0]_i_1_n_0
    SLICE_X2Y136         FDRE                                         r  seg/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          1.584     5.006    seg/CLK
    SLICE_X2Y136         FDRE                                         r  seg/counter_reg[14]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            seg/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.250ns  (logic 1.595ns (37.530%)  route 2.655ns (62.470%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=4, routed)           1.923     3.394    seg/rst_IBUF[0]
    SLICE_X3Y134         LUT6 (Prop_lut6_I0_O)        0.124     3.518 r  seg/counter[0]_i_1/O
                         net (fo=17, routed)          0.732     4.250    seg/counter[0]_i_1_n_0
    SLICE_X2Y136         FDRE                                         r  seg/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          1.584     5.006    seg/CLK
    SLICE_X2Y136         FDRE                                         r  seg/counter_reg[15]/C

Slack:                    inf
  Source:                 ctrl[1]
                            (input port)
  Destination:            op/data_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.133ns  (logic 1.599ns (38.683%)  route 2.534ns (61.317%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 f  ctrl[1] (IN)
                         net (fo=0)                   0.000     0.000    ctrl[1]
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 f  ctrl_IBUF[1]_inst/O
                         net (fo=4, routed)           1.873     3.348    decoder/ctrl_IBUF[1]
    SLICE_X0Y133         LUT3 (Prop_lut3_I2_O)        0.124     3.472 r  decoder/op_en/O
                         net (fo=5, routed)           0.661     4.133    op/E[0]
    SLICE_X0Y130         FDRE                                         r  op/data_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          1.578     5.000    op/CLK
    SLICE_X0Y130         FDRE                                         r  op/data_out_reg[0]/C

Slack:                    inf
  Source:                 ctrl[1]
                            (input port)
  Destination:            op/data_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.133ns  (logic 1.599ns (38.683%)  route 2.534ns (61.317%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 f  ctrl[1] (IN)
                         net (fo=0)                   0.000     0.000    ctrl[1]
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 f  ctrl_IBUF[1]_inst/O
                         net (fo=4, routed)           1.873     3.348    decoder/ctrl_IBUF[1]
    SLICE_X0Y133         LUT3 (Prop_lut3_I2_O)        0.124     3.472 r  decoder/op_en/O
                         net (fo=5, routed)           0.661     4.133    op/E[0]
    SLICE_X0Y130         FDRE                                         r  op/data_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          1.578     5.000    op/CLK
    SLICE_X0Y130         FDRE                                         r  op/data_out_reg[1]/C

Slack:                    inf
  Source:                 ctrl[1]
                            (input port)
  Destination:            op/data_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.133ns  (logic 1.599ns (38.683%)  route 2.534ns (61.317%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 f  ctrl[1] (IN)
                         net (fo=0)                   0.000     0.000    ctrl[1]
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 f  ctrl_IBUF[1]_inst/O
                         net (fo=4, routed)           1.873     3.348    decoder/ctrl_IBUF[1]
    SLICE_X0Y133         LUT3 (Prop_lut3_I2_O)        0.124     3.472 r  decoder/op_en/O
                         net (fo=5, routed)           0.661     4.133    op/E[0]
    SLICE_X0Y130         FDRE                                         r  op/data_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          1.578     5.000    op/CLK
    SLICE_X0Y130         FDRE                                         r  op/data_out_reg[2]/C

Slack:                    inf
  Source:                 ctrl[1]
                            (input port)
  Destination:            op/data_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.133ns  (logic 1.599ns (38.683%)  route 2.534ns (61.317%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 f  ctrl[1] (IN)
                         net (fo=0)                   0.000     0.000    ctrl[1]
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 f  ctrl_IBUF[1]_inst/O
                         net (fo=4, routed)           1.873     3.348    decoder/ctrl_IBUF[1]
    SLICE_X0Y133         LUT3 (Prop_lut3_I2_O)        0.124     3.472 r  decoder/op_en/O
                         net (fo=5, routed)           0.661     4.133    op/E[0]
    SLICE_X0Y130         FDRE                                         r  op/data_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          1.578     5.000    op/CLK
    SLICE_X0Y130         FDRE                                         r  op/data_out_reg[3]/C

Slack:                    inf
  Source:                 ctrl[1]
                            (input port)
  Destination:            op/data_out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.133ns  (logic 1.599ns (38.683%)  route 2.534ns (61.317%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 f  ctrl[1] (IN)
                         net (fo=0)                   0.000     0.000    ctrl[1]
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 f  ctrl_IBUF[1]_inst/O
                         net (fo=4, routed)           1.873     3.348    decoder/ctrl_IBUF[1]
    SLICE_X0Y133         LUT3 (Prop_lut3_I2_O)        0.124     3.472 r  decoder/op_en/O
                         net (fo=5, routed)           0.661     4.133    op/E[0]
    SLICE_X0Y130         FDRE                                         r  op/data_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          1.578     5.000    op/CLK
    SLICE_X0Y130         FDRE                                         r  op/data_out_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in[4]
                            (input port)
  Destination:            src1/data_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.634ns  (logic 0.259ns (40.841%)  route 0.375ns (59.159%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 r  in[4] (IN)
                         net (fo=0)                   0.000     0.000    in[4]
    E16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  in_IBUF[4]_inst/O
                         net (fo=3, routed)           0.375     0.634    src1/D[4]
    SLICE_X3Y130         FDRE                                         r  src1/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          0.860     2.026    src1/CLK
    SLICE_X3Y130         FDRE                                         r  src1/data_out_reg[4]/C

Slack:                    inf
  Source:                 in[4]
                            (input port)
  Destination:            op/data_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.661ns  (logic 0.259ns (39.199%)  route 0.402ns (60.801%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 r  in[4] (IN)
                         net (fo=0)                   0.000     0.000    in[4]
    E16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  in_IBUF[4]_inst/O
                         net (fo=3, routed)           0.402     0.661    op/data_out_reg[4]_4[4]
    SLICE_X0Y130         FDRE                                         r  op/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          0.860     2.026    op/CLK
    SLICE_X0Y130         FDRE                                         r  op/data_out_reg[4]/C

Slack:                    inf
  Source:                 in[3]
                            (input port)
  Destination:            op/data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.738ns  (logic 0.240ns (32.516%)  route 0.498ns (67.484%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 r  in[3] (IN)
                         net (fo=0)                   0.000     0.000    in[3]
    H14                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  in_IBUF[3]_inst/O
                         net (fo=3, routed)           0.498     0.738    op/data_out_reg[4]_4[3]
    SLICE_X0Y130         FDRE                                         r  op/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          0.860     2.026    op/CLK
    SLICE_X0Y130         FDRE                                         r  op/data_out_reg[3]/C

Slack:                    inf
  Source:                 in[2]
                            (input port)
  Destination:            op/data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.228ns (30.725%)  route 0.514ns (69.275%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  in[2] (IN)
                         net (fo=0)                   0.000     0.000    in[2]
    G16                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  in_IBUF[2]_inst/O
                         net (fo=3, routed)           0.514     0.742    op/data_out_reg[4]_4[2]
    SLICE_X0Y130         FDRE                                         r  op/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          0.860     2.026    op/CLK
    SLICE_X0Y130         FDRE                                         r  op/data_out_reg[2]/C

Slack:                    inf
  Source:                 in[1]
                            (input port)
  Destination:            op/data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.750ns  (logic 0.235ns (31.345%)  route 0.515ns (68.655%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F16                                               0.000     0.000 r  in[1] (IN)
                         net (fo=0)                   0.000     0.000    in[1]
    F16                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  in_IBUF[1]_inst/O
                         net (fo=3, routed)           0.515     0.750    op/data_out_reg[4]_4[1]
    SLICE_X0Y130         FDRE                                         r  op/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          0.860     2.026    op/CLK
    SLICE_X0Y130         FDRE                                         r  op/data_out_reg[1]/C

Slack:                    inf
  Source:                 in[2]
                            (input port)
  Destination:            src1/data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.786ns  (logic 0.228ns (29.010%)  route 0.558ns (70.990%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  in[2] (IN)
                         net (fo=0)                   0.000     0.000    in[2]
    G16                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  in_IBUF[2]_inst/O
                         net (fo=3, routed)           0.558     0.786    src1/D[2]
    SLICE_X3Y130         FDRE                                         r  src1/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          0.860     2.026    src1/CLK
    SLICE_X3Y130         FDRE                                         r  src1/data_out_reg[2]/C

Slack:                    inf
  Source:                 in[3]
                            (input port)
  Destination:            src0/data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.791ns  (logic 0.240ns (30.346%)  route 0.551ns (69.654%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 r  in[3] (IN)
                         net (fo=0)                   0.000     0.000    in[3]
    H14                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  in_IBUF[3]_inst/O
                         net (fo=3, routed)           0.551     0.791    src0/D[3]
    SLICE_X2Y130         FDRE                                         r  src0/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          0.860     2.026    src0/CLK
    SLICE_X2Y130         FDRE                                         r  src0/data_out_reg[3]/C

Slack:                    inf
  Source:                 in[3]
                            (input port)
  Destination:            src1/data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.791ns  (logic 0.240ns (30.346%)  route 0.551ns (69.654%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 r  in[3] (IN)
                         net (fo=0)                   0.000     0.000    in[3]
    H14                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  in_IBUF[3]_inst/O
                         net (fo=3, routed)           0.551     0.791    src1/D[3]
    SLICE_X3Y130         FDRE                                         r  src1/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          0.860     2.026    src1/CLK
    SLICE_X3Y130         FDRE                                         r  src1/data_out_reg[3]/C

Slack:                    inf
  Source:                 in[4]
                            (input port)
  Destination:            src0/data_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.810ns  (logic 0.259ns (31.997%)  route 0.551ns (68.003%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 r  in[4] (IN)
                         net (fo=0)                   0.000     0.000    in[4]
    E16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  in_IBUF[4]_inst/O
                         net (fo=3, routed)           0.551     0.810    src0/D[4]
    SLICE_X2Y130         FDRE                                         r  src0/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          0.860     2.026    src0/CLK
    SLICE_X2Y130         FDRE                                         r  src0/data_out_reg[4]/C

Slack:                    inf
  Source:                 in[2]
                            (input port)
  Destination:            src0/data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.846ns  (logic 0.228ns (26.944%)  route 0.618ns (73.056%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  in[2] (IN)
                         net (fo=0)                   0.000     0.000    in[2]
    G16                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  in_IBUF[2]_inst/O
                         net (fo=3, routed)           0.618     0.846    src0/D[2]
    SLICE_X2Y130         FDRE                                         r  src0/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=40, routed)          0.860     2.026    src0/CLK
    SLICE_X2Y130         FDRE                                         r  src0/data_out_reg[2]/C





