# Floorplan information - core boundary coordinates, std. cell row height,
# minimum track pitch as defined in LEF


# POWER or GROUND #Std. cell rails starting with power or ground rails at the bottom of the core area
set ::rails_start_with "POWER" ;

# POWER or GROUND #Upper metal stripes starting with power or ground rails at the left/bottom of the core area
set ::stripes_start_with "POWER" ;

# Power nets
set ::power_nets "VDD VDD_SW"
set ::ground_nets "VSS"

set ::core_domain "CORE"

# Voltage domain
set pdngen::voltage_domains {
  CORE {
    primary_power VDD primary_ground VSS switched_power VDD_SW
  }
}

set pdngen::global_connections {
  VDD {
    {inst_name .* pin_name VDDG}
  }
  VDD_SW {
    {inst_name .* pin_name VPWR}
    {inst_name .* pin_name VPB}
  }
  VSS {
    {inst_name .* pin_name VGND}
    {inst_name .* pin_name VNB}
  }
}

set pdngen::power_switch_cells {
  POWER_SWITCH {
    control SLEEP
    acknowledge SLEEP_OUT
    power_switchable VDD
    power VDDG
    ground VGND
  }
}
##===> Power grid strategy
# Ensure pitches and offsets will make the stripes fall on track

pdngen::specify_grid stdcell {
    name grid
    rails {
        met1 {width 0.48 offset 0}
    }
    straps {
        met4 {width 1.600 pitch 27.140 offset 13.570}
        met5 {width 1.600 pitch 27.200 offset 13.600}
    }
    connect {{met1 met4} {met4 met5}}
    switch_cell POWER_SWITCH
}

pdngen::specify_grid macro {
    orient {R0 R180 MX MY}
    power_pins "VPWR"
    ground_pins "VGND"
    blockages "li1 met1 met2 met3 met4"
    connect {{met4_PIN_ver met5}}
}

# Need a different strategy for rotated rams to connect to rotated pins
# No clear way to do this for a 5 metal layer process
pdngen::specify_grid macro {
    orient {R90 R270 MXR90 MYR90}
    power_pins "VPWR"
    ground_pins "VGND"
    blockages "li1 met1 met2 met3 met4"
    connect {{met4_PIN_hor met5}}
}