WE COULDN'T PROCEED WITH SINTETIZED DESIGN DUE TO AN ERROR OF A MISSING RTL MODULE, 
PROBABLY REGARDING MOD_UNSIGNED OPERATOR.

THIS IS THE ERROR GENERATED BY DC_COMPILER:

Error: Cannot find valid synthetic library module for operator 'MOD_UNS_OP'


