
stm32-f103rb-cnss.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000016cc  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000036c  080017fc  080017fc  000117fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001b68  08001b68  00020098  2**0
                  CONTENTS
  4 .ARM          00000000  08001b68  08001b68  00020098  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001b68  08001b68  00020098  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001b68  08001b68  00011b68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001b6c  08001b6c  00011b6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000098  20000000  08001b70  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000974  20000098  08001c08  00020098  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000a0c  08001c08  00020a0c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005ac0  00000000  00000000  000200c1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00000f9f  00000000  00000000  00025b81  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000002b0  00000000  00000000  00026b20  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000238  00000000  00000000  00026dd0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00010f46  00000000  00000000  00027008  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000032d3  00000000  00000000  00037f4e  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00059188  00000000  00000000  0003b221  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000943a9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000c58  00000000  00000000  00094424  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000098 	.word	0x20000098
 800014c:	00000000 	.word	0x00000000
 8000150:	080017e4 	.word	0x080017e4

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	2000009c 	.word	0x2000009c
 800016c:	080017e4 	.word	0x080017e4

08000170 <strlen>:
 8000170:	4603      	mov	r3, r0
 8000172:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000176:	2a00      	cmp	r2, #0
 8000178:	d1fb      	bne.n	8000172 <strlen+0x2>
 800017a:	1a18      	subs	r0, r3, r0
 800017c:	3801      	subs	r0, #1
 800017e:	4770      	bx	lr

08000180 <setClientMode>:

/*This function sets ESP8266 modem to client mode,
 * returns uppon success.
 * tries: number of times to send ping incase of timeout or failure.
 * timeout: number of seconds to wait for response.*/
BOOL setClientMode(uint32_t tries, uint32_t timeout){
 8000180:	b580      	push	{r7, lr}
 8000182:	b082      	sub	sp, #8
 8000184:	af00      	add	r7, sp, #0
 8000186:	6078      	str	r0, [r7, #4]
 8000188:	6039      	str	r1, [r7, #0]

	found = STANDBY;
 800018a:	4b16      	ldr	r3, [pc, #88]	; (80001e4 <setClientMode+0x64>)
 800018c:	2201      	movs	r2, #1
 800018e:	701a      	strb	r2, [r3, #0]
	write_usart1((uint8_t*)AT_CWMODE);
 8000190:	4815      	ldr	r0, [pc, #84]	; (80001e8 <setClientMode+0x68>)
 8000192:	f000 fda1 	bl	8000cd8 <write_usart1>
	while(tries > 0){
 8000196:	e01d      	b.n	80001d4 <setClientMode+0x54>
		while(found == STANDBY && !timeout_with_timer4(timeout)){
			found = search_usart1_buffer_Rx((uint8_t *)AT_OK, (uint8_t *)AT_ERROR);
 8000198:	4914      	ldr	r1, [pc, #80]	; (80001ec <setClientMode+0x6c>)
 800019a:	4815      	ldr	r0, [pc, #84]	; (80001f0 <setClientMode+0x70>)
 800019c:	f000 fe0e 	bl	8000dbc <search_usart1_buffer_Rx>
 80001a0:	4603      	mov	r3, r0
 80001a2:	461a      	mov	r2, r3
 80001a4:	4b0f      	ldr	r3, [pc, #60]	; (80001e4 <setClientMode+0x64>)
 80001a6:	701a      	strb	r2, [r3, #0]
		while(found == STANDBY && !timeout_with_timer4(timeout)){
 80001a8:	4b0e      	ldr	r3, [pc, #56]	; (80001e4 <setClientMode+0x64>)
 80001aa:	781b      	ldrb	r3, [r3, #0]
 80001ac:	2b01      	cmp	r3, #1
 80001ae:	d105      	bne.n	80001bc <setClientMode+0x3c>
 80001b0:	6838      	ldr	r0, [r7, #0]
 80001b2:	f000 fb9b 	bl	80008ec <timeout_with_timer4>
 80001b6:	4603      	mov	r3, r0
 80001b8:	2b00      	cmp	r3, #0
 80001ba:	d0ed      	beq.n	8000198 <setClientMode+0x18>
		}
		if(found == PASS){
 80001bc:	4b09      	ldr	r3, [pc, #36]	; (80001e4 <setClientMode+0x64>)
 80001be:	781b      	ldrb	r3, [r3, #0]
 80001c0:	2b00      	cmp	r3, #0
 80001c2:	d101      	bne.n	80001c8 <setClientMode+0x48>
			return TRUE;
 80001c4:	2301      	movs	r3, #1
 80001c6:	e009      	b.n	80001dc <setClientMode+0x5c>
		}
		else{ // FAIL OR TIMEOUT
			tries--;
 80001c8:	687b      	ldr	r3, [r7, #4]
 80001ca:	3b01      	subs	r3, #1
 80001cc:	607b      	str	r3, [r7, #4]
			write_usart1((uint8_t*)AT_CWMODE);
 80001ce:	4806      	ldr	r0, [pc, #24]	; (80001e8 <setClientMode+0x68>)
 80001d0:	f000 fd82 	bl	8000cd8 <write_usart1>
	while(tries > 0){
 80001d4:	687b      	ldr	r3, [r7, #4]
 80001d6:	2b00      	cmp	r3, #0
 80001d8:	d1e6      	bne.n	80001a8 <setClientMode+0x28>
		}
	}
	return FALSE;
 80001da:	2300      	movs	r3, #0
}
 80001dc:	4618      	mov	r0, r3
 80001de:	3708      	adds	r7, #8
 80001e0:	46bd      	mov	sp, r7
 80001e2:	bd80      	pop	{r7, pc}
 80001e4:	20000030 	.word	0x20000030
 80001e8:	0800184c 	.word	0x0800184c
 80001ec:	08001830 	.word	0x08001830
 80001f0:	08001838 	.word	0x08001838

080001f4 <joinAccessPoint>:

/*This function connects the WiFi modem ESP8266 to the given SSID in configurations.h,
 * returns upon success.
 * tries: number of times to send ping incase of timeout or failure.
 * timeout: number of seconds to wait for response.*/
BOOL joinAccessPoint(uint32_t tries, uint32_t timeout){
 80001f4:	b580      	push	{r7, lr}
 80001f6:	b082      	sub	sp, #8
 80001f8:	af00      	add	r7, sp, #0
 80001fa:	6078      	str	r0, [r7, #4]
 80001fc:	6039      	str	r1, [r7, #0]

	memset((char*)command, '\0', COMMAND_SIZE*sizeof(uint8_t));
 80001fe:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000202:	2100      	movs	r1, #0
 8000204:	481a      	ldr	r0, [pc, #104]	; (8000270 <joinAccessPoint+0x7c>)
 8000206:	f000 feb1 	bl	8000f6c <memset>
	sprintf((char*)command, "AT+CWJAP=\"%s\",\"%s\"\r\n",SSID,PWD);
 800020a:	4b1a      	ldr	r3, [pc, #104]	; (8000274 <joinAccessPoint+0x80>)
 800020c:	4a1a      	ldr	r2, [pc, #104]	; (8000278 <joinAccessPoint+0x84>)
 800020e:	491b      	ldr	r1, [pc, #108]	; (800027c <joinAccessPoint+0x88>)
 8000210:	4817      	ldr	r0, [pc, #92]	; (8000270 <joinAccessPoint+0x7c>)
 8000212:	f000 feb3 	bl	8000f7c <siprintf>

	found = STANDBY;
 8000216:	4b1a      	ldr	r3, [pc, #104]	; (8000280 <joinAccessPoint+0x8c>)
 8000218:	2201      	movs	r2, #1
 800021a:	701a      	strb	r2, [r3, #0]
	write_usart1((uint8_t*)command);
 800021c:	4814      	ldr	r0, [pc, #80]	; (8000270 <joinAccessPoint+0x7c>)
 800021e:	f000 fd5b 	bl	8000cd8 <write_usart1>
	while(tries > 0){
 8000222:	e01d      	b.n	8000260 <joinAccessPoint+0x6c>
		while(found == STANDBY && !timeout_with_timer4(timeout)){
			found = search_usart1_buffer_Rx((uint8_t *)AT_OK, (uint8_t *)AT_FAIL);
 8000224:	4917      	ldr	r1, [pc, #92]	; (8000284 <joinAccessPoint+0x90>)
 8000226:	4818      	ldr	r0, [pc, #96]	; (8000288 <joinAccessPoint+0x94>)
 8000228:	f000 fdc8 	bl	8000dbc <search_usart1_buffer_Rx>
 800022c:	4603      	mov	r3, r0
 800022e:	461a      	mov	r2, r3
 8000230:	4b13      	ldr	r3, [pc, #76]	; (8000280 <joinAccessPoint+0x8c>)
 8000232:	701a      	strb	r2, [r3, #0]
		while(found == STANDBY && !timeout_with_timer4(timeout)){
 8000234:	4b12      	ldr	r3, [pc, #72]	; (8000280 <joinAccessPoint+0x8c>)
 8000236:	781b      	ldrb	r3, [r3, #0]
 8000238:	2b01      	cmp	r3, #1
 800023a:	d105      	bne.n	8000248 <joinAccessPoint+0x54>
 800023c:	6838      	ldr	r0, [r7, #0]
 800023e:	f000 fb55 	bl	80008ec <timeout_with_timer4>
 8000242:	4603      	mov	r3, r0
 8000244:	2b00      	cmp	r3, #0
 8000246:	d0ed      	beq.n	8000224 <joinAccessPoint+0x30>
		}
		if(found == PASS){
 8000248:	4b0d      	ldr	r3, [pc, #52]	; (8000280 <joinAccessPoint+0x8c>)
 800024a:	781b      	ldrb	r3, [r3, #0]
 800024c:	2b00      	cmp	r3, #0
 800024e:	d101      	bne.n	8000254 <joinAccessPoint+0x60>
			return TRUE;
 8000250:	2301      	movs	r3, #1
 8000252:	e009      	b.n	8000268 <joinAccessPoint+0x74>
		}
		else{ // FAIL OR TIMEOUT
			tries--;
 8000254:	687b      	ldr	r3, [r7, #4]
 8000256:	3b01      	subs	r3, #1
 8000258:	607b      	str	r3, [r7, #4]
			write_usart1((uint8_t*)command);
 800025a:	4805      	ldr	r0, [pc, #20]	; (8000270 <joinAccessPoint+0x7c>)
 800025c:	f000 fd3c 	bl	8000cd8 <write_usart1>
	while(tries > 0){
 8000260:	687b      	ldr	r3, [r7, #4]
 8000262:	2b00      	cmp	r3, #0
 8000264:	d1e6      	bne.n	8000234 <joinAccessPoint+0x40>
		}
	}
	return FALSE;
 8000266:	2300      	movs	r3, #0

}
 8000268:	4618      	mov	r0, r3
 800026a:	3708      	adds	r7, #8
 800026c:	46bd      	mov	sp, r7
 800026e:	bd80      	pop	{r7, pc}
 8000270:	200000b4 	.word	0x200000b4
 8000274:	0800185c 	.word	0x0800185c
 8000278:	08001868 	.word	0x08001868
 800027c:	08001874 	.word	0x08001874
 8000280:	20000030 	.word	0x20000030
 8000284:	0800188c 	.word	0x0800188c
 8000288:	08001838 	.word	0x08001838

0800028c <connectFirebaseHost>:
/*This function cunnects to firebase via secure HTTP (HTTPS) using SSL,
 * returns upon success.
 * tries: number of times to send ping incase of timeout or failure.
 * timeout: number of seconds to wait for response
 * need to enter tries and timout for both SSL AT_command and CIPSTART AT_command*/
BOOL connectFirebaseHost(uint32_t _ssl_tries, uint32_t _cipstart_tries , uint32_t _ssl_timeout, uint32_t  _cipstart_timeout){
 800028c:	b580      	push	{r7, lr}
 800028e:	b084      	sub	sp, #16
 8000290:	af00      	add	r7, sp, #0
 8000292:	60f8      	str	r0, [r7, #12]
 8000294:	60b9      	str	r1, [r7, #8]
 8000296:	607a      	str	r2, [r7, #4]
 8000298:	603b      	str	r3, [r7, #0]


	//Create secure cunnection via SSL
	found = STANDBY;
 800029a:	4b3c      	ldr	r3, [pc, #240]	; (800038c <connectFirebaseHost+0x100>)
 800029c:	2201      	movs	r2, #1
 800029e:	701a      	strb	r2, [r3, #0]
	write_usart1((uint8_t*)"AT+CIPSSLSIZE=4096\r\n");//at_instruction: 5.2.4 page 50
 80002a0:	483b      	ldr	r0, [pc, #236]	; (8000390 <connectFirebaseHost+0x104>)
 80002a2:	f000 fd19 	bl	8000cd8 <write_usart1>
	while(_ssl_tries > 0){
 80002a6:	e01b      	b.n	80002e0 <connectFirebaseHost+0x54>
		while(found == STANDBY && !timeout_with_timer4(_ssl_timeout)){
			found = search_usart1_buffer_Rx((uint8_t *)AT_OK, (uint8_t *)AT_ERROR);
 80002a8:	493a      	ldr	r1, [pc, #232]	; (8000394 <connectFirebaseHost+0x108>)
 80002aa:	483b      	ldr	r0, [pc, #236]	; (8000398 <connectFirebaseHost+0x10c>)
 80002ac:	f000 fd86 	bl	8000dbc <search_usart1_buffer_Rx>
 80002b0:	4603      	mov	r3, r0
 80002b2:	461a      	mov	r2, r3
 80002b4:	4b35      	ldr	r3, [pc, #212]	; (800038c <connectFirebaseHost+0x100>)
 80002b6:	701a      	strb	r2, [r3, #0]
		while(found == STANDBY && !timeout_with_timer4(_ssl_timeout)){
 80002b8:	4b34      	ldr	r3, [pc, #208]	; (800038c <connectFirebaseHost+0x100>)
 80002ba:	781b      	ldrb	r3, [r3, #0]
 80002bc:	2b01      	cmp	r3, #1
 80002be:	d105      	bne.n	80002cc <connectFirebaseHost+0x40>
 80002c0:	6878      	ldr	r0, [r7, #4]
 80002c2:	f000 fb13 	bl	80008ec <timeout_with_timer4>
 80002c6:	4603      	mov	r3, r0
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d0ed      	beq.n	80002a8 <connectFirebaseHost+0x1c>
		}
		if(found == PASS){
 80002cc:	4b2f      	ldr	r3, [pc, #188]	; (800038c <connectFirebaseHost+0x100>)
 80002ce:	781b      	ldrb	r3, [r3, #0]
 80002d0:	2b00      	cmp	r3, #0
 80002d2:	d009      	beq.n	80002e8 <connectFirebaseHost+0x5c>
			break; //move on to next command
		}
		else{ // FAIL OR TIMEOUT
			_ssl_tries--;
 80002d4:	68fb      	ldr	r3, [r7, #12]
 80002d6:	3b01      	subs	r3, #1
 80002d8:	60fb      	str	r3, [r7, #12]
			write_usart1((uint8_t*)"AT+CIPSSLSIZE=4096\r\n");
 80002da:	482d      	ldr	r0, [pc, #180]	; (8000390 <connectFirebaseHost+0x104>)
 80002dc:	f000 fcfc 	bl	8000cd8 <write_usart1>
	while(_ssl_tries > 0){
 80002e0:	68fb      	ldr	r3, [r7, #12]
 80002e2:	2b00      	cmp	r3, #0
 80002e4:	d1e8      	bne.n	80002b8 <connectFirebaseHost+0x2c>
 80002e6:	e000      	b.n	80002ea <connectFirebaseHost+0x5e>
			break; //move on to next command
 80002e8:	bf00      	nop
		}
	}

	if(found == FAIL || found == STANDBY){
 80002ea:	4b28      	ldr	r3, [pc, #160]	; (800038c <connectFirebaseHost+0x100>)
 80002ec:	781b      	ldrb	r3, [r3, #0]
 80002ee:	2b02      	cmp	r3, #2
 80002f0:	d003      	beq.n	80002fa <connectFirebaseHost+0x6e>
 80002f2:	4b26      	ldr	r3, [pc, #152]	; (800038c <connectFirebaseHost+0x100>)
 80002f4:	781b      	ldrb	r3, [r3, #0]
 80002f6:	2b01      	cmp	r3, #1
 80002f8:	d101      	bne.n	80002fe <connectFirebaseHost+0x72>
		return FALSE;
 80002fa:	2300      	movs	r3, #0
 80002fc:	e041      	b.n	8000382 <connectFirebaseHost+0xf6>
	}



	//Connect Firebase Host
	memset((char*)command, '\0', COMMAND_SIZE*sizeof(uint8_t));
 80002fe:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000302:	2100      	movs	r1, #0
 8000304:	4825      	ldr	r0, [pc, #148]	; (800039c <connectFirebaseHost+0x110>)
 8000306:	f000 fe31 	bl	8000f6c <memset>
	sprintf((char*)command, "AT+CIPSTART=\"SSL\",\"%s\",%ld\r\n",(char*)firebase_host, https_port);
 800030a:	4b25      	ldr	r3, [pc, #148]	; (80003a0 <connectFirebaseHost+0x114>)
 800030c:	681b      	ldr	r3, [r3, #0]
 800030e:	4a25      	ldr	r2, [pc, #148]	; (80003a4 <connectFirebaseHost+0x118>)
 8000310:	4925      	ldr	r1, [pc, #148]	; (80003a8 <connectFirebaseHost+0x11c>)
 8000312:	4822      	ldr	r0, [pc, #136]	; (800039c <connectFirebaseHost+0x110>)
 8000314:	f000 fe32 	bl	8000f7c <siprintf>

	found = STANDBY;
 8000318:	4b1c      	ldr	r3, [pc, #112]	; (800038c <connectFirebaseHost+0x100>)
 800031a:	2201      	movs	r2, #1
 800031c:	701a      	strb	r2, [r3, #0]
	write_usart1((uint8_t*)command);
 800031e:	481f      	ldr	r0, [pc, #124]	; (800039c <connectFirebaseHost+0x110>)
 8000320:	f000 fcda 	bl	8000cd8 <write_usart1>
	while(_cipstart_tries > 0){
 8000324:	e029      	b.n	800037a <connectFirebaseHost+0xee>
		while(found == STANDBY && !timeout_with_timer4(_cipstart_timeout)){
			found = search_usart1_buffer_Rx((uint8_t *)AT_OK, (uint8_t *)AT_FAIL);
 8000326:	4921      	ldr	r1, [pc, #132]	; (80003ac <connectFirebaseHost+0x120>)
 8000328:	481b      	ldr	r0, [pc, #108]	; (8000398 <connectFirebaseHost+0x10c>)
 800032a:	f000 fd47 	bl	8000dbc <search_usart1_buffer_Rx>
 800032e:	4603      	mov	r3, r0
 8000330:	461a      	mov	r2, r3
 8000332:	4b16      	ldr	r3, [pc, #88]	; (800038c <connectFirebaseHost+0x100>)
 8000334:	701a      	strb	r2, [r3, #0]
			if(found!= PASS){
 8000336:	4b15      	ldr	r3, [pc, #84]	; (800038c <connectFirebaseHost+0x100>)
 8000338:	781b      	ldrb	r3, [r3, #0]
 800033a:	2b00      	cmp	r3, #0
 800033c:	d007      	beq.n	800034e <connectFirebaseHost+0xc2>
				found = search_usart1_buffer_Rx((uint8_t *)AT_OK, (uint8_t *)AT_ALREADY_CONNECTED);//NO IDEA WHY THIS IS SO CRITICAL BUT IT IS!
 800033e:	491c      	ldr	r1, [pc, #112]	; (80003b0 <connectFirebaseHost+0x124>)
 8000340:	4815      	ldr	r0, [pc, #84]	; (8000398 <connectFirebaseHost+0x10c>)
 8000342:	f000 fd3b 	bl	8000dbc <search_usart1_buffer_Rx>
 8000346:	4603      	mov	r3, r0
 8000348:	461a      	mov	r2, r3
 800034a:	4b10      	ldr	r3, [pc, #64]	; (800038c <connectFirebaseHost+0x100>)
 800034c:	701a      	strb	r2, [r3, #0]
		while(found == STANDBY && !timeout_with_timer4(_cipstart_timeout)){
 800034e:	4b0f      	ldr	r3, [pc, #60]	; (800038c <connectFirebaseHost+0x100>)
 8000350:	781b      	ldrb	r3, [r3, #0]
 8000352:	2b01      	cmp	r3, #1
 8000354:	d105      	bne.n	8000362 <connectFirebaseHost+0xd6>
 8000356:	6838      	ldr	r0, [r7, #0]
 8000358:	f000 fac8 	bl	80008ec <timeout_with_timer4>
 800035c:	4603      	mov	r3, r0
 800035e:	2b00      	cmp	r3, #0
 8000360:	d0e1      	beq.n	8000326 <connectFirebaseHost+0x9a>
			}
		}
		if(found == PASS){
 8000362:	4b0a      	ldr	r3, [pc, #40]	; (800038c <connectFirebaseHost+0x100>)
 8000364:	781b      	ldrb	r3, [r3, #0]
 8000366:	2b00      	cmp	r3, #0
 8000368:	d101      	bne.n	800036e <connectFirebaseHost+0xe2>
			return TRUE;
 800036a:	2301      	movs	r3, #1
 800036c:	e009      	b.n	8000382 <connectFirebaseHost+0xf6>
		}
		else{ // FAIL OR TIMEOUT
			_cipstart_tries--;
 800036e:	68bb      	ldr	r3, [r7, #8]
 8000370:	3b01      	subs	r3, #1
 8000372:	60bb      	str	r3, [r7, #8]
			write_usart1((uint8_t*)command);
 8000374:	4809      	ldr	r0, [pc, #36]	; (800039c <connectFirebaseHost+0x110>)
 8000376:	f000 fcaf 	bl	8000cd8 <write_usart1>
	while(_cipstart_tries > 0){
 800037a:	68bb      	ldr	r3, [r7, #8]
 800037c:	2b00      	cmp	r3, #0
 800037e:	d1e6      	bne.n	800034e <connectFirebaseHost+0xc2>
		}
	}
	return FALSE;
 8000380:	2300      	movs	r3, #0



}
 8000382:	4618      	mov	r0, r3
 8000384:	3710      	adds	r7, #16
 8000386:	46bd      	mov	sp, r7
 8000388:	bd80      	pop	{r7, pc}
 800038a:	bf00      	nop
 800038c:	20000030 	.word	0x20000030
 8000390:	08001894 	.word	0x08001894
 8000394:	08001830 	.word	0x08001830
 8000398:	08001838 	.word	0x08001838
 800039c:	200000b4 	.word	0x200000b4
 80003a0:	2000002c 	.word	0x2000002c
 80003a4:	20000000 	.word	0x20000000
 80003a8:	080018ac 	.word	0x080018ac
 80003ac:	0800188c 	.word	0x0800188c
 80003b0:	080018cc 	.word	0x080018cc

080003b4 <sendRequest>:

/*This function Sends request to firbase,
 * returns apun success.
 * timeout (in seconds): the amount of time to wait for response.
 * in the case of response timeout should probably be between 0.5 minutes*/
BOOL sendRequest(uint32_t _CIPSEND_tries,uint32_t _SEND_OK_tries , uint32_t _CIPSEND_timeout, uint32_t _SEND_OK_timeout ){
 80003b4:	b580      	push	{r7, lr}
 80003b6:	b084      	sub	sp, #16
 80003b8:	af00      	add	r7, sp, #0
 80003ba:	60f8      	str	r0, [r7, #12]
 80003bc:	60b9      	str	r1, [r7, #8]
 80003be:	607a      	str	r2, [r7, #4]
 80003c0:	603b      	str	r3, [r7, #0]


	/*Send Request Length - number of data bytes to be sent*/
	memset((char*)command, '\0', COMMAND_SIZE*sizeof(uint8_t));
 80003c2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80003c6:	2100      	movs	r1, #0
 80003c8:	483a      	ldr	r0, [pc, #232]	; (80004b4 <sendRequest+0x100>)
 80003ca:	f000 fdcf 	bl	8000f6c <memset>
	sprintf((char*)command, "AT+CIPSEND=%ld\r\n",http_len);
 80003ce:	4b3a      	ldr	r3, [pc, #232]	; (80004b8 <sendRequest+0x104>)
 80003d0:	681b      	ldr	r3, [r3, #0]
 80003d2:	461a      	mov	r2, r3
 80003d4:	4939      	ldr	r1, [pc, #228]	; (80004bc <sendRequest+0x108>)
 80003d6:	4837      	ldr	r0, [pc, #220]	; (80004b4 <sendRequest+0x100>)
 80003d8:	f000 fdd0 	bl	8000f7c <siprintf>

	found = STANDBY;
 80003dc:	4b38      	ldr	r3, [pc, #224]	; (80004c0 <sendRequest+0x10c>)
 80003de:	2201      	movs	r2, #1
 80003e0:	701a      	strb	r2, [r3, #0]
	write_usart1((uint8_t*)command);
 80003e2:	4834      	ldr	r0, [pc, #208]	; (80004b4 <sendRequest+0x100>)
 80003e4:	f000 fc78 	bl	8000cd8 <write_usart1>
	while(_CIPSEND_tries > 0){
 80003e8:	e027      	b.n	800043a <sendRequest+0x86>
		while(found == STANDBY && !timeout_with_timer4(_CIPSEND_timeout)){
			found = search_usart1_buffer_Rx((uint8_t *)">", (uint8_t *)AT_ERROR);
 80003ea:	4936      	ldr	r1, [pc, #216]	; (80004c4 <sendRequest+0x110>)
 80003ec:	4836      	ldr	r0, [pc, #216]	; (80004c8 <sendRequest+0x114>)
 80003ee:	f000 fce5 	bl	8000dbc <search_usart1_buffer_Rx>
 80003f2:	4603      	mov	r3, r0
 80003f4:	461a      	mov	r2, r3
 80003f6:	4b32      	ldr	r3, [pc, #200]	; (80004c0 <sendRequest+0x10c>)
 80003f8:	701a      	strb	r2, [r3, #0]
			if(found != PASS){
 80003fa:	4b31      	ldr	r3, [pc, #196]	; (80004c0 <sendRequest+0x10c>)
 80003fc:	781b      	ldrb	r3, [r3, #0]
 80003fe:	2b00      	cmp	r3, #0
 8000400:	d007      	beq.n	8000412 <sendRequest+0x5e>
				found = search_usart1_buffer_Rx((uint8_t *)">", (uint8_t *)"CLOSED\r\n");//I think this should be here
 8000402:	4932      	ldr	r1, [pc, #200]	; (80004cc <sendRequest+0x118>)
 8000404:	4830      	ldr	r0, [pc, #192]	; (80004c8 <sendRequest+0x114>)
 8000406:	f000 fcd9 	bl	8000dbc <search_usart1_buffer_Rx>
 800040a:	4603      	mov	r3, r0
 800040c:	461a      	mov	r2, r3
 800040e:	4b2c      	ldr	r3, [pc, #176]	; (80004c0 <sendRequest+0x10c>)
 8000410:	701a      	strb	r2, [r3, #0]
		while(found == STANDBY && !timeout_with_timer4(_CIPSEND_timeout)){
 8000412:	4b2b      	ldr	r3, [pc, #172]	; (80004c0 <sendRequest+0x10c>)
 8000414:	781b      	ldrb	r3, [r3, #0]
 8000416:	2b01      	cmp	r3, #1
 8000418:	d105      	bne.n	8000426 <sendRequest+0x72>
 800041a:	6878      	ldr	r0, [r7, #4]
 800041c:	f000 fa66 	bl	80008ec <timeout_with_timer4>
 8000420:	4603      	mov	r3, r0
 8000422:	2b00      	cmp	r3, #0
 8000424:	d0e1      	beq.n	80003ea <sendRequest+0x36>
			}
		}
		if(found == PASS){
 8000426:	4b26      	ldr	r3, [pc, #152]	; (80004c0 <sendRequest+0x10c>)
 8000428:	781b      	ldrb	r3, [r3, #0]
 800042a:	2b00      	cmp	r3, #0
 800042c:	d009      	beq.n	8000442 <sendRequest+0x8e>
			break; //move on to next command
		}
		else{ // FAIL OR TIMEOUT
			_CIPSEND_tries--;
 800042e:	68fb      	ldr	r3, [r7, #12]
 8000430:	3b01      	subs	r3, #1
 8000432:	60fb      	str	r3, [r7, #12]
			write_usart1((uint8_t*)command);
 8000434:	481f      	ldr	r0, [pc, #124]	; (80004b4 <sendRequest+0x100>)
 8000436:	f000 fc4f 	bl	8000cd8 <write_usart1>
	while(_CIPSEND_tries > 0){
 800043a:	68fb      	ldr	r3, [r7, #12]
 800043c:	2b00      	cmp	r3, #0
 800043e:	d1e8      	bne.n	8000412 <sendRequest+0x5e>
 8000440:	e000      	b.n	8000444 <sendRequest+0x90>
			break; //move on to next command
 8000442:	bf00      	nop
		}
	}
	if(found == FAIL || found == STANDBY){
 8000444:	4b1e      	ldr	r3, [pc, #120]	; (80004c0 <sendRequest+0x10c>)
 8000446:	781b      	ldrb	r3, [r3, #0]
 8000448:	2b02      	cmp	r3, #2
 800044a:	d003      	beq.n	8000454 <sendRequest+0xa0>
 800044c:	4b1c      	ldr	r3, [pc, #112]	; (80004c0 <sendRequest+0x10c>)
 800044e:	781b      	ldrb	r3, [r3, #0]
 8000450:	2b01      	cmp	r3, #1
 8000452:	d101      	bne.n	8000458 <sendRequest+0xa4>
		return FALSE;
 8000454:	2300      	movs	r3, #0
 8000456:	e028      	b.n	80004aa <sendRequest+0xf6>
	}


	/*Send HTTP request*/
	found = STANDBY;
 8000458:	4b19      	ldr	r3, [pc, #100]	; (80004c0 <sendRequest+0x10c>)
 800045a:	2201      	movs	r2, #1
 800045c:	701a      	strb	r2, [r3, #0]
	write_usart1((uint8_t*)http);
 800045e:	481c      	ldr	r0, [pc, #112]	; (80004d0 <sendRequest+0x11c>)
 8000460:	f000 fc3a 	bl	8000cd8 <write_usart1>

	/*Wait for SEND_OK after this a response will come*/
	while(_SEND_OK_tries > 0){
 8000464:	e01d      	b.n	80004a2 <sendRequest+0xee>
		while(found == STANDBY && !timeout_with_timer4(_SEND_OK_timeout)){
			found = search_usart1_buffer_Rx((uint8_t *)SEND_OK, (uint8_t *)AT_FAIL);
 8000466:	491b      	ldr	r1, [pc, #108]	; (80004d4 <sendRequest+0x120>)
 8000468:	481b      	ldr	r0, [pc, #108]	; (80004d8 <sendRequest+0x124>)
 800046a:	f000 fca7 	bl	8000dbc <search_usart1_buffer_Rx>
 800046e:	4603      	mov	r3, r0
 8000470:	461a      	mov	r2, r3
 8000472:	4b13      	ldr	r3, [pc, #76]	; (80004c0 <sendRequest+0x10c>)
 8000474:	701a      	strb	r2, [r3, #0]
		while(found == STANDBY && !timeout_with_timer4(_SEND_OK_timeout)){
 8000476:	4b12      	ldr	r3, [pc, #72]	; (80004c0 <sendRequest+0x10c>)
 8000478:	781b      	ldrb	r3, [r3, #0]
 800047a:	2b01      	cmp	r3, #1
 800047c:	d105      	bne.n	800048a <sendRequest+0xd6>
 800047e:	6838      	ldr	r0, [r7, #0]
 8000480:	f000 fa34 	bl	80008ec <timeout_with_timer4>
 8000484:	4603      	mov	r3, r0
 8000486:	2b00      	cmp	r3, #0
 8000488:	d0ed      	beq.n	8000466 <sendRequest+0xb2>
		}
		if(found == PASS){
 800048a:	4b0d      	ldr	r3, [pc, #52]	; (80004c0 <sendRequest+0x10c>)
 800048c:	781b      	ldrb	r3, [r3, #0]
 800048e:	2b00      	cmp	r3, #0
 8000490:	d101      	bne.n	8000496 <sendRequest+0xe2>
			return TRUE;
 8000492:	2301      	movs	r3, #1
 8000494:	e009      	b.n	80004aa <sendRequest+0xf6>
		}
		else{
			_SEND_OK_tries--;
 8000496:	68bb      	ldr	r3, [r7, #8]
 8000498:	3b01      	subs	r3, #1
 800049a:	60bb      	str	r3, [r7, #8]
			write_usart1((uint8_t*)http);
 800049c:	480c      	ldr	r0, [pc, #48]	; (80004d0 <sendRequest+0x11c>)
 800049e:	f000 fc1b 	bl	8000cd8 <write_usart1>
	while(_SEND_OK_tries > 0){
 80004a2:	68bb      	ldr	r3, [r7, #8]
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d1e6      	bne.n	8000476 <sendRequest+0xc2>
		}
	}
	return FALSE;
 80004a8:	2300      	movs	r3, #0

}
 80004aa:	4618      	mov	r0, r3
 80004ac:	3710      	adds	r7, #16
 80004ae:	46bd      	mov	sp, r7
 80004b0:	bd80      	pop	{r7, pc}
 80004b2:	bf00      	nop
 80004b4:	200000b4 	.word	0x200000b4
 80004b8:	200003b4 	.word	0x200003b4
 80004bc:	080019ac 	.word	0x080019ac
 80004c0:	20000030 	.word	0x20000030
 80004c4:	08001830 	.word	0x08001830
 80004c8:	080019c0 	.word	0x080019c0
 80004cc:	080019c4 	.word	0x080019c4
 80004d0:	200001b4 	.word	0x200001b4
 80004d4:	0800188c 	.word	0x0800188c
 80004d8:	080019d0 	.word	0x080019d0

080004dc <toggle_led>:

}


void toggle_led()
{
 80004dc:	b480      	push	{r7}
 80004de:	af00      	add	r7, sp, #0

	if(state == OFF)
 80004e0:	4b0d      	ldr	r3, [pc, #52]	; (8000518 <toggle_led+0x3c>)
 80004e2:	781b      	ldrb	r3, [r3, #0]
 80004e4:	2b00      	cmp	r3, #0
 80004e6:	d109      	bne.n	80004fc <toggle_led+0x20>
	{
		GPIOA->ODR |= 0x0020;
 80004e8:	4b0c      	ldr	r3, [pc, #48]	; (800051c <toggle_led+0x40>)
 80004ea:	68db      	ldr	r3, [r3, #12]
 80004ec:	4a0b      	ldr	r2, [pc, #44]	; (800051c <toggle_led+0x40>)
 80004ee:	f043 0320 	orr.w	r3, r3, #32
 80004f2:	60d3      	str	r3, [r2, #12]
		state=ON;
 80004f4:	4b08      	ldr	r3, [pc, #32]	; (8000518 <toggle_led+0x3c>)
 80004f6:	2201      	movs	r2, #1
 80004f8:	701a      	strb	r2, [r3, #0]
	else
	{
		GPIOA->ODR &= ~(0x0020);
		state=OFF;
	}
}
 80004fa:	e008      	b.n	800050e <toggle_led+0x32>
		GPIOA->ODR &= ~(0x0020);
 80004fc:	4b07      	ldr	r3, [pc, #28]	; (800051c <toggle_led+0x40>)
 80004fe:	68db      	ldr	r3, [r3, #12]
 8000500:	4a06      	ldr	r2, [pc, #24]	; (800051c <toggle_led+0x40>)
 8000502:	f023 0320 	bic.w	r3, r3, #32
 8000506:	60d3      	str	r3, [r2, #12]
		state=OFF;
 8000508:	4b03      	ldr	r3, [pc, #12]	; (8000518 <toggle_led+0x3c>)
 800050a:	2200      	movs	r2, #0
 800050c:	701a      	strb	r2, [r3, #0]
}
 800050e:	bf00      	nop
 8000510:	46bd      	mov	sp, r7
 8000512:	bc80      	pop	{r7}
 8000514:	4770      	bx	lr
 8000516:	bf00      	nop
 8000518:	20000a04 	.word	0x20000a04
 800051c:	40010800 	.word	0x40010800

08000520 <EXTI4_IRQHandler>:

/*Interrupt service routine for sensor using pin D5 (PB4) as input mode*/
void EXTI4_IRQHandler(void)
{
 8000520:	b580      	push	{r7, lr}
 8000522:	af00      	add	r7, sp, #0

	EXTI->PR |= 0x00000010; //reset flag by writing 1 to bit 4 (reference manual 10.3.6)
 8000524:	4b06      	ldr	r3, [pc, #24]	; (8000540 <EXTI4_IRQHandler+0x20>)
 8000526:	695b      	ldr	r3, [r3, #20]
 8000528:	4a05      	ldr	r2, [pc, #20]	; (8000540 <EXTI4_IRQHandler+0x20>)
 800052a:	f043 0310 	orr.w	r3, r3, #16
 800052e:	6153      	str	r3, [r2, #20]

	toggle_led(); //This is temporary for testing.
 8000530:	f7ff ffd4 	bl	80004dc <toggle_led>
	write_usart2((uint8_t*)MSG); //This chould be executed using the event_queue
 8000534:	4803      	ldr	r0, [pc, #12]	; (8000544 <EXTI4_IRQHandler+0x24>)
 8000536:	f000 fb93 	bl	8000c60 <write_usart2>

}
 800053a:	bf00      	nop
 800053c:	bd80      	pop	{r7, pc}
 800053e:	bf00      	nop
 8000540:	40010400 	.word	0x40010400
 8000544:	08001a7c 	.word	0x08001a7c

08000548 <main>:
#include "timers.h"
#include "common.h"


int main(void)
{
 8000548:	b580      	push	{r7, lr}
 800054a:	af00      	add	r7, sp, #0

	//init_sensor_with_interrupt();
	//init_sensor_led_response();
	init_usart2(); // for dbugging
 800054c:	f000 fad6 	bl	8000afc <init_usart2>

//	init_timer2();
	init_timer3();
 8000550:	f000 f8f0 	bl	8000734 <init_timer3>
	init_timer4();
 8000554:	f000 f92e 	bl	80007b4 <init_timer4>

	init_usart1(); // for ESP8266
 8000558:	f000 fb04 	bl	8000b64 <init_usart1>
	write_usart2((uint8_t*)("\r\n_______________\r\n"));//For test
 800055c:	4827      	ldr	r0, [pc, #156]	; (80005fc <main+0xb4>)
 800055e:	f000 fb7f 	bl	8000c60 <write_usart2>

	while(1)
	{

		//recordAlert();
		if(setClientMode(3, 1)){
 8000562:	2101      	movs	r1, #1
 8000564:	2003      	movs	r0, #3
 8000566:	f7ff fe0b 	bl	8000180 <setClientMode>
 800056a:	4603      	mov	r3, r0
 800056c:	2b00      	cmp	r3, #0
 800056e:	d003      	beq.n	8000578 <main+0x30>
			write_usart2((uint8_t*)(":)\r\n"));
 8000570:	4823      	ldr	r0, [pc, #140]	; (8000600 <main+0xb8>)
 8000572:	f000 fb75 	bl	8000c60 <write_usart2>
 8000576:	e002      	b.n	800057e <main+0x36>
		}
		else{
			write_usart2((uint8_t*)(":(\r\n"));
 8000578:	4822      	ldr	r0, [pc, #136]	; (8000604 <main+0xbc>)
 800057a:	f000 fb71 	bl	8000c60 <write_usart2>
		}
		delay_with_timer3(1000);
 800057e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000582:	f000 f991 	bl	80008a8 <delay_with_timer3>


		if(joinAccessPoint(3, 3)){
 8000586:	2103      	movs	r1, #3
 8000588:	2003      	movs	r0, #3
 800058a:	f7ff fe33 	bl	80001f4 <joinAccessPoint>
 800058e:	4603      	mov	r3, r0
 8000590:	2b00      	cmp	r3, #0
 8000592:	d003      	beq.n	800059c <main+0x54>
			write_usart2((uint8_t*)(":)\r\n"));
 8000594:	481a      	ldr	r0, [pc, #104]	; (8000600 <main+0xb8>)
 8000596:	f000 fb63 	bl	8000c60 <write_usart2>
 800059a:	e002      	b.n	80005a2 <main+0x5a>
		}
		else{
			write_usart2((uint8_t*)(":(\r\n"));
 800059c:	4819      	ldr	r0, [pc, #100]	; (8000604 <main+0xbc>)
 800059e:	f000 fb5f 	bl	8000c60 <write_usart2>
		}
		delay_with_timer3(1000);
 80005a2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80005a6:	f000 f97f 	bl	80008a8 <delay_with_timer3>


		if(connectFirebaseHost(3,3,3,6)){
 80005aa:	2306      	movs	r3, #6
 80005ac:	2203      	movs	r2, #3
 80005ae:	2103      	movs	r1, #3
 80005b0:	2003      	movs	r0, #3
 80005b2:	f7ff fe6b 	bl	800028c <connectFirebaseHost>
 80005b6:	4603      	mov	r3, r0
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	d003      	beq.n	80005c4 <main+0x7c>
			write_usart2((uint8_t*)(":)\r\n"));
 80005bc:	4810      	ldr	r0, [pc, #64]	; (8000600 <main+0xb8>)
 80005be:	f000 fb4f 	bl	8000c60 <write_usart2>
 80005c2:	e002      	b.n	80005ca <main+0x82>
		}
		else{
			write_usart2((uint8_t*)(":(\r\n"));
 80005c4:	480f      	ldr	r0, [pc, #60]	; (8000604 <main+0xbc>)
 80005c6:	f000 fb4b 	bl	8000c60 <write_usart2>
		}
		delay_with_timer3(1000);
 80005ca:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80005ce:	f000 f96b 	bl	80008a8 <delay_with_timer3>


		if(sendRequest(3,3,30,60)){
 80005d2:	233c      	movs	r3, #60	; 0x3c
 80005d4:	221e      	movs	r2, #30
 80005d6:	2103      	movs	r1, #3
 80005d8:	2003      	movs	r0, #3
 80005da:	f7ff feeb 	bl	80003b4 <sendRequest>
 80005de:	4603      	mov	r3, r0
 80005e0:	2b00      	cmp	r3, #0
 80005e2:	d003      	beq.n	80005ec <main+0xa4>
			write_usart2((uint8_t*)(":)\r\n"));
 80005e4:	4806      	ldr	r0, [pc, #24]	; (8000600 <main+0xb8>)
 80005e6:	f000 fb3b 	bl	8000c60 <write_usart2>
 80005ea:	e002      	b.n	80005f2 <main+0xaa>
		}
		else{
			write_usart2((uint8_t*)(":(\r\n"));
 80005ec:	4805      	ldr	r0, [pc, #20]	; (8000604 <main+0xbc>)
 80005ee:	f000 fb37 	bl	8000c60 <write_usart2>
		}
		delay_with_timer3(1000);
 80005f2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80005f6:	f000 f957 	bl	80008a8 <delay_with_timer3>
		if(setClientMode(3, 1)){
 80005fa:	e7b2      	b.n	8000562 <main+0x1a>
 80005fc:	08001afc 	.word	0x08001afc
 8000600:	08001b10 	.word	0x08001b10
 8000604:	08001b18 	.word	0x08001b18

08000608 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b084      	sub	sp, #16
 800060c:	af00      	add	r7, sp, #0
 800060e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000610:	4b11      	ldr	r3, [pc, #68]	; (8000658 <_sbrk+0x50>)
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	2b00      	cmp	r3, #0
 8000616:	d102      	bne.n	800061e <_sbrk+0x16>
		heap_end = &end;
 8000618:	4b0f      	ldr	r3, [pc, #60]	; (8000658 <_sbrk+0x50>)
 800061a:	4a10      	ldr	r2, [pc, #64]	; (800065c <_sbrk+0x54>)
 800061c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800061e:	4b0e      	ldr	r3, [pc, #56]	; (8000658 <_sbrk+0x50>)
 8000620:	681b      	ldr	r3, [r3, #0]
 8000622:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8000624:	4b0c      	ldr	r3, [pc, #48]	; (8000658 <_sbrk+0x50>)
 8000626:	681a      	ldr	r2, [r3, #0]
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	4413      	add	r3, r2
 800062c:	466a      	mov	r2, sp
 800062e:	4293      	cmp	r3, r2
 8000630:	d907      	bls.n	8000642 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8000632:	f000 fc71 	bl	8000f18 <__errno>
 8000636:	4602      	mov	r2, r0
 8000638:	230c      	movs	r3, #12
 800063a:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 800063c:	f04f 33ff 	mov.w	r3, #4294967295
 8000640:	e006      	b.n	8000650 <_sbrk+0x48>
	}

	heap_end += incr;
 8000642:	4b05      	ldr	r3, [pc, #20]	; (8000658 <_sbrk+0x50>)
 8000644:	681a      	ldr	r2, [r3, #0]
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	4413      	add	r3, r2
 800064a:	4a03      	ldr	r2, [pc, #12]	; (8000658 <_sbrk+0x50>)
 800064c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800064e:	68fb      	ldr	r3, [r7, #12]
}
 8000650:	4618      	mov	r0, r3
 8000652:	3710      	adds	r7, #16
 8000654:	46bd      	mov	sp, r7
 8000656:	bd80      	pop	{r7, pc}
 8000658:	200003b8 	.word	0x200003b8
 800065c:	20000a10 	.word	0x20000a10

08000660 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000660:	b480      	push	{r7}
 8000662:	b085      	sub	sp, #20
 8000664:	af00      	add	r7, sp, #0
 8000666:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	f003 0307 	and.w	r3, r3, #7
 800066e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000670:	4b0c      	ldr	r3, [pc, #48]	; (80006a4 <__NVIC_SetPriorityGrouping+0x44>)
 8000672:	68db      	ldr	r3, [r3, #12]
 8000674:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000676:	68ba      	ldr	r2, [r7, #8]
 8000678:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800067c:	4013      	ands	r3, r2
 800067e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000680:	68fb      	ldr	r3, [r7, #12]
 8000682:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000684:	68bb      	ldr	r3, [r7, #8]
 8000686:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000688:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800068c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000690:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000692:	4a04      	ldr	r2, [pc, #16]	; (80006a4 <__NVIC_SetPriorityGrouping+0x44>)
 8000694:	68bb      	ldr	r3, [r7, #8]
 8000696:	60d3      	str	r3, [r2, #12]
}
 8000698:	bf00      	nop
 800069a:	3714      	adds	r7, #20
 800069c:	46bd      	mov	sp, r7
 800069e:	bc80      	pop	{r7}
 80006a0:	4770      	bx	lr
 80006a2:	bf00      	nop
 80006a4:	e000ed00 	.word	0xe000ed00

080006a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80006a8:	b480      	push	{r7}
 80006aa:	b083      	sub	sp, #12
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	4603      	mov	r3, r0
 80006b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80006b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	db0b      	blt.n	80006d2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80006ba:	79fb      	ldrb	r3, [r7, #7]
 80006bc:	f003 021f 	and.w	r2, r3, #31
 80006c0:	4906      	ldr	r1, [pc, #24]	; (80006dc <__NVIC_EnableIRQ+0x34>)
 80006c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006c6:	095b      	lsrs	r3, r3, #5
 80006c8:	2001      	movs	r0, #1
 80006ca:	fa00 f202 	lsl.w	r2, r0, r2
 80006ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80006d2:	bf00      	nop
 80006d4:	370c      	adds	r7, #12
 80006d6:	46bd      	mov	sp, r7
 80006d8:	bc80      	pop	{r7}
 80006da:	4770      	bx	lr
 80006dc:	e000e100 	.word	0xe000e100

080006e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80006e0:	b480      	push	{r7}
 80006e2:	b083      	sub	sp, #12
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	4603      	mov	r3, r0
 80006e8:	6039      	str	r1, [r7, #0]
 80006ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80006ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	db0a      	blt.n	800070a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006f4:	683b      	ldr	r3, [r7, #0]
 80006f6:	b2da      	uxtb	r2, r3
 80006f8:	490c      	ldr	r1, [pc, #48]	; (800072c <__NVIC_SetPriority+0x4c>)
 80006fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006fe:	0112      	lsls	r2, r2, #4
 8000700:	b2d2      	uxtb	r2, r2
 8000702:	440b      	add	r3, r1
 8000704:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000708:	e00a      	b.n	8000720 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800070a:	683b      	ldr	r3, [r7, #0]
 800070c:	b2da      	uxtb	r2, r3
 800070e:	4908      	ldr	r1, [pc, #32]	; (8000730 <__NVIC_SetPriority+0x50>)
 8000710:	79fb      	ldrb	r3, [r7, #7]
 8000712:	f003 030f 	and.w	r3, r3, #15
 8000716:	3b04      	subs	r3, #4
 8000718:	0112      	lsls	r2, r2, #4
 800071a:	b2d2      	uxtb	r2, r2
 800071c:	440b      	add	r3, r1
 800071e:	761a      	strb	r2, [r3, #24]
}
 8000720:	bf00      	nop
 8000722:	370c      	adds	r7, #12
 8000724:	46bd      	mov	sp, r7
 8000726:	bc80      	pop	{r7}
 8000728:	4770      	bx	lr
 800072a:	bf00      	nop
 800072c:	e000e100 	.word	0xe000e100
 8000730:	e000ed00 	.word	0xe000ed00

08000734 <init_timer3>:
	timer2.timeout = FALSE;

}

/*init's timer3 to  interrupt once a milli second when enabled*/
void init_timer3(void){
 8000734:	b580      	push	{r7, lr}
 8000736:	af00      	add	r7, sp, #0
	/* APB1 peripheral clock enable register (RCC_APB1ENR) {p.148 in the reference manual} */
	RCC->APB1ENR |= 0x00000002; // TIM3EN: TIM3 timer clock enable
 8000738:	4b1b      	ldr	r3, [pc, #108]	; (80007a8 <init_timer3+0x74>)
 800073a:	69db      	ldr	r3, [r3, #28]
 800073c:	4a1a      	ldr	r2, [pc, #104]	; (80007a8 <init_timer3+0x74>)
 800073e:	f043 0302 	orr.w	r3, r3, #2
 8000742:	61d3      	str	r3, [r2, #28]

	/* ARR*PSC=8000 -> 1ms */

	/* TIM3 Set Prescaler {see: 15.4.11 in the Reference manual}*/
	TIM3->PSC = 0x0064; //0x0064[Hex] = 100[dec]
 8000744:	4b19      	ldr	r3, [pc, #100]	; (80007ac <init_timer3+0x78>)
 8000746:	2264      	movs	r2, #100	; 0x64
 8000748:	629a      	str	r2, [r3, #40]	; 0x28

	/* TIM3 Set TIMx auto-reload register {p.419 in the Reference manual}*/
	TIM3->ARR = 0x0050; //0x0050[Hex] = 80[dec]
 800074a:	4b18      	ldr	r3, [pc, #96]	; (80007ac <init_timer3+0x78>)
 800074c:	2250      	movs	r2, #80	; 0x50
 800074e:	62da      	str	r2, [r3, #44]	; 0x2c

	TIM3->CR1 |= 0x0004; // URS- generate an interrupt only in over/under flow
 8000750:	4b16      	ldr	r3, [pc, #88]	; (80007ac <init_timer3+0x78>)
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	4a15      	ldr	r2, [pc, #84]	; (80007ac <init_timer3+0x78>)
 8000756:	f043 0304 	orr.w	r3, r3, #4
 800075a:	6013      	str	r3, [r2, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800075c:	b672      	cpsid	i

	__disable_irq();
	TIM3->DIER |= 0x0001; // Update Interrupt Enable
 800075e:	4b13      	ldr	r3, [pc, #76]	; (80007ac <init_timer3+0x78>)
 8000760:	68db      	ldr	r3, [r3, #12]
 8000762:	4a12      	ldr	r2, [pc, #72]	; (80007ac <init_timer3+0x78>)
 8000764:	f043 0301 	orr.w	r3, r3, #1
 8000768:	60d3      	str	r3, [r2, #12]
	TIM3->EGR |= 0x0001; // Update Genaration
 800076a:	4b10      	ldr	r3, [pc, #64]	; (80007ac <init_timer3+0x78>)
 800076c:	695b      	ldr	r3, [r3, #20]
 800076e:	4a0f      	ldr	r2, [pc, #60]	; (80007ac <init_timer3+0x78>)
 8000770:	f043 0301 	orr.w	r3, r3, #1
 8000774:	6153      	str	r3, [r2, #20]
	NVIC_SetPriorityGrouping(7); //This should disable interrupt nesting(priority wont be not allowed)//->MABY IT'S THE DEFAULT
 8000776:	2007      	movs	r0, #7
 8000778:	f7ff ff72 	bl	8000660 <__NVIC_SetPriorityGrouping>
	NVIC_SetPriority(TIM3_IRQn,0); //set all interrupt priority to zero so that no preemption occurs.//->MABY IT'S THE DEFAULT
 800077c:	2100      	movs	r1, #0
 800077e:	201d      	movs	r0, #29
 8000780:	f7ff ffae 	bl	80006e0 <__NVIC_SetPriority>
	NVIC_EnableIRQ(TIM3_IRQn); //enable handler
 8000784:	201d      	movs	r0, #29
 8000786:	f7ff ff8f 	bl	80006a8 <__NVIC_EnableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 800078a:	b662      	cpsie	i
	/* TIMx control register 1 (TIMx_CR1) {p.404 in the reference manual} */
	//TIM3->CR1 |= 0x0010; // DIR- counter direction (By default: counting up)
	//TIM3->CR1 |= 0x0001; // CEN: Counter enable (we enabled it in the delay- in order not to trigger an interrupt)

	/*Initialize timer*/
	timer3.countTicks = 0;
 800078c:	4b08      	ldr	r3, [pc, #32]	; (80007b0 <init_timer3+0x7c>)
 800078e:	2200      	movs	r2, #0
 8000790:	601a      	str	r2, [r3, #0]
	timer3.timeout_count = 0;
 8000792:	4b07      	ldr	r3, [pc, #28]	; (80007b0 <init_timer3+0x7c>)
 8000794:	2200      	movs	r2, #0
 8000796:	605a      	str	r2, [r3, #4]
	timer3.delay = FALSE;
 8000798:	4b05      	ldr	r3, [pc, #20]	; (80007b0 <init_timer3+0x7c>)
 800079a:	2200      	movs	r2, #0
 800079c:	721a      	strb	r2, [r3, #8]
	timer3.timeout = FALSE;
 800079e:	4b04      	ldr	r3, [pc, #16]	; (80007b0 <init_timer3+0x7c>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	725a      	strb	r2, [r3, #9]
}
 80007a4:	bf00      	nop
 80007a6:	bd80      	pop	{r7, pc}
 80007a8:	40021000 	.word	0x40021000
 80007ac:	40000400 	.word	0x40000400
 80007b0:	200003c8 	.word	0x200003c8

080007b4 <init_timer4>:

/*init's timer4 to  interrupt once a second when enabled*/
void init_timer4(void)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	af00      	add	r7, sp, #0
	/* APB1 peripheral clock enable register (RCC_APB1ENR) {p.148 in the reference manual} */
	RCC->APB1ENR |= 0x00000004; // TIM4EN: TIM4 timer clock enable
 80007b8:	4b1c      	ldr	r3, [pc, #112]	; (800082c <init_timer4+0x78>)
 80007ba:	69db      	ldr	r3, [r3, #28]
 80007bc:	4a1b      	ldr	r2, [pc, #108]	; (800082c <init_timer4+0x78>)
 80007be:	f043 0304 	orr.w	r3, r3, #4
 80007c2:	61d3      	str	r3, [r2, #28]

	/* ARR*PSC=8,000,000 -> 1s */

	/* TIM4 Set Prescaler {see: 15.4.11 in the Reference manual}*/
	TIM4->PSC = 0x07D0; //0x07D0[Hex] = 2000[dec]
 80007c4:	4b1a      	ldr	r3, [pc, #104]	; (8000830 <init_timer4+0x7c>)
 80007c6:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80007ca:	629a      	str	r2, [r3, #40]	; 0x28

	/* TIM4 Set TIMx auto-reload register {p.419 in the Reference manual}*/
	TIM4->ARR = 0x0FA0; //0x0FA0[Hex] = 4000[dec]
 80007cc:	4b18      	ldr	r3, [pc, #96]	; (8000830 <init_timer4+0x7c>)
 80007ce:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 80007d2:	62da      	str	r2, [r3, #44]	; 0x2c

	TIM4->CR1 |= 0x0004; // URS- generate an interrupt only in over/under flow
 80007d4:	4b16      	ldr	r3, [pc, #88]	; (8000830 <init_timer4+0x7c>)
 80007d6:	681b      	ldr	r3, [r3, #0]
 80007d8:	4a15      	ldr	r2, [pc, #84]	; (8000830 <init_timer4+0x7c>)
 80007da:	f043 0304 	orr.w	r3, r3, #4
 80007de:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80007e0:	b672      	cpsid	i

	__disable_irq();
	TIM4->DIER |= 0x0001; // Update Interrupt Enable
 80007e2:	4b13      	ldr	r3, [pc, #76]	; (8000830 <init_timer4+0x7c>)
 80007e4:	68db      	ldr	r3, [r3, #12]
 80007e6:	4a12      	ldr	r2, [pc, #72]	; (8000830 <init_timer4+0x7c>)
 80007e8:	f043 0301 	orr.w	r3, r3, #1
 80007ec:	60d3      	str	r3, [r2, #12]
	TIM4->EGR |= 0x0001; // Update Genaration
 80007ee:	4b10      	ldr	r3, [pc, #64]	; (8000830 <init_timer4+0x7c>)
 80007f0:	695b      	ldr	r3, [r3, #20]
 80007f2:	4a0f      	ldr	r2, [pc, #60]	; (8000830 <init_timer4+0x7c>)
 80007f4:	f043 0301 	orr.w	r3, r3, #1
 80007f8:	6153      	str	r3, [r2, #20]
	NVIC_SetPriorityGrouping(7); //This should disable interrupt nesting(priority wont be not allowed)//->MABY IT'S THE DEFAULT
 80007fa:	2007      	movs	r0, #7
 80007fc:	f7ff ff30 	bl	8000660 <__NVIC_SetPriorityGrouping>
	NVIC_SetPriority(TIM4_IRQn,0); //set all interrupt priority to zero so that no preemption occurs.//->MABY IT'S THE DEFAULT
 8000800:	2100      	movs	r1, #0
 8000802:	201e      	movs	r0, #30
 8000804:	f7ff ff6c 	bl	80006e0 <__NVIC_SetPriority>
	NVIC_EnableIRQ(TIM4_IRQn); //enable handler
 8000808:	201e      	movs	r0, #30
 800080a:	f7ff ff4d 	bl	80006a8 <__NVIC_EnableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 800080e:	b662      	cpsie	i
	/* TIMx control register 1 (TIMx_CR1) {p.404 in the reference manual} */
	//TIM4->CR1 |= 0x0010; // DIR- counter direction (By default: counting up)
	//TIM4->CR1 |= 0x0001; // CEN: Counter enable (we enabled it in the delay- in order not to trigger an interrupt)

	/*Initialize timer*/
	timer4.countTicks = 0;
 8000810:	4b08      	ldr	r3, [pc, #32]	; (8000834 <init_timer4+0x80>)
 8000812:	2200      	movs	r2, #0
 8000814:	601a      	str	r2, [r3, #0]
	timer4.timeout_count = 0;
 8000816:	4b07      	ldr	r3, [pc, #28]	; (8000834 <init_timer4+0x80>)
 8000818:	2200      	movs	r2, #0
 800081a:	605a      	str	r2, [r3, #4]
	timer4.delay = FALSE;
 800081c:	4b05      	ldr	r3, [pc, #20]	; (8000834 <init_timer4+0x80>)
 800081e:	2200      	movs	r2, #0
 8000820:	721a      	strb	r2, [r3, #8]
	timer4.timeout = FALSE;
 8000822:	4b04      	ldr	r3, [pc, #16]	; (8000834 <init_timer4+0x80>)
 8000824:	2200      	movs	r2, #0
 8000826:	725a      	strb	r2, [r3, #9]
}
 8000828:	bf00      	nop
 800082a:	bd80      	pop	{r7, pc}
 800082c:	40021000 	.word	0x40021000
 8000830:	40000800 	.word	0x40000800
 8000834:	200003d4 	.word	0x200003d4

08000838 <enable_timer3>:
{
	TIM2->CR1 |= 0x0001; // CEN: Counter enable
}

void enable_timer3(void)
{
 8000838:	b480      	push	{r7}
 800083a:	af00      	add	r7, sp, #0
	TIM3->CR1 |= 0x0001; // CEN: Counter enable
 800083c:	4b04      	ldr	r3, [pc, #16]	; (8000850 <enable_timer3+0x18>)
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	4a03      	ldr	r2, [pc, #12]	; (8000850 <enable_timer3+0x18>)
 8000842:	f043 0301 	orr.w	r3, r3, #1
 8000846:	6013      	str	r3, [r2, #0]
}
 8000848:	bf00      	nop
 800084a:	46bd      	mov	sp, r7
 800084c:	bc80      	pop	{r7}
 800084e:	4770      	bx	lr
 8000850:	40000400 	.word	0x40000400

08000854 <enable_timer4>:

void enable_timer4(void)
{
 8000854:	b480      	push	{r7}
 8000856:	af00      	add	r7, sp, #0
	TIM4->CR1 |= 0x0001; // CEN: Counter enable
 8000858:	4b04      	ldr	r3, [pc, #16]	; (800086c <enable_timer4+0x18>)
 800085a:	681b      	ldr	r3, [r3, #0]
 800085c:	4a03      	ldr	r2, [pc, #12]	; (800086c <enable_timer4+0x18>)
 800085e:	f043 0301 	orr.w	r3, r3, #1
 8000862:	6013      	str	r3, [r2, #0]
}
 8000864:	bf00      	nop
 8000866:	46bd      	mov	sp, r7
 8000868:	bc80      	pop	{r7}
 800086a:	4770      	bx	lr
 800086c:	40000800 	.word	0x40000800

08000870 <disable_timer3>:
{
	TIM2->CR1 &= ~(0x0001); // CEN: Counter disable
}

void disable_timer3(void)
{
 8000870:	b480      	push	{r7}
 8000872:	af00      	add	r7, sp, #0
	TIM3->CR1 &= ~(0x0001); // CEN: Counter disable
 8000874:	4b04      	ldr	r3, [pc, #16]	; (8000888 <disable_timer3+0x18>)
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	4a03      	ldr	r2, [pc, #12]	; (8000888 <disable_timer3+0x18>)
 800087a:	f023 0301 	bic.w	r3, r3, #1
 800087e:	6013      	str	r3, [r2, #0]
}
 8000880:	bf00      	nop
 8000882:	46bd      	mov	sp, r7
 8000884:	bc80      	pop	{r7}
 8000886:	4770      	bx	lr
 8000888:	40000400 	.word	0x40000400

0800088c <disable_timer4>:

void disable_timer4(void)
{
 800088c:	b480      	push	{r7}
 800088e:	af00      	add	r7, sp, #0
	TIM4->CR1 &= ~(0x0001); // CEN: Counter disable
 8000890:	4b04      	ldr	r3, [pc, #16]	; (80008a4 <disable_timer4+0x18>)
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	4a03      	ldr	r2, [pc, #12]	; (80008a4 <disable_timer4+0x18>)
 8000896:	f023 0301 	bic.w	r3, r3, #1
 800089a:	6013      	str	r3, [r2, #0]

}
 800089c:	bf00      	nop
 800089e:	46bd      	mov	sp, r7
 80008a0:	bc80      	pop	{r7}
 80008a2:	4770      	bx	lr
 80008a4:	40000800 	.word	0x40000800

080008a8 <delay_with_timer3>:
		disable_timer2();
	}
}

void delay_with_timer3(uint32_t num_of_millis)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	b082      	sub	sp, #8
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	6078      	str	r0, [r7, #4]
	enable_timer3();
 80008b0:	f7ff ffc2 	bl	8000838 <enable_timer3>

	timer3.countTicks = 0;
 80008b4:	4b0c      	ldr	r3, [pc, #48]	; (80008e8 <delay_with_timer3+0x40>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	601a      	str	r2, [r3, #0]
	timer3.delay = TRUE;
 80008ba:	4b0b      	ldr	r3, [pc, #44]	; (80008e8 <delay_with_timer3+0x40>)
 80008bc:	2201      	movs	r2, #1
 80008be:	721a      	strb	r2, [r3, #8]

	while(timer3.countTicks < num_of_millis);
 80008c0:	bf00      	nop
 80008c2:	4b09      	ldr	r3, [pc, #36]	; (80008e8 <delay_with_timer3+0x40>)
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	687a      	ldr	r2, [r7, #4]
 80008c8:	429a      	cmp	r2, r3
 80008ca:	d8fa      	bhi.n	80008c2 <delay_with_timer3+0x1a>

	timer3.delay = FALSE;
 80008cc:	4b06      	ldr	r3, [pc, #24]	; (80008e8 <delay_with_timer3+0x40>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	721a      	strb	r2, [r3, #8]
	if(!timer3.timeout){
 80008d2:	4b05      	ldr	r3, [pc, #20]	; (80008e8 <delay_with_timer3+0x40>)
 80008d4:	7a5b      	ldrb	r3, [r3, #9]
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d101      	bne.n	80008de <delay_with_timer3+0x36>
		disable_timer3();
 80008da:	f7ff ffc9 	bl	8000870 <disable_timer3>
	}
}
 80008de:	bf00      	nop
 80008e0:	3708      	adds	r7, #8
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	bf00      	nop
 80008e8:	200003c8 	.word	0x200003c8

080008ec <timeout_with_timer4>:
}

/*when the function reaches the timeout, it returns TRUE (=1).
 Else returns false*/
BOOL timeout_with_timer4(uint32_t num_of_sec)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b082      	sub	sp, #8
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	6078      	str	r0, [r7, #4]
	enable_timer4();
 80008f4:	f7ff ffae 	bl	8000854 <enable_timer4>

	timer4.timeout = TRUE;
 80008f8:	4b0d      	ldr	r3, [pc, #52]	; (8000930 <timeout_with_timer4+0x44>)
 80008fa:	2201      	movs	r2, #1
 80008fc:	725a      	strb	r2, [r3, #9]
	if(timer4.timeout_count >= num_of_sec){
 80008fe:	4b0c      	ldr	r3, [pc, #48]	; (8000930 <timeout_with_timer4+0x44>)
 8000900:	685b      	ldr	r3, [r3, #4]
 8000902:	687a      	ldr	r2, [r7, #4]
 8000904:	429a      	cmp	r2, r3
 8000906:	d80d      	bhi.n	8000924 <timeout_with_timer4+0x38>
		if(!timer4.delay){
 8000908:	4b09      	ldr	r3, [pc, #36]	; (8000930 <timeout_with_timer4+0x44>)
 800090a:	7a1b      	ldrb	r3, [r3, #8]
 800090c:	2b00      	cmp	r3, #0
 800090e:	d101      	bne.n	8000914 <timeout_with_timer4+0x28>
			disable_timer4();
 8000910:	f7ff ffbc 	bl	800088c <disable_timer4>
		}
		timer4.timeout = FALSE;
 8000914:	4b06      	ldr	r3, [pc, #24]	; (8000930 <timeout_with_timer4+0x44>)
 8000916:	2200      	movs	r2, #0
 8000918:	725a      	strb	r2, [r3, #9]
		timer4.timeout_count = 0;
 800091a:	4b05      	ldr	r3, [pc, #20]	; (8000930 <timeout_with_timer4+0x44>)
 800091c:	2200      	movs	r2, #0
 800091e:	605a      	str	r2, [r3, #4]
		return TRUE;
 8000920:	2301      	movs	r3, #1
 8000922:	e000      	b.n	8000926 <timeout_with_timer4+0x3a>
	}
	else{
		return FALSE;
 8000924:	2300      	movs	r3, #0
	}
}
 8000926:	4618      	mov	r0, r3
 8000928:	3708      	adds	r7, #8
 800092a:	46bd      	mov	sp, r7
 800092c:	bd80      	pop	{r7, pc}
 800092e:	bf00      	nop
 8000930:	200003d4 	.word	0x200003d4

08000934 <TIM2_IRQHandler>:


void TIM2_IRQHandler(void)
{
 8000934:	b480      	push	{r7}
 8000936:	af00      	add	r7, sp, #0
	if((TIM2->SR & 0x0001) == 0x0001)
 8000938:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800093c:	691b      	ldr	r3, [r3, #16]
 800093e:	f003 0301 	and.w	r3, r3, #1
 8000942:	2b01      	cmp	r3, #1
 8000944:	d119      	bne.n	800097a <TIM2_IRQHandler+0x46>
	{
		if(timer2.delay == TRUE){
 8000946:	4b0f      	ldr	r3, [pc, #60]	; (8000984 <TIM2_IRQHandler+0x50>)
 8000948:	7a1b      	ldrb	r3, [r3, #8]
 800094a:	2b01      	cmp	r3, #1
 800094c:	d104      	bne.n	8000958 <TIM2_IRQHandler+0x24>
			timer2.countTicks ++;
 800094e:	4b0d      	ldr	r3, [pc, #52]	; (8000984 <TIM2_IRQHandler+0x50>)
 8000950:	681b      	ldr	r3, [r3, #0]
 8000952:	3301      	adds	r3, #1
 8000954:	4a0b      	ldr	r2, [pc, #44]	; (8000984 <TIM2_IRQHandler+0x50>)
 8000956:	6013      	str	r3, [r2, #0]
		}
		if(timer2.timeout == TRUE){
 8000958:	4b0a      	ldr	r3, [pc, #40]	; (8000984 <TIM2_IRQHandler+0x50>)
 800095a:	7a5b      	ldrb	r3, [r3, #9]
 800095c:	2b01      	cmp	r3, #1
 800095e:	d104      	bne.n	800096a <TIM2_IRQHandler+0x36>
			timer2.timeout_count ++;
 8000960:	4b08      	ldr	r3, [pc, #32]	; (8000984 <TIM2_IRQHandler+0x50>)
 8000962:	685b      	ldr	r3, [r3, #4]
 8000964:	3301      	adds	r3, #1
 8000966:	4a07      	ldr	r2, [pc, #28]	; (8000984 <TIM2_IRQHandler+0x50>)
 8000968:	6053      	str	r3, [r2, #4]
		}

		TIM2->SR &= ~(0x0001);
 800096a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800096e:	691b      	ldr	r3, [r3, #16]
 8000970:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000974:	f023 0301 	bic.w	r3, r3, #1
 8000978:	6113      	str	r3, [r2, #16]
	}
}
 800097a:	bf00      	nop
 800097c:	46bd      	mov	sp, r7
 800097e:	bc80      	pop	{r7}
 8000980:	4770      	bx	lr
 8000982:	bf00      	nop
 8000984:	200003bc 	.word	0x200003bc

08000988 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void)
{
 8000988:	b480      	push	{r7}
 800098a:	af00      	add	r7, sp, #0
	if((TIM3->SR & 0x0001) == 0x0001)
 800098c:	4b10      	ldr	r3, [pc, #64]	; (80009d0 <TIM3_IRQHandler+0x48>)
 800098e:	691b      	ldr	r3, [r3, #16]
 8000990:	f003 0301 	and.w	r3, r3, #1
 8000994:	2b01      	cmp	r3, #1
 8000996:	d117      	bne.n	80009c8 <TIM3_IRQHandler+0x40>
	{
		if(timer3.delay == TRUE){
 8000998:	4b0e      	ldr	r3, [pc, #56]	; (80009d4 <TIM3_IRQHandler+0x4c>)
 800099a:	7a1b      	ldrb	r3, [r3, #8]
 800099c:	2b01      	cmp	r3, #1
 800099e:	d104      	bne.n	80009aa <TIM3_IRQHandler+0x22>
			timer3.countTicks ++;
 80009a0:	4b0c      	ldr	r3, [pc, #48]	; (80009d4 <TIM3_IRQHandler+0x4c>)
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	3301      	adds	r3, #1
 80009a6:	4a0b      	ldr	r2, [pc, #44]	; (80009d4 <TIM3_IRQHandler+0x4c>)
 80009a8:	6013      	str	r3, [r2, #0]
		}
		if(timer3.timeout == TRUE){
 80009aa:	4b0a      	ldr	r3, [pc, #40]	; (80009d4 <TIM3_IRQHandler+0x4c>)
 80009ac:	7a5b      	ldrb	r3, [r3, #9]
 80009ae:	2b01      	cmp	r3, #1
 80009b0:	d104      	bne.n	80009bc <TIM3_IRQHandler+0x34>
			timer3.timeout_count ++;
 80009b2:	4b08      	ldr	r3, [pc, #32]	; (80009d4 <TIM3_IRQHandler+0x4c>)
 80009b4:	685b      	ldr	r3, [r3, #4]
 80009b6:	3301      	adds	r3, #1
 80009b8:	4a06      	ldr	r2, [pc, #24]	; (80009d4 <TIM3_IRQHandler+0x4c>)
 80009ba:	6053      	str	r3, [r2, #4]
		}
		TIM3->SR &= ~(0x0001);
 80009bc:	4b04      	ldr	r3, [pc, #16]	; (80009d0 <TIM3_IRQHandler+0x48>)
 80009be:	691b      	ldr	r3, [r3, #16]
 80009c0:	4a03      	ldr	r2, [pc, #12]	; (80009d0 <TIM3_IRQHandler+0x48>)
 80009c2:	f023 0301 	bic.w	r3, r3, #1
 80009c6:	6113      	str	r3, [r2, #16]
	}
}
 80009c8:	bf00      	nop
 80009ca:	46bd      	mov	sp, r7
 80009cc:	bc80      	pop	{r7}
 80009ce:	4770      	bx	lr
 80009d0:	40000400 	.word	0x40000400
 80009d4:	200003c8 	.word	0x200003c8

080009d8 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void)
{
 80009d8:	b480      	push	{r7}
 80009da:	af00      	add	r7, sp, #0
	if((TIM4->SR & 0x0001) == 0x0001)
 80009dc:	4b10      	ldr	r3, [pc, #64]	; (8000a20 <TIM4_IRQHandler+0x48>)
 80009de:	691b      	ldr	r3, [r3, #16]
 80009e0:	f003 0301 	and.w	r3, r3, #1
 80009e4:	2b01      	cmp	r3, #1
 80009e6:	d117      	bne.n	8000a18 <TIM4_IRQHandler+0x40>
	{
		if(timer4.delay == TRUE){
 80009e8:	4b0e      	ldr	r3, [pc, #56]	; (8000a24 <TIM4_IRQHandler+0x4c>)
 80009ea:	7a1b      	ldrb	r3, [r3, #8]
 80009ec:	2b01      	cmp	r3, #1
 80009ee:	d104      	bne.n	80009fa <TIM4_IRQHandler+0x22>
			timer4.countTicks ++;
 80009f0:	4b0c      	ldr	r3, [pc, #48]	; (8000a24 <TIM4_IRQHandler+0x4c>)
 80009f2:	681b      	ldr	r3, [r3, #0]
 80009f4:	3301      	adds	r3, #1
 80009f6:	4a0b      	ldr	r2, [pc, #44]	; (8000a24 <TIM4_IRQHandler+0x4c>)
 80009f8:	6013      	str	r3, [r2, #0]
		}
		if(timer4.timeout == TRUE){
 80009fa:	4b0a      	ldr	r3, [pc, #40]	; (8000a24 <TIM4_IRQHandler+0x4c>)
 80009fc:	7a5b      	ldrb	r3, [r3, #9]
 80009fe:	2b01      	cmp	r3, #1
 8000a00:	d104      	bne.n	8000a0c <TIM4_IRQHandler+0x34>
			timer4.timeout_count ++;
 8000a02:	4b08      	ldr	r3, [pc, #32]	; (8000a24 <TIM4_IRQHandler+0x4c>)
 8000a04:	685b      	ldr	r3, [r3, #4]
 8000a06:	3301      	adds	r3, #1
 8000a08:	4a06      	ldr	r2, [pc, #24]	; (8000a24 <TIM4_IRQHandler+0x4c>)
 8000a0a:	6053      	str	r3, [r2, #4]
		}
		TIM4->SR &= ~(0x0001);
 8000a0c:	4b04      	ldr	r3, [pc, #16]	; (8000a20 <TIM4_IRQHandler+0x48>)
 8000a0e:	691b      	ldr	r3, [r3, #16]
 8000a10:	4a03      	ldr	r2, [pc, #12]	; (8000a20 <TIM4_IRQHandler+0x48>)
 8000a12:	f023 0301 	bic.w	r3, r3, #1
 8000a16:	6113      	str	r3, [r2, #16]
	}
}
 8000a18:	bf00      	nop
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bc80      	pop	{r7}
 8000a1e:	4770      	bx	lr
 8000a20:	40000800 	.word	0x40000800
 8000a24:	200003d4 	.word	0x200003d4

08000a28 <__NVIC_SetPriorityGrouping>:
{
 8000a28:	b480      	push	{r7}
 8000a2a:	b085      	sub	sp, #20
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	f003 0307 	and.w	r3, r3, #7
 8000a36:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a38:	4b0c      	ldr	r3, [pc, #48]	; (8000a6c <__NVIC_SetPriorityGrouping+0x44>)
 8000a3a:	68db      	ldr	r3, [r3, #12]
 8000a3c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a3e:	68ba      	ldr	r2, [r7, #8]
 8000a40:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000a44:	4013      	ands	r3, r2
 8000a46:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000a48:	68fb      	ldr	r3, [r7, #12]
 8000a4a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a4c:	68bb      	ldr	r3, [r7, #8]
 8000a4e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a50:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000a54:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a58:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a5a:	4a04      	ldr	r2, [pc, #16]	; (8000a6c <__NVIC_SetPriorityGrouping+0x44>)
 8000a5c:	68bb      	ldr	r3, [r7, #8]
 8000a5e:	60d3      	str	r3, [r2, #12]
}
 8000a60:	bf00      	nop
 8000a62:	3714      	adds	r7, #20
 8000a64:	46bd      	mov	sp, r7
 8000a66:	bc80      	pop	{r7}
 8000a68:	4770      	bx	lr
 8000a6a:	bf00      	nop
 8000a6c:	e000ed00 	.word	0xe000ed00

08000a70 <__NVIC_EnableIRQ>:
{
 8000a70:	b480      	push	{r7}
 8000a72:	b083      	sub	sp, #12
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	4603      	mov	r3, r0
 8000a78:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	db0b      	blt.n	8000a9a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000a82:	79fb      	ldrb	r3, [r7, #7]
 8000a84:	f003 021f 	and.w	r2, r3, #31
 8000a88:	4906      	ldr	r1, [pc, #24]	; (8000aa4 <__NVIC_EnableIRQ+0x34>)
 8000a8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a8e:	095b      	lsrs	r3, r3, #5
 8000a90:	2001      	movs	r0, #1
 8000a92:	fa00 f202 	lsl.w	r2, r0, r2
 8000a96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000a9a:	bf00      	nop
 8000a9c:	370c      	adds	r7, #12
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bc80      	pop	{r7}
 8000aa2:	4770      	bx	lr
 8000aa4:	e000e100 	.word	0xe000e100

08000aa8 <__NVIC_SetPriority>:
{
 8000aa8:	b480      	push	{r7}
 8000aaa:	b083      	sub	sp, #12
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	4603      	mov	r3, r0
 8000ab0:	6039      	str	r1, [r7, #0]
 8000ab2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ab4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	db0a      	blt.n	8000ad2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000abc:	683b      	ldr	r3, [r7, #0]
 8000abe:	b2da      	uxtb	r2, r3
 8000ac0:	490c      	ldr	r1, [pc, #48]	; (8000af4 <__NVIC_SetPriority+0x4c>)
 8000ac2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ac6:	0112      	lsls	r2, r2, #4
 8000ac8:	b2d2      	uxtb	r2, r2
 8000aca:	440b      	add	r3, r1
 8000acc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000ad0:	e00a      	b.n	8000ae8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ad2:	683b      	ldr	r3, [r7, #0]
 8000ad4:	b2da      	uxtb	r2, r3
 8000ad6:	4908      	ldr	r1, [pc, #32]	; (8000af8 <__NVIC_SetPriority+0x50>)
 8000ad8:	79fb      	ldrb	r3, [r7, #7]
 8000ada:	f003 030f 	and.w	r3, r3, #15
 8000ade:	3b04      	subs	r3, #4
 8000ae0:	0112      	lsls	r2, r2, #4
 8000ae2:	b2d2      	uxtb	r2, r2
 8000ae4:	440b      	add	r3, r1
 8000ae6:	761a      	strb	r2, [r3, #24]
}
 8000ae8:	bf00      	nop
 8000aea:	370c      	adds	r7, #12
 8000aec:	46bd      	mov	sp, r7
 8000aee:	bc80      	pop	{r7}
 8000af0:	4770      	bx	lr
 8000af2:	bf00      	nop
 8000af4:	e000e100 	.word	0xe000e100
 8000af8:	e000ed00 	.word	0xe000ed00

08000afc <init_usart2>:

/*This functions Inits all registors that have to do with enabling USART2 (ST-LINK/V.2)
 *inorder to send message to computer.
 *Note: Interrupts are not enabled intentionally.
 *This program works when TeraTerm speed is set to 9600*/
void init_usart2(){
 8000afc:	b480      	push	{r7}
 8000afe:	af00      	add	r7, sp, #0
	/*ADDED...*/
	/*Enable RCC for Alternate Funcion for PINs*/
	//RCC->APB2ENR |= 0x00000001; //  (see RM 8.3.7) //I don't think this line is needed...

	/*Enabla RCC for GPIO Port A*/
	RCC->APB2ENR |= 0x00000004; // (see RM 8.3.7)
 8000b00:	4b15      	ldr	r3, [pc, #84]	; (8000b58 <init_usart2+0x5c>)
 8000b02:	699b      	ldr	r3, [r3, #24]
 8000b04:	4a14      	ldr	r2, [pc, #80]	; (8000b58 <init_usart2+0x5c>)
 8000b06:	f043 0304 	orr.w	r3, r3, #4
 8000b0a:	6193      	str	r3, [r2, #24]

	/*Configure USART2 Tx (PA2) as Output */
	GPIOA->CRL &= 0xFFFFF0FF; //Leave all bits as they are except for bit 2 (see RM 9.2.1)
 8000b0c:	4b13      	ldr	r3, [pc, #76]	; (8000b5c <init_usart2+0x60>)
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	4a12      	ldr	r2, [pc, #72]	; (8000b5c <init_usart2+0x60>)
 8000b12:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000b16:	6013      	str	r3, [r2, #0]
	GPIOA->CRL |= 0x00000A00; //Configure as Alternate function output Push-pull | Speed 2 MHz (see RM 9.2.1)
 8000b18:	4b10      	ldr	r3, [pc, #64]	; (8000b5c <init_usart2+0x60>)
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	4a0f      	ldr	r2, [pc, #60]	; (8000b5c <init_usart2+0x60>)
 8000b1e:	f443 6320 	orr.w	r3, r3, #2560	; 0xa00
 8000b22:	6013      	str	r3, [r2, #0]
	//GPIOA->CRL |= 0x00000B00; //Configure as Alternate function output Push-pull | Speed 50 MHz (see RM 9.2.1)
	/*...ADDED*/


	/*Enable RCC for USART2*/
	RCC->APB1ENR |= 0x00020000; // (see RM 8.3.8) IS THIS REALLY NEEDED??
 8000b24:	4b0c      	ldr	r3, [pc, #48]	; (8000b58 <init_usart2+0x5c>)
 8000b26:	69db      	ldr	r3, [r3, #28]
 8000b28:	4a0b      	ldr	r2, [pc, #44]	; (8000b58 <init_usart2+0x5c>)
 8000b2a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b2e:	61d3      	str	r3, [r2, #28]


	/*Following directions RM pg.792 */
	USART2->CR1 |= 0x00002000; //Enable the USART by writing the UE bit in USART_CR1 register to 1 (see RM 27.6.4)
 8000b30:	4b0b      	ldr	r3, [pc, #44]	; (8000b60 <init_usart2+0x64>)
 8000b32:	68db      	ldr	r3, [r3, #12]
 8000b34:	4a0a      	ldr	r2, [pc, #40]	; (8000b60 <init_usart2+0x64>)
 8000b36:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000b3a:	60d3      	str	r3, [r2, #12]
	//USART2->CR1 &= ~(0x00001000); //Program the M bit in USART_CR1 to define the word length to 8 (by default) (see RM 27.6.4)
	//USART2->CR1 &= ~(0x00000400); //Parity Controle Disable (by default) (see RM 27.6.4)
	//USART2->CR2 &= ~(0x00003000); //Program the number of stop bits in USART_CR2 to 1 (by defualt) (see RM 27.6.5)

	/*Set Baude rate*/
	USART2->BRR = 0x34D; //9600 bps (see RM p.798 for BRR calculation and RM p.93 Fig.8 for clock tree)
 8000b3c:	4b08      	ldr	r3, [pc, #32]	; (8000b60 <init_usart2+0x64>)
 8000b3e:	f240 324d 	movw	r2, #845	; 0x34d
 8000b42:	609a      	str	r2, [r3, #8]

	/*Enable Uart Transmit*/
	USART2->CR1 |= 0x00000008; // Set the TE bit in USART_CR1 to send an idle frame as first transmission. see RM 27.6.4)
 8000b44:	4b06      	ldr	r3, [pc, #24]	; (8000b60 <init_usart2+0x64>)
 8000b46:	68db      	ldr	r3, [r3, #12]
 8000b48:	4a05      	ldr	r2, [pc, #20]	; (8000b60 <init_usart2+0x64>)
 8000b4a:	f043 0308 	orr.w	r3, r3, #8
 8000b4e:	60d3      	str	r3, [r2, #12]
	NVIC_EnableIRQ(USART2_IRQn); //enable handler
	__enable_irq();*/

	/*Enable Uart Recirve*/
	//Maybe afterwords - as of now don't need
}
 8000b50:	bf00      	nop
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bc80      	pop	{r7}
 8000b56:	4770      	bx	lr
 8000b58:	40021000 	.word	0x40021000
 8000b5c:	40010800 	.word	0x40010800
 8000b60:	40004400 	.word	0x40004400

08000b64 <init_usart1>:


/* Usart1 will be use for communication with esp8266. */
void init_usart1(){
 8000b64:	b580      	push	{r7, lr}
 8000b66:	af00      	add	r7, sp, #0


	/*Enabla RCC for GPIO Port A*/
	RCC->APB2ENR |= 0x00000004; // (see RM 8.3.7)
 8000b68:	4b2a      	ldr	r3, [pc, #168]	; (8000c14 <init_usart1+0xb0>)
 8000b6a:	699b      	ldr	r3, [r3, #24]
 8000b6c:	4a29      	ldr	r2, [pc, #164]	; (8000c14 <init_usart1+0xb0>)
 8000b6e:	f043 0304 	orr.w	r3, r3, #4
 8000b72:	6193      	str	r3, [r2, #24]

	/*Configure USART1 Tx (PA9) as Output*/
	GPIOA->CRH &= 0xFFFFFF0F; //Leave all bits as they are except for bit 9 (see RM 9.2.2)
 8000b74:	4b28      	ldr	r3, [pc, #160]	; (8000c18 <init_usart1+0xb4>)
 8000b76:	685b      	ldr	r3, [r3, #4]
 8000b78:	4a27      	ldr	r2, [pc, #156]	; (8000c18 <init_usart1+0xb4>)
 8000b7a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000b7e:	6053      	str	r3, [r2, #4]
	GPIOA->CRH |= 0x000000A0; //Configure as Alternate function output Push-pull | max speed 2 MHz (See RM 9.2.2 and pg.181).
 8000b80:	4b25      	ldr	r3, [pc, #148]	; (8000c18 <init_usart1+0xb4>)
 8000b82:	685b      	ldr	r3, [r3, #4]
 8000b84:	4a24      	ldr	r2, [pc, #144]	; (8000c18 <init_usart1+0xb4>)
 8000b86:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8000b8a:	6053      	str	r3, [r2, #4]
	//Maybe this is supposed to be better:
	//GPIOA->CRH |= 0x000000B0; //Configure as Alternate function output Push-pull | Speed 50 MHz (see RM 9.2.2)

	/*Configure USART1 Rx (PA10) as Input*/
	GPIOA->CRH &= 0xFFFFF0FF; //Leave all bits as they are except for bit 10 (see RM 9.2.2)
 8000b8c:	4b22      	ldr	r3, [pc, #136]	; (8000c18 <init_usart1+0xb4>)
 8000b8e:	685b      	ldr	r3, [r3, #4]
 8000b90:	4a21      	ldr	r2, [pc, #132]	; (8000c18 <init_usart1+0xb4>)
 8000b92:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000b96:	6053      	str	r3, [r2, #4]
	//For Input Pull-Up (See RM pg.167)
	GPIOA->CRH |= 0x00000800; //Configure as input with pull up/pull down (See RM 9.2.2).
 8000b98:	4b1f      	ldr	r3, [pc, #124]	; (8000c18 <init_usart1+0xb4>)
 8000b9a:	685b      	ldr	r3, [r3, #4]
 8000b9c:	4a1e      	ldr	r2, [pc, #120]	; (8000c18 <init_usart1+0xb4>)
 8000b9e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000ba2:	6053      	str	r3, [r2, #4]
	GPIOA->ODR |= 0x00000400;//(See RM pg.161 and 9.2.4)
 8000ba4:	4b1c      	ldr	r3, [pc, #112]	; (8000c18 <init_usart1+0xb4>)
 8000ba6:	68db      	ldr	r3, [r3, #12]
 8000ba8:	4a1b      	ldr	r2, [pc, #108]	; (8000c18 <init_usart1+0xb4>)
 8000baa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000bae:	60d3      	str	r3, [r2, #12]
	//For floating input (See RM pg.167)
	//GPIOA->CRH |= 0x00000400; //Configure as floating input (See RM 9.2.2)- might be better?


	/*Enable RCC for USART1*/
	RCC->APB2ENR |= 0x00004000; // (See RM 8.3.7)
 8000bb0:	4b18      	ldr	r3, [pc, #96]	; (8000c14 <init_usart1+0xb0>)
 8000bb2:	699b      	ldr	r3, [r3, #24]
 8000bb4:	4a17      	ldr	r2, [pc, #92]	; (8000c14 <init_usart1+0xb0>)
 8000bb6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000bba:	6193      	str	r3, [r2, #24]
	/*Enable RCC for Alternate funcion for PINs*/
	//RCC->APB2ENR |= 0x00000001; //  (see RM 8.3.7) //Is this line needed?? NO

	/*Following directions RM pg.792 (Setting Tx procesure)*/
	/*Following directions RM pg.795 (Setting Rx procesure) */
	USART1->CR1 |= 0x00002000; //Enable the USART by writing the UE bit in USART_CR1 register to 1 (see RM 27.6.4)
 8000bbc:	4b17      	ldr	r3, [pc, #92]	; (8000c1c <init_usart1+0xb8>)
 8000bbe:	68db      	ldr	r3, [r3, #12]
 8000bc0:	4a16      	ldr	r2, [pc, #88]	; (8000c1c <init_usart1+0xb8>)
 8000bc2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000bc6:	60d3      	str	r3, [r2, #12]
	//USART1->CR1 &= ~(0x00000400); //Parity Controle Disable (by default) (see RM 27.6.4)
	//USART1->CR2 &= ~(0x00003000); //Program the number of stop bits in USART_CR2 to 1 (by defualt) (see RM 27.6.5)


	/*Set Baude Rate for USART1 115200 (The optimal buadrate for AT COMMANDS)*/
	USART1->BRR = 0x45; // 115200 bps (see RM p.798 for BRR calculation and RM p.93 Fig.8 for clock tree) //We think that USART1&USART2 use the same clock (HSI)
 8000bc8:	4b14      	ldr	r3, [pc, #80]	; (8000c1c <init_usart1+0xb8>)
 8000bca:	2245      	movs	r2, #69	; 0x45
 8000bcc:	609a      	str	r2, [r3, #8]


	/*Enable Tx*/
	USART1->CR1 |= 0x00000008; // Set the TE bit in USART_CR1 to send an idle frame as first transmission. see RM 27.6.4)
 8000bce:	4b13      	ldr	r3, [pc, #76]	; (8000c1c <init_usart1+0xb8>)
 8000bd0:	68db      	ldr	r3, [r3, #12]
 8000bd2:	4a12      	ldr	r2, [pc, #72]	; (8000c1c <init_usart1+0xb8>)
 8000bd4:	f043 0308 	orr.w	r3, r3, #8
 8000bd8:	60d3      	str	r3, [r2, #12]

	/*Init Receive buffer*/
	set_usart1_buffer_Rx();
 8000bda:	f000 f8d9 	bl	8000d90 <set_usart1_buffer_Rx>

	/*Enable USART Receive*/
	USART1->CR1 |= 0x00000004;// Set the RE bit in USART_CR1 to enable USART Receive  (see RM 27.6.4)
 8000bde:	4b0f      	ldr	r3, [pc, #60]	; (8000c1c <init_usart1+0xb8>)
 8000be0:	68db      	ldr	r3, [r3, #12]
 8000be2:	4a0e      	ldr	r2, [pc, #56]	; (8000c1c <init_usart1+0xb8>)
 8000be4:	f043 0304 	orr.w	r3, r3, #4
 8000be8:	60d3      	str	r3, [r2, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8000bea:	b672      	cpsid	i


	/*Enable USART Receive Interrupt*/
	 __disable_irq();
	USART1->CR1 |= 0x00000020; // Set RXNEIE to enable Rx interrupt(see RM 27.6.4)
 8000bec:	4b0b      	ldr	r3, [pc, #44]	; (8000c1c <init_usart1+0xb8>)
 8000bee:	68db      	ldr	r3, [r3, #12]
 8000bf0:	4a0a      	ldr	r2, [pc, #40]	; (8000c1c <init_usart1+0xb8>)
 8000bf2:	f043 0320 	orr.w	r3, r3, #32
 8000bf6:	60d3      	str	r3, [r2, #12]
	NVIC_SetPriorityGrouping(7); //This should disable interrupt nesting(priority wont be not allowed)//->MABY IT'S THE DEFAULT
 8000bf8:	2007      	movs	r0, #7
 8000bfa:	f7ff ff15 	bl	8000a28 <__NVIC_SetPriorityGrouping>
	NVIC_SetPriority(USART1_IRQn,0); //set all interrupt priority to zero so that no preemption occurs.//->MABY IT'S THE DEFAULT
 8000bfe:	2100      	movs	r1, #0
 8000c00:	2025      	movs	r0, #37	; 0x25
 8000c02:	f7ff ff51 	bl	8000aa8 <__NVIC_SetPriority>
	NVIC_EnableIRQ(USART1_IRQn); //enable handler
 8000c06:	2025      	movs	r0, #37	; 0x25
 8000c08:	f7ff ff32 	bl	8000a70 <__NVIC_EnableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 8000c0c:	b662      	cpsie	i
	__enable_irq();

}
 8000c0e:	bf00      	nop
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	bf00      	nop
 8000c14:	40021000 	.word	0x40021000
 8000c18:	40010800 	.word	0x40010800
 8000c1c:	40013800 	.word	0x40013800

08000c20 <set_usart2_buffer_Tx>:


/*This function sets the Tx buffer up with chosen message.
 * One may choose to use the default MSG defined in usart.h*/
void set_usart2_buffer_Tx(uint8_t *msg){
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b082      	sub	sp, #8
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]


	memset(usart2.Tx, '\0', BUFF_SIZE*sizeof(uint8_t));
 8000c28:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000c2c:	2100      	movs	r1, #0
 8000c2e:	480b      	ldr	r0, [pc, #44]	; (8000c5c <set_usart2_buffer_Tx+0x3c>)
 8000c30:	f000 f99c 	bl	8000f6c <memset>
	if((BUFF_SIZE - strlen((char*)msg) + 1) < 0){
		strcpy((char*)usart2.Tx,"Error msg to Long\r\n");
		usart2.Tx_len = strlen((char*)"Error msg to Long\r\n");
	}
	else{
		strcpy((char*)usart2.Tx,(char*)msg);
 8000c34:	6879      	ldr	r1, [r7, #4]
 8000c36:	4809      	ldr	r0, [pc, #36]	; (8000c5c <set_usart2_buffer_Tx+0x3c>)
 8000c38:	f000 f9c0 	bl	8000fbc <strcpy>
		usart2.Tx_len = strlen((char*)msg);
 8000c3c:	6878      	ldr	r0, [r7, #4]
 8000c3e:	f7ff fa97 	bl	8000170 <strlen>
 8000c42:	4602      	mov	r2, r0
 8000c44:	4b05      	ldr	r3, [pc, #20]	; (8000c5c <set_usart2_buffer_Tx+0x3c>)
 8000c46:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
	}

	usart2.write_index = 0;
 8000c4a:	4b04      	ldr	r3, [pc, #16]	; (8000c5c <set_usart2_buffer_Tx+0x3c>)
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

}
 8000c52:	bf00      	nop
 8000c54:	3708      	adds	r7, #8
 8000c56:	46bd      	mov	sp, r7
 8000c58:	bd80      	pop	{r7, pc}
 8000c5a:	bf00      	nop
 8000c5c:	200003e0 	.word	0x200003e0

08000c60 <write_usart2>:


/*USART2 write function with no interrupt.
 *This function writes msg written in buffet_Tx to USART2_DR.*/
void write_usart2(uint8_t* msg){
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b082      	sub	sp, #8
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]


	set_usart2_buffer_Tx(msg);
 8000c68:	6878      	ldr	r0, [r7, #4]
 8000c6a:	f7ff ffd9 	bl	8000c20 <set_usart2_buffer_Tx>

	while(usart2.write_index < usart2.Tx_len)
 8000c6e:	e014      	b.n	8000c9a <write_usart2+0x3a>
	{
		while(((USART2->SR) & 0x00000080) == 0x00000000);// wait while data is not yet transfered (TXE != 1)(see RM 27.6.1)
 8000c70:	bf00      	nop
 8000c72:	4b17      	ldr	r3, [pc, #92]	; (8000cd0 <write_usart2+0x70>)
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d0f9      	beq.n	8000c72 <write_usart2+0x12>
		USART2->DR = (uint8_t)(usart2.Tx[usart2.write_index] & 0xFF); //send data (see RM 27.6.2)
 8000c7e:	4b15      	ldr	r3, [pc, #84]	; (8000cd4 <write_usart2+0x74>)
 8000c80:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8000c84:	4a13      	ldr	r2, [pc, #76]	; (8000cd4 <write_usart2+0x74>)
 8000c86:	5cd2      	ldrb	r2, [r2, r3]
 8000c88:	4b11      	ldr	r3, [pc, #68]	; (8000cd0 <write_usart2+0x70>)
 8000c8a:	605a      	str	r2, [r3, #4]
		usart2.write_index++;
 8000c8c:	4b11      	ldr	r3, [pc, #68]	; (8000cd4 <write_usart2+0x74>)
 8000c8e:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8000c92:	3301      	adds	r3, #1
 8000c94:	4a0f      	ldr	r2, [pc, #60]	; (8000cd4 <write_usart2+0x74>)
 8000c96:	f8c2 3204 	str.w	r3, [r2, #516]	; 0x204
	while(usart2.write_index < usart2.Tx_len)
 8000c9a:	4b0e      	ldr	r3, [pc, #56]	; (8000cd4 <write_usart2+0x74>)
 8000c9c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8000ca0:	4b0c      	ldr	r3, [pc, #48]	; (8000cd4 <write_usart2+0x74>)
 8000ca2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8000ca6:	429a      	cmp	r2, r3
 8000ca8:	d3e2      	bcc.n	8000c70 <write_usart2+0x10>
	}
	while(((USART2->SR) & 0x00000040) !=  0x00000040); //wait until transmission is complete TC=1 (see RM 27.6.1)
 8000caa:	bf00      	nop
 8000cac:	4b08      	ldr	r3, [pc, #32]	; (8000cd0 <write_usart2+0x70>)
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000cb4:	2b40      	cmp	r3, #64	; 0x40
 8000cb6:	d1f9      	bne.n	8000cac <write_usart2+0x4c>
	usart2.write_index = 0;
 8000cb8:	4b06      	ldr	r3, [pc, #24]	; (8000cd4 <write_usart2+0x74>)
 8000cba:	2200      	movs	r2, #0
 8000cbc:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
	usart2.Tx_len = 0;
 8000cc0:	4b04      	ldr	r3, [pc, #16]	; (8000cd4 <write_usart2+0x74>)
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

}
 8000cc8:	bf00      	nop
 8000cca:	3708      	adds	r7, #8
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	bd80      	pop	{r7, pc}
 8000cd0:	40004400 	.word	0x40004400
 8000cd4:	200003e0 	.word	0x200003e0

08000cd8 <write_usart1>:


/*USART1 write function with no interrupt.*/
void write_usart1(uint8_t *command){
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b082      	sub	sp, #8
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	6078      	str	r0, [r7, #4]


	/*Set usart1_buffer_Tx with command*/
	set_usart1_buffer_Tx(command);
 8000ce0:	6878      	ldr	r0, [r7, #4]
 8000ce2:	f000 f835 	bl	8000d50 <set_usart1_buffer_Tx>

	/*Send command*/
	while(usart1.write_index < usart1.Tx_len)
 8000ce6:	e014      	b.n	8000d12 <write_usart1+0x3a>
	{
		while(((USART1->SR) & 0x00000080) == 0x00000000);// wait while data is not yet transfered (TXE != 1)(see RM 27.6.1)
 8000ce8:	bf00      	nop
 8000cea:	4b17      	ldr	r3, [pc, #92]	; (8000d48 <write_usart1+0x70>)
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d0f9      	beq.n	8000cea <write_usart1+0x12>
		USART1->DR = (uint8_t)(usart1.Tx[usart1.write_index] & 0xFF); //send data (see RM 27.6.2)
 8000cf6:	4b15      	ldr	r3, [pc, #84]	; (8000d4c <write_usart1+0x74>)
 8000cf8:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 8000cfc:	4a13      	ldr	r2, [pc, #76]	; (8000d4c <write_usart1+0x74>)
 8000cfe:	5cd2      	ldrb	r2, [r2, r3]
 8000d00:	4b11      	ldr	r3, [pc, #68]	; (8000d48 <write_usart1+0x70>)
 8000d02:	605a      	str	r2, [r3, #4]
		usart1.write_index++;
 8000d04:	4b11      	ldr	r3, [pc, #68]	; (8000d4c <write_usart1+0x74>)
 8000d06:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 8000d0a:	3301      	adds	r3, #1
 8000d0c:	4a0f      	ldr	r2, [pc, #60]	; (8000d4c <write_usart1+0x74>)
 8000d0e:	f8c2 3408 	str.w	r3, [r2, #1032]	; 0x408
	while(usart1.write_index < usart1.Tx_len)
 8000d12:	4b0e      	ldr	r3, [pc, #56]	; (8000d4c <write_usart1+0x74>)
 8000d14:	f8d3 2408 	ldr.w	r2, [r3, #1032]	; 0x408
 8000d18:	4b0c      	ldr	r3, [pc, #48]	; (8000d4c <write_usart1+0x74>)
 8000d1a:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8000d1e:	429a      	cmp	r2, r3
 8000d20:	d3e2      	bcc.n	8000ce8 <write_usart1+0x10>
	}
	while(((USART1->SR) & 0x00000040) !=  0x00000040); //wait until transmission is complete TC=1 (see RM 27.6.1)
 8000d22:	bf00      	nop
 8000d24:	4b08      	ldr	r3, [pc, #32]	; (8000d48 <write_usart1+0x70>)
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000d2c:	2b40      	cmp	r3, #64	; 0x40
 8000d2e:	d1f9      	bne.n	8000d24 <write_usart1+0x4c>
	usart1.write_index = 0;
 8000d30:	4b06      	ldr	r3, [pc, #24]	; (8000d4c <write_usart1+0x74>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
	usart1.Tx_len = 0;
 8000d38:	4b04      	ldr	r3, [pc, #16]	; (8000d4c <write_usart1+0x74>)
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400

}
 8000d40:	bf00      	nop
 8000d42:	3708      	adds	r7, #8
 8000d44:	46bd      	mov	sp, r7
 8000d46:	bd80      	pop	{r7, pc}
 8000d48:	40013800 	.word	0x40013800
 8000d4c:	200005e8 	.word	0x200005e8

08000d50 <set_usart1_buffer_Tx>:


void set_usart1_buffer_Tx(uint8_t *command){
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b082      	sub	sp, #8
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]

	/*Write command into usart1_buffer_Tx*/
	memset(usart1.Tx, '\0', BUFF_SIZE*sizeof(uint8_t));
 8000d58:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000d5c:	2100      	movs	r1, #0
 8000d5e:	480b      	ldr	r0, [pc, #44]	; (8000d8c <set_usart1_buffer_Tx+0x3c>)
 8000d60:	f000 f904 	bl	8000f6c <memset>
	if((BUFF_SIZE - strlen((char*)command) + 1) < 0){
		strcpy((char*)usart1.Tx,"Error command to Long\r\n");
		usart1.Tx_len = strlen((char*)"Error command to Long\r\n");
	}
	else{
		strcpy((char*)usart1.Tx,(char*)command);
 8000d64:	6879      	ldr	r1, [r7, #4]
 8000d66:	4809      	ldr	r0, [pc, #36]	; (8000d8c <set_usart1_buffer_Tx+0x3c>)
 8000d68:	f000 f928 	bl	8000fbc <strcpy>
		usart1.Tx_len = strlen((char*)command);
 8000d6c:	6878      	ldr	r0, [r7, #4]
 8000d6e:	f7ff f9ff 	bl	8000170 <strlen>
 8000d72:	4602      	mov	r2, r0
 8000d74:	4b05      	ldr	r3, [pc, #20]	; (8000d8c <set_usart1_buffer_Tx+0x3c>)
 8000d76:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
	}
	usart1.write_index = 0;
 8000d7a:	4b04      	ldr	r3, [pc, #16]	; (8000d8c <set_usart1_buffer_Tx+0x3c>)
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408

}
 8000d82:	bf00      	nop
 8000d84:	3708      	adds	r7, #8
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bd80      	pop	{r7, pc}
 8000d8a:	bf00      	nop
 8000d8c:	200005e8 	.word	0x200005e8

08000d90 <set_usart1_buffer_Rx>:


/*This function inits Rx buffer variables - should be called in init_usart1*/
void set_usart1_buffer_Rx(){
 8000d90:	b580      	push	{r7, lr}
 8000d92:	af00      	add	r7, sp, #0

	memset(usart1.Rx, '\0', BUFF_SIZE*sizeof(uint8_t));
 8000d94:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000d98:	2100      	movs	r1, #0
 8000d9a:	4806      	ldr	r0, [pc, #24]	; (8000db4 <set_usart1_buffer_Rx+0x24>)
 8000d9c:	f000 f8e6 	bl	8000f6c <memset>
	usart1.Rx_len = 0;
 8000da0:	4b05      	ldr	r3, [pc, #20]	; (8000db8 <set_usart1_buffer_Rx+0x28>)
 8000da2:	2200      	movs	r2, #0
 8000da4:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
	usart1.read_index = 0;
 8000da8:	4b03      	ldr	r3, [pc, #12]	; (8000db8 <set_usart1_buffer_Rx+0x28>)
 8000daa:	2200      	movs	r2, #0
 8000dac:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c

}
 8000db0:	bf00      	nop
 8000db2:	bd80      	pop	{r7, pc}
 8000db4:	200007e8 	.word	0x200007e8
 8000db8:	200005e8 	.word	0x200005e8

08000dbc <search_usart1_buffer_Rx>:

/*This function returns 3 values type STATE - defined by common.h:
 * PASS - when pass param is found.
 * FAIL - when fail param is found.
 * STANDBY - when neither pass param or fail param are found.*/
STATE search_usart1_buffer_Rx(uint8_t *pass, uint8_t *fail){
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b082      	sub	sp, #8
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
 8000dc4:	6039      	str	r1, [r7, #0]

	/*!TODO:need to check that usart1.Rx buffer wasn't overflow*/
	if((usart1.Rx_len + 1) < BUFF_SIZE){
 8000dc6:	4b19      	ldr	r3, [pc, #100]	; (8000e2c <search_usart1_buffer_Rx+0x70>)
 8000dc8:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8000dcc:	3301      	adds	r3, #1
 8000dce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000dd2:	d21d      	bcs.n	8000e10 <search_usart1_buffer_Rx+0x54>

		if(strstr((const char*)usart1.Rx , (const char*)pass)){
 8000dd4:	6879      	ldr	r1, [r7, #4]
 8000dd6:	4816      	ldr	r0, [pc, #88]	; (8000e30 <search_usart1_buffer_Rx+0x74>)
 8000dd8:	f000 f8f8 	bl	8000fcc <strstr>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d006      	beq.n	8000df0 <search_usart1_buffer_Rx+0x34>
			write_usart2((uint8_t*)usart1.Rx); //write response to screen
 8000de2:	4813      	ldr	r0, [pc, #76]	; (8000e30 <search_usart1_buffer_Rx+0x74>)
 8000de4:	f7ff ff3c 	bl	8000c60 <write_usart2>
			set_usart1_buffer_Rx();
 8000de8:	f7ff ffd2 	bl	8000d90 <set_usart1_buffer_Rx>
			return (uint32_t)PASS;
 8000dec:	2300      	movs	r3, #0
 8000dee:	e018      	b.n	8000e22 <search_usart1_buffer_Rx+0x66>
		}
		else if(strstr((const char*)usart1.Rx , (const char*)fail)){
 8000df0:	6839      	ldr	r1, [r7, #0]
 8000df2:	480f      	ldr	r0, [pc, #60]	; (8000e30 <search_usart1_buffer_Rx+0x74>)
 8000df4:	f000 f8ea 	bl	8000fcc <strstr>
 8000df8:	4603      	mov	r3, r0
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d006      	beq.n	8000e0c <search_usart1_buffer_Rx+0x50>
			write_usart2((uint8_t*)usart1.Rx); //write response to screen
 8000dfe:	480c      	ldr	r0, [pc, #48]	; (8000e30 <search_usart1_buffer_Rx+0x74>)
 8000e00:	f7ff ff2e 	bl	8000c60 <write_usart2>
			set_usart1_buffer_Rx();
 8000e04:	f7ff ffc4 	bl	8000d90 <set_usart1_buffer_Rx>
			return (uint32_t)FAIL;
 8000e08:	2302      	movs	r3, #2
 8000e0a:	e00a      	b.n	8000e22 <search_usart1_buffer_Rx+0x66>
		}
		else{
			//write_usart2((uint8_t*)usart1.Rx);//for debuging
			//write_usart2((uint8_t*)"\r\n"); //for debuging
			return (uint32_t)STANDBY;
 8000e0c:	2301      	movs	r3, #1
 8000e0e:	e008      	b.n	8000e22 <search_usart1_buffer_Rx+0x66>

	}

	else{
		/*!TODO: when usart1.Rx buffer is overflown start check from end??*/
		write_usart2((uint8_t*)"\r\nBUFFER_OVERFLOW\r\n");
 8000e10:	4808      	ldr	r0, [pc, #32]	; (8000e34 <search_usart1_buffer_Rx+0x78>)
 8000e12:	f7ff ff25 	bl	8000c60 <write_usart2>
		write_usart2((uint8_t*)usart1.Rx);
 8000e16:	4806      	ldr	r0, [pc, #24]	; (8000e30 <search_usart1_buffer_Rx+0x74>)
 8000e18:	f7ff ff22 	bl	8000c60 <write_usart2>
		set_usart1_buffer_Rx();
 8000e1c:	f7ff ffb8 	bl	8000d90 <set_usart1_buffer_Rx>
		return (uint32_t)STANDBY;
 8000e20:	2301      	movs	r3, #1
	}

}
 8000e22:	4618      	mov	r0, r3
 8000e24:	3708      	adds	r7, #8
 8000e26:	46bd      	mov	sp, r7
 8000e28:	bd80      	pop	{r7, pc}
 8000e2a:	bf00      	nop
 8000e2c:	200005e8 	.word	0x200005e8
 8000e30:	200007e8 	.word	0x200007e8
 8000e34:	08001b20 	.word	0x08001b20

08000e38 <USART1_IRQHandler>:

/*USART1 Interrupt Handler - Only Rx is set to have interrupts*/
void USART1_IRQHandler(void){
 8000e38:	b480      	push	{r7}
 8000e3a:	af00      	add	r7, sp, #0

	if(((USART1->SR) & 0x00000020) == 0x00000020){ //Check if RXNE=1, this means that Rx interrupt occurred (see RM 27.6.1)
 8000e3c:	4b1e      	ldr	r3, [pc, #120]	; (8000eb8 <USART1_IRQHandler+0x80>)
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	f003 0320 	and.w	r3, r3, #32
 8000e44:	2b20      	cmp	r3, #32
 8000e46:	d132      	bne.n	8000eae <USART1_IRQHandler+0x76>

		c = USART1->DR; //This clear RXNE bit
 8000e48:	4b1b      	ldr	r3, [pc, #108]	; (8000eb8 <USART1_IRQHandler+0x80>)
 8000e4a:	685b      	ldr	r3, [r3, #4]
 8000e4c:	b2da      	uxtb	r2, r3
 8000e4e:	4b1b      	ldr	r3, [pc, #108]	; (8000ebc <USART1_IRQHandler+0x84>)
 8000e50:	701a      	strb	r2, [r3, #0]
		if((usart1.Rx_len + 1) < BUFF_SIZE){
 8000e52:	4b1b      	ldr	r3, [pc, #108]	; (8000ec0 <USART1_IRQHandler+0x88>)
 8000e54:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8000e58:	3301      	adds	r3, #1
 8000e5a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000e5e:	d20a      	bcs.n	8000e76 <USART1_IRQHandler+0x3e>
			usart1.Rx[usart1.read_index] = (uint8_t)(c & 0xFF);
 8000e60:	4b17      	ldr	r3, [pc, #92]	; (8000ec0 <USART1_IRQHandler+0x88>)
 8000e62:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8000e66:	4a15      	ldr	r2, [pc, #84]	; (8000ebc <USART1_IRQHandler+0x84>)
 8000e68:	7811      	ldrb	r1, [r2, #0]
 8000e6a:	4a15      	ldr	r2, [pc, #84]	; (8000ec0 <USART1_IRQHandler+0x88>)
 8000e6c:	4413      	add	r3, r2
 8000e6e:	460a      	mov	r2, r1
 8000e70:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
 8000e74:	e00d      	b.n	8000e92 <USART1_IRQHandler+0x5a>
		}
		else{
			//Restart index
			usart1.read_index = 0;
 8000e76:	4b12      	ldr	r3, [pc, #72]	; (8000ec0 <USART1_IRQHandler+0x88>)
 8000e78:	2200      	movs	r2, #0
 8000e7a:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
			usart1.Rx[usart1.read_index] = (uint8_t)(c & 0xFF);
 8000e7e:	4b10      	ldr	r3, [pc, #64]	; (8000ec0 <USART1_IRQHandler+0x88>)
 8000e80:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8000e84:	4a0d      	ldr	r2, [pc, #52]	; (8000ebc <USART1_IRQHandler+0x84>)
 8000e86:	7811      	ldrb	r1, [r2, #0]
 8000e88:	4a0d      	ldr	r2, [pc, #52]	; (8000ec0 <USART1_IRQHandler+0x88>)
 8000e8a:	4413      	add	r3, r2
 8000e8c:	460a      	mov	r2, r1
 8000e8e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
		}
		usart1.read_index++;
 8000e92:	4b0b      	ldr	r3, [pc, #44]	; (8000ec0 <USART1_IRQHandler+0x88>)
 8000e94:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8000e98:	3301      	adds	r3, #1
 8000e9a:	4a09      	ldr	r2, [pc, #36]	; (8000ec0 <USART1_IRQHandler+0x88>)
 8000e9c:	f8c2 340c 	str.w	r3, [r2, #1036]	; 0x40c
		usart1.Rx_len++;
 8000ea0:	4b07      	ldr	r3, [pc, #28]	; (8000ec0 <USART1_IRQHandler+0x88>)
 8000ea2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8000ea6:	3301      	adds	r3, #1
 8000ea8:	4a05      	ldr	r2, [pc, #20]	; (8000ec0 <USART1_IRQHandler+0x88>)
 8000eaa:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
	}


}
 8000eae:	bf00      	nop
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	bc80      	pop	{r7}
 8000eb4:	4770      	bx	lr
 8000eb6:	bf00      	nop
 8000eb8:	40013800 	.word	0x40013800
 8000ebc:	200009f8 	.word	0x200009f8
 8000ec0:	200005e8 	.word	0x200005e8

08000ec4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000ec4:	480d      	ldr	r0, [pc, #52]	; (8000efc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000ec6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ec8:	480d      	ldr	r0, [pc, #52]	; (8000f00 <LoopForever+0x6>)
  ldr r1, =_edata
 8000eca:	490e      	ldr	r1, [pc, #56]	; (8000f04 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000ecc:	4a0e      	ldr	r2, [pc, #56]	; (8000f08 <LoopForever+0xe>)
  movs r3, #0
 8000ece:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ed0:	e002      	b.n	8000ed8 <LoopCopyDataInit>

08000ed2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ed2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ed4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ed6:	3304      	adds	r3, #4

08000ed8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ed8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000eda:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000edc:	d3f9      	bcc.n	8000ed2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ede:	4a0b      	ldr	r2, [pc, #44]	; (8000f0c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000ee0:	4c0b      	ldr	r4, [pc, #44]	; (8000f10 <LoopForever+0x16>)
  movs r3, #0
 8000ee2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ee4:	e001      	b.n	8000eea <LoopFillZerobss>

08000ee6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ee6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ee8:	3204      	adds	r2, #4

08000eea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000eea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000eec:	d3fb      	bcc.n	8000ee6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000eee:	f3af 8000 	nop.w
/* Call static constructors */
  bl __libc_init_array
 8000ef2:	f000 f817 	bl	8000f24 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000ef6:	f7ff fb27 	bl	8000548 <main>

08000efa <LoopForever>:

LoopForever:
    b LoopForever
 8000efa:	e7fe      	b.n	8000efa <LoopForever>
  ldr   r0, =_estack
 8000efc:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8000f00:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f04:	20000098 	.word	0x20000098
  ldr r2, =_sidata
 8000f08:	08001b70 	.word	0x08001b70
  ldr r2, =_sbss
 8000f0c:	20000098 	.word	0x20000098
  ldr r4, =_ebss
 8000f10:	20000a0c 	.word	0x20000a0c

08000f14 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000f14:	e7fe      	b.n	8000f14 <ADC1_2_IRQHandler>
	...

08000f18 <__errno>:
 8000f18:	4b01      	ldr	r3, [pc, #4]	; (8000f20 <__errno+0x8>)
 8000f1a:	6818      	ldr	r0, [r3, #0]
 8000f1c:	4770      	bx	lr
 8000f1e:	bf00      	nop
 8000f20:	20000034 	.word	0x20000034

08000f24 <__libc_init_array>:
 8000f24:	b570      	push	{r4, r5, r6, lr}
 8000f26:	2500      	movs	r5, #0
 8000f28:	4e0c      	ldr	r6, [pc, #48]	; (8000f5c <__libc_init_array+0x38>)
 8000f2a:	4c0d      	ldr	r4, [pc, #52]	; (8000f60 <__libc_init_array+0x3c>)
 8000f2c:	1ba4      	subs	r4, r4, r6
 8000f2e:	10a4      	asrs	r4, r4, #2
 8000f30:	42a5      	cmp	r5, r4
 8000f32:	d109      	bne.n	8000f48 <__libc_init_array+0x24>
 8000f34:	f000 fc56 	bl	80017e4 <_init>
 8000f38:	2500      	movs	r5, #0
 8000f3a:	4e0a      	ldr	r6, [pc, #40]	; (8000f64 <__libc_init_array+0x40>)
 8000f3c:	4c0a      	ldr	r4, [pc, #40]	; (8000f68 <__libc_init_array+0x44>)
 8000f3e:	1ba4      	subs	r4, r4, r6
 8000f40:	10a4      	asrs	r4, r4, #2
 8000f42:	42a5      	cmp	r5, r4
 8000f44:	d105      	bne.n	8000f52 <__libc_init_array+0x2e>
 8000f46:	bd70      	pop	{r4, r5, r6, pc}
 8000f48:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000f4c:	4798      	blx	r3
 8000f4e:	3501      	adds	r5, #1
 8000f50:	e7ee      	b.n	8000f30 <__libc_init_array+0xc>
 8000f52:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000f56:	4798      	blx	r3
 8000f58:	3501      	adds	r5, #1
 8000f5a:	e7f2      	b.n	8000f42 <__libc_init_array+0x1e>
 8000f5c:	08001b68 	.word	0x08001b68
 8000f60:	08001b68 	.word	0x08001b68
 8000f64:	08001b68 	.word	0x08001b68
 8000f68:	08001b6c 	.word	0x08001b6c

08000f6c <memset>:
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	4402      	add	r2, r0
 8000f70:	4293      	cmp	r3, r2
 8000f72:	d100      	bne.n	8000f76 <memset+0xa>
 8000f74:	4770      	bx	lr
 8000f76:	f803 1b01 	strb.w	r1, [r3], #1
 8000f7a:	e7f9      	b.n	8000f70 <memset+0x4>

08000f7c <siprintf>:
 8000f7c:	b40e      	push	{r1, r2, r3}
 8000f7e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8000f82:	b500      	push	{lr}
 8000f84:	b09c      	sub	sp, #112	; 0x70
 8000f86:	ab1d      	add	r3, sp, #116	; 0x74
 8000f88:	9002      	str	r0, [sp, #8]
 8000f8a:	9006      	str	r0, [sp, #24]
 8000f8c:	9107      	str	r1, [sp, #28]
 8000f8e:	9104      	str	r1, [sp, #16]
 8000f90:	4808      	ldr	r0, [pc, #32]	; (8000fb4 <siprintf+0x38>)
 8000f92:	4909      	ldr	r1, [pc, #36]	; (8000fb8 <siprintf+0x3c>)
 8000f94:	f853 2b04 	ldr.w	r2, [r3], #4
 8000f98:	9105      	str	r1, [sp, #20]
 8000f9a:	6800      	ldr	r0, [r0, #0]
 8000f9c:	a902      	add	r1, sp, #8
 8000f9e:	9301      	str	r3, [sp, #4]
 8000fa0:	f000 f888 	bl	80010b4 <_svfiprintf_r>
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	9b02      	ldr	r3, [sp, #8]
 8000fa8:	701a      	strb	r2, [r3, #0]
 8000faa:	b01c      	add	sp, #112	; 0x70
 8000fac:	f85d eb04 	ldr.w	lr, [sp], #4
 8000fb0:	b003      	add	sp, #12
 8000fb2:	4770      	bx	lr
 8000fb4:	20000034 	.word	0x20000034
 8000fb8:	ffff0208 	.word	0xffff0208

08000fbc <strcpy>:
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8000fc2:	f803 2b01 	strb.w	r2, [r3], #1
 8000fc6:	2a00      	cmp	r2, #0
 8000fc8:	d1f9      	bne.n	8000fbe <strcpy+0x2>
 8000fca:	4770      	bx	lr

08000fcc <strstr>:
 8000fcc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000fce:	7803      	ldrb	r3, [r0, #0]
 8000fd0:	b17b      	cbz	r3, 8000ff2 <strstr+0x26>
 8000fd2:	4604      	mov	r4, r0
 8000fd4:	7823      	ldrb	r3, [r4, #0]
 8000fd6:	4620      	mov	r0, r4
 8000fd8:	1c66      	adds	r6, r4, #1
 8000fda:	b17b      	cbz	r3, 8000ffc <strstr+0x30>
 8000fdc:	1e4a      	subs	r2, r1, #1
 8000fde:	1e63      	subs	r3, r4, #1
 8000fe0:	f812 5f01 	ldrb.w	r5, [r2, #1]!
 8000fe4:	b14d      	cbz	r5, 8000ffa <strstr+0x2e>
 8000fe6:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 8000fea:	4634      	mov	r4, r6
 8000fec:	42af      	cmp	r7, r5
 8000fee:	d0f7      	beq.n	8000fe0 <strstr+0x14>
 8000ff0:	e7f0      	b.n	8000fd4 <strstr+0x8>
 8000ff2:	780b      	ldrb	r3, [r1, #0]
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	bf18      	it	ne
 8000ff8:	2000      	movne	r0, #0
 8000ffa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	e7fc      	b.n	8000ffa <strstr+0x2e>

08001000 <__ssputs_r>:
 8001000:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001004:	688e      	ldr	r6, [r1, #8]
 8001006:	4682      	mov	sl, r0
 8001008:	429e      	cmp	r6, r3
 800100a:	460c      	mov	r4, r1
 800100c:	4690      	mov	r8, r2
 800100e:	4699      	mov	r9, r3
 8001010:	d837      	bhi.n	8001082 <__ssputs_r+0x82>
 8001012:	898a      	ldrh	r2, [r1, #12]
 8001014:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8001018:	d031      	beq.n	800107e <__ssputs_r+0x7e>
 800101a:	2302      	movs	r3, #2
 800101c:	6825      	ldr	r5, [r4, #0]
 800101e:	6909      	ldr	r1, [r1, #16]
 8001020:	1a6f      	subs	r7, r5, r1
 8001022:	6965      	ldr	r5, [r4, #20]
 8001024:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001028:	fb95 f5f3 	sdiv	r5, r5, r3
 800102c:	f109 0301 	add.w	r3, r9, #1
 8001030:	443b      	add	r3, r7
 8001032:	429d      	cmp	r5, r3
 8001034:	bf38      	it	cc
 8001036:	461d      	movcc	r5, r3
 8001038:	0553      	lsls	r3, r2, #21
 800103a:	d530      	bpl.n	800109e <__ssputs_r+0x9e>
 800103c:	4629      	mov	r1, r5
 800103e:	f000 fb37 	bl	80016b0 <_malloc_r>
 8001042:	4606      	mov	r6, r0
 8001044:	b950      	cbnz	r0, 800105c <__ssputs_r+0x5c>
 8001046:	230c      	movs	r3, #12
 8001048:	f04f 30ff 	mov.w	r0, #4294967295
 800104c:	f8ca 3000 	str.w	r3, [sl]
 8001050:	89a3      	ldrh	r3, [r4, #12]
 8001052:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001056:	81a3      	strh	r3, [r4, #12]
 8001058:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800105c:	463a      	mov	r2, r7
 800105e:	6921      	ldr	r1, [r4, #16]
 8001060:	f000 fab6 	bl	80015d0 <memcpy>
 8001064:	89a3      	ldrh	r3, [r4, #12]
 8001066:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800106a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800106e:	81a3      	strh	r3, [r4, #12]
 8001070:	6126      	str	r6, [r4, #16]
 8001072:	443e      	add	r6, r7
 8001074:	6026      	str	r6, [r4, #0]
 8001076:	464e      	mov	r6, r9
 8001078:	6165      	str	r5, [r4, #20]
 800107a:	1bed      	subs	r5, r5, r7
 800107c:	60a5      	str	r5, [r4, #8]
 800107e:	454e      	cmp	r6, r9
 8001080:	d900      	bls.n	8001084 <__ssputs_r+0x84>
 8001082:	464e      	mov	r6, r9
 8001084:	4632      	mov	r2, r6
 8001086:	4641      	mov	r1, r8
 8001088:	6820      	ldr	r0, [r4, #0]
 800108a:	f000 faac 	bl	80015e6 <memmove>
 800108e:	68a3      	ldr	r3, [r4, #8]
 8001090:	2000      	movs	r0, #0
 8001092:	1b9b      	subs	r3, r3, r6
 8001094:	60a3      	str	r3, [r4, #8]
 8001096:	6823      	ldr	r3, [r4, #0]
 8001098:	441e      	add	r6, r3
 800109a:	6026      	str	r6, [r4, #0]
 800109c:	e7dc      	b.n	8001058 <__ssputs_r+0x58>
 800109e:	462a      	mov	r2, r5
 80010a0:	f000 fb60 	bl	8001764 <_realloc_r>
 80010a4:	4606      	mov	r6, r0
 80010a6:	2800      	cmp	r0, #0
 80010a8:	d1e2      	bne.n	8001070 <__ssputs_r+0x70>
 80010aa:	6921      	ldr	r1, [r4, #16]
 80010ac:	4650      	mov	r0, sl
 80010ae:	f000 fab3 	bl	8001618 <_free_r>
 80010b2:	e7c8      	b.n	8001046 <__ssputs_r+0x46>

080010b4 <_svfiprintf_r>:
 80010b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80010b8:	461d      	mov	r5, r3
 80010ba:	898b      	ldrh	r3, [r1, #12]
 80010bc:	b09d      	sub	sp, #116	; 0x74
 80010be:	061f      	lsls	r7, r3, #24
 80010c0:	4680      	mov	r8, r0
 80010c2:	460c      	mov	r4, r1
 80010c4:	4616      	mov	r6, r2
 80010c6:	d50f      	bpl.n	80010e8 <_svfiprintf_r+0x34>
 80010c8:	690b      	ldr	r3, [r1, #16]
 80010ca:	b96b      	cbnz	r3, 80010e8 <_svfiprintf_r+0x34>
 80010cc:	2140      	movs	r1, #64	; 0x40
 80010ce:	f000 faef 	bl	80016b0 <_malloc_r>
 80010d2:	6020      	str	r0, [r4, #0]
 80010d4:	6120      	str	r0, [r4, #16]
 80010d6:	b928      	cbnz	r0, 80010e4 <_svfiprintf_r+0x30>
 80010d8:	230c      	movs	r3, #12
 80010da:	f8c8 3000 	str.w	r3, [r8]
 80010de:	f04f 30ff 	mov.w	r0, #4294967295
 80010e2:	e0c8      	b.n	8001276 <_svfiprintf_r+0x1c2>
 80010e4:	2340      	movs	r3, #64	; 0x40
 80010e6:	6163      	str	r3, [r4, #20]
 80010e8:	2300      	movs	r3, #0
 80010ea:	9309      	str	r3, [sp, #36]	; 0x24
 80010ec:	2320      	movs	r3, #32
 80010ee:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80010f2:	2330      	movs	r3, #48	; 0x30
 80010f4:	f04f 0b01 	mov.w	fp, #1
 80010f8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80010fc:	9503      	str	r5, [sp, #12]
 80010fe:	4637      	mov	r7, r6
 8001100:	463d      	mov	r5, r7
 8001102:	f815 3b01 	ldrb.w	r3, [r5], #1
 8001106:	b10b      	cbz	r3, 800110c <_svfiprintf_r+0x58>
 8001108:	2b25      	cmp	r3, #37	; 0x25
 800110a:	d13e      	bne.n	800118a <_svfiprintf_r+0xd6>
 800110c:	ebb7 0a06 	subs.w	sl, r7, r6
 8001110:	d00b      	beq.n	800112a <_svfiprintf_r+0x76>
 8001112:	4653      	mov	r3, sl
 8001114:	4632      	mov	r2, r6
 8001116:	4621      	mov	r1, r4
 8001118:	4640      	mov	r0, r8
 800111a:	f7ff ff71 	bl	8001000 <__ssputs_r>
 800111e:	3001      	adds	r0, #1
 8001120:	f000 80a4 	beq.w	800126c <_svfiprintf_r+0x1b8>
 8001124:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001126:	4453      	add	r3, sl
 8001128:	9309      	str	r3, [sp, #36]	; 0x24
 800112a:	783b      	ldrb	r3, [r7, #0]
 800112c:	2b00      	cmp	r3, #0
 800112e:	f000 809d 	beq.w	800126c <_svfiprintf_r+0x1b8>
 8001132:	2300      	movs	r3, #0
 8001134:	f04f 32ff 	mov.w	r2, #4294967295
 8001138:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800113c:	9304      	str	r3, [sp, #16]
 800113e:	9307      	str	r3, [sp, #28]
 8001140:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8001144:	931a      	str	r3, [sp, #104]	; 0x68
 8001146:	462f      	mov	r7, r5
 8001148:	2205      	movs	r2, #5
 800114a:	f817 1b01 	ldrb.w	r1, [r7], #1
 800114e:	4850      	ldr	r0, [pc, #320]	; (8001290 <_svfiprintf_r+0x1dc>)
 8001150:	f000 fa30 	bl	80015b4 <memchr>
 8001154:	9b04      	ldr	r3, [sp, #16]
 8001156:	b9d0      	cbnz	r0, 800118e <_svfiprintf_r+0xda>
 8001158:	06d9      	lsls	r1, r3, #27
 800115a:	bf44      	itt	mi
 800115c:	2220      	movmi	r2, #32
 800115e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8001162:	071a      	lsls	r2, r3, #28
 8001164:	bf44      	itt	mi
 8001166:	222b      	movmi	r2, #43	; 0x2b
 8001168:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800116c:	782a      	ldrb	r2, [r5, #0]
 800116e:	2a2a      	cmp	r2, #42	; 0x2a
 8001170:	d015      	beq.n	800119e <_svfiprintf_r+0xea>
 8001172:	462f      	mov	r7, r5
 8001174:	2000      	movs	r0, #0
 8001176:	250a      	movs	r5, #10
 8001178:	9a07      	ldr	r2, [sp, #28]
 800117a:	4639      	mov	r1, r7
 800117c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001180:	3b30      	subs	r3, #48	; 0x30
 8001182:	2b09      	cmp	r3, #9
 8001184:	d94d      	bls.n	8001222 <_svfiprintf_r+0x16e>
 8001186:	b1b8      	cbz	r0, 80011b8 <_svfiprintf_r+0x104>
 8001188:	e00f      	b.n	80011aa <_svfiprintf_r+0xf6>
 800118a:	462f      	mov	r7, r5
 800118c:	e7b8      	b.n	8001100 <_svfiprintf_r+0x4c>
 800118e:	4a40      	ldr	r2, [pc, #256]	; (8001290 <_svfiprintf_r+0x1dc>)
 8001190:	463d      	mov	r5, r7
 8001192:	1a80      	subs	r0, r0, r2
 8001194:	fa0b f000 	lsl.w	r0, fp, r0
 8001198:	4318      	orrs	r0, r3
 800119a:	9004      	str	r0, [sp, #16]
 800119c:	e7d3      	b.n	8001146 <_svfiprintf_r+0x92>
 800119e:	9a03      	ldr	r2, [sp, #12]
 80011a0:	1d11      	adds	r1, r2, #4
 80011a2:	6812      	ldr	r2, [r2, #0]
 80011a4:	9103      	str	r1, [sp, #12]
 80011a6:	2a00      	cmp	r2, #0
 80011a8:	db01      	blt.n	80011ae <_svfiprintf_r+0xfa>
 80011aa:	9207      	str	r2, [sp, #28]
 80011ac:	e004      	b.n	80011b8 <_svfiprintf_r+0x104>
 80011ae:	4252      	negs	r2, r2
 80011b0:	f043 0302 	orr.w	r3, r3, #2
 80011b4:	9207      	str	r2, [sp, #28]
 80011b6:	9304      	str	r3, [sp, #16]
 80011b8:	783b      	ldrb	r3, [r7, #0]
 80011ba:	2b2e      	cmp	r3, #46	; 0x2e
 80011bc:	d10c      	bne.n	80011d8 <_svfiprintf_r+0x124>
 80011be:	787b      	ldrb	r3, [r7, #1]
 80011c0:	2b2a      	cmp	r3, #42	; 0x2a
 80011c2:	d133      	bne.n	800122c <_svfiprintf_r+0x178>
 80011c4:	9b03      	ldr	r3, [sp, #12]
 80011c6:	3702      	adds	r7, #2
 80011c8:	1d1a      	adds	r2, r3, #4
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	9203      	str	r2, [sp, #12]
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	bfb8      	it	lt
 80011d2:	f04f 33ff 	movlt.w	r3, #4294967295
 80011d6:	9305      	str	r3, [sp, #20]
 80011d8:	4d2e      	ldr	r5, [pc, #184]	; (8001294 <_svfiprintf_r+0x1e0>)
 80011da:	2203      	movs	r2, #3
 80011dc:	7839      	ldrb	r1, [r7, #0]
 80011de:	4628      	mov	r0, r5
 80011e0:	f000 f9e8 	bl	80015b4 <memchr>
 80011e4:	b138      	cbz	r0, 80011f6 <_svfiprintf_r+0x142>
 80011e6:	2340      	movs	r3, #64	; 0x40
 80011e8:	1b40      	subs	r0, r0, r5
 80011ea:	fa03 f000 	lsl.w	r0, r3, r0
 80011ee:	9b04      	ldr	r3, [sp, #16]
 80011f0:	3701      	adds	r7, #1
 80011f2:	4303      	orrs	r3, r0
 80011f4:	9304      	str	r3, [sp, #16]
 80011f6:	7839      	ldrb	r1, [r7, #0]
 80011f8:	2206      	movs	r2, #6
 80011fa:	4827      	ldr	r0, [pc, #156]	; (8001298 <_svfiprintf_r+0x1e4>)
 80011fc:	1c7e      	adds	r6, r7, #1
 80011fe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8001202:	f000 f9d7 	bl	80015b4 <memchr>
 8001206:	2800      	cmp	r0, #0
 8001208:	d038      	beq.n	800127c <_svfiprintf_r+0x1c8>
 800120a:	4b24      	ldr	r3, [pc, #144]	; (800129c <_svfiprintf_r+0x1e8>)
 800120c:	bb13      	cbnz	r3, 8001254 <_svfiprintf_r+0x1a0>
 800120e:	9b03      	ldr	r3, [sp, #12]
 8001210:	3307      	adds	r3, #7
 8001212:	f023 0307 	bic.w	r3, r3, #7
 8001216:	3308      	adds	r3, #8
 8001218:	9303      	str	r3, [sp, #12]
 800121a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800121c:	444b      	add	r3, r9
 800121e:	9309      	str	r3, [sp, #36]	; 0x24
 8001220:	e76d      	b.n	80010fe <_svfiprintf_r+0x4a>
 8001222:	fb05 3202 	mla	r2, r5, r2, r3
 8001226:	2001      	movs	r0, #1
 8001228:	460f      	mov	r7, r1
 800122a:	e7a6      	b.n	800117a <_svfiprintf_r+0xc6>
 800122c:	2300      	movs	r3, #0
 800122e:	250a      	movs	r5, #10
 8001230:	4619      	mov	r1, r3
 8001232:	3701      	adds	r7, #1
 8001234:	9305      	str	r3, [sp, #20]
 8001236:	4638      	mov	r0, r7
 8001238:	f810 2b01 	ldrb.w	r2, [r0], #1
 800123c:	3a30      	subs	r2, #48	; 0x30
 800123e:	2a09      	cmp	r2, #9
 8001240:	d903      	bls.n	800124a <_svfiprintf_r+0x196>
 8001242:	2b00      	cmp	r3, #0
 8001244:	d0c8      	beq.n	80011d8 <_svfiprintf_r+0x124>
 8001246:	9105      	str	r1, [sp, #20]
 8001248:	e7c6      	b.n	80011d8 <_svfiprintf_r+0x124>
 800124a:	fb05 2101 	mla	r1, r5, r1, r2
 800124e:	2301      	movs	r3, #1
 8001250:	4607      	mov	r7, r0
 8001252:	e7f0      	b.n	8001236 <_svfiprintf_r+0x182>
 8001254:	ab03      	add	r3, sp, #12
 8001256:	9300      	str	r3, [sp, #0]
 8001258:	4622      	mov	r2, r4
 800125a:	4b11      	ldr	r3, [pc, #68]	; (80012a0 <_svfiprintf_r+0x1ec>)
 800125c:	a904      	add	r1, sp, #16
 800125e:	4640      	mov	r0, r8
 8001260:	f3af 8000 	nop.w
 8001264:	f1b0 3fff 	cmp.w	r0, #4294967295
 8001268:	4681      	mov	r9, r0
 800126a:	d1d6      	bne.n	800121a <_svfiprintf_r+0x166>
 800126c:	89a3      	ldrh	r3, [r4, #12]
 800126e:	065b      	lsls	r3, r3, #25
 8001270:	f53f af35 	bmi.w	80010de <_svfiprintf_r+0x2a>
 8001274:	9809      	ldr	r0, [sp, #36]	; 0x24
 8001276:	b01d      	add	sp, #116	; 0x74
 8001278:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800127c:	ab03      	add	r3, sp, #12
 800127e:	9300      	str	r3, [sp, #0]
 8001280:	4622      	mov	r2, r4
 8001282:	4b07      	ldr	r3, [pc, #28]	; (80012a0 <_svfiprintf_r+0x1ec>)
 8001284:	a904      	add	r1, sp, #16
 8001286:	4640      	mov	r0, r8
 8001288:	f000 f882 	bl	8001390 <_printf_i>
 800128c:	e7ea      	b.n	8001264 <_svfiprintf_r+0x1b0>
 800128e:	bf00      	nop
 8001290:	08001b34 	.word	0x08001b34
 8001294:	08001b3a 	.word	0x08001b3a
 8001298:	08001b3e 	.word	0x08001b3e
 800129c:	00000000 	.word	0x00000000
 80012a0:	08001001 	.word	0x08001001

080012a4 <_printf_common>:
 80012a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80012a8:	4691      	mov	r9, r2
 80012aa:	461f      	mov	r7, r3
 80012ac:	688a      	ldr	r2, [r1, #8]
 80012ae:	690b      	ldr	r3, [r1, #16]
 80012b0:	4606      	mov	r6, r0
 80012b2:	4293      	cmp	r3, r2
 80012b4:	bfb8      	it	lt
 80012b6:	4613      	movlt	r3, r2
 80012b8:	f8c9 3000 	str.w	r3, [r9]
 80012bc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80012c0:	460c      	mov	r4, r1
 80012c2:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80012c6:	b112      	cbz	r2, 80012ce <_printf_common+0x2a>
 80012c8:	3301      	adds	r3, #1
 80012ca:	f8c9 3000 	str.w	r3, [r9]
 80012ce:	6823      	ldr	r3, [r4, #0]
 80012d0:	0699      	lsls	r1, r3, #26
 80012d2:	bf42      	ittt	mi
 80012d4:	f8d9 3000 	ldrmi.w	r3, [r9]
 80012d8:	3302      	addmi	r3, #2
 80012da:	f8c9 3000 	strmi.w	r3, [r9]
 80012de:	6825      	ldr	r5, [r4, #0]
 80012e0:	f015 0506 	ands.w	r5, r5, #6
 80012e4:	d107      	bne.n	80012f6 <_printf_common+0x52>
 80012e6:	f104 0a19 	add.w	sl, r4, #25
 80012ea:	68e3      	ldr	r3, [r4, #12]
 80012ec:	f8d9 2000 	ldr.w	r2, [r9]
 80012f0:	1a9b      	subs	r3, r3, r2
 80012f2:	42ab      	cmp	r3, r5
 80012f4:	dc29      	bgt.n	800134a <_printf_common+0xa6>
 80012f6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80012fa:	6822      	ldr	r2, [r4, #0]
 80012fc:	3300      	adds	r3, #0
 80012fe:	bf18      	it	ne
 8001300:	2301      	movne	r3, #1
 8001302:	0692      	lsls	r2, r2, #26
 8001304:	d42e      	bmi.n	8001364 <_printf_common+0xc0>
 8001306:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800130a:	4639      	mov	r1, r7
 800130c:	4630      	mov	r0, r6
 800130e:	47c0      	blx	r8
 8001310:	3001      	adds	r0, #1
 8001312:	d021      	beq.n	8001358 <_printf_common+0xb4>
 8001314:	6823      	ldr	r3, [r4, #0]
 8001316:	68e5      	ldr	r5, [r4, #12]
 8001318:	f003 0306 	and.w	r3, r3, #6
 800131c:	2b04      	cmp	r3, #4
 800131e:	bf18      	it	ne
 8001320:	2500      	movne	r5, #0
 8001322:	f8d9 2000 	ldr.w	r2, [r9]
 8001326:	f04f 0900 	mov.w	r9, #0
 800132a:	bf08      	it	eq
 800132c:	1aad      	subeq	r5, r5, r2
 800132e:	68a3      	ldr	r3, [r4, #8]
 8001330:	6922      	ldr	r2, [r4, #16]
 8001332:	bf08      	it	eq
 8001334:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001338:	4293      	cmp	r3, r2
 800133a:	bfc4      	itt	gt
 800133c:	1a9b      	subgt	r3, r3, r2
 800133e:	18ed      	addgt	r5, r5, r3
 8001340:	341a      	adds	r4, #26
 8001342:	454d      	cmp	r5, r9
 8001344:	d11a      	bne.n	800137c <_printf_common+0xd8>
 8001346:	2000      	movs	r0, #0
 8001348:	e008      	b.n	800135c <_printf_common+0xb8>
 800134a:	2301      	movs	r3, #1
 800134c:	4652      	mov	r2, sl
 800134e:	4639      	mov	r1, r7
 8001350:	4630      	mov	r0, r6
 8001352:	47c0      	blx	r8
 8001354:	3001      	adds	r0, #1
 8001356:	d103      	bne.n	8001360 <_printf_common+0xbc>
 8001358:	f04f 30ff 	mov.w	r0, #4294967295
 800135c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001360:	3501      	adds	r5, #1
 8001362:	e7c2      	b.n	80012ea <_printf_common+0x46>
 8001364:	2030      	movs	r0, #48	; 0x30
 8001366:	18e1      	adds	r1, r4, r3
 8001368:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800136c:	1c5a      	adds	r2, r3, #1
 800136e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8001372:	4422      	add	r2, r4
 8001374:	3302      	adds	r3, #2
 8001376:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800137a:	e7c4      	b.n	8001306 <_printf_common+0x62>
 800137c:	2301      	movs	r3, #1
 800137e:	4622      	mov	r2, r4
 8001380:	4639      	mov	r1, r7
 8001382:	4630      	mov	r0, r6
 8001384:	47c0      	blx	r8
 8001386:	3001      	adds	r0, #1
 8001388:	d0e6      	beq.n	8001358 <_printf_common+0xb4>
 800138a:	f109 0901 	add.w	r9, r9, #1
 800138e:	e7d8      	b.n	8001342 <_printf_common+0x9e>

08001390 <_printf_i>:
 8001390:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001394:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8001398:	460c      	mov	r4, r1
 800139a:	7e09      	ldrb	r1, [r1, #24]
 800139c:	b085      	sub	sp, #20
 800139e:	296e      	cmp	r1, #110	; 0x6e
 80013a0:	4617      	mov	r7, r2
 80013a2:	4606      	mov	r6, r0
 80013a4:	4698      	mov	r8, r3
 80013a6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80013a8:	f000 80b3 	beq.w	8001512 <_printf_i+0x182>
 80013ac:	d822      	bhi.n	80013f4 <_printf_i+0x64>
 80013ae:	2963      	cmp	r1, #99	; 0x63
 80013b0:	d036      	beq.n	8001420 <_printf_i+0x90>
 80013b2:	d80a      	bhi.n	80013ca <_printf_i+0x3a>
 80013b4:	2900      	cmp	r1, #0
 80013b6:	f000 80b9 	beq.w	800152c <_printf_i+0x19c>
 80013ba:	2958      	cmp	r1, #88	; 0x58
 80013bc:	f000 8083 	beq.w	80014c6 <_printf_i+0x136>
 80013c0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80013c4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80013c8:	e032      	b.n	8001430 <_printf_i+0xa0>
 80013ca:	2964      	cmp	r1, #100	; 0x64
 80013cc:	d001      	beq.n	80013d2 <_printf_i+0x42>
 80013ce:	2969      	cmp	r1, #105	; 0x69
 80013d0:	d1f6      	bne.n	80013c0 <_printf_i+0x30>
 80013d2:	6820      	ldr	r0, [r4, #0]
 80013d4:	6813      	ldr	r3, [r2, #0]
 80013d6:	0605      	lsls	r5, r0, #24
 80013d8:	f103 0104 	add.w	r1, r3, #4
 80013dc:	d52a      	bpl.n	8001434 <_printf_i+0xa4>
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	6011      	str	r1, [r2, #0]
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	da03      	bge.n	80013ee <_printf_i+0x5e>
 80013e6:	222d      	movs	r2, #45	; 0x2d
 80013e8:	425b      	negs	r3, r3
 80013ea:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80013ee:	486f      	ldr	r0, [pc, #444]	; (80015ac <_printf_i+0x21c>)
 80013f0:	220a      	movs	r2, #10
 80013f2:	e039      	b.n	8001468 <_printf_i+0xd8>
 80013f4:	2973      	cmp	r1, #115	; 0x73
 80013f6:	f000 809d 	beq.w	8001534 <_printf_i+0x1a4>
 80013fa:	d808      	bhi.n	800140e <_printf_i+0x7e>
 80013fc:	296f      	cmp	r1, #111	; 0x6f
 80013fe:	d020      	beq.n	8001442 <_printf_i+0xb2>
 8001400:	2970      	cmp	r1, #112	; 0x70
 8001402:	d1dd      	bne.n	80013c0 <_printf_i+0x30>
 8001404:	6823      	ldr	r3, [r4, #0]
 8001406:	f043 0320 	orr.w	r3, r3, #32
 800140a:	6023      	str	r3, [r4, #0]
 800140c:	e003      	b.n	8001416 <_printf_i+0x86>
 800140e:	2975      	cmp	r1, #117	; 0x75
 8001410:	d017      	beq.n	8001442 <_printf_i+0xb2>
 8001412:	2978      	cmp	r1, #120	; 0x78
 8001414:	d1d4      	bne.n	80013c0 <_printf_i+0x30>
 8001416:	2378      	movs	r3, #120	; 0x78
 8001418:	4865      	ldr	r0, [pc, #404]	; (80015b0 <_printf_i+0x220>)
 800141a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800141e:	e055      	b.n	80014cc <_printf_i+0x13c>
 8001420:	6813      	ldr	r3, [r2, #0]
 8001422:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001426:	1d19      	adds	r1, r3, #4
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	6011      	str	r1, [r2, #0]
 800142c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001430:	2301      	movs	r3, #1
 8001432:	e08c      	b.n	800154e <_printf_i+0x1be>
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	f010 0f40 	tst.w	r0, #64	; 0x40
 800143a:	6011      	str	r1, [r2, #0]
 800143c:	bf18      	it	ne
 800143e:	b21b      	sxthne	r3, r3
 8001440:	e7cf      	b.n	80013e2 <_printf_i+0x52>
 8001442:	6813      	ldr	r3, [r2, #0]
 8001444:	6825      	ldr	r5, [r4, #0]
 8001446:	1d18      	adds	r0, r3, #4
 8001448:	6010      	str	r0, [r2, #0]
 800144a:	0628      	lsls	r0, r5, #24
 800144c:	d501      	bpl.n	8001452 <_printf_i+0xc2>
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	e002      	b.n	8001458 <_printf_i+0xc8>
 8001452:	0668      	lsls	r0, r5, #25
 8001454:	d5fb      	bpl.n	800144e <_printf_i+0xbe>
 8001456:	881b      	ldrh	r3, [r3, #0]
 8001458:	296f      	cmp	r1, #111	; 0x6f
 800145a:	bf14      	ite	ne
 800145c:	220a      	movne	r2, #10
 800145e:	2208      	moveq	r2, #8
 8001460:	4852      	ldr	r0, [pc, #328]	; (80015ac <_printf_i+0x21c>)
 8001462:	2100      	movs	r1, #0
 8001464:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8001468:	6865      	ldr	r5, [r4, #4]
 800146a:	2d00      	cmp	r5, #0
 800146c:	60a5      	str	r5, [r4, #8]
 800146e:	f2c0 8095 	blt.w	800159c <_printf_i+0x20c>
 8001472:	6821      	ldr	r1, [r4, #0]
 8001474:	f021 0104 	bic.w	r1, r1, #4
 8001478:	6021      	str	r1, [r4, #0]
 800147a:	2b00      	cmp	r3, #0
 800147c:	d13d      	bne.n	80014fa <_printf_i+0x16a>
 800147e:	2d00      	cmp	r5, #0
 8001480:	f040 808e 	bne.w	80015a0 <_printf_i+0x210>
 8001484:	4665      	mov	r5, ip
 8001486:	2a08      	cmp	r2, #8
 8001488:	d10b      	bne.n	80014a2 <_printf_i+0x112>
 800148a:	6823      	ldr	r3, [r4, #0]
 800148c:	07db      	lsls	r3, r3, #31
 800148e:	d508      	bpl.n	80014a2 <_printf_i+0x112>
 8001490:	6923      	ldr	r3, [r4, #16]
 8001492:	6862      	ldr	r2, [r4, #4]
 8001494:	429a      	cmp	r2, r3
 8001496:	bfde      	ittt	le
 8001498:	2330      	movle	r3, #48	; 0x30
 800149a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800149e:	f105 35ff 	addle.w	r5, r5, #4294967295
 80014a2:	ebac 0305 	sub.w	r3, ip, r5
 80014a6:	6123      	str	r3, [r4, #16]
 80014a8:	f8cd 8000 	str.w	r8, [sp]
 80014ac:	463b      	mov	r3, r7
 80014ae:	aa03      	add	r2, sp, #12
 80014b0:	4621      	mov	r1, r4
 80014b2:	4630      	mov	r0, r6
 80014b4:	f7ff fef6 	bl	80012a4 <_printf_common>
 80014b8:	3001      	adds	r0, #1
 80014ba:	d14d      	bne.n	8001558 <_printf_i+0x1c8>
 80014bc:	f04f 30ff 	mov.w	r0, #4294967295
 80014c0:	b005      	add	sp, #20
 80014c2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80014c6:	4839      	ldr	r0, [pc, #228]	; (80015ac <_printf_i+0x21c>)
 80014c8:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80014cc:	6813      	ldr	r3, [r2, #0]
 80014ce:	6821      	ldr	r1, [r4, #0]
 80014d0:	1d1d      	adds	r5, r3, #4
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	6015      	str	r5, [r2, #0]
 80014d6:	060a      	lsls	r2, r1, #24
 80014d8:	d50b      	bpl.n	80014f2 <_printf_i+0x162>
 80014da:	07ca      	lsls	r2, r1, #31
 80014dc:	bf44      	itt	mi
 80014de:	f041 0120 	orrmi.w	r1, r1, #32
 80014e2:	6021      	strmi	r1, [r4, #0]
 80014e4:	b91b      	cbnz	r3, 80014ee <_printf_i+0x15e>
 80014e6:	6822      	ldr	r2, [r4, #0]
 80014e8:	f022 0220 	bic.w	r2, r2, #32
 80014ec:	6022      	str	r2, [r4, #0]
 80014ee:	2210      	movs	r2, #16
 80014f0:	e7b7      	b.n	8001462 <_printf_i+0xd2>
 80014f2:	064d      	lsls	r5, r1, #25
 80014f4:	bf48      	it	mi
 80014f6:	b29b      	uxthmi	r3, r3
 80014f8:	e7ef      	b.n	80014da <_printf_i+0x14a>
 80014fa:	4665      	mov	r5, ip
 80014fc:	fbb3 f1f2 	udiv	r1, r3, r2
 8001500:	fb02 3311 	mls	r3, r2, r1, r3
 8001504:	5cc3      	ldrb	r3, [r0, r3]
 8001506:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800150a:	460b      	mov	r3, r1
 800150c:	2900      	cmp	r1, #0
 800150e:	d1f5      	bne.n	80014fc <_printf_i+0x16c>
 8001510:	e7b9      	b.n	8001486 <_printf_i+0xf6>
 8001512:	6813      	ldr	r3, [r2, #0]
 8001514:	6825      	ldr	r5, [r4, #0]
 8001516:	1d18      	adds	r0, r3, #4
 8001518:	6961      	ldr	r1, [r4, #20]
 800151a:	6010      	str	r0, [r2, #0]
 800151c:	0628      	lsls	r0, r5, #24
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	d501      	bpl.n	8001526 <_printf_i+0x196>
 8001522:	6019      	str	r1, [r3, #0]
 8001524:	e002      	b.n	800152c <_printf_i+0x19c>
 8001526:	066a      	lsls	r2, r5, #25
 8001528:	d5fb      	bpl.n	8001522 <_printf_i+0x192>
 800152a:	8019      	strh	r1, [r3, #0]
 800152c:	2300      	movs	r3, #0
 800152e:	4665      	mov	r5, ip
 8001530:	6123      	str	r3, [r4, #16]
 8001532:	e7b9      	b.n	80014a8 <_printf_i+0x118>
 8001534:	6813      	ldr	r3, [r2, #0]
 8001536:	1d19      	adds	r1, r3, #4
 8001538:	6011      	str	r1, [r2, #0]
 800153a:	681d      	ldr	r5, [r3, #0]
 800153c:	6862      	ldr	r2, [r4, #4]
 800153e:	2100      	movs	r1, #0
 8001540:	4628      	mov	r0, r5
 8001542:	f000 f837 	bl	80015b4 <memchr>
 8001546:	b108      	cbz	r0, 800154c <_printf_i+0x1bc>
 8001548:	1b40      	subs	r0, r0, r5
 800154a:	6060      	str	r0, [r4, #4]
 800154c:	6863      	ldr	r3, [r4, #4]
 800154e:	6123      	str	r3, [r4, #16]
 8001550:	2300      	movs	r3, #0
 8001552:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001556:	e7a7      	b.n	80014a8 <_printf_i+0x118>
 8001558:	6923      	ldr	r3, [r4, #16]
 800155a:	462a      	mov	r2, r5
 800155c:	4639      	mov	r1, r7
 800155e:	4630      	mov	r0, r6
 8001560:	47c0      	blx	r8
 8001562:	3001      	adds	r0, #1
 8001564:	d0aa      	beq.n	80014bc <_printf_i+0x12c>
 8001566:	6823      	ldr	r3, [r4, #0]
 8001568:	079b      	lsls	r3, r3, #30
 800156a:	d413      	bmi.n	8001594 <_printf_i+0x204>
 800156c:	68e0      	ldr	r0, [r4, #12]
 800156e:	9b03      	ldr	r3, [sp, #12]
 8001570:	4298      	cmp	r0, r3
 8001572:	bfb8      	it	lt
 8001574:	4618      	movlt	r0, r3
 8001576:	e7a3      	b.n	80014c0 <_printf_i+0x130>
 8001578:	2301      	movs	r3, #1
 800157a:	464a      	mov	r2, r9
 800157c:	4639      	mov	r1, r7
 800157e:	4630      	mov	r0, r6
 8001580:	47c0      	blx	r8
 8001582:	3001      	adds	r0, #1
 8001584:	d09a      	beq.n	80014bc <_printf_i+0x12c>
 8001586:	3501      	adds	r5, #1
 8001588:	68e3      	ldr	r3, [r4, #12]
 800158a:	9a03      	ldr	r2, [sp, #12]
 800158c:	1a9b      	subs	r3, r3, r2
 800158e:	42ab      	cmp	r3, r5
 8001590:	dcf2      	bgt.n	8001578 <_printf_i+0x1e8>
 8001592:	e7eb      	b.n	800156c <_printf_i+0x1dc>
 8001594:	2500      	movs	r5, #0
 8001596:	f104 0919 	add.w	r9, r4, #25
 800159a:	e7f5      	b.n	8001588 <_printf_i+0x1f8>
 800159c:	2b00      	cmp	r3, #0
 800159e:	d1ac      	bne.n	80014fa <_printf_i+0x16a>
 80015a0:	7803      	ldrb	r3, [r0, #0]
 80015a2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80015a6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80015aa:	e76c      	b.n	8001486 <_printf_i+0xf6>
 80015ac:	08001b45 	.word	0x08001b45
 80015b0:	08001b56 	.word	0x08001b56

080015b4 <memchr>:
 80015b4:	b510      	push	{r4, lr}
 80015b6:	b2c9      	uxtb	r1, r1
 80015b8:	4402      	add	r2, r0
 80015ba:	4290      	cmp	r0, r2
 80015bc:	4603      	mov	r3, r0
 80015be:	d101      	bne.n	80015c4 <memchr+0x10>
 80015c0:	2300      	movs	r3, #0
 80015c2:	e003      	b.n	80015cc <memchr+0x18>
 80015c4:	781c      	ldrb	r4, [r3, #0]
 80015c6:	3001      	adds	r0, #1
 80015c8:	428c      	cmp	r4, r1
 80015ca:	d1f6      	bne.n	80015ba <memchr+0x6>
 80015cc:	4618      	mov	r0, r3
 80015ce:	bd10      	pop	{r4, pc}

080015d0 <memcpy>:
 80015d0:	b510      	push	{r4, lr}
 80015d2:	1e43      	subs	r3, r0, #1
 80015d4:	440a      	add	r2, r1
 80015d6:	4291      	cmp	r1, r2
 80015d8:	d100      	bne.n	80015dc <memcpy+0xc>
 80015da:	bd10      	pop	{r4, pc}
 80015dc:	f811 4b01 	ldrb.w	r4, [r1], #1
 80015e0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80015e4:	e7f7      	b.n	80015d6 <memcpy+0x6>

080015e6 <memmove>:
 80015e6:	4288      	cmp	r0, r1
 80015e8:	b510      	push	{r4, lr}
 80015ea:	eb01 0302 	add.w	r3, r1, r2
 80015ee:	d807      	bhi.n	8001600 <memmove+0x1a>
 80015f0:	1e42      	subs	r2, r0, #1
 80015f2:	4299      	cmp	r1, r3
 80015f4:	d00a      	beq.n	800160c <memmove+0x26>
 80015f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80015fa:	f802 4f01 	strb.w	r4, [r2, #1]!
 80015fe:	e7f8      	b.n	80015f2 <memmove+0xc>
 8001600:	4283      	cmp	r3, r0
 8001602:	d9f5      	bls.n	80015f0 <memmove+0xa>
 8001604:	1881      	adds	r1, r0, r2
 8001606:	1ad2      	subs	r2, r2, r3
 8001608:	42d3      	cmn	r3, r2
 800160a:	d100      	bne.n	800160e <memmove+0x28>
 800160c:	bd10      	pop	{r4, pc}
 800160e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8001612:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8001616:	e7f7      	b.n	8001608 <memmove+0x22>

08001618 <_free_r>:
 8001618:	b538      	push	{r3, r4, r5, lr}
 800161a:	4605      	mov	r5, r0
 800161c:	2900      	cmp	r1, #0
 800161e:	d043      	beq.n	80016a8 <_free_r+0x90>
 8001620:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001624:	1f0c      	subs	r4, r1, #4
 8001626:	2b00      	cmp	r3, #0
 8001628:	bfb8      	it	lt
 800162a:	18e4      	addlt	r4, r4, r3
 800162c:	f000 f8d0 	bl	80017d0 <__malloc_lock>
 8001630:	4a1e      	ldr	r2, [pc, #120]	; (80016ac <_free_r+0x94>)
 8001632:	6813      	ldr	r3, [r2, #0]
 8001634:	4610      	mov	r0, r2
 8001636:	b933      	cbnz	r3, 8001646 <_free_r+0x2e>
 8001638:	6063      	str	r3, [r4, #4]
 800163a:	6014      	str	r4, [r2, #0]
 800163c:	4628      	mov	r0, r5
 800163e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001642:	f000 b8c6 	b.w	80017d2 <__malloc_unlock>
 8001646:	42a3      	cmp	r3, r4
 8001648:	d90b      	bls.n	8001662 <_free_r+0x4a>
 800164a:	6821      	ldr	r1, [r4, #0]
 800164c:	1862      	adds	r2, r4, r1
 800164e:	4293      	cmp	r3, r2
 8001650:	bf01      	itttt	eq
 8001652:	681a      	ldreq	r2, [r3, #0]
 8001654:	685b      	ldreq	r3, [r3, #4]
 8001656:	1852      	addeq	r2, r2, r1
 8001658:	6022      	streq	r2, [r4, #0]
 800165a:	6063      	str	r3, [r4, #4]
 800165c:	6004      	str	r4, [r0, #0]
 800165e:	e7ed      	b.n	800163c <_free_r+0x24>
 8001660:	4613      	mov	r3, r2
 8001662:	685a      	ldr	r2, [r3, #4]
 8001664:	b10a      	cbz	r2, 800166a <_free_r+0x52>
 8001666:	42a2      	cmp	r2, r4
 8001668:	d9fa      	bls.n	8001660 <_free_r+0x48>
 800166a:	6819      	ldr	r1, [r3, #0]
 800166c:	1858      	adds	r0, r3, r1
 800166e:	42a0      	cmp	r0, r4
 8001670:	d10b      	bne.n	800168a <_free_r+0x72>
 8001672:	6820      	ldr	r0, [r4, #0]
 8001674:	4401      	add	r1, r0
 8001676:	1858      	adds	r0, r3, r1
 8001678:	4282      	cmp	r2, r0
 800167a:	6019      	str	r1, [r3, #0]
 800167c:	d1de      	bne.n	800163c <_free_r+0x24>
 800167e:	6810      	ldr	r0, [r2, #0]
 8001680:	6852      	ldr	r2, [r2, #4]
 8001682:	4401      	add	r1, r0
 8001684:	6019      	str	r1, [r3, #0]
 8001686:	605a      	str	r2, [r3, #4]
 8001688:	e7d8      	b.n	800163c <_free_r+0x24>
 800168a:	d902      	bls.n	8001692 <_free_r+0x7a>
 800168c:	230c      	movs	r3, #12
 800168e:	602b      	str	r3, [r5, #0]
 8001690:	e7d4      	b.n	800163c <_free_r+0x24>
 8001692:	6820      	ldr	r0, [r4, #0]
 8001694:	1821      	adds	r1, r4, r0
 8001696:	428a      	cmp	r2, r1
 8001698:	bf01      	itttt	eq
 800169a:	6811      	ldreq	r1, [r2, #0]
 800169c:	6852      	ldreq	r2, [r2, #4]
 800169e:	1809      	addeq	r1, r1, r0
 80016a0:	6021      	streq	r1, [r4, #0]
 80016a2:	6062      	str	r2, [r4, #4]
 80016a4:	605c      	str	r4, [r3, #4]
 80016a6:	e7c9      	b.n	800163c <_free_r+0x24>
 80016a8:	bd38      	pop	{r3, r4, r5, pc}
 80016aa:	bf00      	nop
 80016ac:	200009fc 	.word	0x200009fc

080016b0 <_malloc_r>:
 80016b0:	b570      	push	{r4, r5, r6, lr}
 80016b2:	1ccd      	adds	r5, r1, #3
 80016b4:	f025 0503 	bic.w	r5, r5, #3
 80016b8:	3508      	adds	r5, #8
 80016ba:	2d0c      	cmp	r5, #12
 80016bc:	bf38      	it	cc
 80016be:	250c      	movcc	r5, #12
 80016c0:	2d00      	cmp	r5, #0
 80016c2:	4606      	mov	r6, r0
 80016c4:	db01      	blt.n	80016ca <_malloc_r+0x1a>
 80016c6:	42a9      	cmp	r1, r5
 80016c8:	d903      	bls.n	80016d2 <_malloc_r+0x22>
 80016ca:	230c      	movs	r3, #12
 80016cc:	6033      	str	r3, [r6, #0]
 80016ce:	2000      	movs	r0, #0
 80016d0:	bd70      	pop	{r4, r5, r6, pc}
 80016d2:	f000 f87d 	bl	80017d0 <__malloc_lock>
 80016d6:	4a21      	ldr	r2, [pc, #132]	; (800175c <_malloc_r+0xac>)
 80016d8:	6814      	ldr	r4, [r2, #0]
 80016da:	4621      	mov	r1, r4
 80016dc:	b991      	cbnz	r1, 8001704 <_malloc_r+0x54>
 80016de:	4c20      	ldr	r4, [pc, #128]	; (8001760 <_malloc_r+0xb0>)
 80016e0:	6823      	ldr	r3, [r4, #0]
 80016e2:	b91b      	cbnz	r3, 80016ec <_malloc_r+0x3c>
 80016e4:	4630      	mov	r0, r6
 80016e6:	f000 f863 	bl	80017b0 <_sbrk_r>
 80016ea:	6020      	str	r0, [r4, #0]
 80016ec:	4629      	mov	r1, r5
 80016ee:	4630      	mov	r0, r6
 80016f0:	f000 f85e 	bl	80017b0 <_sbrk_r>
 80016f4:	1c43      	adds	r3, r0, #1
 80016f6:	d124      	bne.n	8001742 <_malloc_r+0x92>
 80016f8:	230c      	movs	r3, #12
 80016fa:	4630      	mov	r0, r6
 80016fc:	6033      	str	r3, [r6, #0]
 80016fe:	f000 f868 	bl	80017d2 <__malloc_unlock>
 8001702:	e7e4      	b.n	80016ce <_malloc_r+0x1e>
 8001704:	680b      	ldr	r3, [r1, #0]
 8001706:	1b5b      	subs	r3, r3, r5
 8001708:	d418      	bmi.n	800173c <_malloc_r+0x8c>
 800170a:	2b0b      	cmp	r3, #11
 800170c:	d90f      	bls.n	800172e <_malloc_r+0x7e>
 800170e:	600b      	str	r3, [r1, #0]
 8001710:	18cc      	adds	r4, r1, r3
 8001712:	50cd      	str	r5, [r1, r3]
 8001714:	4630      	mov	r0, r6
 8001716:	f000 f85c 	bl	80017d2 <__malloc_unlock>
 800171a:	f104 000b 	add.w	r0, r4, #11
 800171e:	1d23      	adds	r3, r4, #4
 8001720:	f020 0007 	bic.w	r0, r0, #7
 8001724:	1ac3      	subs	r3, r0, r3
 8001726:	d0d3      	beq.n	80016d0 <_malloc_r+0x20>
 8001728:	425a      	negs	r2, r3
 800172a:	50e2      	str	r2, [r4, r3]
 800172c:	e7d0      	b.n	80016d0 <_malloc_r+0x20>
 800172e:	684b      	ldr	r3, [r1, #4]
 8001730:	428c      	cmp	r4, r1
 8001732:	bf16      	itet	ne
 8001734:	6063      	strne	r3, [r4, #4]
 8001736:	6013      	streq	r3, [r2, #0]
 8001738:	460c      	movne	r4, r1
 800173a:	e7eb      	b.n	8001714 <_malloc_r+0x64>
 800173c:	460c      	mov	r4, r1
 800173e:	6849      	ldr	r1, [r1, #4]
 8001740:	e7cc      	b.n	80016dc <_malloc_r+0x2c>
 8001742:	1cc4      	adds	r4, r0, #3
 8001744:	f024 0403 	bic.w	r4, r4, #3
 8001748:	42a0      	cmp	r0, r4
 800174a:	d005      	beq.n	8001758 <_malloc_r+0xa8>
 800174c:	1a21      	subs	r1, r4, r0
 800174e:	4630      	mov	r0, r6
 8001750:	f000 f82e 	bl	80017b0 <_sbrk_r>
 8001754:	3001      	adds	r0, #1
 8001756:	d0cf      	beq.n	80016f8 <_malloc_r+0x48>
 8001758:	6025      	str	r5, [r4, #0]
 800175a:	e7db      	b.n	8001714 <_malloc_r+0x64>
 800175c:	200009fc 	.word	0x200009fc
 8001760:	20000a00 	.word	0x20000a00

08001764 <_realloc_r>:
 8001764:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001766:	4607      	mov	r7, r0
 8001768:	4614      	mov	r4, r2
 800176a:	460e      	mov	r6, r1
 800176c:	b921      	cbnz	r1, 8001778 <_realloc_r+0x14>
 800176e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8001772:	4611      	mov	r1, r2
 8001774:	f7ff bf9c 	b.w	80016b0 <_malloc_r>
 8001778:	b922      	cbnz	r2, 8001784 <_realloc_r+0x20>
 800177a:	f7ff ff4d 	bl	8001618 <_free_r>
 800177e:	4625      	mov	r5, r4
 8001780:	4628      	mov	r0, r5
 8001782:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001784:	f000 f826 	bl	80017d4 <_malloc_usable_size_r>
 8001788:	42a0      	cmp	r0, r4
 800178a:	d20f      	bcs.n	80017ac <_realloc_r+0x48>
 800178c:	4621      	mov	r1, r4
 800178e:	4638      	mov	r0, r7
 8001790:	f7ff ff8e 	bl	80016b0 <_malloc_r>
 8001794:	4605      	mov	r5, r0
 8001796:	2800      	cmp	r0, #0
 8001798:	d0f2      	beq.n	8001780 <_realloc_r+0x1c>
 800179a:	4631      	mov	r1, r6
 800179c:	4622      	mov	r2, r4
 800179e:	f7ff ff17 	bl	80015d0 <memcpy>
 80017a2:	4631      	mov	r1, r6
 80017a4:	4638      	mov	r0, r7
 80017a6:	f7ff ff37 	bl	8001618 <_free_r>
 80017aa:	e7e9      	b.n	8001780 <_realloc_r+0x1c>
 80017ac:	4635      	mov	r5, r6
 80017ae:	e7e7      	b.n	8001780 <_realloc_r+0x1c>

080017b0 <_sbrk_r>:
 80017b0:	b538      	push	{r3, r4, r5, lr}
 80017b2:	2300      	movs	r3, #0
 80017b4:	4c05      	ldr	r4, [pc, #20]	; (80017cc <_sbrk_r+0x1c>)
 80017b6:	4605      	mov	r5, r0
 80017b8:	4608      	mov	r0, r1
 80017ba:	6023      	str	r3, [r4, #0]
 80017bc:	f7fe ff24 	bl	8000608 <_sbrk>
 80017c0:	1c43      	adds	r3, r0, #1
 80017c2:	d102      	bne.n	80017ca <_sbrk_r+0x1a>
 80017c4:	6823      	ldr	r3, [r4, #0]
 80017c6:	b103      	cbz	r3, 80017ca <_sbrk_r+0x1a>
 80017c8:	602b      	str	r3, [r5, #0]
 80017ca:	bd38      	pop	{r3, r4, r5, pc}
 80017cc:	20000a08 	.word	0x20000a08

080017d0 <__malloc_lock>:
 80017d0:	4770      	bx	lr

080017d2 <__malloc_unlock>:
 80017d2:	4770      	bx	lr

080017d4 <_malloc_usable_size_r>:
 80017d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80017d8:	1f18      	subs	r0, r3, #4
 80017da:	2b00      	cmp	r3, #0
 80017dc:	bfbc      	itt	lt
 80017de:	580b      	ldrlt	r3, [r1, r0]
 80017e0:	18c0      	addlt	r0, r0, r3
 80017e2:	4770      	bx	lr

080017e4 <_init>:
 80017e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80017e6:	bf00      	nop
 80017e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80017ea:	bc08      	pop	{r3}
 80017ec:	469e      	mov	lr, r3
 80017ee:	4770      	bx	lr

080017f0 <_fini>:
 80017f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80017f2:	bf00      	nop
 80017f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80017f6:	bc08      	pop	{r3}
 80017f8:	469e      	mov	lr, r3
 80017fa:	4770      	bx	lr
