###############################################################
#  Generated by:      Cadence Innovus 25.11-s102_1
#  OS:                Linux x86_64(Host ID ece-rschsrv.ece.gatech.edu)
#  Generated on:      Sat Feb 14 12:50:00 2026
#  Design:            counter_16bit
#  Command:           report_timing -early -max_paths 500 -nworst 1 -path_type full_clock      > [file join [get_db flow_report_directory] [get_db flow_report_name] hold.gba.rpt]
###############################################################
Path 1: VIOLATED (-0.331 ns) Removal Check with Pin count_reg[11]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[11]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=   -0.013        0.000

            Removal:+    0.144
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.381
       Launch Clock:=    0.000
          Data Path:+    0.049
              Slack:=   -0.331
     Timing Path:

#--------------------------------------------------------------------------------
# Timing Point      Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                           (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------
  rst_n             -      rst_n  R     (arrival)      16  0.003   0.049    0.049  
  count_reg[11]/RN  -      RN     R     DFFRX4         16  0.103   0.000    0.049  
#--------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------
# Timing Point      Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------
  clk               -      clk  R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[11]/CK  -      CK   R     DFFRX4         16  0.004   0.000   -0.013  
#------------------------------------------------------------------------------
Path 2: VIOLATED (-0.331 ns) Removal Check with Pin count_reg[8]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[8]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=   -0.013        0.000

            Removal:+    0.144
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.381
       Launch Clock:=    0.000
          Data Path:+    0.050
              Slack:=   -0.331
     Timing Path:

#-------------------------------------------------------------------------------
# Timing Point     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------
  rst_n            -      rst_n  R     (arrival)      16  0.003   0.050    0.050  
  count_reg[8]/RN  -      RN     R     DFFRX4         16  0.103   0.000    0.050  
#-------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[8]/CK  -      CK   R     DFFRX4         16  0.004   0.000   -0.013  
#-----------------------------------------------------------------------------
Path 3: VIOLATED (-0.330 ns) Removal Check with Pin count_reg[15]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[15]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=   -0.013        0.000

            Removal:+    0.144
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.381
       Launch Clock:=    0.000
          Data Path:+    0.051
              Slack:=   -0.330
     Timing Path:

#--------------------------------------------------------------------------------
# Timing Point      Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                           (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------
  rst_n             -      rst_n  R     (arrival)      16  0.003   0.051    0.051  
  count_reg[15]/RN  -      RN     R     DFFRX4         16  0.103   0.000    0.051  
#--------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------
# Timing Point      Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------
  clk               -      clk  R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[15]/CK  -      CK   R     DFFRX4         16  0.004   0.000   -0.013  
#------------------------------------------------------------------------------
Path 4: VIOLATED (-0.330 ns) Removal Check with Pin count_reg[10]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[10]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=   -0.013        0.000

            Removal:+    0.144
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.381
       Launch Clock:=    0.000
          Data Path:+    0.051
              Slack:=   -0.330
     Timing Path:

#--------------------------------------------------------------------------------
# Timing Point      Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                           (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------
  rst_n             -      rst_n  R     (arrival)      16  0.003   0.051    0.051  
  count_reg[10]/RN  -      RN     R     DFFRX4         16  0.103   0.000    0.051  
#--------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------
# Timing Point      Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------
  clk               -      clk  R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[10]/CK  -      CK   R     DFFRX4         16  0.004   0.000   -0.013  
#------------------------------------------------------------------------------
Path 5: VIOLATED (-0.328 ns) Removal Check with Pin count_reg[12]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[12]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.001 (P)    0.000 (I)
            Arrival:=   -0.013        0.000

            Removal:+    0.144
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.380
       Launch Clock:=    0.000
          Data Path:+    0.052
              Slack:=   -0.328
     Timing Path:

#--------------------------------------------------------------------------------
# Timing Point      Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                           (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------
  rst_n             -      rst_n  R     (arrival)      16  0.003   0.052    0.052  
  count_reg[12]/RN  -      RN     R     DFFRX4         16  0.103   0.000    0.052  
#--------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------
# Timing Point      Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------
  clk               -      clk  R     (arrival)      16  0.003   0.001   -0.013  
  count_reg[12]/CK  -      CK   R     DFFRX4         16  0.004   0.000   -0.013  
#------------------------------------------------------------------------------
Path 6: VIOLATED (-0.327 ns) Removal Check with Pin count_reg[14]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[14]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=   -0.013        0.000

            Removal:+    0.144
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.381
       Launch Clock:=    0.000
          Data Path:+    0.054
              Slack:=   -0.327
     Timing Path:

#--------------------------------------------------------------------------------
# Timing Point      Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                           (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------
  rst_n             -      rst_n  R     (arrival)      16  0.003   0.054    0.054  
  count_reg[14]/RN  -      RN     R     DFFRX4         16  0.103   0.000    0.054  
#--------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------
# Timing Point      Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------
  clk               -      clk  R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[14]/CK  -      CK   R     DFFRX4         16  0.004   0.000   -0.013  
#------------------------------------------------------------------------------
Path 7: VIOLATED (-0.327 ns) Removal Check with Pin count_reg[0]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[0]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=   -0.013        0.000

            Removal:+    0.144
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.381
       Launch Clock:=    0.000
          Data Path:+    0.054
              Slack:=   -0.327
     Timing Path:

#-------------------------------------------------------------------------------
# Timing Point     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------
  rst_n            -      rst_n  R     (arrival)      16  0.003   0.054    0.054  
  count_reg[0]/RN  -      RN     R     DFFRX4         16  0.103   0.000    0.054  
#-------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[0]/CK  -      CK   R     DFFRX4         16  0.004   0.000   -0.013  
#-----------------------------------------------------------------------------
Path 8: VIOLATED (-0.327 ns) Removal Check with Pin count_reg[13]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[13]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.001 (P)    0.000 (I)
            Arrival:=   -0.014        0.000

            Removal:+    0.144
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.380
       Launch Clock:=    0.000
          Data Path:+    0.053
              Slack:=   -0.327
     Timing Path:

#--------------------------------------------------------------------------------
# Timing Point      Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                           (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------
  rst_n             -      rst_n  R     (arrival)      16  0.003   0.054    0.053  
  count_reg[13]/RN  -      RN     R     DFFRX4         16  0.103   0.000    0.053  
#--------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------
# Timing Point      Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------
  clk               -      clk  R     (arrival)      16  0.003   0.001   -0.014  
  count_reg[13]/CK  -      CK   R     DFFRX4         16  0.004   0.000   -0.014  
#------------------------------------------------------------------------------
Path 9: VIOLATED (-0.327 ns) Removal Check with Pin count_reg[9]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[9]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=   -0.013        0.000

            Removal:+    0.144
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.381
       Launch Clock:=    0.000
          Data Path:+    0.054
              Slack:=   -0.327
     Timing Path:

#-------------------------------------------------------------------------------
# Timing Point     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------
  rst_n            -      rst_n  R     (arrival)      16  0.003   0.054    0.054  
  count_reg[9]/RN  -      RN     R     DFFRX4         16  0.103   0.000    0.054  
#-------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[9]/CK  -      CK   R     DFFRX4         16  0.004   0.000   -0.013  
#-----------------------------------------------------------------------------
Path 10: VIOLATED (-0.326 ns) Removal Check with Pin count_reg[4]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[4]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=   -0.013        0.000

            Removal:+    0.144
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.381
       Launch Clock:=    0.000
          Data Path:+    0.055
              Slack:=   -0.326
     Timing Path:

#-------------------------------------------------------------------------------
# Timing Point     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------
  rst_n            -      rst_n  R     (arrival)      16  0.003   0.055    0.055  
  count_reg[4]/RN  -      RN     R     DFFRX4         16  0.103   0.000    0.055  
#-------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[4]/CK  -      CK   R     DFFRX4         16  0.004   0.000   -0.013  
#-----------------------------------------------------------------------------
Path 11: VIOLATED (-0.326 ns) Removal Check with Pin count_reg[7]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[7]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=   -0.013        0.000

            Removal:+    0.144
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.381
       Launch Clock:=    0.000
          Data Path:+    0.055
              Slack:=   -0.326
     Timing Path:

#-------------------------------------------------------------------------------
# Timing Point     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------
  rst_n            -      rst_n  R     (arrival)      16  0.003   0.055    0.055  
  count_reg[7]/RN  -      RN     R     DFFRX4         16  0.103   0.000    0.055  
#-------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[7]/CK  -      CK   R     DFFRX4         16  0.004   0.000   -0.013  
#-----------------------------------------------------------------------------
Path 12: VIOLATED (-0.326 ns) Removal Check with Pin count_reg[3]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[3]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=   -0.013        0.000

            Removal:+    0.144
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.381
       Launch Clock:=    0.000
          Data Path:+    0.055
              Slack:=   -0.326
     Timing Path:

#-------------------------------------------------------------------------------
# Timing Point     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------
  rst_n            -      rst_n  R     (arrival)      16  0.003   0.055    0.055  
  count_reg[3]/RN  -      RN     R     DFFRX4         16  0.103   0.000    0.055  
#-------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[3]/CK  -      CK   R     DFFRX4         16  0.004   0.000   -0.013  
#-----------------------------------------------------------------------------
Path 13: VIOLATED (-0.326 ns) Removal Check with Pin count_reg[1]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[1]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=   -0.013        0.000

            Removal:+    0.144
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.381
       Launch Clock:=    0.000
          Data Path:+    0.055
              Slack:=   -0.326
     Timing Path:

#-------------------------------------------------------------------------------
# Timing Point     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------
  rst_n            -      rst_n  R     (arrival)      16  0.003   0.055    0.055  
  count_reg[1]/RN  -      RN     R     DFFRX4         16  0.103   0.000    0.055  
#-------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[1]/CK  -      CK   R     DFFRX4         16  0.004   0.000   -0.013  
#-----------------------------------------------------------------------------
Path 14: VIOLATED (-0.326 ns) Removal Check with Pin count_reg[2]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[2]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=   -0.013        0.000

            Removal:+    0.144
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.381
       Launch Clock:=    0.000
          Data Path:+    0.055
              Slack:=   -0.326
     Timing Path:

#-------------------------------------------------------------------------------
# Timing Point     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------
  rst_n            -      rst_n  R     (arrival)      16  0.003   0.055    0.055  
  count_reg[2]/RN  -      RN     R     DFFRX4         16  0.103   0.000    0.055  
#-------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[2]/CK  -      CK   R     DFFRX4         16  0.004   0.000   -0.013  
#-----------------------------------------------------------------------------
Path 15: VIOLATED (-0.326 ns) Removal Check with Pin count_reg[6]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[6]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=   -0.013        0.000

            Removal:+    0.144
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.381
       Launch Clock:=    0.000
          Data Path:+    0.056
              Slack:=   -0.326
     Timing Path:

#-------------------------------------------------------------------------------
# Timing Point     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------
  rst_n            -      rst_n  R     (arrival)      16  0.003   0.056    0.056  
  count_reg[6]/RN  -      RN     R     DFFRX4         16  0.103   0.000    0.056  
#-------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[6]/CK  -      CK   R     DFFRX4         16  0.004   0.000   -0.013  
#-----------------------------------------------------------------------------
Path 16: VIOLATED (-0.326 ns) Removal Check with Pin count_reg[5]/CK->RN
               View: tt_v1.8_25C_Nominal_25_func
              Group: async_default
         Startpoint: (R) rst_n
              Clock:
           Endpoint: (R) count_reg[5]/RN
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=   -0.013        0.000

            Removal:+    0.144
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.381
       Launch Clock:=    0.000
          Data Path:+    0.056
              Slack:=   -0.326
     Timing Path:

#-------------------------------------------------------------------------------
# Timing Point     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------
  rst_n            -      rst_n  R     (arrival)      16  0.003   0.056    0.056  
  count_reg[5]/RN  -      RN     R     DFFRX4         16  0.103   0.000    0.056  
#-------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[5]/CK  -      CK   R     DFFRX4         16  0.004   0.000   -0.013  
#-----------------------------------------------------------------------------
Path 17: VIOLATED (-0.020 ns) Hold Check with Pin count_reg[0]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) enable
              Clock:
           Endpoint: (F) count_reg[0]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=   -0.013        0.000

               Hold:+   -0.005
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.232
       Launch Clock:=    0.000
          Data Path:+    0.212
              Slack:=   -0.020
     Timing Path:

#-------------------------------------------------------------------------------
# Timing Point    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------
  enable          -      enable  R     (arrival)       6  0.003   0.085    0.085  
  g2913/Y         -      A->Y    F     CLKINVX2        1  0.163   0.036    0.121  
  g3/Y            -      B->Y    R     NAND2X1         1  0.032   0.044    0.165  
  g5/Y            -      A->Y    F     NAND2X1         1  0.035   0.047    0.212  
  count_reg[0]/D  -      D       F     DFFRX4          1  0.033   0.000    0.212  
#-------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[0]/CK  -      CK   R     DFFRX4         16  0.004   0.000   -0.013  
#-----------------------------------------------------------------------------
Path 18: MET (0.099 ns) Hold Check with Pin count_reg[2]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (F) enable
              Clock:
           Endpoint: (F) count_reg[2]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=   -0.013        0.000

               Hold:+   -0.004
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.233
       Launch Clock:=    0.000
          Data Path:+    0.332
              Slack:=    0.099
     Timing Path:

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  enable                           -      enable  F     (arrival)       6  0.003   0.085    0.085  
  g2931/Y                          -      B->Y    R     NAND2X4         2  0.163   0.097    0.182  
  cts_prects_FE_DBTC0_n_527_dup/Y  -      A->Y    F     INVX4           4  0.049   0.045    0.227  
  inc_ADD_UNS_OP_g2626__1617/Y     -      A->Y    R     NAND2X4         3  0.030   0.051    0.279  
  prects_FE_RC_38_0/Y              -      A1->Y   F     OAI21X1         1  0.035   0.053    0.332  
  count_reg[2]/D                   -      D       F     DFFRX4          1  0.030   0.000    0.332  
#------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[2]/CK  -      CK   R     DFFRX4         16  0.004   0.000   -0.013  
#-----------------------------------------------------------------------------
Path 19: MET (0.104 ns) Hold Check with Pin count_reg[13]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) count_reg[13]/CK
              Clock: (R) core_clock
           Endpoint: (F) count_reg[13]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.015       -0.015
        Net Latency:+    0.001 (P)    0.001 (P)
            Arrival:=   -0.014       -0.014

               Hold:+   -0.002
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.234
       Launch Clock:=   -0.014
          Data Path:+    0.352
              Slack:=    0.104
     Timing Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clk                           -      clk    R     (arrival)      16  0.003   0.001   -0.014  
  count_reg[13]/Q               -      CK->Q  F     DFFRX4          4  0.004   0.278    0.264  
  g14/Y                         -      A->Y   R     NAND2X2         1  0.036   0.043    0.307  
  inc_ADD_UNS_OP_g2599__5122/Y  -      B->Y   F     NAND2X1         1  0.021   0.031    0.338  
  count_reg[13]/D               -      D      F     DFFRX4          1  0.023   0.000    0.338  
#--------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------
# Timing Point      Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------
  clk               -      clk  R     (arrival)      16  0.003   0.001   -0.014  
  count_reg[13]/CK  -      CK   R     DFFRX4         16  0.004   0.000   -0.014  
#------------------------------------------------------------------------------
Path 20: MET (0.111 ns) Hold Check with Pin count_reg[14]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) count_reg[14]/CK
              Clock: (R) core_clock
           Endpoint: (F) count_reg[14]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.015       -0.015
        Net Latency:+    0.002 (P)    0.002 (P)
            Arrival:=   -0.013       -0.013

               Hold:+   -0.002
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.235
       Launch Clock:=   -0.013
          Data Path:+    0.359
              Slack:=    0.111
     Timing Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clk                           -      clk    R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[14]/Q               -      CK->Q  F     DFFRX4          3  0.004   0.281    0.268  
  inc_ADD_UNS_OP_g2605__5115/Y  -      A->Y   R     NAND2X2         1  0.038   0.046    0.313  
  inc_ADD_UNS_OP_g2603__1881/Y  -      B->Y   F     NAND2X1         1  0.023   0.032    0.346  
  count_reg[14]/D               -      D      F     DFFRX4          1  0.023   0.000    0.346  
#--------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------
# Timing Point      Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------
  clk               -      clk  R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[14]/CK  -      CK   R     DFFRX4         16  0.004   0.000   -0.013  
#------------------------------------------------------------------------------
Path 21: MET (0.119 ns) Hold Check with Pin count_reg[11]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) count_reg[11]/CK
              Clock: (R) core_clock
           Endpoint: (F) count_reg[11]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.015       -0.015
        Net Latency:+    0.002 (P)    0.002 (P)
            Arrival:=   -0.013       -0.013

               Hold:+   -0.001
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.235
       Launch Clock:=   -0.013
          Data Path:+    0.368
              Slack:=    0.119
     Timing Path:

#-------------------------------------------------------------------------------
# Timing Point     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------
  clk              -      clk    R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[11]/Q  -      CK->Q  F     DFFRX4          4  0.004   0.285    0.271  
  g31/Y            -      A->Y   R     NAND2X2         1  0.041   0.052    0.323  
  g2883/Y          -      B->Y   F     NAND2X2         1  0.029   0.032    0.354  
  count_reg[11]/D  -      D      F     DFFRX4          1  0.020   0.000    0.354  
#-------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------
# Timing Point      Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------
  clk               -      clk  R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[11]/CK  -      CK   R     DFFRX4         16  0.004   0.000   -0.013  
#------------------------------------------------------------------------------
Path 22: MET (0.129 ns) Hold Check with Pin count_reg[6]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (F) enable
              Clock:
           Endpoint: (F) count_reg[6]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=   -0.013        0.000

               Hold:+   -0.002
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.236
       Launch Clock:=    0.000
          Data Path:+    0.365
              Slack:=    0.129
     Timing Path:

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  enable                   -      enable  F     (arrival)       6  0.003   0.085    0.085  
  g2931/Y                  -      B->Y    R     NAND2X4         2  0.163   0.097    0.182  
  prects_FE_DBTC0_n_527/Y  -      A->Y    F     INVX4           1  0.049   0.031    0.213  
  prects_FE_RC_16_0/Y      -      C->Y    R     NAND3X4         2  0.019   0.038    0.250  
  g9/Y                     -      A->Y    F     INVX4           2  0.032   0.033    0.284  
  g8/Y                     -      B->Y    R     NAND2X4         2  0.021   0.035    0.319  
  prects_FE_RC_0_0/Y       -      A1->Y   F     OAI21X2         1  0.027   0.045    0.365  
  count_reg[6]/D           -      D       F     DFFRX4          1  0.022   0.000    0.365  
#----------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[6]/CK  -      CK   R     DFFRX4         16  0.004   0.000   -0.013  
#-----------------------------------------------------------------------------
Path 23: MET (0.129 ns) Hold Check with Pin count_reg[1]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (F) enable
              Clock:
           Endpoint: (F) count_reg[1]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=   -0.013        0.000

               Hold:+   -0.007
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.230
       Launch Clock:=    0.000
          Data Path:+    0.359
              Slack:=    0.129
     Timing Path:

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  enable                           -      enable  F     (arrival)       6  0.003   0.085    0.085  
  g2931/Y                          -      B->Y    R     NAND2X4         2  0.163   0.097    0.182  
  cts_prects_FE_DBTC0_n_527_dup/Y  -      A->Y    F     INVX4           4  0.049   0.045    0.227  
  inc_ADD_UNS_OP_g2623__6783/Y     -      B->Y    F     CLKXOR2X1       1  0.030   0.132    0.359  
  count_reg[1]/D                   -      D       F     DFFRX4          1  0.040   0.000    0.359  
#------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[1]/CK  -      CK   R     DFFRX4         16  0.004   0.000   -0.013  
#-----------------------------------------------------------------------------
Path 24: MET (0.130 ns) Hold Check with Pin count_reg[5]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (F) enable
              Clock:
           Endpoint: (F) count_reg[5]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=   -0.013        0.000

               Hold:+   -0.001
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.236
       Launch Clock:=    0.000
          Data Path:+    0.366
              Slack:=    0.130
     Timing Path:

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  enable                        -      enable  F     (arrival)       6  0.003   0.085    0.085  
  g2931/Y                       -      B->Y    R     NAND2X4         2  0.163   0.097    0.182  
  prects_FE_DBTC0_n_527/Y       -      A->Y    F     INVX4           1  0.049   0.031    0.213  
  prects_FE_RC_16_0/Y           -      C->Y    R     NAND3X4         2  0.019   0.038    0.250  
  g9/Y                          -      A->Y    F     INVX4           2  0.032   0.033    0.284  
  inc_ADD_UNS_OP_g2593__6783/Y  -      B->Y    R     NAND2X4         2  0.021   0.039    0.322  
  prects_FE_RC_15_0/Y           -      A1->Y   F     OAI21X2         1  0.032   0.044    0.366  
  count_reg[5]/D                -      D       F     DFFRX4          1  0.019   0.000    0.366  
#---------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[5]/CK  -      CK   R     DFFRX4         16  0.004   0.000   -0.013  
#-----------------------------------------------------------------------------
Path 25: MET (0.141 ns) Hold Check with Pin count_reg[8]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) count_reg[8]/CK
              Clock: (R) core_clock
           Endpoint: (F) count_reg[8]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.015       -0.015
        Net Latency:+    0.002 (P)    0.001 (P)
            Arrival:=   -0.013       -0.013

               Hold:+   -0.002
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.234
       Launch Clock:=   -0.013
          Data Path:+    0.388
              Slack:=    0.141
     Timing Path:

#--------------------------------------------------------------------------------
# Timing Point     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                           (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------
  clk              -      clk     R     (arrival)      16  0.003   0.001   -0.013  
  count_reg[8]/QN  -      CK->QN  R     DFFRX4          2  0.004   0.337    0.323  
  cts_FE_RC_9_0/Y  -      A0->Y   F     OAI21X1         1  0.025   0.051    0.375  
  count_reg[8]/D   -      D       F     DFFRX4          1  0.023   0.000    0.375  
#--------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[8]/CK  -      CK   R     DFFRX4         16  0.004   0.000   -0.013  
#-----------------------------------------------------------------------------
Path 26: MET (0.150 ns) Hold Check with Pin count_reg[15]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (F) enable
              Clock:
           Endpoint: (F) count_reg[15]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=   -0.013        0.000

               Hold:+   -0.002
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.235
       Launch Clock:=    0.000
          Data Path:+    0.385
              Slack:=    0.150
     Timing Path:

#--------------------------------------------------------------------------------
# Timing Point     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                           (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------
  enable           -      enable  F     (arrival)       6  0.003   0.085    0.085  
  g77_dup/Y        -      A->Y    R     NAND3X4         1  0.163   0.102    0.187  
  g2825/Y          -      B->Y    F     NOR2X4          1  0.030   0.028    0.215  
  g173/Y           -      A->Y    R     NAND2X4         1  0.015   0.042    0.257  
  g172/Y           -      A->Y    F     CLKINVX8       12  0.031   0.047    0.304  
  g169/Y           -      B->Y    R     NAND3X2         1  0.033   0.048    0.353  
  cts_FE_RC_4_0/Y  -      B0->Y   F     OAI21X2         1  0.028   0.033    0.385  
  count_reg[15]/D  -      D       F     DFFRX4          1  0.021   0.000    0.385  
#--------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------
# Timing Point      Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------
  clk               -      clk  R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[15]/CK  -      CK   R     DFFRX4         16  0.004   0.000   -0.013  
#------------------------------------------------------------------------------
Path 27: MET (0.156 ns) Hold Check with Pin count_reg[12]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (F) enable
              Clock:
           Endpoint: (F) count_reg[12]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.001 (P)    0.000 (I)
            Arrival:=   -0.013        0.000

               Hold:+   -0.002
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.235
       Launch Clock:=    0.000
          Data Path:+    0.391
              Slack:=    0.156
     Timing Path:

#---------------------------------------------------------------------------------
# Timing Point      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                            (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------
  enable            -      enable  F     (arrival)       6  0.003   0.085    0.085  
  g77_dup/Y         -      A->Y    R     NAND3X4         1  0.163   0.102    0.187  
  g2825/Y           -      B->Y    F     NOR2X4          1  0.030   0.028    0.215  
  g173/Y            -      A->Y    R     NAND2X4         1  0.015   0.042    0.257  
  g172/Y            -      A->Y    F     CLKINVX8       12  0.031   0.047    0.304  
  g2899/Y           -      A->Y    R     NAND2X2         1  0.033   0.049    0.353  
  cts_FE_RC_29_0/Y  -      A->Y    F     NAND2X2         1  0.029   0.037    0.391  
  count_reg[12]/D   -      D       F     DFFRX4          1  0.021   0.000    0.391  
#---------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------
# Timing Point      Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------
  clk               -      clk  R     (arrival)      16  0.003   0.001   -0.013  
  count_reg[12]/CK  -      CK   R     DFFRX4         16  0.004   0.000   -0.013  
#------------------------------------------------------------------------------
Path 28: MET (0.171 ns) Hold Check with Pin count_reg[3]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (F) enable
              Clock:
           Endpoint: (F) count_reg[3]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=   -0.013        0.000

               Hold:+   -0.004
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.233
       Launch Clock:=    0.000
          Data Path:+    0.404
              Slack:=    0.171
     Timing Path:

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  enable                           -      enable  F     (arrival)       6  0.003   0.085    0.085  
  g2931/Y                          -      B->Y    R     NAND2X4         2  0.163   0.097    0.182  
  cts_prects_FE_DBTC0_n_527_dup/Y  -      A->Y    F     INVX4           4  0.049   0.045    0.227  
  inc_ADD_UNS_OP_g2626__1617/Y     -      A->Y    R     NAND2X4         3  0.030   0.051    0.279  
  inc_ADD_UNS_OP_g2604/Y           -      A->Y    F     INVX4           2  0.035   0.026    0.305  
  prects_FE_RC_29_0/Y              -      C->Y    R     NAND3X1         1  0.015   0.048    0.353  
  g95/Y                            -      A->Y    F     NAND2X2         1  0.051   0.051    0.404  
  count_reg[3]/D                   -      D       F     DFFRX4          1  0.030   0.000    0.404  
#------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[3]/CK  -      CK   R     DFFRX4         16  0.004   0.000   -0.013  
#-----------------------------------------------------------------------------
Path 29: MET (0.172 ns) Hold Check with Pin count_reg[9]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) enable
              Clock:
           Endpoint: (F) count_reg[9]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=   -0.013        0.000

               Hold:+   -0.003
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.234
       Launch Clock:=    0.000
          Data Path:+    0.406
              Slack:=    0.172
     Timing Path:

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  enable                        -      enable  R     (arrival)       6  0.003   0.084    0.084  
  inc_ADD_UNS_OP_g2649__7410/Y  -      A->Y    R     AND2X2          2  0.163   0.164    0.248  
  cts_FE_RC_12_0/Y              -      B->Y    F     NAND3X1         1  0.040   0.064    0.312  
  cts_FE_RC_10_0/Y              -      B->Y    R     NAND2X1         1  0.048   0.052    0.364  
  g38/Y                         -      A->Y    F     NAND2X1         1  0.039   0.042    0.406  
  count_reg[9]/D                -      D       F     DFFRX4          1  0.025   0.000    0.406  
#---------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[9]/CK  -      CK   R     DFFRX4         16  0.004   0.000   -0.013  
#-----------------------------------------------------------------------------
Path 30: MET (0.191 ns) Hold Check with Pin count_reg[4]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (F) enable
              Clock:
           Endpoint: (R) count_reg[4]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=   -0.013        0.000

               Hold:+   -0.049
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.188
       Launch Clock:=    0.000
          Data Path:+    0.379
              Slack:=    0.191
     Timing Path:

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  enable                   -      enable  F     (arrival)       6  0.003   0.085    0.085  
  g2931/Y                  -      B->Y    R     NAND2X4         2  0.163   0.097    0.182  
  prects_FE_DBTC0_n_527/Y  -      A->Y    F     INVX4           1  0.049   0.031    0.213  
  prects_FE_RC_16_0/Y      -      C->Y    R     NAND3X4         2  0.019   0.038    0.250  
  cts_FE_RC_28_0/Y         -      A->Y    R     XNOR2X1         1  0.032   0.129    0.379  
  count_reg[4]/D           -      D       R     DFFRX4          1  0.045   0.000    0.379  
#----------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[4]/CK  -      CK   R     DFFRX4         16  0.004   0.000   -0.013  
#-----------------------------------------------------------------------------
Path 31: MET (0.196 ns) Hold Check with Pin count_reg[10]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) count_reg[10]/CK
              Clock: (R) core_clock
           Endpoint: (F) count_reg[10]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.015       -0.015
        Net Latency:+    0.002 (P)    0.002 (P)
            Arrival:=   -0.013       -0.013

               Hold:+   -0.004
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.232
       Launch Clock:=   -0.013
          Data Path:+    0.441
              Slack:=    0.196
     Timing Path:

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  clk                  -      clk     R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[10]/QN     -      CK->QN  R     DFFRX4          1  0.004   0.336    0.323  
  prects_FE_RC_19_0/Y  -      A->Y    F     INVX2           2  0.024   0.029    0.352  
  cts_FE_RC_22_0/Y     -      B->Y    R     NAND2X1         1  0.020   0.036    0.388  
  cts_FE_RC_21_0/Y     -      B->Y    F     NAND2X1         1  0.031   0.040    0.428  
  count_reg[10]/D      -      D       F     DFFRX4          1  0.030   0.000    0.428  
#------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------
# Timing Point      Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------
  clk               -      clk  R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[10]/CK  -      CK   R     DFFRX4         16  0.004   0.000   -0.013  
#------------------------------------------------------------------------------
Path 32: MET (0.206 ns) Hold Check with Pin count_reg[7]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) enable
              Clock:
           Endpoint: (F) count_reg[7]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.002 (P)    0.000 (I)
            Arrival:=   -0.013        0.000

               Hold:+   -0.016
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.221
       Launch Clock:=    0.000
          Data Path:+    0.427
              Slack:=    0.206
     Timing Path:

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  enable                           -      enable  R     (arrival)       6  0.003   0.085    0.085  
  g2931/Y                          -      B->Y    F     NAND2X4         2  0.163   0.086    0.171  
  cts_prects_FE_DBTC0_n_527_dup/Y  -      A->Y    R     INVX4           4  0.041   0.059    0.230  
  g2930/Y                          -      A0->Y   F     AOI21X1         1  0.049   0.070    0.300  
  g2929/Y                          -      A->Y    R     INVX2           1  0.031   0.038    0.338  
  g416/Y                           -      A->Y    F     NAND4X2         1  0.028   0.089    0.427  
  count_reg[7]/D                   -      D       F     DFFRX4          1  0.067   0.000    0.427  
#------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.002   -0.013  
  count_reg[7]/CK  -      CK   R     DFFRX4         16  0.004   0.000   -0.013  
#-----------------------------------------------------------------------------

