*.vcd
*_sim.*
*_sim
*.out
a.out